#<?xml version='1.0' encoding='UTF-8'?>
<root xmlns:exslt="http://exslt.org/common" creation_datetime="2014-11-02T15:22:44-06:00" creation_seconds="1414963364" schema_version="1.2.0" xslt_name="Factory Generic Object Model XML Transform" xslt_version="1.2.0">
  <changelog/>
  <master_xml creation_datetime="2014-11-02T15:22:39-06:00" creation_seconds="1414963359" interface_version="1.0" document_version="2.0.3" schema_version="1.2.0"/>
  <filter_variables>
    <!--
		    This element contains all available features, modes, and accesses, which are used by internal
		    firmware. A feature is static for a given part. A mode (or boot mode) is mutually exclusive
		    of other modes and is activated at boot time. These boot modes can change the default values
		    for a property.  A property_activation is used to separate these different defaults.

		    A parser can create a variable map of var_name attributes from the feature and mode elements.
		    Initially these variables are all set to false, then a given /root/part_groups/part instance
		    is selected and its feature and mode var_names can be set to true.

		    The command, property, field, enum, and description elements have an activation_logic attribute
		    string. For these items, the activation_logic attribute can be evaluated via Boolean logic to
		    determine if the item is available for the choosen part number.  If the activation_logic is
		    empty, the evaluation should be marked as True. The activation_logic string consists of
		    mode_NAME and feature_NAME variables along with and, or, not, and parenthesis operators.

		    The command, property, field, enum, and description elements have a visibility_logic attribute
		    string. For these items, the visibility_logic attribute can be evaluated via Boolean logic to
		    determine if the item is visible for the selected view. If the visibility_logic is empty,
		    the evaluation should be marked as True. The visibility_logic string consists of access_NAME
		    variables along with and, or, not, and parenthesis operators.

		    Note that an item's status attribute can further filter an item for display.
		        -->
    <features>
    <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
    <feature name="16_DB_PA" var_name="feature_16_DB_PA" byte="0" bit="0" description="16 DB PA selectable via PA properties." comments=""/>
    <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
    <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
    <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
    <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
    <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
    <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
    <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
    <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
    <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
    <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
    <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
    <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
    <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
    <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
    <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
    <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
    <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
    <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
    <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
    <feature name="IE154" var_name="feature_IE154" byte="0" bit="0" description="IE154 Pro Support" comments=""/>
    <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
    <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
    <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
    <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
    <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
    <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
    <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
    <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
    <feature name="PHASE_IN_FIFO" var_name="feature_PHASE_IN_FIFO" byte="0" bit="0" description="Controls phase in fifo feature." comments=""/>
    <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
    <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
    <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
    <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
    <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
    <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
    <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
    <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
    <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
    <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
    <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
    <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
    <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
    <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
    <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
    <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
    <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
    <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
  </features>
    <modes>
    <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
    <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
    <mode name="IEEE_802_15_4" short_desc="IEEE 802.15.4 mode" var_name="mode_IE154" description="IEEE 802.15.4 mode" comments=""/>
    <mode name="MBus" short_desc="MBus mode" var_name="mode_MBUS" description="MBus mode" comments=""/>
    <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
  </modes>
    <accesses>
    <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
    <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
  </accesses>
  </filter_variables>
  <part_groups>
    <part_group name="EZRadioPRO_REVB1" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadioPRO/Pages/default.aspx">
      <changelog/>
      <part name="Si4460" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4460" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4460" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4461" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4461" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4461" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4463" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4463" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4463" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4464" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4464" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4464" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4362" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4362" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4362" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4060" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4060" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4060" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4063" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4063" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4063" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4438" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4438" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4438" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="EZRadioPRO_REVC0" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadioPRO/Pages/default.aspx">
      <changelog/>
      <part name="Si4460" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4460" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4460" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4461" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4461" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4461" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4463" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4463" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4463" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4362" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4362" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4362" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4060" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4060" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4060" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4063" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4063" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4063" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4438" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4438" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4438" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="EZRadioPRO_REVC1" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadioPRO/Pages/default.aspx">
      <changelog/>
      <part name="Si4460" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4460" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4460" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4461" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4461" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4461" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4463" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4463" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4463" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4362" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4362" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4362" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4060" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4060" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4060" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4063" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4063" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4063" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4438" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4438" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4438" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="EZRadioPRO_REVC2" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadioPRO/Pages/default.aspx">
      <changelog/>
      <part name="Si4460" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4460" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4460" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4461" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4461" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4461" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4463" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4463" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4463" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4362" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4362" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4362" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4060" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4060" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4060" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4063" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4063" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4063" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4438" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4438" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4438" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4467" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IE154" var_name="feature_IE154" byte="0" bit="0" description="IE154 Pro Support" comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PHASE_IN_FIFO" var_name="feature_PHASE_IN_FIFO" byte="0" bit="0" description="Controls phase in fifo feature." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4467" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4467" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4468" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IE154" var_name="feature_IE154" byte="0" bit="0" description="IE154 Pro Support" comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PHASE_IN_FIFO" var_name="feature_PHASE_IN_FIFO" byte="0" bit="0" description="Controls phase in fifo feature." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4468" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4468" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="EZRadio_REVB1" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadio/Pages/default.aspx">
      <changelog/>
      <part name="Si4355" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4355" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4355" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4455" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4455" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4455" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="EZRadio_REVC0" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadio/Pages/default.aspx">
      <changelog/>
      <part name="Si4355" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4355" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4355" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4455" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4455" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4455" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="EZRadio_REVC1" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadio/Pages/default.aspx">
      <changelog/>
      <part name="Si4355" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4355" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4355" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4455" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4455" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4455" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="EZRadio_REVC2" short_desc="" sort_index="0" visibility_logic="access_PUBLIC" url="http://www.silabs.com/products/wireless/EZRadio/Pages/default.aspx">
      <changelog/>
      <part name="Si4355" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4355" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4355" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4455" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4455" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4455" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4055" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4055" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4055" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="Unreleased_REVB1" short_desc="" sort_index="0" visibility_logic="access_FACTORY" url="http://wiki.aus.silabs.com/do/view/Broadcast/EZRadioPro2">
      <changelog/>
      <part name="Si4440" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="16_DB_PA" var_name="feature_16_DB_PA" byte="0" bit="0" description="16 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4440" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4440" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4055" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revB1B" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVB" var_name="feature_REVB" byte="0" bit="0" description="Marker for things that exist in REVB" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4055" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4055" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="Unreleased_REVC0" short_desc="" sort_index="0" visibility_logic="access_FACTORY" url="http://wiki.aus.silabs.com/do/view/Broadcast/EZRadioPro2">
      <changelog/>
      <part name="Si4440" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="16_DB_PA" var_name="feature_16_DB_PA" byte="0" bit="0" description="16 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
          <mode name="MBus" short_desc="MBus mode" var_name="mode_MBUS" description="MBus mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4440" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4440" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4055" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4055" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4055" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4464" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4464" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4464" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4467" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4467" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4467" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4468" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA0A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC0" var_name="feature_REVC0" byte="0" bit="0" description="Marker for things that exist in REVC0" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4468" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4468" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="Unreleased_REVC1" short_desc="" sort_index="0" visibility_logic="access_FACTORY" url="http://wiki.aus.silabs.com/do/view/Broadcast/EZRadioPro2">
      <changelog/>
      <part name="Si4440" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="16_DB_PA" var_name="feature_16_DB_PA" byte="0" bit="0" description="16 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
          <mode name="IEEE_802_15_4" short_desc="IEEE 802.15.4 mode" var_name="mode_IE154" description="IEEE 802.15.4 mode" comments=""/>
          <mode name="MBus" short_desc="MBus mode" var_name="mode_MBUS" description="MBus mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4440" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4440" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4055" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="EZCONFIG2" var_name="feature_EZCONFIG2" byte="0" bit="0" description="EZCONFIG2 is avaliable to configure the chip." comments=""/>
          <feature name="EZCONFIG_GRP" var_name="feature_EZCONFIG_GRP" byte="0" bit="0" description="EZCONFIG_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4055" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4055" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4464" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4464" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4464" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4465" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4465" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4465" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4469" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IE154" var_name="feature_IE154" byte="0" bit="0" description="IE154 Pro Support" comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="IEEE_802_15_4" short_desc="IEEE 802.15.4 mode" var_name="mode_IE154" description="IEEE 802.15.4 mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4469" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4469" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4467" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IE154" var_name="feature_IE154" byte="0" bit="0" description="IE154 Pro Support" comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="IEEE_802_15_4" short_desc="IEEE 802.15.4 mode" var_name="mode_IE154" description="IEEE 802.15.4 mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4467" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4467" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4468" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA1A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IE154" var_name="feature_IE154" byte="0" bit="0" description="IE154 Pro Support" comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC1" var_name="feature_REVC1" byte="0" bit="0" description="Marker for things that exist in REVC1" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="IEEE_802_15_4" short_desc="IEEE 802.15.4 mode" var_name="mode_IE154" description="IEEE 802.15.4 mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4468" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4468" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
    <part_group name="Unreleased_REVC2" short_desc="" sort_index="0" visibility_logic="access_FACTORY" url="http://wiki.aus.silabs.com/do/view/Broadcast/EZRadioPro2">
      <changelog/>
      <part name="Si4440" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="16_DB_PA" var_name="feature_16_DB_PA" byte="0" bit="0" description="16 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PHASE_IN_FIFO" var_name="feature_PHASE_IN_FIFO" byte="0" bit="0" description="Controls phase in fifo feature." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadio" short_desc="EZRadio mode" var_name="mode_EZR2" description="EZRadio mode" comments=""/>
          <mode name="IEEE_802_15_4" short_desc="IEEE 802.15.4 mode" var_name="mode_IE154" description="IEEE 802.15.4 mode" comments=""/>
          <mode name="MBus" short_desc="MBus mode" var_name="mode_MBUS" description="MBus mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4440" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4440" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4464" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4464" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4464" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4465" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revC2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4465" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4465" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
      <part name="Si4469" name_bytes="" name_bytes_mask="" feature_bytes="" nda="false" release_detail="revA2A" short_desc="">
        <changelog/>
        <descriptions/>
        <comments/>
        <features>
          <feature name="13_DB_PA" var_name="feature_13_DB_PA" byte="0" bit="0" description="13 DB PA selectable via PA properties." comments=""/>
          <feature name="20_DB_PA" var_name="feature_20_DB_PA" byte="0" bit="0" description="20 DB PA selectable via PA properties." comments=""/>
          <feature name="32K_CLK" var_name="feature_32K_CLK" byte="0" bit="0" description="32K clk is avaliable." comments="Currently controlled by disabling the global group as this defaults to off."/>
          <feature name="3_OF_6" var_name="feature_3_OF_6" byte="0" bit="0" description="Enables 3 of 6 encoding/decoding API." comments=""/>
          <feature name="4FSK" var_name="feature_4FSK" byte="0" bit="0" description="4(G)FSK data modulation is avaliable." comments=""/>
          <feature name="ANT_DIVERSITY" var_name="feature_ANT_DIVERSITY" byte="0" bit="0" description="Antenna diversity is enabled." comments="Currently controlled by disabling the modem group and defaulting to off."/>
          <feature name="BAND_SELECT" var_name="feature_BAND_SELECT" byte="0" bit="0" description="Feature BAND_SELECT" comments=""/>
          <feature name="CHFLT_GRP" var_name="feature_CHFLT_GRP" byte="0" bit="0" description="CHFLT_GRP properties are read/write." comments=""/>
          <feature name="CLK_BUFF" var_name="feature_CLK_BUFF" byte="0" bit="0" description="Clock buffer configuration" comments=""/>
          <feature name="COMMON" var_name="feature_COMMON" byte="0" bit="0" description="Feature COMMON" comments=""/>
          <feature name="CRC2_SEED" var_name="feature_CRC2_SEED" byte="0" bit="0" description="Controls manual seed of CRC2." comments=""/>
          <feature name="DEBUG" var_name="feature_DEBUG" byte="0" bit="0" description="Feature DEBUG" comments=""/>
          <feature name="DIGITAL_RAMP" var_name="feature_DIGITAL_RAMP" byte="0" bit="0" description="Digital power sequencing to support slower PA ramp for EN300-113" comments=""/>
          <feature name="DUAL_SYNC" var_name="feature_DUAL_SYNC" byte="0" bit="0" description="Dual Sync Word detection." comments=""/>
          <feature name="ETSI_MODE" var_name="feature_ETSI_MODE" byte="0" bit="0" description="ETSI Cat 1 Mode Improvements" comments=""/>
          <feature name="FAST_RSSI" var_name="feature_FAST_RSSI" byte="0" bit="0" description="Earlier RSSI reporting" comments=""/>
          <feature name="GLOBAL_GRP" var_name="feature_GLOBAL_GRP" byte="0" bit="0" description="GLOBAL_GRP properties are read/write." comments=""/>
          <feature name="HIGH_TEMP" var_name="feature_HIGH_TEMP" byte="0" bit="0" description="Controls high temp operation." comments=""/>
          <feature name="IE154" var_name="feature_IE154" byte="0" bit="0" description="IE154 Pro Support" comments=""/>
          <feature name="IR_CAL" var_name="feature_IR_CAL" byte="0" bit="0" description="IR_CAL command is avaliable." comments=""/>
          <feature name="LBD" var_name="feature_LBD" byte="0" bit="0" description="Low Battery Detect is supported." comments="Currently controlled by disabling the global group and defaulting to off.."/>
          <feature name="LOW_POWER_MODE" var_name="feature_LOW_POWER_MODE" byte="0" bit="0" description="Feature LOW_POWER_MODE" comments=""/>
          <feature name="LOW_POWER_RX" var_name="feature_LOW_POWER_RX" byte="0" bit="0" description="Feature LOW_POWER_RX" comments=""/>
          <feature name="MATCH_GRP" var_name="feature_MATCH_GRP" byte="0" bit="0" description="MATCH_GRP properties are read/write." comments=""/>
          <feature name="MFSK" var_name="feature_MFSK" byte="0" bit="0" description="Multi frequency shift keying (MFSK) is avaliable." comments=""/>
          <feature name="MODEM_GRP" var_name="feature_MODEM_GRP" byte="0" bit="0" description="MODEM_GRP properties are read/write." comments=""/>
          <feature name="PA_GRP" var_name="feature_PA_GRP" byte="0" bit="0" description="PA_GRP properties are read/write." comments=""/>
          <feature name="PHASE_IN_FIFO" var_name="feature_PHASE_IN_FIFO" byte="0" bit="0" description="Controls phase in fifo feature." comments=""/>
          <feature name="PKT_GRP" var_name="feature_PKT_GRP" byte="0" bit="0" description="PKT_GRP properties are read/write." comments=""/>
          <feature name="PREAMBLE_GRP" var_name="feature_PREAMBLE_GRP" byte="0" bit="0" description="PREAMBLE_GRP properties are read/write." comments=""/>
          <feature name="PTI" var_name="feature_PTI" byte="0" bit="0" description="Used to disable the PTI interface" comments=""/>
          <feature name="REVC" var_name="feature_REVC" byte="0" bit="0" description="Marker for things that exist in all REVC parts" comments=""/>
          <feature name="REVC2" var_name="feature_REVC2" byte="0" bit="0" description="Marker for things that exist only in REVC2" comments=""/>
          <feature name="RX" var_name="feature_RX" byte="0" bit="0" description="Feature RX" comments=""/>
          <feature name="RX_HOP_GRP" var_name="feature_RX_HOP_GRP" byte="0" bit="0" description="RX_HOP_GRP properties are read/write." comments=""/>
          <feature name="SIG_ARRIVAL" var_name="feature_SIG_ARRIVAL" byte="0" bit="0" description="Signal Arrival Detection registers." comments=""/>
          <feature name="SYNC_GRP" var_name="feature_SYNC_GRP" byte="0" bit="0" description="SYNC_GRP properties are read/write." comments=""/>
          <feature name="SYNC_RESOLUTION" var_name="feature_SYNC_RESOLUTION" byte="0" bit="0" description="Sync detect length down to 1 bit resolution." comments=""/>
          <feature name="TX" var_name="feature_TX" byte="0" bit="0" description="Feature TX" comments=""/>
          <feature name="TX_HOP" var_name="feature_TX_HOP" byte="0" bit="0" description="TX Hop command is enabled" comments=""/>
          <feature name="TX_REPEAT" var_name="feature_TX_REPEAT" byte="0" bit="0" description="Controls if TX repeat is enabled." comments=""/>
          <feature name="UNRELEASED" var_name="feature_UNRELEASED" byte="0" bit="0" description="Feature UNRELEASED" comments=""/>
          <feature name="WUT" var_name="feature_WUT" byte="0" bit="0" description="Wake Up Timer is supported." comments="Currently controlled by disabling the global group and defaulting to off."/>
        </features>
        <modes>
          <mode name="Bootloader" short_desc="Bootloader mode" var_name="mode_BOOTLOADER" description="Bootloader mode" comments=""/>
          <mode name="IEEE_802_15_4" short_desc="IEEE 802.15.4 mode" var_name="mode_IE154" description="IEEE 802.15.4 mode" comments=""/>
          <mode name="EZRadioPro" short_desc="EZRadioPro mode" var_name="mode_PRO2" description="EZRadioPro mode" comments=""/>
        </modes>
        <views>
          <view name="FACTORY" var_name="view_FACTORY" vtype="factory" part_name="Si4469" access_key="" description="factory internal ONLY view" comments="">
            <access name="FACTORY" var_name="access_FACTORY" description="factory internal ONLY access" comments=""/>
          </view>
          <view name="PUBLIC" var_name="view_PUBLIC" vtype="public" part_name="Si4469" access_key="" description="general availability API view" comments="">
            <access name="PUBLIC" var_name="access_PUBLIC" description="general availability release access" comments=""/>
          </view>
        </views>
      </part>
    </part_group>
  </part_groups>
  <command_sets command_index_width="8" command_parameter_width="8" command_argument_max="16" command_reply_max="16">
    <command_set name="BOOT_COMMANDS" sort_index="0" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="POWER_UP" short_desc="" number="0x02" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>Command to power-up the device and select the operational mode and functionality.</text>
        </summary>
        <descriptions>
          <description activation_logic="mode_PRO2 &amp;&amp; !mode_IE154 &amp;&amp; !mode_MBUS &amp;&amp; !mode_EZR2" visibility_logic="">
            <text>This command MUST be issued to complete the power-up sequence for the device.                  The POWER_UP command is issued after the POR sequence has completed                 AND CTS is high.  CTS can be polled using </text>
            <reference ref_type="ref_cmd" ref_text="READ_CMD_BUFF"/>
            <text>.</text>
            <li/>
            <text>In the event that a patch is downloaded to the chip, the patch must be downloaded before the POWER_UP command is issued.</text>
            <li/>
            <text>Power-up is complete when the CTS is high.  This command may take longer to complete than other commands,                    as the chip also performs several internal calibrations.</text>
            <li/>
            <text>These calibrations include calibration of the boot clock oscillator and the 32kHz R-C oscillator against                    the crystal oscillator; it is therefore necessary to specify the frequency of the crystal oscillator through the XO_FREQ parameter.</text>
          </description>
          <description activation_logic="mode_EZR2 &amp;&amp; !mode_PRO2 &amp;&amp; !mode_IE154 &amp;&amp; !mode_MBUS" visibility_logic="">
            <text>This command MUST be issued to complete the power-up sequence for the device.                  The POWER_UP command is issued after the POR sequence has completed                 AND CTS is high.  CTS can be polled using </text>
            <reference ref_type="ref_cmd" ref_text="READ_CMD_BUFF"/>
            <text>.</text>
            <li/>
            <text>In the event that a patch is downloaded to the chip, the patch must be downloaded before the POWER_UP command is issued.</text>
            <li/>
            <text>Power-up is complete when the CTS is high.  This command may take longer to complete than other commands,                    as the chip also performs several internal calibrations.</text>
            <li/>
            <text>These calibrations include calibration of the boot clock oscillator and the 32kHz R-C oscillator against                    the crystal oscillator; it is therefore necessary to specify the frequency of the crystal oscillator through the XO_FREQ parameter.</text>
          </description>
          <description activation_logic="!mode_PRO2 &amp;&amp; mode_IE154 &amp;&amp; !mode_MBUS &amp;&amp; !mode_EZR2" visibility_logic="">
            <text>This command MUST be issued to complete the power-up sequence for the device.                  The POWER_UP command is issued after the POR sequence has completed                 AND CTS is high.  CTS can be polled using </text>
            <reference ref_type="ref_cmd" ref_text="READ_CMD_BUFF"/>
            <text>.</text>
            <li/>
            <text>In the event that a patch is downloaded to the chip, the patch must be downloaded before the POWER_UP command is issued.</text>
            <li/>
            <text>Power-up is complete when the CTS is high.  This command may take longer to complete than other commands,                    as the chip also performs several internal calibrations.</text>
            <li/>
            <text>These calibrations include calibration of the boot clock oscillator and the 32kHz R-C oscillator against                    the crystal oscillator; it is therefore necessary to specify the frequency of the crystal oscillator through the XO_FREQ parameter.</text>
          </description>
          <description activation_logic="mode_PRO2 &amp;&amp; mode_IE154 &amp;&amp; !mode_MBUS &amp;&amp; !mode_EZR2" visibility_logic="">
            <text>This command MUST be issued to complete the power-up sequence for the device.                  The POWER_UP command is issued after the POR sequence has completed                 AND CTS is high.  CTS can be polled using </text>
            <reference ref_type="ref_cmd" ref_text="READ_CMD_BUFF"/>
            <text>.</text>
            <li/>
            <text>In the event that a patch is downloaded to the chip, the patch must be downloaded before the POWER_UP command is issued.</text>
            <li/>
            <text>The chip may have several different functional modes.  The mode of operation is selected by the FUNC parameter.</text>
            <li/>
            <text>Power-up is complete when the CTS is high.  This command may take longer to complete than other commands,                    as the chip also performs several internal calibrations.</text>
            <li/>
            <text>These calibrations include calibration of the boot clock oscillator and the 32kHz R-C oscillator against                    the crystal oscillator; it is therefore necessary to specify the frequency of the crystal oscillator through the XO_FREQ parameter.</text>
          </description>
          <description activation_logic="mode_PRO2 &amp;&amp; mode_IE154 &amp;&amp; mode_MBUS &amp;&amp; !mode_EZR2" visibility_logic="">
            <text>This command MUST be issued to complete the power-up sequence for the device.                  The POWER_UP command is issued after the POR sequence has completed                 AND CTS is high.  CTS can be polled using </text>
            <reference ref_type="ref_cmd" ref_text="READ_CMD_BUFF"/>
            <text>.</text>
            <li/>
            <text>In the event that a patch is downloaded to the chip, the patch must be downloaded before the POWER_UP command is issued.</text>
            <li/>
            <text>The chip may have several different functional modes.  The mode of operation is selected by the FUNC parameter.</text>
            <li/>
            <text>Power-up is complete when the CTS is high.  This command may take longer to complete than other commands,                    as the chip also performs several internal calibrations.</text>
            <li/>
            <text>These calibrations include calibration of the boot clock oscillator and the 32kHz R-C oscillator against                    the crystal oscillator; it is therefore necessary to specify the frequency of the crystal oscillator through the XO_FREQ parameter.</text>
          </description>
          <description activation_logic="mode_PRO2 &amp;&amp; !mode_IE154 &amp;&amp; mode_MBUS &amp;&amp; !mode_EZR2" visibility_logic="">
            <text>This command MUST be issued to complete the power-up sequence for the device.                  The POWER_UP command is issued after the POR sequence has completed                 AND CTS is high.  CTS can be polled using </text>
            <reference ref_type="ref_cmd" ref_text="READ_CMD_BUFF"/>
            <text>.</text>
            <li/>
            <text>In the event that a patch is downloaded to the chip, the patch must be downloaded before the POWER_UP command is issued.</text>
            <li/>
            <text>The chip may have several different functional modes.  The mode of operation is selected by the FUNC parameter.</text>
            <li/>
            <text>Power-up is complete when the CTS is high.  This command may take longer to complete than other commands,                    as the chip also performs several internal calibrations.</text>
            <li/>
            <text>These calibrations include calibration of the boot clock oscillator and the 32kHz R-C oscillator against                    the crystal oscillator; it is therefore necessary to specify the frequency of the crystal oscillator through the XO_FREQ parameter.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="BOOT_OPTIONS" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PATCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select patch mode or normal boot mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6002ad44-62d6-11e4-bfcb-180373e564d0</enum_set_id>
            </field>
            <field name="FUNC" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the functionality of the device by specifying the firmware image to be loaded upon boot-up. </text>
        </description>
      </descriptions>
              <comments>
        <text>Functional groups are divided by part family.  i.e. IE154 will always be 2 even if it is the only image avaliable.</text>
      </comments>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
              <enum_set_id>6002ad42-62d6-11e4-8fa6-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="XTAL_OPTIONS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TCXO" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects if the reference oscillator signal is derived from an external TCXO (connected to the XIN pin),    or from the internal crystal oscillator in conjunction with a crystal blank (connected across the XIN/XOUT pins). </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6002d456-62d6-11e4-a509-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="XO_FREQ" short_desc="" index_start="0x03" index_end="0x06" endianness="big" ps_type="U32">
            <descriptions/>
            <comments/>
            <field name="XO_FREQ" short_desc="" fsize="32" ftype="U32" fformat="hex" value_min="25000000" value_max="32000000" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the frequency of the internal crystal oscillator or external TCXO in Hz.    The nominal value is 30000000 (30 MHz) = 0x01C9C380.
    </text>
          <li/>
          <text>This parameter is used during calibration of the Boot Clock Oscillator and 32kHz R-C Oscillator,    but is NOT used for calibration or tuning of the PLL Synthesizer. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="RAM_TEST" short_desc="" number="0x03" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>Tests the contents and operation of RAM.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Calculate CRC of RAMs selected by MEMORY mask.  CRC is calculated before other operations are performed.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="OPERATION" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MCUPX_RAM_TEST" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, run RAM test on MCUPX RAM.  When tests are complete part should be reset.   Simple fills ram with alternating pattern of RAM_TEST_FILL_BYTE and ~RAM_TEST_FILL_BYTE.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, compute CRC started at CRC_START_ADDR over CRC_SIZE bytes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CRC_START_ADDR" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="CRC_START_ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Address to start CRC calculation at:              RAM starts at 0x4000 and is 2k in size,           ROM starts at 0x8000 and is 16k in size,          OTP starts at 0xC000 and is 8k in size</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CRC_SIZE" short_desc="" index_start="0x04" index_end="0x05" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="CRC_SIZE" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of bytes to calculate CRC over.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RAM_TEST_FILL_BYTE" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RAM_TEST_FILL_BYTE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Fill byte to run RAM test with.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RESULT" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RAM_TEST_PASS" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Indicates if the ram test passed or failed.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>600397b6-62d6-11e4-ba89-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="OTP_CRC" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="OTP_CRC" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>CRC of application from OTP.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CRC" short_desc="" index_start="0x04" index_end="0x05" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="CRC" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>CRC of selected memory.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PATCH_IMAGE" short_desc="" number="0x04" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>Loads image from NVM/ROM into RAM.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Loads the selected function into RAM for execution or patching.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="FLAGS" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VERIFYCRC" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Verify CRC. If no match, do not load NVM and report error. Set in patches along with CRC.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="NONVM" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Do not load image from NVM, this is a full download.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FUNC" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the image to load.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>6003e5d6-62d6-11e4-a6f9-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="CRC" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="CRC" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>CRC value which the RAMs must match after the image is loaded. If VERIFYCRC is not set,  then the CRC supplied is ignored. If the CRC does not match,  no </text>
          <reference ref_type="ref_cmd" ref_text="PATCH_ARGS"/>
          <text>, </text>
          <reference ref_type="ref_cmd" ref_text="PATCH_DATA"/>
          <text>, </text>
          <reference ref_type="ref_cmd" ref_text="PATCH_COPY"/>
          <text> or </text>
          <reference ref_type="ref_cmd" ref_text="POWER_UP"/>
          <text> commands will be accepted.  This condition can be cleared by sending another PATCH_IMAGE command with VERIFYCRC cleared.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RESERVED1" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Not used in this product.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RESERVED2" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED2" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Not used in this product.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="KEY1" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="KEY1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>decryption key1 for patch.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="KEY2" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="KEY2" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>decryption key2 for patch.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PATCH_ARGS" short_desc="" number="0x05" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>*ENCRYPTED* Reserved command used for patch file downloads.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Initialize parameters for patching.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="PIP" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PIP" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Patch In Progress. This bit is set in all but the final PATCH_ARGS command.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RESERVED1" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Not used in this product.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ADDR" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory Controller destination address to write.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RESERVED2" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED2" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Not used in this product.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CRC" short_desc="" index_start="0x06" index_end="0x07" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="CRC" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Validates the data loaded from patch commands. If the CRC fails, no further </text>
          <reference ref_type="ref_cmd" ref_text="PATCH_DATA"/>
          <text>, </text>
          <reference ref_type="ref_cmd" ref_text="PATCH_ARGS"/>
          <text>, </text>
          <reference ref_type="ref_cmd" ref_text="PATCH_COPY"/>
          <text> or </text>
          <reference ref_type="ref_cmd" ref_text="POWER_UP"/>
          <text> commands will be accepted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed
                        execution and DATA[1..16] is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PATCH_DATA" short_desc="" number="0xe0" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>*ENCRYPTED* Reserved command used for patch file downloads.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Load patch data. Technically, there are 16 PATCH_DATA commands 0x10-0x1F. CMD[2:0]  is the number of valid bytes in the command. CMD[3] is the LSB of the CRC.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set_array name="DATA" short_desc="" index_start="0x01" index_end="0x08" len_type="static" max_len_items="8" item_byte_len="1">
            <parameter_set name="DATA" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8" array_index="0x07">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>encrypted patch data byte to load into RAM.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PATCH_COPY" short_desc="" number="0x06" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>*ENCRYPTED* Reserved command used for patch file downloads.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Patch RAM by copying from ROM/RAM/NVM to RAMs.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="SRC_ADDR" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="SRC_ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory Controller source address for copy.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DST_ADDR" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="DST_ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory Controller destination address for copy.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="COUNT" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="COUNT" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of bytes to copy.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PATCH_COPY_2" short_desc="" number="0x0a" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>*ENCRYPTED* Reserved command used for patch file downloads.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This is the same command as </text>
            <reference ref_type="ref_cmd" ref_text="PATCH_COPY"/>
            <text> with the lsb of the CRC set.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="SRC_ADDR" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="SRC_ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory Controller source address for copy.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DST_ADDR" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="DST_ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory Controller destination address for copy.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="COUNT" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="COUNT" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of bytes to copy.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="TEST_DATA" short_desc="" number="0x09" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_BOOTLOADER)">
        <changelog/>
        <summary>
          <text>Read NVM Test Data block.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reports Test Data block read from NVM.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="OFFSET" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="OFFSET" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Offset in test data block to begin reading at.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set_array name="TEST" short_desc="" index_start="0x01" index_end="0x10" len_type="static" max_len_items="16" item_byte_len="1">
            <parameter_set name="TEST" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8" array_index="0x07">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8" array_index="0x08">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8" array_index="0x09">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8" array_index="0x0A">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8" array_index="0x0B">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x0d" index_end="0x0d" endianness="big" ps_type="U8" array_index="0x0C">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x0e" index_end="0x0e" endianness="big" ps_type="U8" array_index="0x0D">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8" array_index="0x0E">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="TEST" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8" array_index="0x0F">
              <descriptions/>
              <comments/>
              <field name="TEST" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions/>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </outputs>
      </command>
    </command_set>
    <command_set name="COMMON_COMMANDS" sort_index="1" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="NOP" short_desc="" number="0x00" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <summary>
          <text>No Operation command.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command may be used to ensure that communication with the device has been established.     Upon receipt of this command, the chip performs no action except to return CTS.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PART_INFO" short_desc="" number="0x01" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <summary>
          <text>Reports basic information about the device.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Returns Part Number, Part Version, ROM ID, etc.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CHIPREV" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHIPREV" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Chip Mask Revision.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PART" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="PART" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Part Number (e.g., si4461 will return - 0x4461).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PBUILD" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PBUILD" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Part Build.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ID" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Id.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CUSTOMER" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CUSTOMER" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Customer ID.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ROMID" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ROMID" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ROM Id.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="BOND" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BOND" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Bond Option.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="FUNC_INFO" short_desc="" number="0x10" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <summary>
          <text>Returns the Function revision information of the device.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Return Function revision numbers for currently loaded functional mode. Contrast with </text>
            <reference ref_type="ref_cmd" ref_text="PART_INFO"/>
            <text>.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="REVEXT" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REVEXT" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>External revision number.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="REVBRANCH" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REVBRANCH" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Branch revision number.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="REVINT" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REVINT" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Internal revision number.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PATCH" short_desc="" index_start="0x04" index_end="0x05" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="PATCH" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ID of applied patch. This is also the last 2 bytes in the associated patch file (*.csg).</text>
          <li/>
          <text>0x0000 = No patch applied.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FUNC" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FUNC" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Current functional mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="SVNFLAGS" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LOCATION" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Trunk, Branch or Tag.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="5" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>60096436-62d6-11e4-b839-180373e564d0</enum_set_id>
            </field>
            <field name="MIXEDREV" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, image has mixed revisions. MAJOR, MINOR and BUILD will be 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOCALMOD" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, image has local modifications. MAJOR, MINOR and BUILD will be 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="SVNREV" short_desc="" index_start="0x08" index_end="0x0b" endianness="big" ps_type="U32">
            <descriptions/>
            <comments/>
            <field name="SVNREV" short_desc="" fsize="32" ftype="U32" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Subversion revision image was built from.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
                <mapping parameter_start_index="0x0A" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x0B" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="GET_INT_STATUS" short_desc="" number="0x20" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2 || mode_EZR2">
        <changelog/>
        <summary>
          <text>Returns the interrupt status of ALL the possible interrupt events (both STATUS and PENDING).  Optionally, it may be used to clear latched (PENDING) interrupt events.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Returns the current interrupt status of ALL the possible interrupt events (both STATUS and PENDING) and optionally clears PENDING interrupts.</text>
            <li/>
            <text>STATUS indicates the current state of an internal interrupt event such as preamble/sync word detection, packet sent/received, etc.  For example, PREAMBLE_DETECT is low before detection of a valid preamble, but goes high when the preamble arrives and is successfully detected.  STATUS is cleared automatically upon termination or cessation of the corresponding internal interrupt event.</text>
            <li/>
            <text>PENDING simply latches the rising edge of the corresponding STATUS, and does not change until cleared by a </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> command (or </text>
            <reference ref_type="ref_cmd" ref_text="GET_CHIP_STATUS"/>
            <text>, </text>
            <reference ref_type="ref_cmd" ref_text="GET_PH_STATUS"/>
            <text>, </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text>).  For example, PREAMBLE_DETECT_PEND is low before detection of a valid preamble, goes high with PREAMBLE_DETECT, and remains high until cleared.</text>
            <li/>
            <text>It is possible to poll for interrupts by reading the STATUS and PENDING response bytes, as they are always up-to-date.  Additionally, PENDING interrupts may generate a HW interrupt on the NIRQ output pin, if the interrupt is enabled via </text>
            <reference ref_type="ref_prop" ref_text="INT_CTL_ENABLE"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="INT_CTL_PH_ENABLE"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="INT_CTL_MODEM_ENABLE"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="INT_CTL_CHIP_ENABLE"/>
            <text> properties.</text>
            <li/>
            <text>Sending the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> command with NO input parameters results in clearing all of the PENDING interrupts.</text>
            <li/>
            <text>When PENDING interrupts are being cleared, the reply stream reflects their status prior to clearing.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="PH_CLR_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending FILTER_MATCH interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending FILTER_MISS interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending PACKET_SENT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending PACKET_RX interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CRC_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending ALT_CRC_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_FIFO_ALMOST_EMPTY interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_FIFO_ALMOST_FULL interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="MODEM_CLR_PEND" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_LATCH_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RSSI_LATCH interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="POSTAMBLE_DETECT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending POSTAMBLE_DETECT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_SYNC_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending INVALID_SYNC interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_JUMP_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RSSI_JUMP interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RSSI interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_PREAMBLE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending INVALID_PREAMBLE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PREAMBLE_DETECT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending PREAMBLE_DETECT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SYNC_DETECT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending SYNC_DETECT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CHIP_CLR_PEND" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CAL interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending STATE_CHANGE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CMD_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CHIP_READY interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending LOW_BATT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending WUT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="INT_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHIP_INT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, an enabled CHIP_PEND bit is set indicating an interrupt is pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:CHIP_STATUS"/>
          <text> field for the triggering events within the Chip Status Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="MODEM_INT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, an enabled MODEM_PEND bit is set indicating an interrupt is pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:MODEM_STATUS"/>
          <text> field for the triggering events within the Modem Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PH_INT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, an enabled PH_PEND bit is set indicating an interrupt is pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:PH_STATUS"/>
          <text> field for the triggering events within the Packet Handler Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="INT_STATUS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHIP_INT_STATUS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, the Chip Status Interrupt group has an interrupt pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:CHIP_STATUS"/>
          <text> field for the triggering events within the Chip Status Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="MODEM_INT_STATUS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, the Modem Interrupt group has an interrupt pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:MODEM_STATUS"/>
          <text> field for the triggering events within the Modem Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PH_INT_STATUS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, the Packet Handler Interrupt group has an interrupt pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:PH_STATUS"/>
          <text> field for the triggering events within the Packet Handler Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PH_PEND" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the FILTER_MATCH status bit has been detected and therefore a FILTER_MATCH interrupt is pending.  See associated FILTER_MATCH status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the FILTER_MISS status bit has been detected and therefore a FILTER_MISS interrupt is pending.  See associated FILTER_MISS status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the PACKET_SENT status bit has been detected and therefore a PACKET_SENT interrupt is pending.  See associated PACKET_SENT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the PACKET_RX status bit has been detected and therefore a PACKET_RX interrupt is pending.  See associated PACKET_RX status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CRC_ERROR status bit has been detected and therefore a CRC_ERROR interrupt is pending.  See associated CRC_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the ALT_CRC_ERROR status bit has been detected and therefore a ALT_CRC_ERROR interrupt is pending.  See associated ALT_CRC_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_FIFO_ALMOST_EMPTY status bit has been detected and therefore a TX_FIFO_ALMOST_EMPTY interrupt is pending.  See associated TX_FIFO_ALMOST_EMPTY status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_FIFO_ALMOST_FULL status bit has been detected and therefore a RX_FIFO_ALMOST_FULL interrupt is pending.  See associated RX_FIFO_ALMOST_FULL status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PH_STATUS" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate the incoming packet matched filter.  Cleared upon entry into RX state, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate the incoming packet was discarded because filter did not match.  Cleared upon entry into RX state, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that data bytes in the TX FIFO were transmitted successfully.  Cleared upon entry into TX state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that the expected number of data bytes have been successfully received and placed in the RX FIFO.  All enabled Packet Handler functions (e.g., CRC check, Filter Matching) must be successfully completed in order to generate a PACKET_RX interrupt.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that the received CRC checksum byte(s) do not match the calculated CRC checksum value.  Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that the received CRC checksum byte(s) do not match the calculated alternate CRC checksum value. For the difference between the two CRC engines (CRC, ALT_CRC), see </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property.  Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate that the amount of space in the TX FIFO is equal to or greater than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_TX_THRESHOLD"/>
          <text> value. This interrupt may be used to signal the host MCU to store more data bytes into the TX FIFO,    thus providing a means for handling packets with lengths greater than the size of the TX FIFO (i.e., 64 bytes, or 129 bytes in shared FIFO mode). Cleared if the amount of space in the TX FIFO is more than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_TX_THRESHOLD"/>
          <text> value. </text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate that the amount of space in the TX FIFO is equal to or greater than the threshold value for the TX FIFO provided by the ezconfig array. This interrupt may be used to signal the host MCU to store more data bytes into the TX FIFO,    thus providing a means for handling packets with lengths greater than the size of the TX FIFO. Cleared if the amount of space in the TX FIFO is more than the threshold value for the TX FIFO provided by the ezconfig array. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of bytes stored in the RX FIFO is equal to or greater than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_RX_THRESHOLD"/>
          <text> value. This interrupt may be used to signal the host MCU to read more data bytes from the RX FIFO,    thus providing a means for handling packets with lengths greater than the size of the RX FIFO (i.e., 64 bytes, or 129 bytes in shared FIFO mode). Cleared if the amount of data in the RX FIFO is less than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_RX_THRESHOLD"/>
          <text> value. </text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of bytes stored in the RX FIFO is equal to or greater than the threshold value for the RX FIFO provided by the ezconfig array. This interrupt may be used to signal the host MCU to read more data bytes from the RX FIFO,    thus providing a means for handling packets with lengths greater than the size of the RX FIFO. Cleared if the amount of data in the RX FIFO is less than the threshold value for the RX FIFO provided by the ezconfig array. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="MODEM_PEND" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_LATCH_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RSSI_LATCH status bit has been detected and therefore a RSSI_LATCH interrupt is pending.  See associated RSSI_LATCH status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="POSTAMBLE_DETECT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the POSTAMBLE_DETECT status bit has been detected and therefore a POSTAMBLE_DETECT interrupt is pending.  See associated POSTAMBLE_DETECT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_SYNC_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the INVALID_SYNC status bit has been detected and therefore a INVALID_SYNC interrupt is pending.  See associated INVALID_SYNC status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_JUMP_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RSSI_JUMP status bit has been detected and therefore a RSSI_JUMP interrupt is pending.  See associated RSSI_JUMP status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RSSI status bit has been detected and therefore a RSSI interrupt is pending.  See associated RSSI status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_PREAMBLE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the INVALID_PREAMBLE status bit has been detected and therefore a INVALID_PREAMBLE interrupt is pending.  See associated INVALID_PREAMBLE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PREAMBLE_DETECT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the PREAMBLE_DETECT status bit has been detected and therefore a PREAMBLE_DETECT interrupt is pending.  See associated PREAMBLE_DETECT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SYNC_DETECT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the SYNC_DETECT status bit has been detected and therefore a SYNC_DETECT interrupt is pending.  See associated SYNC_DETECT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="MODEM_STATUS" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_LATCH" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set if the latched RSSI value (defined in </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL"/>
          <text> has exceeded the threshold value defined in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> property.  Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="POSTAMBLE_DETECT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set if 1-4 bytes of received data matches the pattern of bits defined in the POSTAMBLE_PATTERN_XX properties.  Postamble detection must also be enabled in the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_POSTAMBLE_CONFIG"/>
          <text> property.  Cleared upon entry into RX, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_SYNC" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high when a valid Sync Word (matching the pattern of bits defined in the SYNC_BITS_XX properties)    was not detected within the allowed search timeout period.      If configured to receive a standard preamble, the search timeout period is Sync Word Length + 4bits.      If configured to receive a non-standard preamble, the search timeout period is defined by the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
          <text> property.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high when a valid Sync Word (matching the pattern of bits defined in the SYNC_BITS_XX properties)    was not detected within the allowed search timeout period.      If configured to receive a standard preamble, the search timeout period is Sync Word Length + 4bits.      If configured to receive a non-standard preamble, the search timeout period is defined by the EZConfig array.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_JUMP" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high when the Current RSSI value jumps by more than the threshold value defined in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_JUMP_THRESH"/>
          <text> property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set if the current RSSI value has exceeded the threshold value defined in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> property.Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set if the current RSSI value has exceeded the threshold value defined by the EZConfig array.Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_PREAMBLE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high indicating that one of the following has occurred:     a) a valid Preamble was not detected within the allowed search timeout period, or     b) the Latched RSSI value is below the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> value and the chip has been enabled to check for this condition.     The search timeout period for Preamble is configured in </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_STD_2"/>
          <text>,     while the CHECK_THRESH_AT_LATCH function is configured in </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL"/>
          <text>.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high indicating that one of the following has occurred:     a) a valid Preamble was not detected within the allowed search timeout period, or     b) the Latched RSSI value is below the rssi threshold set as part of the EZConfig array and the chip has been enabled to check for this condition.     The search timeout period for Preamble and the CHECK_THRESH_AT_LATCH function are configured in the EZConfig array.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PREAMBLE_DETECT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set when a pattern of bits was received that matched the expected Preamble pattern.  If configured to receive a standard preamble, the expected pattern of bits is '...010101...' with a threshold length defined in </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_STD_1"/>
          <text>.  If configured to receive a non-standard preamble, the expected pattern of bits is defined by the PREAMBLE_PATTERN_XX and the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_NSTD"/>
          <text> properties. Cleared when SYNC is detected, upon entering RX state, or RX is restarted.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set when a pattern of bits was received that matched the expected Preamble pattern.  If configured to receive a standard preamble, the expected pattern of bits is '...010101...' with a threshold length defined in the EZConfig array.  If configured to receive a non-standard preamble, the expected pattern of bits is defined by the PREAMBLE_PATTERN_XX properties and the pattern length defined in the EZConfig array. Cleared when SYNC is detected, upon entering RX state, or RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SYNC_DETECT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set when the received Sync Word pattern matched the pattern of bits defined in the </text>
          <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
          <text> property. If </text>
          <reference ref_type="ref_prop_field" ref_text="SYNC_CONFIG2:DUAL_SYNC_EN"/>
          <text> is enabled, the pattern in </text>
          <reference ref_type="ref_prop" ref_text="SYNC_BITS2"/>
          <text> is also used to match.  Cleared when a packet is received (valid or invalid), upon entry into RX state, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CHIP_PEND" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CAL status bit has been detected and therefore a CAL interrupt is pending.  See associated CAL status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the FIFO_UNDERFLOW_OVERFLOW_ERROR status bit has been detected and therefore a FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt is pending.  See associated FIFO_UNDERFLOW_OVERFLOW_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the STATE_CHANGE status bit has been detected and therefore a STATE_CHANGE interrupt is pending.  See associated STATE_CHANGE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CMD_ERROR status bit has been detected and therefore a CMD_ERROR interrupt is pending.  See associated CMD_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CHIP_READY status bit has been detected and therefore a CHIP_READY interrupt is pending.  See associated CHIP_READY status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the LOW_BATT status bit has been detected and therefore a LOW_BATT interrupt is pending.  See associated LOW_BATT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the WUT status bit has been detected and therefore a WUT interrupt is pending.  See associated WUT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CHIP_STATUS" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate a RC32K calibration event is pending. If this occurs, the RC32K oscillator will be calibrated on the next transition to Sleep/Standby state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of received or transmitted bytes exceeds the size of the RX or TX FIFO, respectively (i.e., 64 bytes for each FIFO, or 129 bytes when sharing the FIFO).  Upon such an underflow/overflow event, the FIFO(s) will need to be reset.  Cleared by issuing a </text>
          <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
          <text> command to reset the FIFOs.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of received or transmitted bytes exceeds the size of the RX or TX FIFO, respectively.  Upon such an underflow/overflow event, the FIFO(s) will need to be reset.  Cleared by issuing a </text>
          <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
          <text> command to reset the FIFOs.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate a successful transition from one state to another operating state.  Cleared when a state transition is in progress.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate an error has occurred in the processing of a command. For example, an incorrect command/property ID is sent, or an attempt was made to write a property that is outside of the given property group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate the chip (upon completion of the POWER_UP sequence) has reached the state where it is ready to accept commands, or when the IR calibration process is completed.  Cleared when the chip is shutdown or when IR calibration has begun.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate the chip (upon completion of the POWER_UP sequence) has reached the state where it is ready to accept commands.  Cleared when the chip is shutdown.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate the battery voltage is below the threshold set by </text>
          <reference ref_type="ref_prop" ref_text="GLOBAL_LOW_BATT_THRESH"/>
          <text>.  Cleared to indicate the battery voltage is above the threshold set by </text>
          <reference ref_type="ref_prop" ref_text="GLOBAL_LOW_BATT_THRESH"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate the WUT (Wake-up timer) has expired.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="INFO_FLAGS" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_TYPE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; feature_HIGH_TEMP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines which calibration is required.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>600ce6bb-62d6-11e4-aef0-180373e564d0</enum_set_id>
            </field>
            <field name="SYNC_TRIGGER" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_DUAL_SYNC &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines which sync word triggered the sync detect. This value is only valid whenever </text>
          <reference ref_type="ref_prop_field" ref_text="SYNC_CONFIG2:DUAL_SYNC_EN"/>
          <text> is enabled.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>600cbfb1-62d6-11e4-a37b-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="SET_PROPERTY" short_desc="" number="0x11" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Sets the value of one or more properties.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command sets the value of one or more properties.     Properties are similar to parameters passed to an API command, but are not expected to change frequently.     They are typically used to configure the operation of various internal circuit blocks.
    </text>
            <li/>
            <text>Properties may be controlled by higher layers of the user's software.     Setting some properties may not cause the device to take immediate action;     however, the property will take effect once a command which uses that property is issued.
    </text>
            <li/>
            <text>Properties that affect similar circuit blocks or functions     (e.g., MODEM or PA or SYNTH properties) are grouped together and share the same GROUP parameter value.      Each property within that GROUP has a different offset number or index.
    </text>
            <li/>
            <text>A single property may be configured by setting the NUM_PROPS parameter = 0x01,     setting the START_PROP parameter to the offset number of that particular property,     followed by a single data byte representing the desired value of the property.
    </text>
            <li/>
            <text>Multiple contiguous properties may be configured by setting the NUM_PROPS parameter equal to the number of desired properties,    setting the START_PROP parameter to the offset number of the first property within that contiguous block of properties,    followed by a string of data bytes representing the desired values of the properties.
    </text>
            <li/>
            <text>The maximum number of properties that may be set with a single SET_PROPERTY command is 12. </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="GROUP" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="GROUP" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the property group to be configured.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NUM_PROPS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NUM_PROPS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="1" value_max="12" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the number of contiguous properties to be written, starting at START_PROP.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="START_PROP" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="START_PROP" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the offset number or index of the property within the specified group. The available properties are  determined by the part number and the </text>
          <reference ref_type="ref_cmd_arg" ref_text="POWER_UP:FUNC"/>
          <text> selection.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set_array name="DATA" short_desc="" index_start="0x04" index_end="0x0f" len_type="static" max_len_items="12" item_byte_len="1">
            <parameter_set name="DATA" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8" array_index="0x07">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8" array_index="0x08">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0d" index_end="0x0d" endianness="big" ps_type="U8" array_index="0x09">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0e" index_end="0x0e" endianness="big" ps_type="U8" array_index="0x0A">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8" array_index="0x0B">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value to be written to the property located at START_PROP + N. this parameter is not relevant if NUM_PROPS &lt; N + 1. (where N is the Data index)</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="GET_PROPERTY" short_desc="" number="0x12" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Retrieves the value of one or more properties</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command retrieves the value of one or more properties.     Properties are similar to parameters passed to an API command, but are not expected to change frequently.     They are typically used to configure the operation of various internal circuit blocks.     The returned value represents the default property value upon </text>
            <reference ref_type="ref_cmd" ref_text="POWER_UP"/>
            <text> or the value set previously with a </text>
            <reference ref_type="ref_cmd" ref_text="SET_PROPERTY"/>
            <text> command.
</text>
            <li/>
            <text>Properties that affect similar circuit blocks or functions (e.g., MODEM or PA or SYNTH properties)     are grouped together and share the same GROUP parameter value.    Each property within that GROUP has a different offset number or index.
    </text>
            <li/>
            <text>A single property may be retrieved by setting the NUM_PROPS parameter = 0x01     and setting the START_PROP parameter to the offset number of that particular property.     The first data byte of the reply stream represents the value of that property.
    </text>
            <li/>
            <text>Multiple contiguous properties may be retrieved by setting the NUM_PROPS parameter    equal to the number of desired properties and setting the START_PROP parameter to the    offset number of the first property within that contiguous block of properties.     The data bytes of the reply stream represent the values of the contiguous properties in sequential order of their offset number.
    </text>
            <li/>
            <text>The maximum number of properties that may be retrieved with a single GET_PROPERTY command is 16.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="GROUP" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="GROUP" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the property group to be retrieved.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NUM_PROPS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NUM_PROPS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="1" value_max="16" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the number of contiguous properties to be retrieved, starting at START_PROP.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="START_PROP" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="START_PROP" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the offset number or index of the property within the specified group.    the available properties are determined by the part number and the </text>
          <reference ref_type="ref_cmd_arg" ref_text="POWER_UP:FUNC"/>
          <text> selection</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set_array name="DATA" short_desc="" index_start="0x01" index_end="0x10" len_type="static" max_len_items="16" item_byte_len="1">
            <parameter_set name="DATA" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8" array_index="0x07">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8" array_index="0x08">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8" array_index="0x09">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8" array_index="0x0A">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8" array_index="0x0B">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0d" index_end="0x0d" endianness="big" ps_type="U8" array_index="0x0C">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0e" index_end="0x0e" endianness="big" ps_type="U8" array_index="0x0D">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8" array_index="0x0E">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8" array_index="0x0F">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Retrieved value of the properties located starting at START_PROP.    Response bytes in this field are not relevant starting at DATA[NUM_PROPS] and contiuing to the end of the DATA response field.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </outputs>
      </command>
      <command name="FIFO_INFO" short_desc="" number="0x15" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Access the current byte counts in the TX and RX FIFOs, and provide for resetting the FIFOs.</text>
        </summary>
        <descriptions>
          <description activation_logic="(feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.     (When the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CONFIG:FIFO_MODE"/>
            <text> bit is set, these two FIFOs are combined into a single 129-byte shared FIFO.)</text>
            <li/>
            <text>The reply stream for this command returns the current number of received bytes stored in the RX FIFO,    and the number of remaining empty bytes in the TX FIFO.
    </text>
            <li/>
            <text>The command may also be used to reset the individual FIFOs.     This is typically used for error recovery (e.g., after encountering a CRC error in RX mode).     Any valid data that has not yet been retrieved from the RX FIFO will be lost as a result of a reset;    it is recommended to read such data prior to a reset.    The FIFOs do not need to be reset prior to initial use after power-up.
    </text>
            <li/>
            <text>The FIFO reset function (if enabled) is processed prior to returning the byte count in the FIFOs.     Thus the reply stream to a </text>
            <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
            <text> command that resets the FIFOs will return byte counts that indicate the FIFOs are empty.
    </text>
            <li/>
            <text>A FIFO reset command should not be sent while actively receiving or transmitting a packet,    as this may corrupt the index pointers into the FIFOs and result in loss of stored information.
    </text>
            <li/>
            <text>The FIFO:TX and FIFO:RX bits are self-clearing;    that is, there is no need to send the command twice     (e.g., with the reset bits set the first time, and cleared the second time). </text>
          </description>
          <description activation_logic="(!feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.</text>
            <li/>
            <text>The reply stream for this command returns the current number of received bytes stored in the RX FIFO,    and the number of remaining empty bytes in the TX FIFO.
    </text>
            <li/>
            <text>The command may also be used to reset the individual FIFOs.     This is typically used for error recovery (e.g., after encountering a CRC error in RX mode).     Any valid data that has not yet been retrieved from the RX FIFO will be lost as a result of a reset;    it is recommended to read such data prior to a reset.    The FIFOs do not need to be reset prior to initial use after power-up.
    </text>
            <li/>
            <text>The FIFO reset function (if enabled) is processed prior to returning the byte count in the FIFOs.     Thus the reply stream to a </text>
            <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
            <text> command that resets the FIFOs will return byte counts that indicate the FIFOs are empty.
    </text>
            <li/>
            <text>A FIFO reset command should not be sent while actively receiving or transmitting a packet,    as this may corrupt the index pointers into the FIFOs and result in loss of stored information.
    </text>
            <li/>
            <text>The FIFO:TX and FIFO:RX bits are self-clearing;    that is, there is no need to send the command twice     (e.g., with the reset bits set the first time, and cleared the second time). </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="FIFO" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Resets the RX FIFO.
    </text>
          <li/>
          <text> The RX FIFO mode specified in property </text>
          <reference ref_type="ref_prop_field" ref_text="GLOBAL_CONFIG:FIFO_MODE"/>
          <text> will be effective after reset.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>600ff413-62d6-11e4-9e8a-180373e564d0</enum_set_id>
            </field>
            <field name="TX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Resets the TX FIFO.
    </text>
          <li/>
          <text> The TX FIFO mode specified in property </text>
          <reference ref_type="ref_prop_field" ref_text="GLOBAL_CONFIG:FIFO_MODE"/>
          <text> will be effective after reset.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>600ff411-62d6-11e4-8b93-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RX_FIFO_COUNT" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIFO_COUNT" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Returns the number of received bytes currently stored in the RX FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="TX_FIFO_SPACE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_FIFO_SPACE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Returns the number of empty bytes (i.e., space) currently available in the TX FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="GPIO_PIN_CFG" short_desc="" number="0x13" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Configures the GPIO pins.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides General Purpose Input/Output (GPIO) pins for handling a variety of signals.     This command is used to select the desired signal for each GPIO pin from an enumerated list of available signals.
    </text>
            <li/>
            <text>The drive strength is selectable for those pins configured as outputs.     The selected drive strength is applied simultaneously to all outputs;    it is currently not possible to individually configure each GPIO pin for different drive strengths.
    </text>
            <li/>
            <text>Each pin provides a weak pull-up resistor (~1 Megohm) that may be individually enabled or disabled.     It is recommended to disable the pull-up resistor when the pin is configured as an input and driven from an external source (other than an open-drain source).
    </text>
            <li/>
            <text>The pins referenced by this command share similar hardware characteristics (i.e., drive strength, pull-up resistors, input/output configurability)    but may provide access to different sets of signals.    Specifically, the NIRQ and SDO pins are not "signal equivalent" to the GPIO pins.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set_array name="GPIO" short_desc="" index_start="0x01" index_end="0x04" len_type="static" max_len_items="4" item_byte_len="1">
            <parameter_set name="GPIO" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="PULL_CTL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin pull-up control.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b80-62d6-11e4-8531-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin mode.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
            <parameter_set name="GPIO" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="PULL_CTL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin pull-up control.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b80-62d6-11e4-8531-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin mode.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
            <parameter_set name="GPIO" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="PULL_CTL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin pull-up control.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b80-62d6-11e4-8531-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin mode.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
            <parameter_set name="GPIO" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="PULL_CTL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin pull-up control.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="6" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b80-62d6-11e4-8531-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin mode.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
          </parameter_set_array>
          <parameter_set name="NIRQ" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PULL_CTL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin pull-up control.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f345b80-62d6-11e4-8531-180373e564d0</enum_set_id>
            </field>
            <field name="NIRQ_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
              <enum_set_id>5f33711c-62d6-11e4-ab41-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="SDO" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PULL_CTL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin pull-up control.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f345b80-62d6-11e4-8531-180373e564d0</enum_set_id>
            </field>
            <field name="SDO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The pin mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
              <enum_set_id>5f33e64c-62d6-11e4-9528-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="GEN_CONFIG" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DRV_STRENGTH" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> Selects the level of drive strength for those GPIO/NIRQ/SDO pins configured as outputs.
    </text>
          <li/>
          <text>The selected level of drive strength is applied simultaneously to all output pins,    with the following exception: GPIO0 will exhibit a weaker drive strength than the other GPIO pins but only in the lowest drive strength setting;    its drive strength is the same for all other settings.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="6" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5f345b7e-62d6-11e4-94cd-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set_array name="GPIO" short_desc="" index_start="0x01" index_end="0x04" len_type="static" max_len_items="4" item_byte_len="1">
            <parameter_set name="GPIO" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="GPIO_STATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the logic level on the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b81-62d6-11e4-8bd2-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the enumeration of the currently selected function for the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
            <parameter_set name="GPIO" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="GPIO_STATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the logic level on the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b81-62d6-11e4-8bd2-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the enumeration of the currently selected function for the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
            <parameter_set name="GPIO" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="GPIO_STATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the logic level on the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b81-62d6-11e4-8bd2-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the enumeration of the currently selected function for the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
            <parameter_set name="GPIO" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="GPIO_STATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the logic level on the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="1"/>
                </parameter_set_mapping>
                <enum_set_id>5f345b81-62d6-11e4-8bd2-180373e564d0</enum_set_id>
              </field>
              <field name="GPIO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the enumeration of the currently selected function for the pin.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="5" fsize="6"/>
                </parameter_set_mapping>
                <enum_set_id>5f32adc6-62d6-11e4-b15d-180373e564d0</enum_set_id>
              </field>
            </parameter_set>
          </parameter_set_array>
          <parameter_set name="NIRQ" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NIRQ_STATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the logic level on the NIRQ pin.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f345b81-62d6-11e4-8bd2-180373e564d0</enum_set_id>
            </field>
            <field name="NIRQ_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the enumeration of the currently selected function for the NIRQ pin.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
              <enum_set_id>5f33711c-62d6-11e4-ab41-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="SDO" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SDO_STATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the logic level on the SDO pin.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f345b81-62d6-11e4-8bd2-180373e564d0</enum_set_id>
            </field>
            <field name="SDO_MODE" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the enumeration of the currently selected function for the SDO pin.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
              <enum_set_id>5f33e64c-62d6-11e4-9528-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="GEN_CONFIG" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DRV_STRENGTH" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reads back the enumeration of the currently selected drive strength.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="6" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5f345b7e-62d6-11e4-94cd-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="CHANGE_STATE" short_desc="" number="0x34" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2 || mode_EZR2">
        <changelog/>
        <summary>
          <text>Manually switch the chip to a desired operating state.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip normally manages the required steps in transitioning between operating states automatically.     For example, transmission of a packet may require:  waking the chip from SLEEP mode, enabling the Xtal Oscillator (READY mode),    calibrating the VCO and tuning the PLL Synthesizer (TX_TUNE mode), enabling the PA and transmission of the packet (TX mode),    and returning to an IDLE state.    This sequencing is normally handled by the internal state machine.
    </text>
            <li/>
            <text>This command provides for manually switching to a desired operating state.
    </text>
            <li/>
            <text>This command may be used to enter TX or RX mode, if desired.      However, those modes of operation typically require specification of additional parameters    (e.g., channel number, number of packet bytes, etc.) prior to switching mode.    For this reason, separate START_TX and START_RX commands are provided that essentially accomplish the CHANGE_STATE = TX or RX functionality,    while simultaneously passing the required parameter bytes. </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="NEXT_STATE1" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NEW_STATE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Operating state to switch to immediately.     Please refer to the published datasheet for more details regarding these operational modes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>6019913e-62d6-11e4-bd36-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="WAIT_PROPERTY_PROCESSED" short_desc="" number="0x1b" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Holds CTS low until all property writes are processed.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command may be used to ensure that a property write has been
              committed before other commands can be sent.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="OFFLINE_RECAL" short_desc="" number="0x38" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_HIGH_TEMP &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Switches to high temp or low temp settings and recalibrate blocks.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <li/>
            <text>This command adjusts the digital regulator, clock generator and feedback divider settings to handle temperatures above 85C. Whenever the host chip detects temperature change above 85C, this command should be sent with </text>
            <reference ref_type="ref_cmd_arg" ref_text="OFFLINE_RECAL:CAL_CTRL"/>
            <text> with HIGH_TEMP sent.
    </text>
            <li/>
            <text>This command can be used to kick off calibration events to adjust to temperature changes.
    </text>
            <li/>
            <text>This command will force the chip out of RX or TX states, placing the chip back in READY when calibration is complete.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CAL_CTRL" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="OFFLINE_CAL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Define which offline calibration to perform.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601a067a-62d6-11e4-b451-180373e564d0</enum_set_id>
            </field>
            <field name="TEMP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configure the chip for high temp/low temp settings. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601a0678-62d6-11e4-8bc4-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="VTR_CAL_ENABLE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VTR_CAL_ENABLE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If non-zero, selects which VTR calibrations to run, matching bit definitions with </text>
          <reference ref_type="ref_prop" ref_text="OTP_VARS_CAL_ENABLE_VTR"/>
          <text>, otherwise this property controls which calibrations are run directly.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CAL_ENABLE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_ENABLE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If non-zero, selects which VTR calibrations to run, matching bit definitions with </text>
          <reference ref_type="ref_prop" ref_text="OTP_VARS_CAL_ENABLE"/>
          <text>, otherwise this property controls which calibrations are run directly.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="AGC_OVERRIDE" short_desc="" number="0xd0" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Override the AGC and manually control the gain of the RX chain.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for Automatic Gain Control (AGC) in RX mode.    This algorithm adjusts the gain of the RX chain to provide optimal reception of the signal under all amplitude conditions.
    </text>
            <li/>
            <text>This command is used to disable the AGC algorithm, and to provide for manual control of the two adjustable gain circuit blocks (i.e., the LNA and PGA).
    </text>
            <li/>
            <text>The recommended operating mode of the chip is with the AGC algorithm enabled (default setting);    manual gain control is provided primarily to support chip diagnostics or special user applications.     Additionally, the reported value of RSSI may change significantly in manual gain control mode,     as the chip internally calculates RSSI based upon the AGC settings and not the MGC settings.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="AGC_OVERRIDE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DIS_PGA_AGC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable/disable bit for control of the PGA gain by the hardware AGC circuitry.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601ac9c3-62d6-11e4-afd2-180373e564d0</enum_set_id>
            </field>
            <field name="PGA_GAIN_CFG" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the gain setting of the PGA, when in manual gain control mode (i.e., the DIS_PGA_AGC bit is set).
    </text>
          <li/>
          <text>The coding of this field is a form of two's complement, such that mid-range PGA gain is obtained for PGA_GAIN_CFG = 0x0.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>601aa2b7-62d6-11e4-b52a-180373e564d0</enum_set_id>
            </field>
            <field name="DIS_LNA_AGC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable/disable bit for control of the LNA gain by the hardware AGC circuitry.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601aa2b5-62d6-11e4-b51e-180373e564d0</enum_set_id>
            </field>
            <field name="LNA_GAIN_CFG" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the gain setting of the LNA, when in manual gain control mode (i.e., the DIS_LNA_AGC bit is set).
    </text>
          <li/>
          <text>The coding of this field is inverted, such that maximum LNA gain is obtained for LNA_GAIN_CFG = 0x0 and minimum gain is obtained for LNA_GAIN_CFG = 0x7.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>601a7ba8-62d6-11e4-bc3b-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="REQUEST_DEVICE_STATE" short_desc="" number="0x33" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Request current device state and channel.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command returns information regarding the current operating state and tuned frequency channel of the device.
    </text>
            <li/>
            <text>Returning the current channel number is often useful in automatic frequency hopping applications, to determine the frequency on which the device found a valid signal.
    </text>
            <li/>
            <text>It is not possible for this command to return a device state value indicating the chip is in SLEEP or STANDBY mode,    as the very act of sending an SPI command while the chip is in SLEEP or STANDBY mode assures that it wakes into SPI_ACTIVE mode.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CURR_STATE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MAIN_STATE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Returns the current operating state of the device.  Please refer to the published datasheet for more details regarding these operational modes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>601b17eb-62d6-11e4-bf9d-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="CURRENT_CHANNEL" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CURRENT_CHANNEL" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Returns the current tuned channel.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="READ_CMD_BUFF" short_desc="" number="0x44" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <summary>
          <text>Used to read CTS and the command response.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Processing of API commands is handled by the command handler in the chip.     A subsequent command may not be sent until the chip has completed processing of the first command.     The chip indicates the ability to receive another command and the availability of response data by issuing a Clear To Send (CTS) signal;    it is necessary for the host MCU to poll the chip for this CTS signal.     The CTS signal may be polled via SPI command, or monitored on a GPIO line or as an interrupt on the nIRQ pin.
    </text>
            <li/>
            <text>This command is used to poll the CTS signal via the SPI bus.     The NSEL line should be pulled low, followed by sending the READ_CMD_BUFF command on SDI.    While NSEL remains asserted low, an additional eight clock pulses are sent on SCLK and the CTS response byte is read on SDO.    If the CTS response byte is not 0xFF, the host MCU should pull NSEL high and repeat the polling procedure.
    </text>
            <li/>
            <text>If the CTS response byte is 0xFF, the host MCU should keep NSEL asserted low and provide additional clock    cycles on SCLK to read out as many response bytes (on SDO) as necessary.     The host MCU should pull NSEL high upon completion of reading the response stream.
    </text>
            <li/>
            <text>A primary function of this command is to determine when CTS goes high, and thus by definition this command may be sent while CTS is low.     This command itself does not cause CTS to go low.
    </text>
            <li/>
            <text>Attempting to read response bytes from the command buffer while CTS is not 0xFF will return invalid results.     The response bytes are valid only if CTS = 0xFF.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set_array name="BYTE" short_desc="" index_start="0x01" index_end="0x10" len_type="static" max_len_items="16" item_byte_len="1">
            <parameter_set name="BYTE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8" array_index="0x07">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8" array_index="0x08">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8" array_index="0x09">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8" array_index="0x0A">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8" array_index="0x0B">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x0d" index_end="0x0d" endianness="big" ps_type="U8" array_index="0x0C">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x0e" index_end="0x0e" endianness="big" ps_type="U8" array_index="0x0D">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8" array_index="0x0E">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="BYTE" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8" array_index="0x0F">
              <descriptions/>
              <comments/>
              <field name="CMD_BUFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Byte 0-15 of the command response buffer.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </outputs>
      </command>
      <command name="FRR_A_READ" short_desc="" number="0x50" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Reads the fast response registers (FRR) starting with FRR_A.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides four Fast Response Registers (FRR) that may be read immediately without the need to monitor and check CTS, thus improving the speed at which the contents may be retrieved.
    </text>
            <li/>
            <text>The FRR registers may be read in a burst fashion through the FRR_X_READ commands.     After the initial 16 clock cycles, each additional eight clock cycles will clock out the contents of the next fast response register in a circular fashion.    Example:  If the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_A_READ"/>
            <text> command is issued, the registers will be read in the order A-B-C-D,    while if the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_B_READ"/>
            <text> command is issued, the registers will be read in the order B-C-D-A, etc.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent and the reply read while CTS is low.     The command ID should be clocked in on SDI then the reply should be clocked out on SDO without deasserting NSEL.
    </text>
            <li/>
            <text>The FRR_CTL_X_MODE properties are used to select the specific parameter values that will be returned by the FRR_X_READ commands.     Please refer to the text description for FRR_CTL_X_MODE for more details regarding selection of the parameter(s) held within the FRR registers.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="FRR_A_VALUE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_A_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register A.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_B_VALUE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_B_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register B.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_C_VALUE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_C_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register C.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_D_VALUE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_D_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register D.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="FRR_B_READ" short_desc="" number="0x51" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Reads the fast response registers (FRR) starting with FRR_B.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides four Fast Response Registers (FRR) that may be read immediately without the need to monitor and check CTS, thus improving the speed at which the contents may be retrieved.
    </text>
            <li/>
            <text>The FRR registers may be read in a burst fashion through the FRR_X_READ commands.     After the initial 16 clock cycles, each additional eight clock cycles will clock out the contents of the next fast response register in a circular fashion.    Example:  If the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_A_READ"/>
            <text> command is issued, the registers will be read in the order A-B-C-D,    while if the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_B_READ"/>
            <text> command is issued, the registers will be read in the order B-C-D-A, etc.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent and the reply read while CTS is low.     The command ID should be clocked in on SDI then the reply should be clocked out on SDO without deasserting NSEL.
    </text>
            <li/>
            <text>The FRR_CTL_X_MODE properties are used to select the specific parameter values that will be returned by the FRR_X_READ commands.     Please refer to the text description for FRR_CTL_X_MODE for more details regarding selection of the parameter(s) held within the FRR registers.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="FRR_B_VALUE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_B_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register B.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_C_VALUE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_C_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register C.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_D_VALUE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_D_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register D.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_A_VALUE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_A_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register A.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="FRR_C_READ" short_desc="" number="0x53" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Reads the fast response registers (FRR) starting with FRR_C.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides four Fast Response Registers (FRR) that may be read immediately without the need to monitor and check CTS, thus improving the speed at which the contents may be retrieved.
    </text>
            <li/>
            <text>The FRR registers may be read in a burst fashion through the FRR_X_READ commands.     After the initial 16 clock cycles, each additional eight clock cycles will clock out the contents of the next fast response register in a circular fashion.    Example:  If the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_A_READ"/>
            <text> command is issued, the registers will be read in the order A-B-C-D,    while if the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_B_READ"/>
            <text> command is issued, the registers will be read in the order B-C-D-A, etc.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent and the reply read while CTS is low.     The command ID should be clocked in on SDI then the reply should be clocked out on SDO without deasserting NSEL.
    </text>
            <li/>
            <text>The FRR_CTL_X_MODE properties are used to select the specific parameter values that will be returned by the FRR_X_READ commands.     Please refer to the text description for FRR_CTL_X_MODE for more details regarding selection of the parameter(s) held within the FRR registers.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="FRR_C_VALUE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_C_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register C.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_D_VALUE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_D_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register D.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_A_VALUE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_A_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register A.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_B_VALUE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_B_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register B.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="FRR_D_READ" short_desc="" number="0x57" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Reads the fast response registers (FRR) starting with FRR_D.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides four Fast Response Registers (FRR) that may be read immediately without the need to monitor and check CTS, thus improving the speed at which the contents may be retrieved.
    </text>
            <li/>
            <text>The FRR registers may be read in a burst fashion through the FRR_X_READ commands.     After the initial 16 clock cycles, each additional eight clock cycles will clock out the contents of the next fast response register in a circular fashion.    Example:  If the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_A_READ"/>
            <text> command is issued, the registers will be read in the order A-B-C-D,    while if the </text>
            <reference ref_type="ref_cmd" ref_text="FRR_B_READ"/>
            <text> command is issued, the registers will be read in the order B-C-D-A, etc.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent and the reply read while CTS is low.     The command ID should be clocked in on SDI then the reply should be clocked out on SDO without deasserting NSEL.
    </text>
            <li/>
            <text>The FRR_CTL_X_MODE properties are used to select the specific parameter values that will be returned by the FRR_X_READ commands.     Please refer to the text description for FRR_CTL_X_MODE for more details regarding selection of the parameter(s) held within the FRR registers.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="FRR_D_VALUE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_D_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register D.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_A_VALUE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_A_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register A.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_B_VALUE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_B_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register B.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRR_C_VALUE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_C_VALUE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value in Fast Response Register C.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
    </command_set>
    <command_set name="IR_CAL_COMMANDS" sort_index="2" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="IRCAL" short_desc="" number="0x17" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_IR_CAL &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Image rejection calibration.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Performs image rejection calibration.  Completion can be monitored by polling CTS or waiting for CHIP_READY interrupt source.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="SEARCHING_STEP_SIZE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="INITIAL_PH_AMP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Initial ph and amp value when start IR calibration.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601ee893-62d6-11e4-91e3-180373e564d0</enum_set_id>
            </field>
            <field name="FINE_STEP_SIZE" short_desc="" fsize="2" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Step size of fine stepping.  Writing a value of 0 will skip fine stepping.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="2"/>
              </parameter_set_mapping>
            </field>
            <field name="COARSE_STEP_SIZE" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Step Size of coarse stepping.  Writing a value of 0 will skip coarse stepping.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="SEARCHING_RSSI_AVG" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="STEP_BY_STEP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Whether only do one step searching. If we do only one step searching, then we don't revert the parameters when the API call is finished. If we calibrate IR step-by-step, the calibration state will be automatically changed, please refer the return state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601f36b6-62d6-11e4-9bb2-180373e564d0</enum_set_id>
            </field>
            <field name="SKIP_INIT_SEARCH_STAT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Whether initialize the searching process(clear the saved information when step-by-step searching)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601f36b4-62d6-11e4-b687-180373e564d0</enum_set_id>
            </field>
            <field name="RSSI_FINE_AVG" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>How many measurements(2^avg) per RSSI measurement while fine stepping.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>601f0fa7-62d6-11e4-974a-180373e564d0</enum_set_id>
            </field>
            <field name="SKIP_CAL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Skip calibration and skip reverting parameters, only configure the parameters for IR cal.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601f0fa5-62d6-11e4-adba-180373e564d0</enum_set_id>
            </field>
            <field name="RSSI_COARSE_AVG" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>How many measurements(2^avg) per RSSI measurement while coarse stepping.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>601ee899-62d6-11e4-8a05-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="RX_CHAIN_SETTING1" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="EN_HRMNIC_GEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable harmonic generator.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601f84d5-62d6-11e4-9c77-180373e564d0</enum_set_id>
            </field>
            <field name="IRCLKDIV" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set irclkdiv.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601f84d3-62d6-11e4-97cc-180373e564d0</enum_set_id>
            </field>
            <field name="RF_SOURCE_PWR" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Power of internal generator(Default 3).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>601f5dc6-62d6-11e4-b6c6-180373e564d0</enum_set_id>
            </field>
            <field name="CLOSE_SHUNT_SWITCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Close shunt switch.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601f5dc4-62d6-11e4-9a94-180373e564d0</enum_set_id>
            </field>
            <field name="PGA_GAIN" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set PGA Gain.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>601f5dc2-62d6-11e4-ad28-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="RX_CHAIN_SETTING2" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_READ_DELAY" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>How many bits clock delay before read RSSI when calibration. Delay = (2 + RSSI_READ_DLEAY)*bit_clock).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>601fabe4-62d6-11e4-8628-180373e564d0</enum_set_id>
            </field>
            <field name="ADC_HIGH_GAIN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set ADC to high gain.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>601fabe2-62d6-11e4-bdfa-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CAL_STATE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_STATE" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>601fd2f6-62d6-11e4-9e52-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="RSSI" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Current value of register RSSI. Usually the RSSI value is the RSSI of current AMP/PH. If (DIRECT_CHANGE = 1) or (CAL_STATE is different to previous value), then this means the search direction is changed, now the RSSI is the value before change direction. If it is this condition the RSSI of current value should be ready out by sfr_read.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DIR_CH" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DIR_CH" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Whether search direction changed.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="LAST_RSSI" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LAST_RSSI" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>New for ROM3, return the final RSSI value after IR calibration.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IRCAL_MANUAL" short_desc="" number="0x1a" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_IR_CAL &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Image rejection calibration.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Forces a specific value for IR calibration, and reads back calibration values from previous calibrations.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="IRCAL_AMP" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="IRCAL_AMP_SKIP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select whether or not the associated calibration value is applied.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60204832-62d6-11e4-b5ff-180373e564d0</enum_set_id>
            </field>
            <field name="IRCAL_AMP_SIGN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select whether or not the amplitude calibration value is applied.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60204830-62d6-11e4-833b-180373e564d0</enum_set_id>
            </field>
            <field name="IRCAL_AMP_MAG" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Magnitude of amplitude correction.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IRCAL_PH" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="IRCAL_PH_SKIP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select whether or not the associated calibration value is applied.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60206f43-62d6-11e4-a082-180373e564d0</enum_set_id>
            </field>
            <field name="IRCAL_PH_SIGN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select whether or not the phase calibration value is applied.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60206f41-62d6-11e4-93eb-180373e564d0</enum_set_id>
            </field>
            <field name="IRCAL_PH_MAG" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Magnitude of phase correction.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IRCAL_AMP_REPLY" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="IRCAL_AMP_SIGN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select whether or not the amplitude calibration value is applied.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6020bd5c-62d6-11e4-a8f9-180373e564d0</enum_set_id>
            </field>
            <field name="IRCAL_AMP_MAG" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Magnitude of amplitude correction.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IRCAL_PH_REPLY" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="IRCAL_PH_SIGN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select whether or not the phase calibration value is applied.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6020bd63-62d6-11e4-8156-180373e564d0</enum_set_id>
            </field>
            <field name="IRCAL_AMP_PH" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Magnitude of phase correction.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
    </command_set>
    <command_set name="TX_COMMANDS" sort_index="3" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="START_TX" short_desc="" number="0x31" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Switches to TX state and starts transmission of a packet.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command switches the chip to TX state and begins transmission of a packet.    Depending upon the value of the START parameter, the start of transmission may be delayed until a certain condition is met.
    </text>
            <li/>
            <text>Several optional parameters may be passed with this command.     If these parameter values are not sent, their previously configured values remain in use.    The parameter values are retained while in SLEEP mode, and thus only need to be written when they change.
    </text>
            <li/>
            <text>The chip may be configured to automatically enter a desired operational state after transmission of the packet.
    </text>
            <li/>
            <text>The chip will not return CTS high until the chip has entered the TX state.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CHANNEL" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHANNEL" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the channel number on which to transmit.     Please refer to FREQ_CONTROL_CHANNEL_STEP_SIZE for more details regarding the channelized approach to frequency tuning of the chip.
    </text>
          <li/>
          <text>If the CHANNEL parameter byte is not passed with the command, the chip will tune to the last channel specified in either a START_TX or START_RX command;    the internal variable that retains the CHANNEL value is shared by these two commands. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CONDITION" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOMPLETE_STATE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter selects the desired operational state of the chip to automatically enter upon completion of the packet transmission.
    </text>
          <li/>
          <text>If this parameter is not passed with the command, the chip continues to use the previously configured value.     If no value has been previously configured (i.e., upon POWER_UP), the default value of 3 = READY state is used. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>6021599c-62d6-11e4-abaf-180373e564d0</enum_set_id>
            </field>
            <field name="UPDATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2 &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the condition upon which transmission will start.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60213290-62d6-11e4-9b28-180373e564d0</enum_set_id>
            </field>
            <field name="RETRANSMIT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the current packet will simply be a retransmission of the previous packet, or whether the current packet will transmit new data from the TX FIFO.
    </text>
          <li/>
          <text>In the event of a retransmission, new (additional) data should not be written to the TX FIFO prior to the retransmission.
    </text>
          <li/>
          <text>The RETRANSMIT bit should be set prior to sending the first packet, as well as on all subsequent retransmissions.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6021328e-62d6-11e4-9eee-180373e564d0</enum_set_id>
            </field>
            <field name="START" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the condition upon which transmission will start.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>6021328c-62d6-11e4-a705-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="TX_LEN" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="TX_LEN" short_desc="" fsize="13" ftype="U16" fformat="hex" value_min="0" value_max="8191" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the number of bytes to transmit in the data field(s) of the packet.
    </text>
          <li/>
          <text>If this field is non-zero, the packet will be transmitted with TX_LEN number of data bytes,    using the data field configuration options (e.g., CRC, data whitening, Manchester coding, etc.) of only PKT_FIELD_1_X.    The Payload length is limited to 8191 bytes in this scenario.
    </text>
          <li/>
          <text>If this field is zero, the number of data bytes to be transmitted is specified by the value(s) of the PKT_FIELD_X_LENGTH properties.     The Payload length is limited to 5 x 8191 = 40955 bytes in this scenario (as each of the five data fields may be configured for a length of 8191 bytes).    This approach is necessary if field-specific processing is desired (e.g., data whitening on one field but not another,    Manchester coding on one field but not another, etc).
    </text>
          <li/>
          <text>The TX_LEN parameter should still be passed even if the RETRANSMIT bit is set.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="TX_DELAY" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_DELAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="128" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies a time delay (in sec) between transmissions of packets, in the event another transmission is scheduled.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NUM_REPEAT" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NUM_REPEAT" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX_REPEAT &amp;&amp; mode_PRO2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the number of times to repeat the packet. Packet cannot be longer than the fifo. If preamble and sync are required, those bytes should be put into the fifo and preamble/sync transmission disabled in the packet handler.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="WRITE_TX_FIFO" short_desc="" number="0x66" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Writes data byte(s) to the TX FIFO.</text>
        </summary>
        <descriptions>
          <description activation_logic="(feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.     (When the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CONFIG:FIFO_MODE"/>
            <text> bit is set, these two FIFOs are combined into a single 129-byte shared FIFO.)</text>
            <li/>
            <text>This command is used to write data byte(s) into the TX FIFO.     The WRITE_TX_FIFO command should be clocked in on SDI (followed by the data byte(s) to be written) without deasserting NSEL.     If you write more data bytes than the TX FIFO can hold it will generate a FIFO Overflow interrupt event.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent while CTS is low.     This command has no response to be read and thus there is no need to monitor CTS after sending this command.</text>
          </description>
          <description activation_logic="(!feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.</text>
            <li/>
            <text>This command is used to write data byte(s) into the TX FIFO.     The WRITE_TX_FIFO command should be clocked in on SDI (followed by the data byte(s) to be written) without deasserting NSEL.     If you write more data bytes than the TX FIFO can hold it will generate a FIFO Overflow interrupt event.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent while CTS is low.     This command has no response to be read and thus there is no need to monitor CTS after sending this command.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set_array name="DATA" short_desc="" index_start="0x01" index_end="0x02" len_type="indefinite" max_len_items="2" item_byte_len="1">
            <parameter_set name="DATA" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data to write to the TX FIFO</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data to write to the TX FIFO</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </inputs>
        <outputs/>
      </command>
      <command name="TX_HOP" short_desc="" number="0x37" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX_HOP &amp;&amp; mode_PRO2">
        <changelog/>
        <summary>
          <text>Hop to a new frequency while in TX.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>While in TX state this will ramp down the PA, Retune the PLL, and ramp the PA back up.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="INTE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="INTE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>INTE register value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRAC" short_desc="" index_start="0x02" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRAC" short_desc="" fsize="23" ftype="U8" fformat="hex" value_min="0" value_max="8388607" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>FRAC register value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="7" split_msb="22" split_lsb="16"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="VCO_CNT" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="VCO_CNT" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="0" value_max="65535" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>VCO_CNT register value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PLL_SETTLE_TIME" short_desc="" index_start="0x07" index_end="0x08" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="PLL_SETTLE_TIME" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="50" value_max="128" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Delay in us to leave PA ramped down.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
    </command_set>
    <command_set name="RX_COMMANDS" sort_index="4" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="GET_MODEM_STATUS" short_desc="" number="0x22" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Returns the interrupt status of the Modem Interrupt Group (both STATUS and PENDING).  Optionally, it may be used to clear latched (PENDING) interrupt events.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Returns the current interrupt status of Modem interrupt events (both STATUS and PENDING) and optionally clears PENDING interrupts.</text>
            <li/>
            <text>Please refer to the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> command for more details regarding the difference between STATUS and PENDING interrupts.</text>
            <li/>
            <text>Sending the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command with NO input parameter results in clearing all of the PENDING interrupts.</text>
            <li/>
            <text>When PENDING interrupts are being cleared, the reply stream reflects their status prior to clearing.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="MODEM_CLR_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_LATCH_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RSSI_LATCH interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="POSTAMBLE_DETECT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending POSTAMBLE_DETECT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_SYNC_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending INVALID_SYNC interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_JUMP_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RSSI_JUMP interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RSSI interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_PREAMBLE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending INVALID_PREAMBLE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PREAMBLE_DETECT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending PREAMBLE_DETECT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SYNC_DETECT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending SYNC_DETECT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="MODEM_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_LATCH_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RSSI_LATCH status bit has been detected and therefore a RSSI_LATCH interrupt is pending.  See associated RSSI_LATCH status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="POSTAMBLE_DETECT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the POSTAMBLE_DETECT status bit has been detected and therefore a POSTAMBLE_DETECT interrupt is pending.  See associated POSTAMBLE_DETECT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_SYNC_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the INVALID_SYNC status bit has been detected and therefore a INVALID_SYNC interrupt is pending.  See associated INVALID_SYNC status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_JUMP_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RSSI_JUMP status bit has been detected and therefore a RSSI_JUMP interrupt is pending.  See associated RSSI_JUMP status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RSSI status bit has been detected and therefore a RSSI interrupt is pending.  See associated RSSI status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_PREAMBLE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the INVALID_PREAMBLE status bit has been detected and therefore a INVALID_PREAMBLE interrupt is pending.  See associated INVALID_PREAMBLE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PREAMBLE_DETECT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the PREAMBLE_DETECT status bit has been detected and therefore a PREAMBLE_DETECT interrupt is pending.  See associated PREAMBLE_DETECT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SYNC_DETECT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the SYNC_DETECT status bit has been detected and therefore a SYNC_DETECT interrupt is pending.  See associated SYNC_DETECT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="MODEM_STATUS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_LATCH" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set if the latched RSSI value (defined in </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL"/>
          <text> has exceeded the threshold value defined in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> property.  Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="POSTAMBLE_DETECT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set if 1-4 bytes of received data matches the pattern of bits defined in the POSTAMBLE_PATTERN_XX properties.  Postamble detection must also be enabled in the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_POSTAMBLE_CONFIG"/>
          <text> property.  Cleared upon entry into RX, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_SYNC" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high when a valid Sync Word (matching the pattern of bits defined in the SYNC_BITS_XX properties)    was not detected within the allowed search timeout period.      If configured to receive a standard preamble, the search timeout period is Sync Word Length + 4bits.      If configured to receive a non-standard preamble, the search timeout period is defined by the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
          <text> property.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high when a valid Sync Word (matching the pattern of bits defined in the SYNC_BITS_XX properties)    was not detected within the allowed search timeout period.      If configured to receive a standard preamble, the search timeout period is Sync Word Length + 4bits.      If configured to receive a non-standard preamble, the search timeout period is defined by the EZConfig array.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_JUMP" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high when the Current RSSI value jumps by more than the threshold value defined in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_JUMP_THRESH"/>
          <text> property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set if the current RSSI value has exceeded the threshold value defined in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> property.Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set if the current RSSI value has exceeded the threshold value defined by the EZConfig array.Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_PREAMBLE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high indicating that one of the following has occurred:     a) a valid Preamble was not detected within the allowed search timeout period, or     b) the Latched RSSI value is below the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> value and the chip has been enabled to check for this condition.     The search timeout period for Preamble is configured in </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_STD_2"/>
          <text>,     while the CHECK_THRESH_AT_LATCH function is configured in </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL"/>
          <text>.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Self clearing signal that pulses high indicating that one of the following has occurred:     a) a valid Preamble was not detected within the allowed search timeout period, or     b) the Latched RSSI value is below the rssi threshold set as part of the EZConfig array and the chip has been enabled to check for this condition.     The search timeout period for Preamble and the CHECK_THRESH_AT_LATCH function are configured in the EZConfig array.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PREAMBLE_DETECT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set when a pattern of bits was received that matched the expected Preamble pattern.  If configured to receive a standard preamble, the expected pattern of bits is '...010101...' with a threshold length defined in </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_STD_1"/>
          <text>.  If configured to receive a non-standard preamble, the expected pattern of bits is defined by the PREAMBLE_PATTERN_XX and the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_NSTD"/>
          <text> properties. Cleared when SYNC is detected, upon entering RX state, or RX is restarted.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set when a pattern of bits was received that matched the expected Preamble pattern.  If configured to receive a standard preamble, the expected pattern of bits is '...010101...' with a threshold length defined in the EZConfig array.  If configured to receive a non-standard preamble, the expected pattern of bits is defined by the PREAMBLE_PATTERN_XX properties and the pattern length defined in the EZConfig array. Cleared when SYNC is detected, upon entering RX state, or RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SYNC_DETECT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set when the received Sync Word pattern matched the pattern of bits defined in the </text>
          <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
          <text> property. If </text>
          <reference ref_type="ref_prop_field" ref_text="SYNC_CONFIG2:DUAL_SYNC_EN"/>
          <text> is enabled, the pattern in </text>
          <reference ref_type="ref_prop" ref_text="SYNC_BITS2"/>
          <text> is also used to match.  Cleared when a packet is received (valid or invalid), upon entry into RX state, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CURR_RSSI" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CURR_RSSI" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Current RSSI reading from the modem.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="LATCH_RSSI" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LATCH_RSSI" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Latched RSSI reading from the modem as configured by </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL"/>
          <text>.  Reset to 0 upon entering RX mode or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ANT1_RSSI" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ANT1_RSSI" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RSSI of ANT1 during evaluation of the antenna diversity algorithm. The RSSI value is latched during Preamble evaluation and is available for reading only after detection of Sync Word.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ANT2_RSSI" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ANT2_RSSI" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RSSI of ANT2 during evaluation of the antenna diversity algorithm. The RSSI value is latched during Preamble evaluation and is available for reading only after detection of Sync Word.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="AFC_FREQ_OFFSET" short_desc="" index_start="0x07" index_end="0x08" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="AFC_FREQ_OFFSET" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The AFC value that is generated by the PLL AFC feedback loop during receive mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="INFO_FLAGS" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SYNC_TRIGGER" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_DUAL_SYNC &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines which sync word triggered the sync detect.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60243fe7-62d6-11e4-8f7d-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PACKET_INFO" short_desc="" number="0x16" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Returns information about the length of the variable field in the last packet received, and (optionally) overrides field length. </text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides the ability for receiving packets in which one of the Payload field(s) is variable in length,    with its length specified by received byte(s) embedded within a prior fixed-length field.    This command may be used to retrieve the value of the length byte(s) (i.e., return the length of the variable length field).     Please refer to the text descriptions for </text>
            <reference ref_type="ref_prop" ref_text="PKT_LEN"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="PKT_LEN_FIELD_SOURCE"/>
            <text> for more details regarding reception of a variable length packet.
    </text>
            <li/>
            <text>The value returned by this command describes the length of only the variable length field pointed to by the </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text> parameter.     This value may not be the same as the total length of the Payload, as the Payload may consist of several fixed-length fields in addition to the variable-length field.    If no previous variable-length packet has been received, the return value will be 0.
    </text>
            <li/>
            <text>The LENGTH[15:0] response value is cleared upon entry into RX mode;    therefore, the </text>
            <reference ref_type="ref_cmd" ref_text="PACKET_INFO"/>
            <text> command should be sent after reception of a valid packet and prior to re-entering RX mode,     else the response value will always be zero.
    </text>
            <li/>
            <text>This command may be issued with five optional arguments.     If these arguments follow, their values are used to override the packet length value that was originally    configured by issuing the </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command with a non-zero RX_LEN value,     or by programming the PKT_RX_FIELD_X_LENGTH properties.
    </text>
            <li/>
            <text>This feature is provided to support variable-length packet functionality in applications    where the length value cannot be extracted by the chip itself (due to special encoding, e.g., 3-of-6 encoding).      In such an application, all data fields are defined as fixed-length fields; the host MCU decodes the received length byte(s)    in the first field and subsequently issues the </text>
            <reference ref_type="ref_cmd" ref_text="PACKET_INFO"/>
            <text> command during reception of the RX packet to modify the "fixed" length of a subsequent field.     Please contact Silicon Labs Support for assistance with this functionality.
    </text>
            <li/>
            <text> In 802.15.4g receive mode, the FCS byte length embedded in the FHR is included to inform the host of the number of FCS bytes in the FIFO following the MAC Payload.    If FCS is 0, 2 is added to the return length; if FCS is 1, 4 is added to the return length. </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="FIELD_NUMBER" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FIELD_NUM" short_desc="" fsize="5" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the data field whose length will be modified per the LEN[15:0] and LEN_DIFF[15:0] parameters.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
              <enum_set_id>60248e0e-62d6-11e4-bbe4-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="LEN" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="LEN" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="1" value_max="8191" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the new length (in bytes) of the data field specified by the FIELD_NUM parameter.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="LEN_DIFF" short_desc="" index_start="0x04" index_end="0x05" endianness="big" ps_type="S16">
            <descriptions/>
            <comments/>
            <field name="LEN_DIFF" short_desc="" fsize="16" ftype="S16" fformat="hex" value_min="-32768" value_max="32767" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the difference (in bytes) between the new length value     (specified in LEN[15:0]) and the original length value     (specified in the corresponding PKT_FIELD_X_LENGTH property, or passed in the START_RX:RX_LEN parameter).
    </text>
          <li/>
          <text>This is a signed 16-bit value, with a positive value indicating an increase in field length and a negative value indicating a decrease in field length.
    </text>
          <li/>
          <text>Passing the LEN_DIFF parameter as part of the </text>
          <reference ref_type="ref_cmd" ref_text="PACKET_INFO"/>
          <text> command improves the speed with which the chip can process the requested change in packet length    (compared with the chip internally performing that computation). </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="LENGTH" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="LENGTH" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Returns the variable length field value, extracted from the last received variable-length packet</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="START_RX" short_desc="" number="0x32" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Switches to RX state and starts reception of a packet.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command switches the chip to RX state and begins reception of a packet.     Depending upon the value of the START parameter, the start of reception may be delayed until a certain condition is met.
    </text>
            <li/>
            <text>Several optional parameters may be passed with this command.     If these parameter values are not sent, their previously configured values remain in use.    The parameter values are retained while in SLEEP mode, and thus only need to be written when they change.
    </text>
            <li/>
            <text>The chip may be configured to automatically enter different operational states after reception of the packet, depending upon the success or failure of the packet reception.
    </text>
            <li/>
            <text>The chip will not return CTS high until the chip has entered the RX state.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CHANNEL" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHANNEL" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the channel number on which to receive.     Please refer to </text>
          <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_CHANNEL_STEP_SIZE"/>
          <text> for more details regarding the channelized approach to frequency tuning of the chip.
    </text>
          <li/>
          <text>If the CHANNEL parameter byte is not passed with the command, the chip will tune to the last channel specified in either a </text>
          <reference ref_type="ref_cmd" ref_text="START_TX"/>
          <text> or </text>
          <reference ref_type="ref_cmd" ref_text="START_RX"/>
          <text> command  ;    the internal variable that retains the CHANNEL value is shared by these two commands.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CONDITION" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="UPDATE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2 &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the condition upon which reception will start.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60255161-62d6-11e4-943c-180373e564d0</enum_set_id>
            </field>
            <field name="START" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the condition upon which reception will start.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>6025515f-62d6-11e4-bc56-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="RX_LEN" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="RX_LEN" short_desc="" fsize="13" ftype="U16" fformat="hex" value_min="0" value_max="8191" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the number of bytes to receive in the data field(s) of the packet.
    </text>
          <li/>
          <text>If this field is non-zero, the packet will be received with RX_LEN number of data bytes,    using the data field configuration options (e.g., CRC, data whitening, Manchester coding, etc.) of only PKT_FIELD_1_X.    The Payload length is limited to 8191 bytes in this scenario.
    </text>
          <li/>
          <text>If this field is zero, the number of data bytes to be received is specified by the value(s) of the PKT_FIELD_X_LENGTH properties.     The Payload length is limited to 5 x 8191 = 40955 bytes in this scenario (as each of the five data fields may be configured for a length of 8191 bytes).     This approach is necessary if field-specific processing is desired (e.g., data whitening on one field but not another, Manchester coding on one field but not another, etc).
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NEXT_STATE1" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RXTIMEOUT_STATE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter selects the desired operational state of the chip to automatically enter upon timeout of Preamble detection.     Please refer to </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_STD_2"/>
          <text> for details regarding configuration of Preamble detection timeout.
    </text>
          <li/>
          <text>If this parameter is not passed with the command, the chip continues to use the previously configured value.     If no value has been previously configured (i.e., upon POWER_UP), the default value of 0 = Remain in RX state is used.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>60259f7e-62d6-11e4-a4d4-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="NEXT_STATE2" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RXVALID_STATE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter selects the desired operational state of the chip to automatically enter upon reception of a valid packet.    A packet is considered valid if the CRC check passes, and if the MATCH byte check is verified (if enabled).     If neither CRC nor MATCH functionality is enabled, a packet is considered valid when the specified number of bytes are received.
    </text>
          <li/>
          <text>If this parameter is not passed with the command, the chip continues to use the previously configured value.     If no value has been previously configured (i.e., upon POWER_UP), the default value of 3 = READY state is used.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>6025c68f-62d6-11e4-8d31-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="NEXT_STATE3" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RXINVALID_STATE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter selects the desired operational state of the chip to automatically enter upon reception of an invalid packet.     A packet is considered invalid if the CRC check fails or if the MATCH byte check fails (if enabled).
    </text>
          <li/>
          <text>If this parameter is not passed with the command, the chip continues to use the previously configured value.    If no value has been previously configured (i.e., upon POWER_UP), the default value of 3 = READY state is used. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>602614b7-62d6-11e4-8456-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="RX_HOP" short_desc="" number="0x36" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; mode_PRO2">
        <changelog/>
        <summary>
          <text>Manually hop to a new frequency while in RX mode. </text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.     However, the user may desire to retain control of RX hopping within the host MCU    (e.g., when hopping on conditions that are not supported by the built-in automatic hopping functionality).
    </text>
            <li/>
            <text>This command provides for "manual" frequency hopping;    that is, quickly tuning to a new RX frequency upon request by the host MCU     (as compared to automatically hopping when certain RX conditions are met).
    </text>
            <li/>
            <text>By directly passing the frequency tuning parameters (INTE, FRAC, and VCO_CNT) with the command,     certain internal computational steps are avoided and the tuning speed of the hop is improved     (compared to simply re-issuing a </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command with the new desired channel number).     The values entered for these parameters should describe the desired RX channel center frequency (i.e., not the shifted RX LO frequency).
    </text>
            <li/>
            <text>Any arbitrary frequency (within the same band) may be tuned with this command;    there is no requirement for the frequencies to fall on increments of a given channel spacing.      However, the same output divider setting (as set in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CLKGEN_BAND"/>
            <text> property) is used for all frequencies,    and thus the tuned frequencies may not span across an output divider band break.
    </text>
            <li/>
            <text>This command is typically issued while already in RX mode    and will cause the chip to hop to the frequency specified by the parameters and start searching for a Preamble.
    </text>
            <li/>
            <text>The VCO_CNT parameter is required to support calibration of the VCO at each tuned frequency.     This is normally a parameter that is internally calculated by the chip;     however, that internal computation requires time and thus hop speed may be improved by pre-calculating and passing this parameter from the host MCU.      Please contact Silicon Labs Support for assistance with calculation of the VCO_CNT values. </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="INTE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="INTE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter defines the integer portion of the total divide number for the Fractional-N PLL Synthesizer.
    </text>
          <li/>
          <text>Please refer to the text description for </text>
          <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
          <text> for more details regarding frequency calculation.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="FRAC" short_desc="" index_start="0x02" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRAC" short_desc="" fsize="20" ftype="U8" fformat="hex" value_min="524288" value_max="1048575" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter defines the fractional portion of the total divide number for the Fractional-N PLL Synthesizer.
    </text>
          <li/>
          <text>Please refer to the text description for </text>
          <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
          <text> for more details regarding frequency calculation.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="4" split_msb="19" split_lsb="16"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="VCO_CNT" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="VCO_CNT" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="0" value_max="65535" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter defines the target count required by the VCO Calibration algorithm.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="READ_RX_FIFO" short_desc="" number="0x77" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Reads data byte(s) from the RX FIFO.</text>
        </summary>
        <descriptions>
          <description activation_logic="(feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.     (When the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CONFIG:FIFO_MODE"/>
            <text> bit is set, these two FIFOs are combined into a single 129-byte shared FIFO.)</text>
            <li/>
            <text>This command is used to read data byte(s) from the RX FIFO.     The READ_RX_FIFO command should be clocked in on SDI and the reply should be clocked out on SDO without deasserting NSEL.    If you read more data bytes than the RX FIFO contains it will generate a FIFO Underflow interrupt event.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent while CTS is low.     This command has no response to be read and thus there is no need to monitor CTS after sending this command.</text>
          </description>
          <description activation_logic="(!feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.</text>
            <li/>
            <text>This command is used to read data byte(s) from the RX FIFO.     The READ_RX_FIFO command should be clocked in on SDI and the reply should be clocked out on SDO without deasserting NSEL.    If you read more data bytes than the RX FIFO contains it will generate a FIFO Underflow interrupt event.
    </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent while CTS is low.     This command has no response to be read and thus there is no need to monitor CTS after sending this command.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set_array name="DATA" short_desc="" index_start="0x00" index_end="0x01" len_type="indefinite" max_len_items="2" item_byte_len="1">
            <parameter_set name="DATA" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data read from the RX FIFO</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data read from the RX FIFO</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </outputs>
      </command>
    </command_set>
    <command_set name="ADVANCED_COMMANDS" sort_index="5" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="GET_PH_STATUS" short_desc="" number="0x21" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2) || mode_EZR2">
        <changelog/>
        <summary>
          <text>Returns the interrupt status of the Packet Handler Interrupt Group (both STATUS and PENDING).  Optionally, it may be used to clear latched (PENDING) interrupt events.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Returns the current interrupt status of Packet Handler interrupt events (both STATUS and PENDING) and optionally clears PENDING interrupts.</text>
            <li/>
            <text>Please refer to the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> command for more details regarding the difference between STATUS and PENDING interrupts.</text>
            <li/>
            <text>Sending the </text>
            <reference ref_type="ref_cmd" ref_text="GET_PH_STATUS"/>
            <text> command with NO input parameter results in clearing all of the PENDING interrupts.</text>
            <li/>
            <text>When PENDING interrupts are being cleared, the reply stream reflects their status prior to clearing.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="PH_CLR_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending FILTER_MATCH interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending FILTER_MISS interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending PACKET_SENT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending PACKET_RX interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CRC_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending ALT_CRC_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_FIFO_ALMOST_EMPTY interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_FIFO_ALMOST_FULL interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PH_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the FILTER_MATCH status bit has been detected and therefore a FILTER_MATCH interrupt is pending.  See associated FILTER_MATCH status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the FILTER_MISS status bit has been detected and therefore a FILTER_MISS interrupt is pending.  See associated FILTER_MISS status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the PACKET_SENT status bit has been detected and therefore a PACKET_SENT interrupt is pending.  See associated PACKET_SENT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the PACKET_RX status bit has been detected and therefore a PACKET_RX interrupt is pending.  See associated PACKET_RX status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CRC_ERROR status bit has been detected and therefore a CRC_ERROR interrupt is pending.  See associated CRC_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the ALT_CRC_ERROR status bit has been detected and therefore a ALT_CRC_ERROR interrupt is pending.  See associated ALT_CRC_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_FIFO_ALMOST_EMPTY status bit has been detected and therefore a TX_FIFO_ALMOST_EMPTY interrupt is pending.  See associated TX_FIFO_ALMOST_EMPTY status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_FIFO_ALMOST_FULL status bit has been detected and therefore a RX_FIFO_ALMOST_FULL interrupt is pending.  See associated RX_FIFO_ALMOST_FULL status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="PH_STATUS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate the incoming packet matched filter.  Cleared upon entry into RX state, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate the incoming packet was discarded because filter did not match.  Cleared upon entry into RX state, or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that data bytes in the TX FIFO were transmitted successfully.  Cleared upon entry into TX state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that the expected number of data bytes have been successfully received and placed in the RX FIFO.  All enabled Packet Handler functions (e.g., CRC check, Filter Matching) must be successfully completed in order to generate a PACKET_RX interrupt.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that the received CRC checksum byte(s) do not match the calculated CRC checksum value.  Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate that the received CRC checksum byte(s) do not match the calculated alternate CRC checksum value. For the difference between the two CRC engines (CRC, ALT_CRC), see </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property.  Cleared upon entry into RX state or if RX is restarted.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate that the amount of space in the TX FIFO is equal to or greater than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_TX_THRESHOLD"/>
          <text> value. This interrupt may be used to signal the host MCU to store more data bytes into the TX FIFO,    thus providing a means for handling packets with lengths greater than the size of the TX FIFO (i.e., 64 bytes, or 129 bytes in shared FIFO mode). Cleared if the amount of space in the TX FIFO is more than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_TX_THRESHOLD"/>
          <text> value. </text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate that the amount of space in the TX FIFO is equal to or greater than the threshold value for the TX FIFO provided by the ezconfig array. This interrupt may be used to signal the host MCU to store more data bytes into the TX FIFO,    thus providing a means for handling packets with lengths greater than the size of the TX FIFO. Cleared if the amount of space in the TX FIFO is more than the threshold value for the TX FIFO provided by the ezconfig array. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of bytes stored in the RX FIFO is equal to or greater than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_RX_THRESHOLD"/>
          <text> value. This interrupt may be used to signal the host MCU to read more data bytes from the RX FIFO,    thus providing a means for handling packets with lengths greater than the size of the RX FIFO (i.e., 64 bytes, or 129 bytes in shared FIFO mode). Cleared if the amount of data in the RX FIFO is less than the </text>
          <reference ref_type="ref_prop" ref_text="PKT_RX_THRESHOLD"/>
          <text> value. </text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of bytes stored in the RX FIFO is equal to or greater than the threshold value for the RX FIFO provided by the ezconfig array. This interrupt may be used to signal the host MCU to read more data bytes from the RX FIFO,    thus providing a means for handling packets with lengths greater than the size of the RX FIFO. Cleared if the amount of data in the RX FIFO is less than the threshold value for the RX FIFO provided by the ezconfig array. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="GET_CHIP_STATUS" short_desc="" number="0x23" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <summary>
          <text>Returns the interrupt status of the Chip Interrupt Group (both STATUS and PENDING).  Optionally, it may be used to clear latched (PENDING) interrupt events.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Returns the current interrupt status of Chip interrupt events (both STATUS and PENDING) and optionally clears PENDING interrupts.               </text>
            <li/>
            <text>Please refer to the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> command for more details regarding the difference between STATUS and PENDING interrupts.               </text>
            <li/>
            <text>Sending the </text>
            <reference ref_type="ref_cmd" ref_text="GET_CHIP_STATUS"/>
            <text> command with NO input parameter results in clearing all of the PENDING interrupts.               </text>
            <li/>
            <text>When PENDING interrupts are being cleared, the reply stream reflects their status prior to clearing.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CHIP_CLR_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CAL interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending STATE_CHANGE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CMD_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CHIP_READY interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending LOW_BATT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending WUT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CHIP_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CAL status bit has been detected and therefore a CAL interrupt is pending.  See associated CAL status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the FIFO_UNDERFLOW_OVERFLOW_ERROR status bit has been detected and therefore a FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt is pending.  See associated FIFO_UNDERFLOW_OVERFLOW_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the STATE_CHANGE status bit has been detected and therefore a STATE_CHANGE interrupt is pending.  See associated STATE_CHANGE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CMD_ERROR status bit has been detected and therefore a CMD_ERROR interrupt is pending.  See associated CMD_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CHIP_READY status bit has been detected and therefore a CHIP_READY interrupt is pending.  See associated CHIP_READY status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the LOW_BATT status bit has been detected and therefore a LOW_BATT interrupt is pending.  See associated LOW_BATT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the WUT status bit has been detected and therefore a WUT interrupt is pending.  See associated WUT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CHIP_STATUS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate a RC32K calibration event is pending. If this occurs, the RC32K oscillator will be calibrated on the next transition to Sleep/Standby state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of received or transmitted bytes exceeds the size of the RX or TX FIFO, respectively (i.e., 64 bytes for each FIFO, or 129 bytes when sharing the FIFO).  Upon such an underflow/overflow event, the FIFO(s) will need to be reset.  Cleared by issuing a </text>
          <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
          <text> command to reset the FIFOs.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of received or transmitted bytes exceeds the size of the RX or TX FIFO, respectively.  Upon such an underflow/overflow event, the FIFO(s) will need to be reset.  Cleared by issuing a </text>
          <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
          <text> command to reset the FIFOs.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate a successful transition from one state to another operating state.  Cleared when a state transition is in progress.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate an error has occurred in the processing of a command. For example, an incorrect command/property ID is sent, or an attempt was made to write a property that is outside of the given property group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate the chip (upon completion of the POWER_UP sequence) has reached the state where it is ready to accept commands, or when the IR calibration process is completed.  Cleared when the chip is shutdown or when IR calibration has begun.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate the chip (upon completion of the POWER_UP sequence) has reached the state where it is ready to accept commands.  Cleared when the chip is shutdown.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate the battery voltage is below the threshold set by </text>
          <reference ref_type="ref_prop" ref_text="GLOBAL_LOW_BATT_THRESH"/>
          <text>.  Cleared to indicate the battery voltage is above the threshold set by </text>
          <reference ref_type="ref_prop" ref_text="GLOBAL_LOW_BATT_THRESH"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate the WUT (Wake-up timer) has expired.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CMD_ERR_STATUS" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CMD_ERR_STATUS" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Last command error cause.  Only valid if CMD_ERROR status bit is set.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>60297028-62d6-11e4-852b-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="CMD_ERR_CMD_ID" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CMD_ERR_CMD_ID" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Command ID that was being proccessed at the time of the last command error.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="INFO_FLAGS" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_TYPE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; feature_HIGH_TEMP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines which calibration is required.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60299740-62d6-11e4-86e7-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="PROTOCOL_CFG" short_desc="" number="0x18" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2)">
        <changelog/>
        <summary>
          <text>Sets the chip up for specified protocol.</text>
        </summary>
        <descriptions/>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="PROTOCOL" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PROTOCOL" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects which protocol to configure the chip for.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba31-62d6-11e4-be56-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="GET_ADC_READING" short_desc="" number="0x14" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2) || mode_EZR2">
        <changelog/>
        <summary>
          <text>Performs conversions using the Auxiliary ADC and returns the results of those conversions.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="access_PUBLIC">
            <text>The chip provides an Auxiliary Analog-to-Digital Converter (ADC) for the purpose    of measuring various analog parameters and returning their values in digital form.     The ADC utilizes a Successive Approximation Register (SAR) architecture and achieves 11-bit resolution,    with a 9-bit Effective Number of Bits (ENOB).
    </text>
            <li/>
            <text>The ADC may be configured to measure the internal battery voltage, an internal temperature sensor,    or an external voltage applied to a selected GPIO pin.     More than one type of measurement may be enabled at the same time;    the conversions will be performed sequentially and all converted values returned.
    </text>
            <li/>
            <text>The ADC is capable of converting any battery voltage within the chip's operating supply voltage range of 1.8VDC to 3.6VDC.
    </text>
            <li/>
            <text>The GPIO pin carrying the external voltage to be measured is selected by the ADC_GPIO_PIN parameter,    and must also be configured as an input pin or tri-state pin (through the GPIO_PIN_CFG command).
    </text>
            <li/>
            <text>The voltage on the selected GPIO pin may be internally attenuated prior to conversion, thus effectively extending the range of voltages which may be converted.     The attenuation factor is configurable through the GPIO_ATT parameter.</text>
          </description>
        </descriptions>
        <comments>
          <text> The chip returns values for the slope and intercept of the TEMP_degC-vs-TEMP_ADC equation.     These values are not calculated by the chip, but simply return the corresponding values    (stored in OTP variable space) as part of the GET_ADC_READING reply stream.     In this fashion, the OTP_VARS_AUXADC_TEMP_SLOPE and OTP_VARS_AUXADC_TEMP_INTERCEPT parameters provides a means for factory calibration of the temperature sensor performance, if desired.</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="ADC_EN" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TEMPERATURE_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>602a5a8b-62d6-11e4-8488-180373e564d0</enum_set_id>
            </field>
            <field name="BATTERY_VOLTAGE_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>602a5a89-62d6-11e4-8946-180373e564d0</enum_set_id>
            </field>
            <field name="ADC_GPIO_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>602a3379-62d6-11e4-b0c7-180373e564d0</enum_set_id>
            </field>
            <field name="ADC_GPIO_PIN" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Select the GPIO pin on which to perform conversion of an externally applied voltage.
    </text>
          <li/>
          <text>The selected GPIO pin must also be configured as an input pin or tri-state pin (through use of the GPIO_PIN_CFG command).
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>602a0c6c-62d6-11e4-a622-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="ADC_CFG" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="UDTIME" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the rate of ADC conversion, where ADC_RATE = SYS_CLK / 12 / 2^(UDTIME + 1).      Selecting shorter conversion times (i.e., faster conversion rates)     will result in lower ADC resolution and longer conversion times will result in higher ADC resolution.
    </text>
          <li/>
          <text>An ADC conversion rate of 305 Hz (UDTIME = 0xC) to 1.22 kHz (UDTIME = 0xA) is recommended.
    </text>
          <li/>
          <text>If the ADC_CFG parameter byte is not sent, or is set ADC_CFG = 0x00,     the UDTIME parameter will assume a default value of 0xC = 305 Hz ADC conversion rate     (for nominal SYS_CLK = 30 MHz).
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="GPIO_ATT" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the attenuation factor to be internally applied to the voltage on the GPIO pin, prior to conversion by the ADC.    This effectively extends the range of voltages which may be converted.
    </text>
          <li/>
          <text>If the ADC_CFG parameter byte is not sent, or is set ADC_CFG = 0x00, the GPIO_ATT parameter will assume a default value of 0x5 = 0 to 3.2V range.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>602a819d-62d6-11e4-8d94-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="GPIO_ADC" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="GPIO_ADC" short_desc="" fsize="11" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Returns the voltage on the selected GPIO pin, as converted by the Auxiliary ADC.
    </text>
          <li/>
          <text>The reply value will be VGPIO(V) = GPIO_ADC/GPIO_ADC_DIV, where GPIO_ADC_DIV is an attenuation factor defined by the selection of the GPIO_ATT parameter. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="3" split_msb="10" split_lsb="8"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="BATTERY_ADC" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="BATTERY_ADC" short_desc="" fsize="11" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Returns the battery voltage, as converted by the Auxiliary ADC.
    </text>
          <li/>
          <text>The reply value will be VBAT(V) = 3*BATTERY_ADC/1280. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="3" split_msb="10" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="TEMP_ADC" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="TEMP_ADC" short_desc="" fsize="11" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="access_PUBLIC">
          <text>Returns the temperature, as converted by the Auxiliary ADC.The reply value will be TEMP(degC) = (899/4096)*TEMP_ADC - 293. </text>
        </description>
        <description activation_logic="" visibility_logic="access_FACTORY">
          <text>Returns the temperature, as converted by the Auxiliary ADC.The reply value will be TEMP(degC) = ((800 + TEMP_SLOPE)/4096) * TEMP_ADC - (TEMP_INTERCEPT/2 + 256),    where TEMP_SLOPE and TEMP_INTERCEPT are defined in the OTP variable space (and also returned in the GET_ADC_READING reply stream).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="2" fsize="3" split_msb="10" split_lsb="8"/>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="TEMP_SLOPE" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TEMP_SLOPE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Slope in the equation that relates the converted TEMP_ADC value to the corresponding temperature (i.e., TEMP_degC = SLOPE*TEMP_ADC + INTERCEPT).
    </text>
          <li/>
          <text>The TEMP_SLOPE value returned in the reply stream for GET_ADC_READING is defined by an OTP variable     (OTP_VARS_AUXADC_TEMP_SLOPE) and thus provides for factory calibration of the temperature sensor performance, if desired. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="TEMP_INTERCEPT" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TEMP_INTERCEPT" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Intercept in the equation that relates the converted TEMP_ADC value to the corresponding temperature (i.e., TEMP_degC = SLOPE*TEMP_ADC + INTERCEPT).
    </text>
          <li/>
          <text>The TEMP_INTERCEPT value returned in the reply stream for GET_ADC_READING is defined by an OTP variable (OTP_VARS_AUXADC_TEMP_INTERCEPT)    and thus provides for factory calibration of the temperature sensor performance, if desired. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
    </command_set>
    <command_set name="IE154_COMMANDS" sort_index="6" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="IE154_START_TX" short_desc="" number="0x80" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Implemented. Transitions to complete and fail states not fully tested
                           Needs argument (cca backoff time) clean-up
                        Starts transmission using 802.15.4 parameters</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented. Transitions to complete and fail states not fully tested
                           Needs argument (cca backoff time) clean-up
                        Starts transmission using 802.15.4 parameters.</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Implemented. Transitions to complete and fail states not fully tested
                           Needs argument (cca backoff time) clean-up
                        </text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="OPTIONS" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="WAIT_FOR_ACK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="Implemented and unit tested." release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Wait for acknowledge after transmission</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>602b6c07-62d6-11e4-bfd4-180373e564d0</enum_set_id>
            </field>
            <field name="NUM_CCA_CHECKS" short_desc="" fsize="3" ftype="U8" fformat="decimal" value_min="0" value_max="5" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="Implemented and unit tested. Currently really use this field as number of backoff attempts." release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of backoff periods used on CSMA-CA </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NETWORK_INDEX" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NETWORK_INDEX" short_desc="" fsize="8" ftype="U8" fformat="decimal" value_min="0" value_max="3" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="Implemented." release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Network index, used to specify transmit parameters like channel and power</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NEXT_MODE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_FAIL_MODE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="development" status_detail="Implemented and unit tested for transition to IDLE." release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Next mode if operation fails</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>602bba22-62d6-11e4-8a73-180373e564d0</enum_set_id>
            </field>
            <field name="TX_COMPLETE_MODE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="development" status_detail="Implemented and unit tested for transition to IDLE." release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Next mode if operation succeeds</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>602bba22-62d6-11e4-8a73-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_START_RX" short_desc="" number="0x81" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="development" status_detail="Implemented but only from IDLE MODE" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Implemented. Need to test transitions to "rx_complete" modes
                        Starts reception using 802.15.4 parameters</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented. Need to test transitions to "rx_complete" modes
                        Starts reception using 802.15.4 parameters.</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Implemented. Need to test transitions to "rx_complete" modes
                        </text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CHANNEL" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHANNEL" short_desc="" fsize="8" ftype="U8" fformat="decimal" value_min="0" value_max="255" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="development" status_detail="Implemented" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Channel ID</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NEXT_MODE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_COMPLETE_MODE" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="development" status_detail="Implemented. Unit tested for IDLE mode." release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Next mode if operation succeeds</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>602c0844-62d6-11e4-9e1a-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_GET_INT_STATUS" short_desc="" number="0x82" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Implemented and tested
Obtains the status of the all operations </text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Obtains the status of all operations</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="IE154_TX_CLR_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_FIFO_ALMOST_EMPTY interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_W_FP_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_ACK_RECEIVED_W_FP interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_NO_FP_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_ACK_RECEIVED_NO_FP interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_COMPLETE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_COMPLETE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_SFD_SENT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_SFD_SENT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_RX_CLR_PEND" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_FIFO_ALMOST_FULL interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_COMPLETE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_ACK_TX_COMPLETE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_COMPLETE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_COMPLETE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SRC_ADDR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_SRC_ADDR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SFD_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_SFD interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_CHIP_CLR_PEND" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CAL interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending STATE_CHANGE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CMD_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending CHIP_READY interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending LOW_BATT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending WUT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_INT_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHIP_INT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, an enabled CHIP_PEND bit is set indicating an interrupt is pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:CHIP_STATUS"/>
          <text> field for the triggering events within the Chip Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_MODE_INT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, an enabled RX_MODE_PEND bit is set indicating an interrupt is pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:RX_MODE_STATUS"/>
          <text> field for the triggering events within the RX Mode Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_MODE_INT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, an enabled TX_MODE_PEND bit is set indicating an interrupt is pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:TX_MODE_STATUS"/>
          <text> field for the triggering events within the TX Mode Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_INT_STATUS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHIP_INT_STATUS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, the Chip Interrupt group has an interrupt pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:CHIP_STATUS"/>
          <text> field for the triggering events within the Chip Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_MODE_INT_STATUS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, the RX Mode Interrupt group has an interrupt pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:RX_MODE_STATUS"/>
          <text> field for the triggering events within the RX Mode Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_MODE_INT_STATUS" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, the TX Mode Interrupt group has an interrupt pending. See the </text>
          <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:TX_MODE_STATUS"/>
          <text> field for the triggering events within the TX Mode Interrupt group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_TX_PEND" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_ERROR status bit has been detected and therefore a TX_ERROR interrupt is pending.  See associated TX_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_FIFO_ALMOST_EMPTY status bit has been detected and therefore a TX_FIFO_ALMOST_EMPTY interrupt is pending.  See associated TX_FIFO_ALMOST_EMPTY status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_W_FP_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_ACK_RECEIVED_W_FP status bit has been detected and therefore a TX_ACK_RECEIVED_W_FP interrupt is pending.  See associated TX_ACK_RECEIVED_W_FP status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_NO_FP_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_ACK_RECEIVED_NO_FP status bit has been detected and therefore a TX_ACK_RECEIVED_NO_FP interrupt is pending.  See associated TX_ACK_RECEIVED_NO_FP status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_COMPLETE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_COMPLETE status bit has been detected and therefore a TX_COMPLETE interrupt is pending.  See associated TX_COMPLETE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_SFD_SENT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_SFD_SENT status bit has been detected and therefore a TX_SFD_SENT interrupt is pending.  See associated TX_SFD_SENT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_TX_STATUS" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_ERROR" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX failed because the transmission was aborted</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX FIFO has dropped below threshold in 802.15.4g-2012 mode</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_W_FP" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX expected ACK and ACK was received with the frame pending bit set</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_NO_FP" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX expected ACK and ACK was received without the frame pending bit set</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_COMPLETE" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX completed. CRC bytes have been sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_SFD_SENT" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX SFD just sent (interrupt right after sending SFD)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_RX_PEND" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_ERROR status bit has been detected and therefore a RX_ERROR interrupt is pending.  See associated RX_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_FIFO_ALMOST_FULL status bit has been detected and therefore a RX_FIFO_ALMOST_FULL interrupt is pending.  See associated RX_FIFO_ALMOST_FULL status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_COMPLETE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_ACK_TX_COMPLETE status bit has been detected and therefore a RX_ACK_TX_COMPLETE interrupt is pending.  See associated RX_ACK_TX_COMPLETE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_COMPLETE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_COMPLETE status bit has been detected and therefore a RX_COMPLETE interrupt is pending.  See associated RX_COMPLETE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SRC_ADDR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_SRC_ADDR status bit has been detected and therefore a RX_SRC_ADDR interrupt is pending.  See associated RX_SRC_ADDR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SFD_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_SFD status bit has been detected and therefore a RX_SFD interrupt is pending.  See associated RX_SFD status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_RX_STATUS" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERROR" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>An Rx error occurred. The specific error(s) can be found in the error status reply</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RX FIFO has gone above threshold in 802.15.4g-2012 mode</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_COMPLETE" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ACK sent for RX - used to terminate data poll</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_COMPLETE" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Packet fully received and CRC ok</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SRC_ADDR" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Source address has been received on filtered packet and optionally (per property above) TODO: ADD LINK packet requests ACK </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SFD" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>SFD received on Rx packet (posted for all packets regardless of filtering)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_CHIP_PEND" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CAL status bit has been detected and therefore a CAL interrupt is pending.  See associated CAL status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the FIFO_UNDERFLOW_OVERFLOW_ERROR status bit has been detected and therefore a FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt is pending.  See associated FIFO_UNDERFLOW_OVERFLOW_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the STATE_CHANGE status bit has been detected and therefore a STATE_CHANGE interrupt is pending.  See associated STATE_CHANGE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CMD_ERROR status bit has been detected and therefore a CMD_ERROR interrupt is pending.  See associated CMD_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the CHIP_READY status bit has been detected and therefore a CHIP_READY interrupt is pending.  See associated CHIP_READY status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the LOW_BATT status bit has been detected and therefore a LOW_BATT interrupt is pending.  See associated LOW_BATT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the WUT status bit has been detected and therefore a WUT interrupt is pending.  See associated WUT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_CHIP_STATUS" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate a RC32K calibration event is pending. If this occurs, the RC32K oscillator will be calibrated on the next transition to Sleep/Standby state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of received or transmitted bytes exceeds the size of the RX or TX FIFO, respectively (i.e., 64 bytes for each FIFO, or 129 bytes when sharing the FIFO).  Upon such an underflow/overflow event, the FIFO(s) will need to be reset.  Cleared by issuing a </text>
          <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
          <text> command to reset the FIFOs.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate that the number of received or transmitted bytes exceeds the size of the RX or TX FIFO, respectively.  Upon such an underflow/overflow event, the FIFO(s) will need to be reset.  Cleared by issuing a </text>
          <reference ref_type="ref_cmd" ref_text="FIFO_INFO"/>
          <text> command to reset the FIFOs.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate a successful transition from one state to another operating state.  Cleared when a state transition is in progress.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate an error has occurred in the processing of a command. For example, an incorrect command/property ID is sent, or an attempt was made to write a property that is outside of the given property group.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="!mode_EZR2" visibility_logic="">
          <text>Set to indicate the chip (upon completion of the POWER_UP sequence) has reached the state where it is ready to accept commands, or when the IR calibration process is completed.  Cleared when the chip is shutdown or when IR calibration has begun.</text>
        </description>
        <description activation_logic="mode_EZR2" visibility_logic="">
          <text>Set to indicate the chip (upon completion of the POWER_UP sequence) has reached the state where it is ready to accept commands.  Cleared when the chip is shutdown.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Set to indicate the battery voltage is below the threshold set by </text>
          <reference ref_type="ref_prop" ref_text="GLOBAL_LOW_BATT_THRESH"/>
          <text>.  Cleared to indicate the battery voltage is above the threshold set by </text>
          <reference ref_type="ref_prop" ref_text="GLOBAL_LOW_BATT_THRESH"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Self clearing signal that pulses high to indicate the WUT (Wake-up timer) has expired.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_TX_ERR_STATUS" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_FIFO_UNDERFLOW" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>A TX FIFO underflow occurred during the transmission of the packet</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_CCA_CANCELLED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>CCA for the transmit has been cancelled.  The fifo is untounched and the transmit operation is canceled.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ABORTED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Transmit of a packet has been aborted.  There is possibly a partial packet in the TX FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_EXPIRED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX expected ACK and ACK was not received on time</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_CCA_FAIL" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX failed due to CCA check</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_RX_ERR_STATUS" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_OVERFLOW" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RX FIFO overflow </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ABORTED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RX packet was aborted.  There is possibly a partial packet in the fifo that should be discarded.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_FAILED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ACK of RX failed to be sent due to some Tx error</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="TX_FIFO_SPACE" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_FIFO_SPACE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Amount of space currently available in transmit FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RX_FIFO_COUNT" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIFO_COUNT" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of bytes avaliable in the receive FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_GET_TX_STATUS" short_desc="" number="0x83" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Implemented, not fully tested"
Obtains the status of the last Tx operation </text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented, not fully tested"
Obtains the status of the last Tx operation</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Implemented, not fully tested"
</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="IE154_TX_CLR_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_FIFO_ALMOST_EMPTY interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_W_FP_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_ACK_RECEIVED_W_FP interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_NO_FP_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_ACK_RECEIVED_NO_FP interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_COMPLETE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_COMPLETE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_SFD_SENT_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending TX_SFD_SENT interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_TX_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_ERROR status bit has been detected and therefore a TX_ERROR interrupt is pending.  See associated TX_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_FIFO_ALMOST_EMPTY status bit has been detected and therefore a TX_FIFO_ALMOST_EMPTY interrupt is pending.  See associated TX_FIFO_ALMOST_EMPTY status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_W_FP_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_ACK_RECEIVED_W_FP status bit has been detected and therefore a TX_ACK_RECEIVED_W_FP interrupt is pending.  See associated TX_ACK_RECEIVED_W_FP status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_NO_FP_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_ACK_RECEIVED_NO_FP status bit has been detected and therefore a TX_ACK_RECEIVED_NO_FP interrupt is pending.  See associated TX_ACK_RECEIVED_NO_FP status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_COMPLETE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_COMPLETE status bit has been detected and therefore a TX_COMPLETE interrupt is pending.  See associated TX_COMPLETE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_SFD_SENT_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the TX_SFD_SENT status bit has been detected and therefore a TX_SFD_SENT interrupt is pending.  See associated TX_SFD_SENT status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_TX_STATUS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_ERROR" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX failed because the transmission was aborted</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX FIFO has dropped below threshold in 802.15.4g-2012 mode</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_W_FP" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX expected ACK and ACK was received with the frame pending bit set</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_NO_FP" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX expected ACK and ACK was received without the frame pending bit set</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_COMPLETE" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX completed. CRC bytes have been sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_SFD_SENT" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX SFD just sent (interrupt right after sending SFD)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_TX_ERR_STATUS" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_FIFO_UNDERFLOW" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>A TX FIFO underflow occurred during the transmission of the packet</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_CCA_CANCELLED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>CCA for the transmit has been cancelled.  The fifo is untounched and the transmit operation is canceled.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ABORTED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Transmit of a packet has been aborted.  There is possibly a partial packet in the TX FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_EXPIRED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX expected ACK and ACK was not received on time</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_CCA_FAIL" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>TX failed due to CCA check</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="TX_FIFO_SPACE" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_FIFO_SPACE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Amount of space currently available in transmit FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_GET_RX_STATUS" short_desc="" number="0x84" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Implemented, not fully testedObtains the status of the last Rx operation </text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented, not fully testedObtains the status of the last Rx operation</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Implemented, not fully tested</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="IE154_RX_CLR_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERROR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_ERROR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_FIFO_ALMOST_FULL interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_COMPLETE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_ACK_TX_COMPLETE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_COMPLETE_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_COMPLETE interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SRC_ADDR_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_SRC_ADDR interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SFD_PEND_CLR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If clear, clear any pending RX_SFD interrupt. If set, leave interrupt pending.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_RX_PEND" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERROR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_ERROR status bit has been detected and therefore a RX_ERROR interrupt is pending.  See associated RX_ERROR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_FIFO_ALMOST_FULL status bit has been detected and therefore a RX_FIFO_ALMOST_FULL interrupt is pending.  See associated RX_FIFO_ALMOST_FULL status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_COMPLETE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_ACK_TX_COMPLETE status bit has been detected and therefore a RX_ACK_TX_COMPLETE interrupt is pending.  See associated RX_ACK_TX_COMPLETE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_COMPLETE_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_COMPLETE status bit has been detected and therefore a RX_COMPLETE interrupt is pending.  See associated RX_COMPLETE status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SRC_ADDR_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_SRC_ADDR status bit has been detected and therefore a RX_SRC_ADDR interrupt is pending.  See associated RX_SRC_ADDR status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SFD_PEND" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, a rising edge of the RX_SFD status bit has been detected and therefore a RX_SFD interrupt is pending.  See associated RX_SFD status bit for more details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_RX_STATUS" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERROR" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>An Rx error occurred. The specific error(s) can be found in the error status reply</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RX FIFO has gone above threshold in 802.15.4g-2012 mode</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_COMPLETE" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ACK sent for RX - used to terminate data poll</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_COMPLETE" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Packet fully received and CRC ok</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SRC_ADDR" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Source address has been received on filtered packet and optionally (per property above) TODO: ADD LINK packet requests ACK </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SFD" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>SFD received on Rx packet (posted for all packets regardless of filtering)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="IE154_RX_ERR_STATUS" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_OVERFLOW" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RX FIFO overflow </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ABORTED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RX packet was aborted.  There is possibly a partial packet in the fifo that should be discarded.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_FAILED" short_desc="" fsize="1" ftype="U8" fformat="boolean" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ACK of RX failed to be sent due to some Tx error</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RX_FIFO_COUNT" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIFO_COUNT" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of bytes avaliable in the receive FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_OVERRIDE_NEXT_ACK" short_desc="" number="0x85" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_IE154">
        <changelog/>
        <summary>
          <text>Used to temporarily modify the behavior for the next ack sent</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The settings for </text>
            <reference ref_type="ref_prop_field" ref_text="IE154_RX_FLAGS:AUTO_ACK_DEFAULT_VALUE"/>
            <text> and </text>
            <reference ref_type="ref_prop_field" ref_text="IE154_RX_FLAGS:FRAME_PENDING_DEFAULT_VALUE"/>
            <text> are latched upon entering receive mode and     control the ability to automatically send an acknowledge as well as the value of the frame pending bit in that ack, respectively. When auto ack is disabled, either by default or using this     command, the value of frame pending does not matter as no ack is transmitted. This command is valid after packet reception begins until just before the ack goes out, or more specifically after     the source address in the incoming packet has been received until the beginning of preamble transmission for the outgoing ack. Ack behavior after this time are once again controlled by their     defaults in </text>
            <reference ref_type="ref_prop" ref_text="IE154_RX_FLAGS"/>
            <text>.</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Implemented, frame pending is tested, auto_ack disable is only partially tested so far.
</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="SEQUENCE_NUMBER" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEQUENCE_NUMBER" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The sequence number of the ack to control, which also matches the received packet being acknowledged.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="NEXT" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="AUTO_ACK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Override </text>
          <reference ref_type="ref_prop_field" ref_text="IE154_RX_FLAGS:AUTO_ACK_DEFAULT_VALUE"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60313893-62d6-11e4-8e44-180373e564d0</enum_set_id>
            </field>
            <field name="FRAME_PENDING" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>New value of the frame pending bit to use in the Frame Control Field of the automatic acknowledge.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="STATUS" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="STATUS" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>return status</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5f27ff1e-62d6-11e4-9a69-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="EXPECTED_SEQUENCE_NUMBER" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="EXPECTED_SEQUENCE_NUMBER" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>either the current or most recently expected sequence number for this command, will match command argument with a return status of success </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_GET_MAC_TIMER" short_desc="" number="0x86" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="draft" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Not implemented
Obtains the 24 bit MAC timer value from the radio</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Not implemented
Obtains the 24 bit MAC timer value from the radio</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Not implemented
</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="MAC_TIMER_VALUE" short_desc="" index_start="0x01" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MAC_TIMER" short_desc="" fsize="24" ftype="U8" fformat="decimal" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>24 bit value of the radio MAC timer, one tick per microsecond</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_START_ENERGY_DETECT" short_desc="" number="0x87" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>Starts energy detect mode. Energy level is placed in FRR_LATCHED_RSSI</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Starts a continuous reading of the average energy detected over the previous eight symbol periods</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Not implemented
</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CONFIG" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LATCH_POINT" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Point at which to latch energy.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>6031fbde-62d6-11e4-b7d2-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="CHANNEL" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHANNEL" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Channel to obtain energy</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_IS_CHANNEL_CLEAR" short_desc="" number="0x89" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="draft" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Not implemented
Returns the clear or busy status of the channel</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Not implemented
Return CLEAR if channel is clear, BUSY if channel is busy</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Not implemented
</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CHANNEL_STATUS" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHANNEL_STATUS" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Indicates whether the current channel is clear or busy</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60324a0c-62d6-11e4-8580-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_QUERY_MODE" short_desc="" number="0x8a" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="draft" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>Returns the current mode and phase of operation </text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Returns the current mode and phase of operation</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Not implemented. Need to complete, and probably merge, modes and phases
</text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="OPERATING_MODE_PHASE" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="OPERATING_MODE_PHASE" short_desc="" fsize="16" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Indicates the current radio operating mode</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
              <enum_set_id>60329829-62d6-11e4-b5bd-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="REM_CCA_ATTEMPTS" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REMAINING_CCA_ATTEMPTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the number of CCA attempts left</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_START_IDLE" short_desc="" number="0x8c" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Implemented and tested.
                        Transitions radio to IDLE mode</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented and tested.
                        Transitions radio to IDLE mode</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Implemented and tested.
                        </text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="IE154_START_SLEEP" short_desc="" number="0x8d" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <summary>
          <text>INTERNAL STATUS: Implemented and tested.
                        Transitions radio to SLEEP mode</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented and tested.
                        Transitions radio to SLEEP mode</text>
          </description>
        </descriptions>
        <comments>
          <text>INTERNAL STATUS: Implemented and tested.
                        </text>
        </comments>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
    </command_set>
    <command_set name="DEBUG_COMMANDS" sort_index="7" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="PEEK" short_desc="" number="0xf0" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_DEBUG &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Read a memory location in the device (if the feature is enabled).</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Read a value from a memory location in the device.
    </text>
            <li/>
            <text>Multiple memory locations may be read by passing more than one ADDR/DATA pair with the command.     The memory locations do not need to be contiguous.
    </text>
            <li/>
            <text>This command should be used with caution, and should be used only for Silicon Labs diagnostic purposes.     Management of the chip's operational state is performed by the command handler and accessed through the published API.     Directly reading the contents of one hardware memory location does not in itself alter the effective operational state of the chip;    however, a PEEK command is often associated with a subsequent POKE command, and that POKE command may alter the operational state of the chip in an undesired fashion. </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set_array name="ADDR" short_desc="" index_start="0x01" index_end="0x0e" len_type="static" max_len_items="7" item_byte_len="2">
            <parameter_set name="ADDR" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory address from which to read.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="ADDR" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U16" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory address from which to read.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="ADDR" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U16" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory address from which to read.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="ADDR" short_desc="" index_start="0x07" index_end="0x08" endianness="big" ps_type="U16" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory address from which to read.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="ADDR" short_desc="" index_start="0x09" index_end="0x0a" endianness="big" ps_type="U16" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory address from which to read.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                  <mapping parameter_start_index="0x0A" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="ADDR" short_desc="" index_start="0x0b" index_end="0x0c" endianness="big" ps_type="U16" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory address from which to read.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0B" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                  <mapping parameter_start_index="0x0C" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="ADDR" short_desc="" index_start="0x0d" index_end="0x0e" endianness="big" ps_type="U16" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory address from which to read.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0D" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                  <mapping parameter_start_index="0x0E" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set_array name="DATA" short_desc="" index_start="0x01" index_end="0x07" len_type="static" max_len_items="7" item_byte_len="1">
            <parameter_set name="DATA" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte read from the ADDRx memory location.     This response byte has no meaning if ADDRx = 0.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte read from the ADDRx memory location.     This response byte has no meaning if ADDRx = 0.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte read from the ADDRx memory location.     This response byte has no meaning if ADDRx = 0.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte read from the ADDRx memory location.     This response byte has no meaning if ADDRx = 0.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte read from the ADDRx memory location.     This response byte has no meaning if ADDRx = 0.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte read from the ADDRx memory location.     This response byte has no meaning if ADDRx = 0.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte read from the ADDRx memory location.     This response byte has no meaning if ADDRx = 0.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </outputs>
      </command>
      <command name="POKE" short_desc="" number="0xf1" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_DEBUG &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Write a memory location in the device (if the feature is enabled).</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Write a value to a memory location in the device.     </text>
            <li/>
            <text>Multiple memory locations may be written by passing more than one ADDR/DATA pair with the command.  The memory locations do not need to be contiguous.     </text>
            <li/>
            <text>This command should be used with caution, and should be used only for Silicon Labs diagnostic purposes.     Management of the chip's operational state is performed by the command handler and accessed through the published API;    directly modifying the contents of one hardware memory location may alter the effective operational state and result in errant behavior. </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="ADDR0" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory controller address to which to write the DATA0 value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DATA0" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte to write to the ADDR0 memory lacation.       This byte has no effect if ADDR0 = 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ADDR1" short_desc="" index_start="0x04" index_end="0x05" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory controller address to which to write the DATA1 value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DATA1" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte to write to the ADDR1 memory lacation.       This byte has no effect if ADDR1 = 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ADDR2" short_desc="" index_start="0x07" index_end="0x08" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory controller address to which to write the DATA2 value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DATA2" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte to write to the ADDR2 memory lacation.       This byte has no effect if ADDR2 = 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ADDR3" short_desc="" index_start="0x0a" index_end="0x0b" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory controller address to which to write the DATA3 value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0A" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x0B" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DATA3" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte to write to the ADDR3 memory lacation.       This byte has no effect if ADDR3 = 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="ADDR4" short_desc="" index_start="0x0d" index_end="0x0e" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="ADDR" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Memory controller address to which to write the DATA4 value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0D" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x0E" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="DATA4" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data byte to write to the ADDR4 memory lacation.       This byte has no effect if ADDR4 = 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="SRAND" short_desc="" number="0xf2" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_DEBUG &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2) &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0">
        <changelog/>
        <summary>
          <text>Set the seed for the random number generator.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normally this command is not required, but if deterministic, repeatable random numbers are desired, send this command to seed the random number generator with a specific value.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="SEED" short_desc="" index_start="0x01" index_end="0x04" endianness="big" ps_type="U32">
            <descriptions/>
            <comments/>
            <field name="SEED" short_desc="" fsize="32" ftype="U32" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Seed value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="DIE_INFO" short_desc="" number="0xfe" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Reports basic information about the die.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Returns Die Identifier, Die Version, ROM ID, etc.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set_array name="DIE_NAME" short_desc="" index_start="0x01" index_end="0x08" len_type="static" max_len_items="8" item_byte_len="1">
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8" array_index="0x02">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8" array_index="0x03">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8" array_index="0x04">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8" array_index="0x05">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8" array_index="0x06">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DIE_NAME" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8" array_index="0x07">
              <descriptions/>
              <comments/>
              <field name="DIE_NAME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Die name.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
          <parameter_set name="ROM_ID" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ROM_ID" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ROM ID.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="CHIP_REV" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SILICON_REV" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Silicon Mask Revision.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="METAL_REV" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Metal Mask Revision.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
    </command_set>
    <command_set name="EZCONFIG_COMMANDS" sort_index="8" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="EZCONFIG_CHECK" short_desc="" number="0x19" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <summary>
          <text>Validates the EZConfig array was written correctly.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command compares the calculated checksum of the written EZConfig against its expected value, and returns the result of that validation.
    </text>
            <li/>
            <text>This command should be issued immediately following writing of the EZConfig array, and will return an error condition if issued at any other time.
</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="CHECKSUM" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="CHECKSUM" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Expected checksum of the EZConfig array passed to the chip.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
          <parameter_set name="RESULT" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESULT" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> Returns the result of comparing the expected checksum value against the calculated checksum of the written EZConfig array.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>60375336-62d6-11e4-b2fc-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </outputs>
      </command>
      <command name="EZCONFIG_ARRAY_WRITE" short_desc="" number="0x66" cmd_type="args_cts_data_reply" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_EZR2">
        <changelog/>
        <summary>
          <text>Writes data byte(s) to the EZConfig array.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command is used to configure the chip using a generated EZConfig configuration array.     </text>
            <li/>
            <text>This command is only valid immediatly following the </text>
            <reference ref_type="ref_cmd" ref_text="POWER_UP"/>
            <text> command and before the </text>
            <reference ref_type="ref_cmd" ref_text="EZCONFIG_CHECK"/>
            <text> command.         The EZCONFIG_ARRAY_WRITE command ID should be clocked in on SDI (followed by the data byte(s) to be written) without deasserting NSEL.     </text>
            <li/>
            <text>No more than 128 bytes can be written at one time.  If the configuration array is longer than this a </text>
            <reference ref_type="ref_cmd" ref_text="NOP"/>
            <text> followed by a        poll of CTS should be issued before writing the next block of data.     </text>
            <li/>
            <text>This command does not cause CTS to go low, and can be sent while CTS is low.         This command has no response to be read and thus there is no need to monitor CTS after sending this command.  </text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set_array name="DATA" short_desc="" index_start="0x01" index_end="0x02" len_type="indefinite" max_len_items="2" item_byte_len="1">
            <parameter_set name="DATA" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8" array_index="0x00">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data to write to the EZConfig array</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
            <parameter_set name="DATA" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8" array_index="0x01">
              <descriptions/>
              <comments/>
              <field name="DATA" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data to write to the EZConfig array</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </parameter_set_array>
        </inputs>
        <outputs/>
      </command>
    </command_set>
    <command_set name="MFSK_COMMANDS" sort_index="9" short_desc="">
      <changelog/>
      <descriptions/>
      <comments/>
      <command name="START_MFSK" short_desc="" number="0x35" cmd_type="args_cts_data_reply" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MFSK &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <summary>
          <text>Start direct frequency offset transmission mode.</text>
        </summary>
        <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This command is used to switch to direct frequency offset transmission mode.</text>
            <li/>
            <text>Configures MSB or LSB, invert data or not, median frequency offset.</text>
          </description>
        </descriptions>
        <comments/>
        <inputs>
          <parameter_set name="CMD" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
          </parameter_set>
          <parameter_set name="DIR_MODE_CFG" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="INV_DATA" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Invert SDI data.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6037ef70-62d6-11e4-8076-180373e564d0</enum_set_id>
            </field>
            <field name="SCALE_FACTOR" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data samples will be scaled prior to be written to the  modem offset registers.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>6037c868-62d6-11e4-adc3-180373e564d0</enum_set_id>
            </field>
            <field name="MSB_FIRST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Allows to shift in SPI data as MSB first or LSB first.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6037c866-62d6-11e4-9535-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
          <parameter_set name="FREQ_OFFSET" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U16">
            <descriptions/>
            <comments/>
            <field name="FREQ_OFFSET" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Median frequency offset value, in 2's Complement.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </inputs>
        <outputs>
          <parameter_set name="CTS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CTS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clear to Send. Indicates that the previous command has completed execution and the response byte stream (if any) is valid. The next command may be sent.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </outputs>
      </command>
    </command_set>
  </command_sets>
  <property_groups property_group_width="8" property_index_width="8" property_parameter_width="8">
    <property_group name="GLOBAL" short_desc="" group_num="0x00">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="GLOBAL_XO_TUNE" group_name="GLOBAL" item_name="XO_TUNE" short_desc="" group_num="0x00" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x40" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configure the internal capacitor frequency tuning bank for the crystal oscillator.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides internal adjustable capacitor banks for the purpose of tuning the frequency of the crystal oscillator.     These capacitances effectively appear in shunt from the XIN and XOUT pins to GND.    </text>
            <li/>
            <text>TUNE_VALUE = 0x00 corresponds to the lowest tuning capacitance value and thus the highest frequency of oscillation,    while TUNE_VALUE = 0x7F corresponds to the highest tuning capacitance value and the lowest frequency of oscillation.     Each LSB code corresponds to ~70 fF change in capacitance.    </text>
            <li/>
            <text>The total frequency adjustment range (for a typical 30 MHz crystal blank) is approximately 100 ppm. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="XO_TUNE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TUNE_VALUE" short_desc="" fsize="7" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="64" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
              <enum_set_id>5fbaa5f0-62d6-11e4-a7e5-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_CLK_CFG" group_name="GLOBAL" item_name="CLK_CFG" short_desc="" group_num="0x00" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Clock configuration options.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for outputting a variety of clock signals on selected GPIO pins.    It is necessary to configure these clock signals prior to using the Wake-Up Timer (WUT) or GPIO clock output.    </text>
            <li/>
            <text>The source of the clock signal(s) may be derived from the system clock     (i.e., crystal oscillator or external reference source) or from the 32K R-C / Xtal oscillator.    </text>
            <li/>
            <text>The clock signal derived from the system clock (i.e., crystal oscillator or external reference source)    may be further divided by a configurable divide ratio, as selected by the DIVIDED_CLK_SEL field.     During SPI_ACTIVE mode (i.e., when the crystal oscillator is disabled) the output signal is derived from the divided Boot Clock signal.    </text>
            <li/>
            <text>The 32K clock source may be obtained from an internal 32K R-C Oscillator,    or from an internal Crystal Oscillator operating with an external 32K crystal blank.
    </text>
            <li/>
            <text>In the event the 32K Xtal Osc is used, the crystal blank must be placed across the GPIO0 and GPIO1 pins,     thus rendering these pins unavailable for any other purpose.     Additionally, the GPIO0 and GPIO1 pins must be defined as input pins or tri-state pins     (through use of the GPIO_PIN_CFG command) in order to support the mode of oscillation. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CLK_CFG" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DIVIDED_CLK_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbaf40d-62d6-11e4-826e-180373e564d0</enum_set_id>
            </field>
            <field name="DIVIDED_CLK_SEL" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fbacd02-62d6-11e4-993c-180373e564d0</enum_set_id>
            </field>
            <field name="CLK_32K_SEL" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fbacd00-62d6-11e4-8749-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_LOW_BATT_THRESH" group_name="GLOBAL" item_name="LOW_BATT_THRESH" short_desc="" group_num="0x00" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x18" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the threshold voltage for low-battery detection.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides low-battery detection (LBD) capability.     The battery voltage is compared against the threshold voltage configured in this property, using a dedicated internal voltage comparator.
    </text>
            <li/>
            <text>The result of the LBD function may be viewed in real-time on a GPIO pin,    or may be used to generate an interrupt event.
    </text>
            <li/>
            <text>The LBD functionality must be enabled in the </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_CONFIG"/>
            <text> property.     The battery voltage is measured at time intervals defined by the Wake-Up Timer (WUT),    and thus is only available when the WUT is additionally enabled.     (Of course, the host MCU may initiate a measurement of the battery voltage at any time through the </text>
            <reference ref_type="ref_cmd" ref_text="GET_ADC_READING"/>
            <text> command.)
    </text>
            <li/>
            <text>The low battery threshold is configurable from 1.5V to 3.05V in increments of 50mV, and is given by the following formula:
    </text>
            <latex equation="VDD\_THRESH=\left(\frac{30+THRESHOLD}{20}\right)V" dpi="150" alt="" caption=""/>
            <text> </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LOW_BATT_THRESH" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="THRESHOLD" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="24" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_CONFIG" group_name="GLOBAL" item_name="CONFIG" short_desc="" group_num="0x00" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Global configuration settings.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property configures settings that affect the general operational mode of the chip.     </text>
            <li/>
            <text>If a non-generic PROTOCOL is specified, the chip is placed into protocol-aware state. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Description: This is a reserved field that should always be written to 1. Note that the recommended               setting does not match the current default (wake-up) value of this bit.</text>
        </description>
      </descriptions>
              <comments>
        <text>This field was LPF_SATURATION_MODE in previous api releases.  In fw_3_0_15 (revB1B) if this bit was set to                      0 and the RSSI threshold interrupt fired, the chip could lock up.  It was recommended to *Always* set this bit to                      1.  In a revB1B patch we came up with another way to correct the low power mode non-zero BER error with a minimal                      current consumption hit and therefore deprecated this bit.  So now it is marked as RESERVED write 1!</text>
      </comments>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SEQUENCER_MODE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Processing of API commands (e.g., START_TX) is handled by the command handler in the chip.     Due to processing overhead and "housekeeping" functions (e.g., interrupt service routines),     the time required to process an API command may not be fixed.     As a result, the time delay between issuing a START_TX command and the point in time where the chip actually enters TX mode may be slightly variable, in normal operation.     </text>
          <li/>
          <text>The default operation of the chip is to process the START_TX command and enter TX mode as quickly as possible.     However, the chip may be configured to enter TX mode only after expiration of a fixed (longer) time period,    measured from issuance of the START_TX command.     In this fashion, the time delay between the command and the TX packet is fixed and consistent, but slightly longer than normal.
    </text>
          <li/>
          <text>The time period is a function of the initial state of the chip prior to entering TX mode.     The timer counts 'X' cycles of a clock operating at Fxtal/30 MHz (i.e., 1 sec clock ticks for the nominal crystal Fxtal=30 MHz).
    </text>
          <li/>
          <text>SLEEP / SPI_ACTIVE to TX = 0x1F4 = 500 cycles
    </text>
          <li/>
          <text>TX_TUNE to TX = 0x4B = 75 cycles
    </text>
          <li/>
          <text>READY to TX = 0x96 = 150 cycles
    </text>
          <li/>
          <text>RX to TX = 0x96 = 150 cycles </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbb6948-62d6-11e4-bfec-180373e564d0</enum_set_id>
            </field>
            <field name="FIFO_MODE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> The chip normally provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.
    </text>
          <li/>
          <text>When this bit is set, these two FIFOs are combined into a single 129-byte shared FIFO.    The user must ensure that all data is transmitted or retrieved from the shared FIFO space prior to switching TX/RX modes, else stored data may be lost.
    </text>
          <li/>
          <text>Shared FIFO mode will not take effect until after performing a reset of the FIFOs (through the FIFO_INFO command). </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbb423b-62d6-11e4-b6fc-180373e564d0</enum_set_id>
            </field>
            <field name="PROTOCOL" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Certain protocols (e.g., IEEE 802.15.4g) require dynamic re-configuration of how the packet is processed.
    </text>
          <li/>
          <text>The default mode of operation is to receive a generic packet format;     the desired processing of the packet is configured prior to packet reception and remains in effect for the duration of the packet.
    </text>
          <li/>
          <text>If this field is set, the chip becomes "protocol-aware" and dynamically alters its packet processing as a function of received Header byte(s). </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba31-62d6-11e4-be56-180373e564d0</enum_set_id>
            </field>
            <field name="POWER_MODE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LOW_POWER_MODE">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip may be placed into either a High Performance or Low Power mode of operation.
    </text>
          <li/>
          <text>This bit primarily affects RX and TUNE modes, and trades off RX performance (i.e., sensitivity and linearity) for current consumption.     The difference in current consumption in TX mode is negligible.
    </text>
          <li/>
          <text>Please refer to the published datasheet for expected values of current consumption in each mode. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbb1b24-62d6-11e4-a342-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_WUT_CONFIG" group_name="GLOBAL" item_name="WUT_CONFIG" short_desc="" group_num="0x00" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General Wakeup Timer feature configuration.</text>
        </summary>
          <descriptions>
          <description activation_logic="(feature_REVB)" visibility_logic="">
            <text>The chip contains an integrated timer that may be used to wake the chip at periodic intervals.  This property is used to enable and               configure various functions related to the Wake-Up timer (WUT), such as Low-Battery Detection (LBD) and Low Duty Cycle (LDC) operation.
              </text>
            <li/>
            <text>The WUT counts cycles of the 32K clock signal, and thus a 32K clock source (either internal 32K R-C Oscillator or internal Crystal                   Oscillator with external 32K crystal blank) must also be enabled through the </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_CLK_CFG"/>
            <text> property in order to obtain WUT functionality.
              </text>
            <li/>
            <text>The frequency of the 32K R-C Oscillator will change with temperature and thus periodic re-calibration is required.  The 32K R-C                   Oscillator is initially calibrated during the </text>
            <reference ref_type="ref_cmd" ref_text="POWER_UP"/>
            <text> command after exit from the SDN state.
              </text>
            <li/>
            <text>There are two different methods by which re-calibration of the 32K R-C Oscillator may be configured.  One method is to enable the                   re-calibration by setting the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:CAL_EN"/>
            <text> bit and selecting the desired calibration period through the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_CAL_PERIOD"/>
            <text> parameter.                    The other method is to leave the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:CAL_EN"/>
            <text> bit cleared but to configure a non-zero value in the </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_CAL"/>
            <text> property, resulting                   in calibration on multiples of the WUT period.  In both methods, the 32K R-C Oscillator must be enabled to provide a clock signal                   to the timer(s).
              </text>
            <li/>
            <text>Calibration of the 32K R-C Oscillator is performed by comparing its frequency to that of the 30 MHz Xtal Oscillator.  Therefore,                   the 30 MHz Xtal Oscillator is automatically started during calibration, resulting in an increase in average current consumption.                    Selecting a longer value of </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_CAL"/>
            <text> or </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_CAL_PERIOD"/>
            <text> is recommended to lower the average current consumption. </text>
            <li/>
            <text>LDC mode is provided to automatically wake-up the receiver to check if a valid signal is available (LDC RX mode).</text>
          </description>
          <description activation_logic="(feature_REVC)" visibility_logic="">
            <text>The chip contains an integrated timer that may be used to wake the chip at periodic intervals.  This property is used to enable and               configure various functions related to the Wake-Up timer (WUT), such as Low-Battery Detection (LBD) and Low Duty Cycle (LDC) operation.
              </text>
            <li/>
            <text>The WUT counts cycles of the 32K clock signal, and thus a 32K clock source (either internal 32K R-C Oscillator or internal Crystal                   Oscillator with external 32K crystal blank) must also be enabled through the </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_CLK_CFG"/>
            <text> property in order to obtain WUT functionality.
              </text>
            <li/>
            <text>The frequency of the 32K R-C Oscillator will change with temperature and thus periodic re-calibration is required.  The 32K R-C                   Oscillator is initially calibrated during the </text>
            <reference ref_type="ref_cmd" ref_text="POWER_UP"/>
            <text> command after exit from the SDN state.
              </text>
            <li/>
            <text>There are two different methods by which re-calibration of the 32K R-C Oscillator may be configured.  One method is to enable the                   re-calibration by setting the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:CAL_EN"/>
            <text> bit and selecting the desired calibration period through the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_CAL_PERIOD"/>
            <text> parameter.                    The other method is to leave the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:CAL_EN"/>
            <text> bit cleared but to configure a non-zero value in the </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_CAL"/>
            <text> property, resulting                   in calibration on multiples of the WUT period.  In both methods, the 32K R-C Oscillator must be enabled to provide a clock signal                   to the timer(s).
              </text>
            <li/>
            <text>Calibration of the 32K R-C Oscillator is performed by comparing its frequency to that of the 30 MHz Xtal Oscillator.  Therefore,                   the 30 MHz Xtal Oscillator is automatically started during calibration, resulting in an increase in average current consumption.                    Selecting a longer value of </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_CAL"/>
            <text> or </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_CAL_PERIOD"/>
            <text> is recommended to lower the average current consumption. </text>
            <li/>
            <text>LDC mode is provided to automatically wake-up the receiver to check if a valid signal is available (LDC RX mode), or to enable the                   transmitter to send a packet (LDC TX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WUT_CONFIG" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="WUT_LDC_EN" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables or disables LDC operation, and selects the mode of LDC operation.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fbc2c99-62d6-11e4-a77d-180373e564d0</enum_set_id>
            </field>
            <field name="WUT_CAL_PERIOD" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the time interval for periodic re-calibration of the 32K R-C Oscillator.
              </text>
          <li/>
          <text>Calibration must additionally be enabled by setting the </text>
          <reference ref_type="ref_prop_field" ref_text="WUT_CONFIG:CAL_EN"/>
          <text> bit, else this field has no effect.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="5" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fbc058c-62d6-11e4-8b50-180373e564d0</enum_set_id>
            </field>
            <field name="WUT_LBD_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>"When high, enables the Low Battery Detect (LBD) function.
               </text>
          <li/>
          <text>A comparison of the battery voltage with the </text>
          <reference ref_type="ref_prop" ref_text="GLOBAL_LOW_BATT_THRESH"/>
          <text> value                (through use of a dedicated internal voltage comparator) is performed upon expiration of the WUT interval. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbc058a-62d6-11e4-93c3-180373e564d0</enum_set_id>
            </field>
            <field name="WUT_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Description: Enables or disables the WUT.  No other functionality derived from the WUT (e.g., LBD or LDC)               may be obtained without first enabling the WUT.  It remains additionally necessary to enable a 32K clock               source for the WUT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbc0588-62d6-11e4-bf4c-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>"Selects whether the chip will wake up at periodic intervals and perform calibration of the 32K R-C Oscillator.
               </text>
          <li/>
          <text>When enabled, the calibration interval is controlled by the </text>
          <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_CAL_PERIOD"/>
          <text> parameter.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbbde7a-62d6-11e4-a0d1-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_WUT_M" group_name="GLOBAL" item_name="WUT_M" short_desc="" group_num="0x00" index_start="0x05" index_end="0x06" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0001" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configure the mantissa of the Wake-Up Timer (WUT) value. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains an integrated timer that may be used to wake the chip at periodic intervals.     The WUT is enabled by the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_EN"/>
            <text> bit.	</text>
            <li/>
            <text>The WUT_M and WUT_R values should be configured prior to enabling the WUT_EN bit.     In the event it is desired to modify the WUT_M/R values, the WUT_EN bit should first    be disabled and then re-enabled after the timer values are modified.
	</text>
            <li/>
            <text>The clock source for the WUT is taken from either the internal 32 kHz RC Oscillator     or from the internal 32 kHz crystal oscillator (operating in conjunction with a 32 kHz crystal blank placed between the GPIO0 and GPIO1 pins).    Therefore, a 32K clock source must be enabled (through the </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_CLK_CFG"/>
            <text> property)     in order for the timer to have a clock signal to count.
	</text>
            <li/>
            <text>The period of the WUT is given by the following formula:
    </text>
            <latex equation="WUT\_PERIOD\_sec = WUT\_M \times (\frac{4 \times 2^{WUT\_R}}{32768})sec" dpi="150" alt="" caption=""/>
            <text>
	</text>
            <li/>
            <text>This property sets the mantissa value WUT_M.     A value of WUT_M = 0 is a legal value but will have the same effect as WUT_M = 1.
	</text>
            <li/>
            <text>The WUT_M value is only used in defining the period of the WUT,    and (unlike the WUT_R value) is not shared in defining the Low Duty Cycle (LDC) duration.
	</text>
            <li/>
            <text>The chip may be configured to generate an interrupt event upon expiration of the WUT.
	</text>
            <li/>
            <text>Additionally, a GPIO pin may be configured to output a real-time signal with the programmed WUT period.     The duty cycle of this signal may be other than 50%, with the output pulsing high for 2</text>
            <sup text="(WUT_R+1)"/>
            <text> cycles of the 32K clock. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WUT_M" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="WUT_M" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="1" value_max="65535" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the mantissa in the formula for the period.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_WUT_R" group_name="GLOBAL" item_name="WUT_R" short_desc="" group_num="0x00" index_start="0x07" index_end="0x07" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x60" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configure the exponent of the Wake-Up Timer (WUT) value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains an integrated timer that may be used to wake the chip at periodic intervals.      Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_M"/>
            <text> for more details regarding setting the period of the WUT.
    </text>
            <li/>
            <text>This property sets the value of the exponent WUT_R.     A value of WUT_R = 0 is a legal value but has the same effect as WUT_R = 1.    The maximum permissible value is WUT_R = 0x14 = 20d.
    </text>
            <li/>
            <text>The WUT_R value is shared between defining the period of the WUT and the LDC mode duration,    in contrast with the WUT_M value which is used only in defining the period of the WUT.
    </text>
            <li/>
            <text>In most applications the WUT is used to wake from a low-current state such as SLEEP mode.     The WUT_SLEEP bit is used to select whether the chip returns to SLEEP mode after expiration of the WUT, or remains in SPI_ACTIVE mode.     If the chip was already in a higher-current operational state (e.g., TUNE or RX mode)    when the WUT expired, it will not drop back to SLEEP or SPI_ACTIVE mode but will remain in the commanded operational state. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WUT_R" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED_WRITE_ONE" short_desc="" fsize="2" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reserved. Write 1.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_SLEEP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>selects the operating state after expiration of the WUT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbca1c8-62d6-11e4-9a6b-180373e564d0</enum_set_id>
            </field>
            <field name="WUT_R" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="20" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the value of the exponent in the formula for the period of the WUT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_WUT_R" group_name="GLOBAL" item_name="WUT_R" short_desc="" group_num="0x00" index_start="0x07" index_end="0x07" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x60" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configure the exponent of the Wake-Up Timer (WUT) value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains an integrated timer that may be used to wake the chip at periodic intervals.      Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_M"/>
            <text> for more details regarding setting the period of the WUT.
    </text>
            <li/>
            <text>This property sets the value of the exponent WUT_R.     A value of WUT_R = 0 is a legal value but has the same effect as WUT_R = 1.    The maximum permissible value is WUT_R = 0x14 = 20d.
    </text>
            <li/>
            <text>The WUT_R value is shared between defining the period of the WUT and the LDC mode duration,    in contrast with the WUT_M value which is used only in defining the period of the WUT.
    </text>
            <li/>
            <text>In most applications the WUT is used to wake from a low-current state such as SLEEP mode.     The WUT_SLEEP bit is used to select whether the chip returns to SLEEP mode after expiration of the WUT, or remains in SPI_ACTIVE mode.     If the chip was already in a higher-current operational state (e.g., TUNE or RX mode)    when the WUT expired, it will not drop back to SLEEP or SPI_ACTIVE mode but will remain in the commanded operational state. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WUT_R" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LDC_MAX_PERIODS" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures how many LDC periods to wait for a incoming packet to be received after preamble or sync has been detected.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fbcc8e7-62d6-11e4-a109-180373e564d0</enum_set_id>
            </field>
            <field name="WUT_SLEEP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>selects the operating state after expiration of the WUT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbcc8e5-62d6-11e4-a5c8-180373e564d0</enum_set_id>
            </field>
            <field name="WUT_R" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="20" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the value of the exponent in the formula for the period of the WUT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_WUT_LDC" group_name="GLOBAL" item_name="WUT_LDC" short_desc="" group_num="0x00" index_start="0x08" index_end="0x08" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the period of time the chip remains active after automatic wake-up in LDC mode. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains an integrated timer used to determine the length of time the chip remains active after automatic wake-up in LDC mode.	</text>
            <li/>
            <text>The LDC active period is given by the following formula:
    </text>
            <latex equation="LDC\_PERIOD\_sec=WUT\_LDC\times ( \frac{4\times 2^{WUT\_R}}{32768sec})" dpi="150" alt="" caption=""/>
            <text>
	</text>
            <li/>
            <text>This property sets the mantissa value WUT_LDC.    A value of WUT_LDC = 0 is a legal value but will have the same effect as WUT_LDC = 1.     The WUT_R (exponent) value is shared in defining the period of the WUT.	</text>
            <li/>
            <text>The clock source for the WUT is taken from either the internal 32 kHz RC Oscillator or from the internal 32 kHz crystal oscillator    (operating in conjunction with a 32 kHz crystal blank placed between the GPIO0 and GPIO1 pins).     Therefore, a 32K clock source must be enabled (through the GLOBAL_CLK_CFG property)    in order for the timer to have a clock signal to count.	</text>
            <li/>
            <text>The LDC period determines the length of time the chip remains in active mode,    while the WUT period determines the length of time the chip remains inactive.     Therefore the total amount of time between successive wake-up cycles is LDC_PERIOD + WUT_PERIOD.	</text>
            <li/>
            <text>The period of time spent in active mode may be less than the defined LDC_PERIOD.     Example:  if a valid RX packet is detected within the LDC_PERIOD and completely received prior to the expiration of LDC_PERIOD,     the chip will return to the WUT state immediately upon the end of the packet. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WUT_LDC" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="WUT_LDC" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="1" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the mantissa in the formula for the period of active time in LDC mode.    </text>
          <li/>
          <text>An LDC mode of operation must be enabled (through the </text>
          <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_LDC_EN"/>
          <text> field) for this parameter to take effect. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_WUT_CAL" group_name="GLOBAL" item_name="WUT_CAL" short_desc="" group_num="0x00" index_start="0x09" index_end="0x09" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Controls if calibration of the 32K R-C Oscillator will be performed on intervals of the WUT.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for two different methods of configuring the period between re-calibration of the 32K R-C Oscillator.     One method involves enabling a Calibration Timer and selecting a calibration interval in various multiples of 1 second    (see the </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_CONFIG"/>
            <text> property);    the other method involves performing calibration on configurable integer multiples of the programmed WUT interval.
    </text>
            <li/>
            <text>The </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_CAL"/>
            <text> property configures the desired integer multiple of the WUT interval on which to perform calibration (i.e., the second method mentioned above).     A value of WUT_CAL = 0x00 disables this feature.     Any non-zero value will result in calibration of the 32K R-C Oscillator on that integer multiple of the WUT interval.     Example:  WUT_CAL = 0x01 will calibrate on every WUT interval,    WUT_CAL = 0x02 will calibrate on every second WUT interval, etc.
    </text>
            <li/>
            <text>The </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:CAL_EN"/>
            <text> bit must also be cleared for this method of calibration timing to be enabled. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WUT_CAL" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="WUT_CAL" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the multiple of the WUT period on which to perform calibration of the 32K R-C Oscillator.
    </text>
          <li/>
          <text>The </text>
          <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:CAL_EN"/>
          <text> bit must also be cleared for this method of calibration timing to be enabled.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="GLOBAL_BUFCLK_CFG" group_name="GLOBAL" item_name="BUFCLK_CFG" short_desc="" group_num="0x00" index_start="0x0a" index_end="0x0a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_GLOBAL_GRP &amp;&amp; feature_REVC &amp;&amp; feature_CLK_BUFF &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_GLOBAL_GRP &amp;&amp; feature_REVC &amp;&amp; feature_CLK_BUFF &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Buffered clock configuration options.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configures buffered clock configuration options.  It is necessary to configure these values before using the GPIO buffered clock output.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BUFCLK_CFG" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DIV_MODE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fbd6526-62d6-11e4-8808-180373e564d0</enum_set_id>
            </field>
            <field name="DIVX" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Clock output is system clock divided by (2 * (DIVX[3:0] + 2))</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="5" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="DIVIDED_BUFCLK_MODE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fbd3e18-62d6-11e4-a679-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="INT_CTL" short_desc="" group_num="0x01">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="INT_CTL_ENABLE" group_name="INT_CTL" item_name="ENABLE" short_desc="" group_num="0x01" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2 || mode_EZR2">
        <changelog/>
        <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2 || mode_EZR2" endianness="big">
          <summary>
          <text>This property provides for global enabling of the three interrupt groups (Chip, Modem and Packet Handler) in order to generate HW interrupts at the NIRQ pin.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enables top-level interrupt sources to generate HW interrupts at the NIRQ pin.</text>
            <li/>
            <text>The three interrupt groups are Chip, Modem and Packet Handler.  Each of them contains multiple possible interrupt sources that must be individually enabled via the </text>
            <reference ref_type="ref_prop" ref_text="INT_CTL_PH_ENABLE"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="INT_CTL_MODEM_ENABLE"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="INT_CTL_CHIP_ENABLE"/>
            <text> properties.</text>
            <li/>
            <text>Note that this property only provides for global enabling/disabling of the HW interrupt indication on the NIRQ output pin.  An internal interrupt event may still be generated even if the indication on the NIRQ output pin is disabled.  The interrupt event may always be monitored by polling a GPIO pin, or via </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text>, </text>
            <reference ref_type="ref_cmd" ref_text="GET_CHIP_STATUS"/>
            <text>, </text>
            <reference ref_type="ref_cmd" ref_text="GET_PH_STATUS"/>
            <text>, or </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> commands.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ENABLE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHIP_INT_STATUS_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbdb345-62d6-11e4-8ee3-180373e564d0</enum_set_id>
            </field>
            <field name="MODEM_INT_STATUS_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2d-62d6-11e4-b885-180373e564d0</enum_set_id>
            </field>
            <field name="PH_INT_STATUS_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2e-62d6-11e4-bcb1-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="INT_CTL_PH_ENABLE" group_name="INT_CTL" item_name="PH_ENABLE" short_desc="" group_num="0x01" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; (feature_REVC)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; (feature_REVC)" endianness="big">
          <summary>
          <text>Enable individual interrupt sources within the Packet Handler Interrupt Group to generate a HW interrupt on the NIRQ output pin.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable individual interrupt sources within the Packet Handler Interrupt Group in order to generate a HW interrupt at the NIRQ output pin.</text>
            <li/>
            <text>In order to fully enable a HW interrupt, it is necessary to enable both the individual interrupt source (within this property) as well as the corresponding interrupt group (e.g., set </text>
            <reference ref_type="ref_prop_field" ref_text="INT_CTL_ENABLE:PH_INT_STATUS_EN"/>
            <text>).</text>
            <li/>
            <text>Note that even if an interrupt source is not enabled to generate a HW NIRQ interrupt, the given interrupt event still may occur inside the chip and may be monitored by polling a GPIO pin, or via the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> or </text>
            <reference ref_type="ref_cmd" ref_text="GET_PH_STATUS"/>
            <text> commands.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PH_ENABLE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables FILTER_MATCH interrupt on rising edge of FILTER_MATCH status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables FILTER_MISS interrupt on rising edge of FILTER_MISS status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables PACKET_SENT interrupt on rising edge of PACKET_SENT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables PACKET_RX interrupt on rising edge of PACKET_RX status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CRC_ERROR interrupt on rising edge of CRC_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables ALT_CRC_ERROR interrupt on rising edge of ALT_CRC_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables TX_FIFO_ALMOST_EMPTY interrupt on rising edge of TX_FIFO_ALMOST_EMPTY status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables RX_FIFO_ALMOST_FULL interrupt on rising edge of RX_FIFO_ALMOST_FULL status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="INT_CTL_PH_ENABLE" group_name="INT_CTL" item_name="PH_ENABLE" short_desc="" group_num="0x01" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_REVB">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_REVB" endianness="big">
          <summary>
          <text>Enable individual interrupt sources within the Packet Handler Interrupt Group to generate a HW interrupt on the NIRQ output pin.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable individual interrupt sources within the Packet Handler Interrupt Group in order to generate a HW interrupt at the NIRQ output pin.</text>
            <li/>
            <text>In order to fully enable a HW interrupt, it is necessary to enable both the individual interrupt source (within this property) as well as the corresponding interrupt group (e.g., set </text>
            <reference ref_type="ref_prop_field" ref_text="INT_CTL_ENABLE:PH_INT_STATUS_EN"/>
            <text>).</text>
            <li/>
            <text>Note that even if an interrupt source is not enabled to generate a HW NIRQ interrupt, the given interrupt event still may occur inside the chip and may be monitored by polling a GPIO pin, or via the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> or </text>
            <reference ref_type="ref_cmd" ref_text="GET_PH_STATUS"/>
            <text> commands.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PH_ENABLE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FILTER_MATCH_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables FILTER_MATCH interrupt on rising edge of FILTER_MATCH status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FILTER_MISS_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables FILTER_MISS interrupt on rising edge of FILTER_MISS status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_SENT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables PACKET_SENT interrupt on rising edge of PACKET_SENT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PACKET_RX_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables PACKET_RX interrupt on rising edge of PACKET_RX status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CRC_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CRC_ERROR interrupt on rising edge of CRC_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="ALT_CRC_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables ALT_CRC_ERROR interrupt on rising edge of ALT_CRC_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables TX_FIFO_ALMOST_EMPTY interrupt on rising edge of TX_FIFO_ALMOST_EMPTY status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables RX_FIFO_ALMOST_FULL interrupt on rising edge of RX_FIFO_ALMOST_FULL status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="INT_CTL_MODEM_ENABLE" group_name="INT_CTL" item_name="MODEM_ENABLE" short_desc="" group_num="0x01" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_EZR2)" endianness="big">
          <summary>
          <text>Enable individual interrupt sources within the Modem Interrupt Group to generate a HW interrupt on the NIRQ output pin.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable individual interrupt sources within the Modem Interrupt Group in order to generate a HW interrupt at the NIRQ output pin.</text>
            <li/>
            <text>In order to fully enable a HW interrupt, it is necessary to enable both the individual interrupt source (within this property) as well as the corresponding interrupt group (e.g., set </text>
            <reference ref_type="ref_prop_field" ref_text="INT_CTL_ENABLE:MODEM_INT_STATUS_EN"/>
            <text> ).</text>
            <li/>
            <text>Note that even if an interrupt source is not enabled to generate a HW NIRQ interrupt, the given interrupt event still may occur inside the chip and may be monitored by polling a GPIO pin, or via the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> or </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> commands.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MODEM_ENABLE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_LATCH_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_UNRELEASED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables RSSI_LATCH interrupt on rising edge of RSSI_LATCH status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="POSTAMBLE_DETECT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables POSTAMBLE_DETECT interrupt on rising edge of POSTAMBLE_DETECT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_SYNC_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables INVALID_SYNC interrupt on rising edge of INVALID_SYNC status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_JUMP_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; !mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables RSSI_JUMP interrupt on rising edge of RSSI_JUMP status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RSSI_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables RSSI interrupt on rising edge of RSSI status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="INVALID_PREAMBLE_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables INVALID_PREAMBLE interrupt on rising edge of INVALID_PREAMBLE status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="PREAMBLE_DETECT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables PREAMBLE_DETECT interrupt on rising edge of PREAMBLE_DETECT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SYNC_DETECT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables SYNC_DETECT interrupt on rising edge of SYNC_DETECT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources. If dual sync words are configured via </text>
          <reference ref_type="ref_prop_field" ref_text="SYNC_CONFIG2:DUAL_SYNC_EN"/>
          <text>, then either sync word can trigger this interrupt.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="INT_CTL_CHIP_ENABLE" group_name="INT_CTL" item_name="CHIP_ENABLE" short_desc="" group_num="0x01" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2 || mode_EZR2">
        <changelog/>
        <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2 || mode_EZR2" endianness="big">
          <summary>
          <text>Enable individual interrupt sources within the Chip Interrupt Group to generate a HW interrupt on the NIRQ output pin.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable individual interrupt sources within the Chip Interrupt Group in order to generate a HW interrupt at the NIRQ output pin.</text>
            <li/>
            <text>In order to fully enable a HW interrupt, it is necessary to enable both the individual interrupt source (within this property) as well as the corresponding interrupt group (e.g., set </text>
            <reference ref_type="ref_prop_field" ref_text="INT_CTL_ENABLE:CHIP_INT_STATUS_EN"/>
            <text>).</text>
            <li/>
            <text>Note that even if an interrupt source is not enabled to generate a HW NIRQ interrupt, the given interrupt event still may occur inside the chip and may be monitored by polling a GPIO pin, or via the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> or </text>
            <reference ref_type="ref_cmd" ref_text="GET_CHIP_STATUS"/>
            <text> commands.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CHIP_ENABLE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="!mode_EZR2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CAL interrupt on rising edge of CAL status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt on rising edge of FIFO_UNDERFLOW_OVERFLOW_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables STATE_CHANGE interrupt on rising edge of STATE_CHANGE status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CMD_ERROR interrupt on rising edge of CMD_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CHIP_READY interrupt on rising edge of CHIP_READY status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_LBD">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables LOW_BATT interrupt on rising edge of LOW_BATT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_WUT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables WUT interrupt on rising edge of WUT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="FRR_CTL" short_desc="" group_num="0x02">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="FRR_CTL_A_MODE" group_name="FRR_CTL" item_name="A_MODE" short_desc="" group_num="0x02" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Fast Response Register A Configuration.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides four Fast Response Registers (FRR) that may be read immediately without the need to monitor and check CTS, thus improving the speed at which the contents may be retrieved.
    </text>
            <li/>
            <text>The FRR_CTL_X_MODE properties are used to select the specific parameter values (selected from the enumeration list below) that will be returned by the FRR_X_READ commands.  This property selects the parameter held in FRR_A and returned by the FRR_A_READ command.
    </text>
            <li/>
            <text>The FRR registers may be read in a burst fashion through the FRR_X_READ commands.    After the initial 16 clock cycles, each additional eight clock cycles will clock out the contents of the next fast response register in a circular fashion.     Example:  If the FRR_A_READ command is issued, the registers will be read in the order A-B-C-D,     while if the FRR_B_READ command is issued, the registers will be read in the order B-C-D-A, etc. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="A_MODE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_A_MODE" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5f4aa334-62d6-11e4-94ec-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="FRR_CTL_B_MODE" group_name="FRR_CTL" item_name="B_MODE" short_desc="" group_num="0x02" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Fast Response Register B Configuration.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property selects the parameter held in FRR_B and returned by the FRR_B_READ command.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="FRR_CTL_A_MODE"/>
            <text> for more details regarding the Fast Response Register (FRR) function.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="B_MODE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_B_MODE" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5f4aa334-62d6-11e4-94ec-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="FRR_CTL_C_MODE" group_name="FRR_CTL" item_name="C_MODE" short_desc="" group_num="0x02" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x09" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Fast Response Register C Configuration.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property selects the parameter held in FRR_C and returned by the FRR_C_READ command.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="FRR_CTL_A_MODE"/>
            <text> for more details regarding the Fast Response Register (FRR) function.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="C_MODE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_C_MODE" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="9" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5f4aa334-62d6-11e4-94ec-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="FRR_CTL_D_MODE" group_name="FRR_CTL" item_name="D_MODE" short_desc="" group_num="0x02" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Fast Response Register D Configuration.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property selects the parameter held in FRR_D and returned by the FRR_D_READ command.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="FRR_CTL_A_MODE"/>
            <text> for more details regarding the Fast Response Register (FRR) function.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="D_MODE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRR_D_MODE" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5f4aa334-62d6-11e4-94ec-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="PREAMBLE" short_desc="" group_num="0x10">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="PREAMBLE_TX_LENGTH" group_name="PREAMBLE" item_name="TX_LENGTH" short_desc="" group_num="0x10" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configure length of TX Preamble.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is used to configure the length of the Preamble field in TX mode for both Standard and Non-Standard Preambles.    </text>
            <li/>
            <text>This property is not used by the chip in RX mode except when receiving a Non-Standard Preamble.    In such a case, this property must be configured with the expected Preamble length (to provide an upper timeout limit on the Sync Word search algorithm).    </text>
            <li/>
            <text>This property is only applicable in TX Packet Handler FIFO mode;    if TX Direct Synchronous or TX Direct Asynchronous mode is selected (see MODEM_MOD_TYPE property),    the entire transmission is obtained from a real-time TXDATA input stream on a GPIO pin and no automatic field construction is possible.    </text>
            <li/>
            <text>The units of this property are in either nibbles or bytes,    depending upon the value of </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG:LENGTH_CONFIG"/>
            <text>.    </text>
            <li/>
            <text>Setting PREAMBLE_TX_LENGTH = 0x00 is a valid value,    and will result in skipping transmission of the Preamble field;     in such a case, the Sync Word will be the first transmitted field.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_LENGTH" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_LENGTH" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="8" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Length of the TX Preamble to send, in units of nibbles or bytes (depending upon the value of </text>
          <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG:LENGTH_CONFIG"/>
          <text>).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_CONFIG_STD_1" group_name="PREAMBLE" item_name="CONFIG_STD_1" short_desc="" group_num="0x10" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x14" activation_name="" activation_mode_var_name="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of reception of a packet with a Standard Preamble pattern.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The fields in this property are applicable only in RX mode, and apply primarily to reception of Standard Preamble patterns (e.g., 1010 or 0101 patterns).</text>
            <li/>
            <text>However, see note on required configuration of RX_THRESH during reception of Non-Standard Preamble patterns.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG_STD_1" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SKIP_SYNC_TIMEOUT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>During reception of a Standard Preamble pattern, the chip recognizes the start of the Sync Word field as a sequence of bits that does not match a ...1010... pattern.  Detection of the Sync Word is expected to occur soon thereafter (within the programmed length of the Sync Word field).</text>
          <li/>
          <text>This bit affects the timeout function only during reception of a Standard Preamble; it is not possible to skip the Sync Word timeout function during reception of a Non-Standard Preamble.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fed7708-62d6-11e4-b70c-180373e564d0</enum_set_id>
            </field>
            <field name="RX_THRESH" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="20" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the number of standard preamble bits (e.g., 1010 or 0101) that must be consecutively received to detect a valid preamble.     Bit errors are not allowed during qualification of a Standard Preamble.    </text>
          <li/>
          <text>This field does NOT determine the detection threshold during reception of a Non-Standard Preamble     (this is set by </text>
          <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_NSTD:PATTERN_LENGTH"/>
          <text>).      However, when receiving a Non-Standard Preamble this field should be configured to a moderate value     (e.g., 0x14 to 0x20) else premature timeout of the search for Sync Word may occur.    </text>
          <li/>
          <text>Detection of a PREAMBLE_VALID signal is typically used by the chip as a trigger event for gear-switching of internal clock timing loops or AFC functionality.    </text>
          <li/>
          <text>Setting RX_THRESH = 0x00 is a valid value and will result in skipping checking/qualification of the preamble;     the PREAMBLE_VALID signal will be asserted HIGH immediately upon entering RX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_CONFIG_NSTD" group_name="PREAMBLE" item_name="CONFIG_NSTD" short_desc="" group_num="0x10" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of transmission/reception of a packet with a Non-Standard Preamble pattern.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The fields in this property apply only to transmission and reception of packets with Non-Standard Preamble patterns (e.g., other than 1010 or 0101 patterns).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG_NSTD" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERRORS" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="0" value_max="7" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of bit errors that are allowed during reception and qualification of a Non-Standard Preamble pattern.</text>
          <li/>
          <text>No bit errors are allowed when configured to receive a Standard Preamble pattern; however, it is possible to configure the chip to receive a Non-Standard Preamble but define the pattern to match that of a Standard Preamble, thus providing a means for tolerating bit errors.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="3"/>
              </parameter_set_mapping>
            </field>
            <field name="PATTERN_LENGTH" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This value (plus 1) specifies the length (in bits) of the repeating pattern that defines the Non-Standard Preamble.     The actual values of the bits in the pattern are specified within the PREAMBLE_PATTERN_XX properties;     the PATTERN_LENGTH field simply determines how many of those specified bit values are transmitted as a repeating pattern.    </text>
          <li/>
          <text>In TX mode, if the total length of the TX preamble (as defined by the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
          <text> property)    is longer than PATTERN_LENGTH, the pattern will be transmitted repeatedly as necessary.    </text>
          <li/>
          <text>In RX mode during reception of a Non-Standard Preamble,     this field determines the number of preamble bits that must be received to detect a valid preamble.     That is, the PATTERN_LENGTH field provides a similar Detection Threshold functionality for a Non-Standard Preamble as     </text>
          <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_STD_1:RX_THRESH"/>
          <text> provides for a Standard Preamble.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_CONFIG_STD_2" group_name="PREAMBLE" item_name="CONFIG_STD_2" short_desc="" group_num="0x10" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x0f" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of timeout periods during reception of a packet with Standard Preamble pattern.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>During initial reception and acquisition of a packet, it is often useful to define a timeout period to limit the amount of time the chip remains on-channel awaiting the incoming packet.  This property allows configuration of this preamble search timeout period.</text>
            <li/>
            <text>If a valid preamble is not found within the specified timeout period, an INVALID_PREAMBLE event is generated and may be used to generate an interrupt and/or exit automatically from RX mode.</text>
            <li/>
            <text>The fields in this property are applicable only in RX mode, and only apply to reception of Standard Preamble patterns (e.g., 1010 or 0101 patterns).  Detection of INVALID_PREAMBLE is not possible when configured to receive a Non-Standard Preamble pattern.</text>
            <li/>
            <text>Two different timeout configuration fields are provided to allow definition of timeout periods with significantly different lengths and bit resolution.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG_STD_2" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_PREAMBLE_TIMEOUT_EXTEND" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Length of time (in increments of 15 nibbles, i.e., 60 bits, up to a maximum of 225 nibbles) to search for preamble before determining that a preamble does not exist, and an INVALID_PREAMBLE signal/interrupt is generated.</text>
          <li/>
          <text>If the value of this field is non-zero, the value of the RX_PREAMBLE_TIMEOUT field is ignored.</text>
          <li/>
          <text>This field allows for very long RX timeout periods and is typically used for applications in which the RX dwells on a channel and waits for the TX packet to arrive.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_PREAMBLE_TIMEOUT" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Length of time (in nibbles i.e., 4 bits) to search for preamble before determining that a preamble does not exist, and an INVALID_PREAMBLE signal/interrupt is generated.  This length of RX timeout period is typically used for RX channel scanning or hopping applications.  This field is only applicable if the value of the RX_PREAMBLE_TIMEOUT_EXTEND field is zero.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_CONFIG" group_name="PREAMBLE" item_name="CONFIG" short_desc="" group_num="0x10" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x21" activation_name="" activation_mode_var_name="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General configuration bits for the Preamble field.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Miscellaneous preamble configuration bits.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_PREAM_SRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154)">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Determines the source of preamble detection in RX.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fee3a67-62d6-11e4-9d42-180373e564d0</enum_set_id>
            </field>
            <field name="PREAM_FIRST_1_OR_0" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit should be set to match the polarity of the first bit of the transmitted packet.  The WDS Calculator should configure this bit correctly as a function of the selected Preamble type (i.e. Standard or Non-Standard) and first defined bit (e.g., Standard 0101 or Standard 1010).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fee3a65-62d6-11e4-a07f-180373e564d0</enum_set_id>
            </field>
            <field name="LENGTH_CONFIG" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit specifies whether the units of the </text>
          <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
          <text> property are in increments of nibbles or bytes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fee3a63-62d6-11e4-9b74-180373e564d0</enum_set_id>
            </field>
            <field name="MAN_CONST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding normally operates by replacing each 0 bit with a 10 chip pattern, and each 1 bit with a 01 bit pattern (or vice versa).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fee1355-62d6-11e4-bbcc-180373e564d0</enum_set_id>
            </field>
            <field name="MAN_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables or disables Manchester encoding/decoding across only the Preamble field.  This bit is applicable in both TX and RX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fee1353-62d6-11e4-bb00-180373e564d0</enum_set_id>
            </field>
            <field name="STANDARD_PREAM" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field is applicable to both TX and RX modes, but has slightly different meaning in both modes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fedec43-62d6-11e4-8fa6-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_PATTERN" group_name="PREAMBLE" item_name="PATTERN" short_desc="" group_num="0x10" index_start="0x05" index_end="0x08" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x00000000" activation_name="" activation_mode_var_name="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of the bit values describing a Non-Standard Preamble pattern.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PREAMBLE_PATTERN property defines the pattern to be transmitted in TX mode and the pattern expected to be received in RX mode,    but only when </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG:STANDARD_PREAM"/>
            <text> has been set to 0x0 (i.e., use Non-Standard Preamble).    </text>
            <li/>
            <text>The PREAMBLE_PATTERN property is used to define the actual bit values describing the Non-Standard Preamble pattern;     </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_NSTD:PATTERN_LENGTH"/>
            <text> is used to define how many bits of the PREAMBLE_PATTERN value is used.    </text>
            <li/>
            <text>In TX mode, if the value of </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
            <text> is larger than </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_NSTD:PATTERN_LENGTH"/>
            <text>,    the PREAMBLE_PATTERN will be transmitted repeatedly until the full number of bits has been sent.    </text>
            <li/>
            <text>In RX mode, the full number of bits defined by </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_NSTD:PATTERN_LENGTH"/>
            <text>    must be received once before the PREAMBLE_VALID signal/interrupt is generated.    </text>
            <li/>
            <text>If Manchester encoding/decoding is enabled, the values of the PREAMBLE_PATTERN property is expressed in chips     (i.e., after Manchester encoding in TX mode, or before Manchester decoding in RX mode).    </text>
            <li/>
            <text>The bits of the PREAMBLE_PATTERN are always sent bits 0-31 time-wise (e.g. bit 0 is sent first).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PATTERN" short_desc="" index_start="0x05" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PATTERN" short_desc="" fsize="32" ftype="U8" fformat="hex" value_min="0" value_max="4294967295" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Bits of the Non-Standard Preamble pattern to be transmitted or expected to be received.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
          <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_POSTAMBLE_CONFIG" group_name="PREAMBLE" item_name="POSTAMBLE_CONFIG" short_desc="" group_num="0x10" index_start="0x09" index_end="0x09" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of Postamble functionality and the Postamble pattern bits.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides the ability to search for a specific pattern of byte(s) embedded within the Payload data fields,     and to take action or generate an interrupt event upon detection of that pattern.     This functionality is referred to as a Postamble.     </text>
            <li/>
            <text>This property enables this feature and configures aspects of its functionality,    such as the size of the Postamble and the action to take upon detection.    </text>
            <li/>
            <text>The chip will only search for a Postamble pattern once the Sync Word is detected    (i.e., the Postamble pattern must be embedded within the Payload data fields).     It is not possible to use the Postamble functionality if there is no Sync Word or it is not detected. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="POSTAMBLE_CONFIG" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="POSTAMBLE_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables detection of a Postamble pattern.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5feed6a5-62d6-11e4-9c34-180373e564d0</enum_set_id>
            </field>
            <field name="PKT_VALID_ON_POSTAMBLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the action that will be taken upon detection of a Postamble.
    </text>
          <li/>
          <text>This bit has no effect if POSTAMBLE_ENABLE is not set. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5feed6a3-62d6-11e4-92f4-180373e564d0</enum_set_id>
            </field>
            <field name="POSTAMBLE_SIZE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the size of the Postamble pattern.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5feeaf94-62d6-11e4-9d0b-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_POSTAMBLE_PATTERN" group_name="PREAMBLE" item_name="POSTAMBLE_PATTERN" short_desc="" group_num="0x10" index_start="0x0a" index_end="0x0d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x00000000" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_PREAMBLE_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Defines the Postamble pattern.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Please refer to </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_POSTAMBLE_CONFIG"/>
            <text> for more details regarding configuration of the Postamble functionality.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="POSTAMBLE_PATTERN" short_desc="" index_start="0x0a" index_end="0x0d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="POSTAMBLE_PATTERN" short_desc="" fsize="32" ftype="U8" fformat="hex" value_min="0" value_max="4294967295" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the Postamble pattern.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
          <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PREAMBLE_RESERVED_10_0E" group_name="PREAMBLE" item_name="RESERVED_10_0E" short_desc="" group_num="0x10" index_start="0x0e" index_end="0x0e" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PREAMBLE_GRP &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="RESERVED_10_0E" short_desc="" index_start="0x0e" index_end="0x0e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reserved</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="SYNC" short_desc="" group_num="0x11">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="SYNC_CONFIG" group_name="SYNC" item_name="CONFIG" short_desc="" group_num="0x11" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_SYNC_GRP &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="feature_SYNC_GRP &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sync Word configuration bits.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configuration of miscellaneous Sync Word bits.  NOTE:  each byte of the Sync Word is transmitted/received in little-endian fashion (i.e., least significant bit first).  Byte(s) of the Sync Word are transmitted/received in descending order (i.e., Byte 3 first, followed by Byte 2, etc.)</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SKIP_TX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ff89aea-62d6-11e4-9f66-180373e564d0</enum_set_id>
            </field>
            <field name="RX_ERRORS" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="0" value_max="7" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the number of bit errors that are allowed in the Sync Word field during receive Sync Word detection.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
            </field>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If Manchester decoding of the Sync Word in RX mode is enabled, </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_MAP_CONTROL:ENMANCH"/>
          <text> should also be set; this results in an extended search timeout period for the Sync Word to allow for the increased number of bits/chips.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ff873dd-62d6-11e4-8feb-180373e564d0</enum_set_id>
            </field>
            <field name="LENGTH" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ff873db-62d6-11e4-87d8-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNC_BITS" group_name="SYNC" item_name="BITS" short_desc="" group_num="0x11" index_start="0x01" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x2dd42dd4" activation_name="" activation_mode_var_name="" activation_logic="feature_SYNC_GRP &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sync word.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Define the value of the Sync Word for both TX and RX operation.  NOTE:  Although the Sync Word byte(s) are transmitted/received in descending order (i.e., Byte 3 first, followed by Byte 2, etc.), each byte is transmitted/received in little-endian fashion (i.e., least significant bit first).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BITS" short_desc="" index_start="0x01" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BITS" short_desc="" fsize="32" ftype="U8" fformat="hex" value_min="0" value_max="4294967295" value_default="768880084" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>bits</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNC_CONFIG2" group_name="SYNC" item_name="CONFIG2" short_desc="" group_num="0x11" index_start="0x05" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_SYNC_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_SYNC_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Sync Word configuration bits.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Advanced Sync Configuration Bits.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG2" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SYNC_ERROR_ONLY_BEGIN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When this bit is set, the errors that are allowed in the sync match can only occur at the beginning of the Sync. For example, if 5 errors are allowed, these 5 errors must occur in the first 5 bits of the Sync for a Sync to be detected. If there are one or more errors outside of these first 5 bits, Sync is not detected.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffa96c4-62d6-11e4-b829-180373e564d0</enum_set_id>
            </field>
            <field name="SYNC_TIMEOUT_RST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC0 || feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Determine which sync timeout resets the RX state machine.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffa96c2-62d6-11e4-843c-180373e564d0</enum_set_id>
            </field>
            <field name="DUAL_SYNC_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_DUAL_SYNC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Turns on dual sync word detection. When enabled, a match on either sync word can trigger </text>
          <reference ref_type="ref_cmd_reply_field" ref_text="GET_INT_STATUS:MODEM_STATUS:SYNC_DETECT"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ff8e90c-62d6-11e4-8b1c-180373e564d0</enum_set_id>
            </field>
            <field name="LENGTH_SUB" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_SYNC_RESOLUTION">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> Combined with the length field in </text>
          <reference ref_type="ref_prop" ref_text="SYNC_CONFIG"/>
          <text> to determine the total number of sync word bits, this field is the subtracted portion of the sync length formula:

    </text>
          <latex equation="total\_sync\_bits\_on\_air = ((SYNC\_CONFIG\_LENGTH[1:0] + 1) * 8) - (SYNC\_CONFIG2\_LENGTH\_SUB[1:0] * 2)" dpi="150" alt="" caption=""/>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ff8e90a-62d6-11e4-ad0f-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNC_BITS2" group_name="SYNC" item_name="BITS2" short_desc="" group_num="0x11" index_start="0x06" index_end="0x09" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x2dd42dd4" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_SYNC_GRP &amp;&amp; feature_DUAL_SYNC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Sync word 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Define the value of the second Sync Word, which only applies to RX operation.  NOTE:  Although the Sync Word byte(s) are received in descending order (i.e., Byte 3 first, followed by Byte 2, etc.), each byte is received in little-endian fashion (i.e., least significant bit first). Only valid whenever </text>
            <reference ref_type="ref_prop_field" ref_text="SYNC_CONFIG2:DUAL_SYNC_EN"/>
            <text> is enabled.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BITS2" short_desc="" index_start="0x06" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BITS" short_desc="" fsize="32" ftype="U8" fformat="hex" value_min="0" value_max="4294967295" value_default="768880084" unit="" scale="" visibility_logic="" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>bits2</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
          <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="PKT" short_desc="" group_num="0x12">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="PKT_CRC_CONFIG" group_name="PKT" item_name="CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Select a CRC polynomial and seed.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains a 32-bit CRC engine for the purpose of generating and comparing a checksum across selected data fields.  This property is used to select the desired CRC polynomial and CRC seed value.</text>
            <li/>
            <text>If a 8-bit CRC polynomial is selected, the length of the resulting checksum is 1-bytes. If a 16-bit CRC polynomial is selected, the length of the resulting checksum is 2-bytes. If a 32-bit CRC polynomial is selected, the length of the resulting checksum is 4-bytes.</text>
            <li/>
            <text>The configuration bits in this property are common to both TX and RX modes; however, this property is only applicable when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared in RX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CRC_CONFIG" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_SEED" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdf1ecd-62d6-11e4-9910-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_POLYNOMIAL" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fdef7c1-62d6-11e4-ac3e-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_POLYNOMIAL" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>5fdef7bf-62d6-11e4-91e0-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_CRC_CONFIG" group_name="PKT" item_name="CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Select a CRC polynomial and seed.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains a 32-bit CRC engine for the purpose of generating and comparing a checksum across selected data fields.  This property is used to select the desired CRC polynomial and CRC seed value.</text>
            <li/>
            <text>If a 8-bit CRC polynomial is selected, the length of the resulting checksum is 1-bytes. If a 16-bit CRC polynomial is selected, the length of the resulting checksum is 2-bytes. If a 32-bit CRC polynomial is selected, the length of the resulting checksum is 4-bytes.</text>
            <li/>
            <text>The configuration bits in this property are common to both TX and RX modes; however, this property is only applicable when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared in RX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CRC_CONFIG" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_SEED" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdf6cef-62d6-11e4-9a0c-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_POLYNOMIAL" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fdf45e0-62d6-11e4-9748-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_POLYNOMIAL" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>5fdf45de-62d6-11e4-b425-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_WHT_POLY" group_name="PKT" item_name="WHT_POLY" short_desc="" group_num="0x12" index_start="0x01" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0108" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>16-bit polynomial value for the PN Generator (e.g., for Data Whitening)</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains a 16-bit linear feedback shift register (LFSR) for the purpose of generating a pseudo-random number (PN).  The resulting PN sequence may be used for data whitening/de-whitening by XOR-ing the output with the data bits of specified fields.</text>
            <li/>
            <text>The PN sequence may also be used a modulation source for the TXDATA stream through configuration of the MODEM_MOD_TYPE property.  This is often useful for test purposes (e.g., BER tests).</text>
            <li/>
            <text>The PN sequence generated by the LFSR is determined by the selected 16-bit polynomial and starting seed value.  This property defines the polynomial.</text>
            <li/>
            <text>In general, it is desired to select a polynomial value that results in a maximal length run sequence, where the PN pattern length = 2^N - 1 (e.g., pattern length = 511 bits for a PN9 sequence).  There may be more than one polynomial value that will result in a PN sequence of a desired length; the following polynomial values are provided as examples for a variety of popular PN sequence lengths.</text>
            <li/>
            <text>- PN6:  PKT_WHT_POLY = 0x0030.</text>
            <li/>
            <text>- PN9:  PKT_WHT_POLY = 0x0108.</text>
            <li/>
            <text>- PN11:  PKT_WHT_POLY = 0x0500.</text>
            <li/>
            <text>- PN13:  PKT_WHT_POLY = 0x1B00.</text>
            <li/>
            <text>- PN15:  PKT_WHT_POLY = 0x6000.</text>
            <li/>
            <text>Additional properties related to the generation of the PN sequence are PKT_WHT_SEED and </text>
            <reference ref_type="ref_prop" ref_text="PKT_WHT_BIT_NUM"/>
            <text>.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WHT_POLY" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="WHT_POLY" short_desc="" fsize="16" ftype="U8" fformat="hex" value_min="0" value_max="65535" value_default="264" unit="" scale="" visibility_logic="" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the 16-bit PN polynomial value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_WHT_SEED" group_name="PKT" item_name="WHT_SEED" short_desc="" group_num="0x12" index_start="0x03" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0xffff" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>16-bit seed value for the PN Generator (e.g., for Data Whitening)</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PN sequence generated by the LFSR is determined by the selected 16-bit polynomial and starting seed value.  This property defines the starting seed value.</text>
            <li/>
            <text>The seed value determines the starting state of the PN sequence, but does not affect the bit order of the sequence.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_WHT_POLY"/>
            <text> for more details regarding configuration of the PN Generator.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WHT_SEED" short_desc="" index_start="0x03" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="WHT_SEED" short_desc="" fsize="16" ftype="U8" fformat="hex" value_min="0" value_max="65535" value_default="65535" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the 16-bit PN seed value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_WHT_BIT_NUM" group_name="PKT" item_name="WHT_BIT_NUM" short_desc="" group_num="0x12" index_start="0x05" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Selects which bit of the LFSR (used to generate the PN / data whitening sequence) is used as the output bit for data scrambling.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property determines which bit of the 16-bit LFSR is taken as the output bit, to be XOR'ed with the Payload data fields when data whitening is enabled.</text>
            <li/>
            <text>Selection of the output bit number will affect the starting point of the PN sequence, but will not affect the bit order or pattern of the sequence itself.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_WHT_POLY"/>
            <text> for more details regarding configuration of the PN Generator.</text>
            <li/>
            <text>This property also allows configuration of special software-based data whitening and CRC algorithms (as compared with the normal hardware-based implementation using the built-in LFSR). This is provided to allow compatibility with data whitening and CRC algorithms from other vendors; contact Silicon Labs Applications Support for further details.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="WHT_BIT_NUM" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SW_WHT_CTRL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables software whitening over the packet.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0304d-62d6-11e4-a73e-180373e564d0</enum_set_id>
            </field>
            <field name="SW_CRC_CTRL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables software-based CRC calculation over the packet, and is only applicable when also using software-based data whitening by setting the SW_WHT_CTRL bit. If not using software-based whitening, CRC functionality must be configured in the Packet Handler (see </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text>).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0304b-62d6-11e4-91fd-180373e564d0</enum_set_id>
            </field>
            <field name="PN_DIRECTION" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit controls the direction data bits are shifted during the whitening operation.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe03049-62d6-11e4-b6c1-180373e564d0</enum_set_id>
            </field>
            <field name="WHT_BIT_NUM" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>5fe00939-62d6-11e4-aaca-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_CONFIG1" group_name="PKT" item_name="CONFIG1" short_desc="" group_num="0x12" index_start="0x06" index_end="0x06" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General configuration bits for transmission or reception of a packet.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property provides general configuration bits for transmission or reception of a packet.
    </text>
            <li/>
            <text>The configuration bits in this property are generally common to both TX and RX modes;        an exception is the PH_RX_DISABLE bit which is applicable only in RX mode. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG1" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PH_FIELD_SPLIT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>In many links, the flow of information is primarily in one direction with only brief acknowledgement (ACK) packets sent in the reverse direction.    In such a case, it is inconvenient to re-define the field-level properties (e.g., field length, data whitening, etc.) in between each TX-to-RX-to-TX transition.
    </text>
          <li/>
          <text>The chip provides for "splitting" the definitions of field-level properties in TX and RX mode.    That is, the chip is capable of using one shared set of field-level properties for both TX and RX, or separate sets of field-level properties in TX and RX. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0cc8e-62d6-11e4-b034-180373e564d0</enum_set_id>
            </field>
            <field name="PH_RX_DISABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit controls whether automatic Packet Handling functionality is enabled/disabled in RX mode.     Certain data processing functions (e.g., variable length packets, CRC calculation/checking, data whitening, etc.)    are not available unless Packet Handling is enabled.    Note:  Packet Handling is always available in TX mode; there is no similar bit for enabling/disabling Packet Handling in TX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0cc8c-62d6-11e4-b504-180373e564d0</enum_set_id>
            </field>
            <field name="4FSK_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, enables 4(G)FSK processing across the selected field.     The Modem must be additionally configured for 4(G)FSK demodulation through appropriate setting of the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property;    the 4FSK bit simply configures the PH to process the data stream to the RX FIFO as bit pairs (instead of as single bits for 2(G)FSK mode).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0cc8a-62d6-11e4-866f-180373e564d0</enum_set_id>
            </field>
            <field name="RX_MULTI_PKT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="revC0" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>In normal operation, the chip receives one packet and then exits to the operational state specified in the </text>
          <reference ref_type="ref_cmd" ref_text="START_RX"/>
          <text> command.    </text>
          <li/>
          <text>In the event reception of additional packets is desired,    it is necessary to command the chip to re-enter RX mode by issuing another </text>
          <reference ref_type="ref_cmd" ref_text="START_RX"/>
          <text> command (or alternatively, specify the exit mode as "Return to RX mode").    </text>
          <li/>
          <text>If this bit is set, the chip is configured to receive multiple packets without ever exiting from RX mode.    Upon reception of a valid packet, the Packet Handler and Modem are re-armed to immediately acquire another packet.     The Payload contents of subsequent packets are stored in the RX FIFO following the contents of the first packet.
    </text>
          <li/>
          <text>To terminate reception of packets, the chip must be explicitly commanded to leave RX mode through use of the </text>
          <reference ref_type="ref_cmd" ref_text="CHANGE_STATE"/>
          <text> command. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0a57a-62d6-11e4-a0e9-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH_POL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern.     This bit selects the polarity of Manchester encoding/decoding.
    </text>
          <li/>
          <text>The selected coding polarity is applied to all fields in the packet;    it is not possible to select the coding polarity on a field-by-field basis. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0a578-62d6-11e4-a068-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_INVERT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether each bit in the transmitted or received CRC checksum is inverted in polarity.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe07e6a-62d6-11e4-bacb-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENDIAN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit selects the order in which the bytes of the CRC checksum are transmitted or received.
    </text>
          <li/>
          <text>Note:  if a 16-bit CRC polynomial is selected (in </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text>),    the length of the resulting checksum is 2-bytes.      If a 32-bit CRC polynomial is selected, the length of the resulting checksum is 4-bytes. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe07e68-62d6-11e4-b7f1-180373e564d0</enum_set_id>
            </field>
            <field name="BIT_ORDER" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit selects the transmission/reception order for the bits in all data fields.    Note: The Preamble and Sync Word fields are always transmitted or received LSB first     (little-endian), regardless of the state of this bit.
    </text>
          <li/>
          <text>This bit does not affect the transmission/reception order of the bytes.    Example: the transmission of bytes will match the order in which they are stored in the TX FIFO.     However, this bit selects whether each byte is transmitted or received in big-endian or little-endian fashion.
    </text>
          <li/>
          <text>In RX mode, received data bits observed in real-time (on a GPIO pin)    always reflect their true time-wise sequence on the air interface;    bit order inversion is performed only on bits stored in the RX FIFO. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0575e-62d6-11e4-999d-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_CONFIG2" group_name="PKT" item_name="CONFIG2" short_desc="" group_num="0x12" index_start="0x07" index_end="0x07" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General packet configuration bits.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>General packet configuration bits.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG2" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_BIT_ENDIAN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe0f39c-62d6-11e4-aa00-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_PADDING" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe11aa7-62d6-11e4-bd90-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_SEED" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe11aa9-62d6-11e4-b9c0-180373e564d0</enum_set_id>
            </field>
            <field name="EN_3_OF_6" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_3_OF_6">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> Enables 3 of 6 encoding/decoding. The encoding/decoding is not applied to preamble and sync fields but for all five fields and the CRC. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe11aab-62d6-11e4-926b-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_LEN" group_name="PKT" item_name="LEN" short_desc="" group_num="0x12" index_start="0x08" index_end="0x08" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration bits for reception of a variable length packet.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip supports reception of a variable length packet.    This property configures parameters associated with variable length packet functionality.
    </text>
            <li/>
            <text>This property is applicable only in RX mode, and only when the automatic Packet Handler is enabled (i.e.,</text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared).
    </text>
            <li/>
            <text>The length value is received at the end of the field specified by the </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN_FIELD_SOURCE:SRC_FIELD"/>
            <text> value.     The received length value always describes the variable length of the field pointed to by the DST_FIELD parameter.     As the complete packet may consist of other fixed-length fields in addition to the variable-length field, the total packet length may be different than the received length value.     The received length value of only the variable-length field may be extracted and returned using the </text>
            <reference ref_type="ref_cmd" ref_text="PACKET_INFO"/>
            <text> command,     or may be retrieved directly from the RX FIFO in the event the IN_FIFO bit is set.     If using the </text>
            <reference ref_type="ref_cmd" ref_text="PACKET_INFO"/>
            <text> command to retrieve the length value,     the command must be issued prior to re-entering RX mode to receive the next packet,    as the length value is cleared upon entering RX mode. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LEN" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="INFINITE_LEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Allows for a infinte length packet to be received.  Useful for packets greater than can be supported using the 5 fields.               If active, after sync detection, data will be placed into the RX FIFO until RX is exited manually by changing the state of the radio.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe18fe7-62d6-11e4-8e3b-180373e564d0</enum_set_id>
            </field>
            <field name="ENDIAN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The received field length value may be either one or two bytes in length.     In the event the received field length value is two bytes in length (i.e., the SIZE bit is set),     the ENDIAN bit determines whether the received field length value is considered as most significant byte first or least significant byte first. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe18fe5-62d6-11e4-9a43-180373e564d0</enum_set_id>
            </field>
            <field name="SIZE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The received field length value may be either one or two bytes in length.    The SIZE bit determines the length of the received field length value. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe18fe3-62d6-11e4-b3fd-180373e564d0</enum_set_id>
            </field>
            <field name="IN_FIFO" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip provides the ability to strip off the received field length byte(s) and store only the Payload data bytes in the RX FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe168d3-62d6-11e4-b4a6-180373e564d0</enum_set_id>
            </field>
            <field name="DST_FIELD" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This value determines which data field will be configured as a variable length field.     This value must be greater than the value in the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_LEN_FIELD_SOURCE:SRC_FIELD"/>
          <text>    (i.e., the variable length field must be located after the field containing the field length bytes).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fe141b8-62d6-11e4-95e1-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_LEN_FIELD_SOURCE" group_name="PKT" item_name="LEN_FIELD_SOURCE" short_desc="" group_num="0x12" index_start="0x09" index_end="0x09" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Field number containing the received packet length byte(s).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property configures the chip for reception of a variable length packet, and defines where the length field is in the packet.  The packet length byte(s) must be the last byte(s) in a fixed length field and must precede the variable length field.</text>
            <li/>
            <text>This property is applicable only in RX mode, and only when the automatic Packet Handler is enabled (i.e., the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LEN_FIELD_SOURCE" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SRC_FIELD" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This value determines which data field will be processed as containing the packet length byte(s).  The SRC_FIELD value must be less than the value of </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
          <text> (i.e., the variable length field must be located after the field containing the packet length bytes).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fe1b6f8-62d6-11e4-8689-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_LEN_ADJUST" group_name="PKT" item_name="LEN_ADJUST" short_desc="" group_num="0x12" index_start="0x0a" index_end="0x0a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Provides for adjustment/offset of the received packet length value (in order to accommodate a variety of methods of defining total packet length).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>It is possible to define the total length of a packet in a variety of ways     (e.g., including/excluding the packet length bytes, including/excluding the CRC bytes, etc.)     This property provides a means of adjusting/offsetting the received packet length value in order to comply with a wide range of packet length implementations.
    </text>
            <li/>
            <text>This property is applicable only in RX mode,    and only when the automatic Packet Handler is enabled     (i.e., the PH_RX_DISABLE bit in the </text>
            <reference ref_type="ref_prop" ref_text="PKT_CONFIG1"/>
            <text> property is cleared).
    </text>
            <li/>
            <text>The value of the LEN_ADJUST field is added to the received value of the packet length byte(s),    extracted from the field specified by the SRC_FIELD value in the </text>
            <reference ref_type="ref_prop" ref_text="PKT_LEN_FIELD_SOURCE"/>
            <text> property.     The resulting value is then used to configure the length of the variable length field specified by the DST_FIELD value in the </text>
            <reference ref_type="ref_prop" ref_text="PKT_LEN"/>
            <text> property.
    </text>
            <li/>
            <text>The required constant value of the LEN_ADJUST field is typically defined in a protocol specification or regulatory standard,     or can be derived from the specification.
    </text>
            <li/>
            <text>The default processing mode of the chip is that the received packet length value does NOT include the packet length bytes,    and does NOT include CRC bytes.     In such a case, the LEN_ADJUST field should be set to 0x00.
    </text>
            <li/>
            <text>If the received packet length value includes the packet length bytes and/or the CRC bytes,    its effective value must be reduced by adding a negative offset.    In such a case, the LEN_ADJUST field should be set to the negative value of the extra byte count (in 2's complement format).     Example:  the transmitted packet has a 2-byte packet length field followed by a 10-byte Payload field,    and the value contained in the packet length bytes = 0x000C = 12 bytes.  The value of LEN_ADJUST should be set = 0xFE = -2.
    </text>
            <li/>
            <text>The LEN_ADJUST field is a signed value.
    </text>
            <li/>
            <text>The value of the packet length byte(s) returned by the </text>
            <reference ref_type="ref_cmd" ref_text="PACKET_INFO"/>
            <text> command reflects the value extracted from the received packet,    prior to adjustment by the LEN_ADJUST value.     The value stored in the RX FIFO (in the event the </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:IN_FIFO"/>
            <text> bit is set) also represents the unadjusted length value. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LEN_ADJUST" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LEN_ADJUST" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The value of the LEN_ADJUST field is added to the received value of the packet length byte(s);    the result is used to configure the length of the specified variable length field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_TX_THRESHOLD" group_name="PKT" item_name="TX_THRESHOLD" short_desc="" group_num="0x12" index_start="0x0b" index_end="0x0b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_TX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x30" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_TX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>TX FIFO almost empty threshold.</text>
        </summary>
          <descriptions>
          <description activation_logic="(feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.                (When the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CONFIG:FIFO_MODE"/>
            <text> bit is set, these two FIFOs are combined into a single 129-byte shared FIFO.)</text>
            <li/>
            <text>This property is used to set a threshold value for the TX FIFO.                 An interrupt event is generated when the amount of empty space in the TX FIFO is equal to or greater than this threshold.
                </text>
            <li/>
            <text>The TX_FIFO_ALMOST_EMPTY interrupt may be used to signal the host MCU to store more data bytes into the TX FIFO,                thus providing a means for handling packets with lengths greater than the size of the TX FIFO (i.e., 64 bytes, or 129 bytes in shared FIFO mode). </text>
          </description>
          <description activation_logic="(!feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.</text>
            <li/>
            <text>This property is used to set a threshold value for the TX FIFO.                 An interrupt event is generated when the amount of empty space in the TX FIFO is equal to or greater than this threshold.
                </text>
            <li/>
            <text>The TX_FIFO_ALMOST_EMPTY interrupt may be used to signal the host MCU to store more data bytes into the TX FIFO,                thus providing a means for handling packets with lengths greater than the size of the TX FIFO </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_THRESHOLD" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_THRESHOLD" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="64" value_default="48" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the TX FIFO Almost Empty threshold, in number of bytes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_THRESHOLD" group_name="PKT" item_name="RX_THRESHOLD" short_desc="" group_num="0x12" index_start="0x0c" index_end="0x0c" visibility_logic="" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x30" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RX FIFO Almost Full threshold.</text>
        </summary>
          <descriptions>
          <description activation_logic="(feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.                (When the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CONFIG:FIFO_MODE"/>
            <text> bit is set, these two FIFOs are combined into a single 129-byte shared FIFO.)</text>
            <li/>
            <text>This property is used to set a threshold value for the RX FIFO.                  An interrupt event is generated when the number of bytes stored in the RX FIFO is equal to or greater than this threshold.
                </text>
            <li/>
            <text>The RX_FIFO_ALMOST_FULL interrupt may be used to signal the host MCU to read more data bytes from the RX FIFO,                thus providing a means for handling packets with lengths greater than the size of the RX FIFO (i.e., 64 bytes, or 129 bytes in shared FIFO mode). </text>
          </description>
          <description activation_logic="(!feature_GLOBAL_GRP)" visibility_logic="">
            <text>The chip provides for two separate 64-byte FIFO memories for the purpose of storing transmit and receive data.</text>
            <li/>
            <text>This property is used to set a threshold value for the RX FIFO.                  An interrupt event is generated when the number of bytes stored in the RX FIFO is equal to or greater than this threshold.
                </text>
            <li/>
            <text>The RX_FIFO_ALMOST_FULL interrupt may be used to signal the host MCU to read more data bytes from the RX FIFO,                thus providing a means for handling packets with lengths greater than the size of the RX FIFO </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_THRESHOLD" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_THRESHOLD" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="64" value_default="48" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the RX FIFO Almost Full threshold, in number of bytes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_1_LENGTH" group_name="PKT" item_name="FIELD_1_LENGTH" short_desc="" group_num="0x12" index_start="0x0d" index_end="0x0e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit Field 1 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_1_LENGTH properties specify the length of Field 1 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Partitioning of the Payload into separate fields is provided to support variable length packets,        and to allow different forms of data processing (e.g., Manchester encoding, data whitening, etc)        across different fields.</text>
            <li/>
            <text>These properties are applicable in TX mode only if the </text>
            <reference ref_type="ref_cmd" ref_text="START_TX"/>
            <text> command is sent with the parameter TX_LEN=0.</text>
            <li/>
            <text>These properties are applicable in RX mode only under the following conditions: a) RX Packet Handling is enabled by clearing </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text>, and b) The </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command is sent with the parameter RX_LEN=0, and c) </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text> is cleared. (If </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text> bit is set, the lengths of the various fields in RX mode are determined by the PKT_RX_FIELD_LENGTH_XX properties.)</text>
            <li/>
            <text>A value of zero in this property means that the field is not used.         During TX mode, data will be retrieved from the TX FIFO until encountering the first field whose length has been set to zero. During RX mode, data will be stored in the RX FIFO until again encountering the first field whose length has been set to zero.  It is possible (although not common) to set the length of Field 1 = 0 bytes, as this would indicate transmission/reception of a packet with no Payload data at all. </text>
            <li/>
            <text> Field 1 cannot be configured as a variable length field, as there is no preceding field that may contain the variable length byte(s).</text>
          </description>
          <description activation_logic="!feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_1_LENGTH properties specify the length of Field 1 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Partitioning of the Payload into separate fields is provided to support variable length packets,        and to allow different forms of data processing (e.g., Manchester encoding, data whitening, etc)        across different fields.</text>
            <li/>
            <text>These properties are applicable in TX mode only if the </text>
            <reference ref_type="ref_cmd" ref_text="START_TX"/>
            <text> command is sent with the parameter TX_LEN=0.</text>
            <li/>
            <text>A value of zero in this property means that the field is not used.         During TX mode, data will be retrieved from the TX FIFO until encountering the first field whose length has been set to zero. It is possible (although not common) to set the length of Field 1 = 0 bytes, as this would indicate transmission/reception of a packet with no Payload data at all. </text>
          </description>
          <description activation_logic="feature_RX &amp;&amp; !feature_TX" visibility_logic="">
            <text>The PKT_FIELD_1_LENGTH properties specify the length of Field 1 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>These properties are applicable in RX mode only under the following conditions: a) RX Packet Handling is enabled by clearing </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text>, and b) The </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command is sent with the parameter RX_LEN=0, and c) </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text> is cleared. (If </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text> bit is set, the lengths of the various fields in RX mode are determined by the PKT_RX_FIELD_LENGTH_XX properties.) During RX mode, data will be stored in the RX FIFO until again encountering the first field whose length has been set to zero. </text>
            <li/>
            <text> Field 1 cannot be configured as a variable length field, as there is no preceding field that may contain the variable length byte(s).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_1_LENGTH" short_desc="" index_start="0x0d" index_end="0x0e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FIELD_1_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Bits 12 to 0 of the field length.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0d" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_1_CONFIG" group_name="PKT" item_name="FIELD_1_CONFIG" short_desc="" group_num="0x12" index_start="0x0f" index_end="0x0f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for Field 1.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets and field-specific data processing        (e.g., Manchester encoding, data whitening, etc).         This property provides configuration bits for field-specific processing on Field 1.       </text>
            <li/>
            <text>The configuration bits in this property are common to both TX and RX modes dependent on </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text>;       however, this property is only applicable when automatic Packet Handling is enabled (e.g.,        when using the TX FIFO as the modulation source in TX mode,       or when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared in RX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_1_CONFIG" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="PN_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a linear feedback shift register (LFSR) for the purpose of generating a pseudo-random number (PN).  Data whitening/de-whitening may be obtained by XOR-ing the output from the resulting PN sequence with the data bits of specified fields.</text>
          <li/>
          <text>This bit controls whether the PN engine is freshly loaded with its seed value (specified in PKT_WHT_SEED_XX) at the start of this field, or whether the PN engine continues calculation from its last state (i.e., from the previous packet).  Note:  the seed value for the PN engine may only be loaded at the start of Field 1; it is not possible to re-load the seed value at any other place in the packet.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba30-62d6-11e4-a244-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern (e.g., each '0' bit with a '10' pattern     and each '1' bit with a '01' bit pattern, or vice versa).     The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.    </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;    each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).     Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).    </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;    received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe38bc1-62d6-11e4-b486-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_1_CRC_CONFIG" group_name="PKT" item_name="FIELD_1_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x10" index_end="0x10" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 1.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 1.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_1_CRC_CONFIG" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 32-bit CRC engine that may be configured for a variety of polynomials and seed values (refer to the PKT_CRC_CONFIG property).  This bit controls whether the CRC engine is freshly loaded with its seed value (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>) at the start of this field, or whether the CRC engine continues calculation from its last state (i.e., from the previous packet).  Note:  the seed value for the CRC engine may only be loaded at the start of Field 1; it is not possible to re-load the seed value at any other place in the packet.</text>
          <li/>
          <text>This bit is applicable in both TX and RX modes.</text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop" ref_text="PKT_CONFIG1"/>
          <text>:PH_FIELD_SPLIT is set, this bit is ignored and the CRC_START functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931e-62d6-11e4-90e3-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 16-bit CRC engine that may be configured for a variety of polynomials and seed values (refer to the </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property).                 This bit controls whether the CRC engine is freshly loaded with its seed value (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>)                at the start of this field, or whether the CRC engine continues calculation from its last state (i.e., from the previous packet).                 Note:  the seed value for the ALT CRC engine may only be loaded at the start of Field 1;                it is not possible to re-load the seed value at any other place in the packet.                </text>
          <li/>
          <text>This bit is applicable in both TX and RX modes.                </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set,                this bit is ignored and the ALT_CRC_START functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2f-62d6-11e4-85d5-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51268-62d6-11e4-95a6-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51269-62d6-11e4-a804-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,            and enables CRC checksum calculation over this field.             Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and             </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,             this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.             Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.            </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,            this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_1_CRC_CONFIG" group_name="PKT" item_name="FIELD_1_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x10" index_end="0x10" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 1.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 1.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_1_CRC_CONFIG" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 32-bit CRC engine that may be configured for a variety of polynomials and seed values (refer to the PKT_CRC_CONFIG property).  This bit controls whether the CRC engine is freshly loaded with its seed value (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>) at the start of this field, or whether the CRC engine continues calculation from its last state (i.e., from the previous packet).  Note:  the seed value for the CRC engine may only be loaded at the start of Field 1; it is not possible to re-load the seed value at any other place in the packet.</text>
          <li/>
          <text>This bit is applicable in both TX and RX modes.</text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop" ref_text="PKT_CONFIG1"/>
          <text>:PH_FIELD_SPLIT is set, this bit is ignored and the CRC_START functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931e-62d6-11e4-90e3-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 16-bit CRC engine that may be configured for a variety of polynomials and seed values (refer to the </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property).             This bit controls whether the CRC engine is freshly loaded with its seed value (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>)            at the start of this field, or whether the CRC engine continues calculation from its last state (i.e., from the previous packet).             Note:  the seed value for the ALT CRC engine may only be loaded at the start of Field 1;            it is not possible to re-load the seed value at any other place in the packet.            </text>
          <li/>
          <text>This bit is applicable in both TX and RX modes.            </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set,            this bit is ignored and the ALT_CRC_START functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2f-62d6-11e4-85d5-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c01f-62d6-11e4-ba72-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c020-62d6-11e4-9ff1-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,        and enables CRC checksum calculation over this field.         Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and         </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,         this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.         Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.        </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,        this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_2_LENGTH" group_name="PKT" item_name="FIELD_2_LENGTH" short_desc="" group_num="0x12" index_start="0x11" index_end="0x12" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit Field 2 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_2_LENGTH properties specify the length of Field 2 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 2 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="!feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_2_LENGTH properties specify the length of Field 2 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="feature_RX &amp;&amp; !feature_TX" visibility_logic="">
            <text>The PKT_FIELD_2_LENGTH properties specify the length of Field 2 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 2 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_2_LENGTH" short_desc="" index_start="0x11" index_end="0x12" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FIELD_2_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Bits 12 to 0 of the field length.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x11" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x12" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_2_CONFIG" group_name="PKT" item_name="FIELD_2_CONFIG" short_desc="" group_num="0x12" index_start="0x13" index_end="0x13" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for Field 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets and field-specific data processing        (e.g., Manchester encoding, data whitening, etc).         This property provides configuration bits for field-specific processing on Field 2.       </text>
            <li/>
            <text>The configuration bits in this property are common to both TX and RX modes dependent on </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text>;       however, this property is only applicable when automatic Packet Handling is enabled (e.g.,        when using the TX FIFO as the modulation source in TX mode,       or when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared in RX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_2_CONFIG" short_desc="" index_start="0x13" index_end="0x13" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x13" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x13" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern (e.g., each '0' bit with a '10' pattern     and each '1' bit with a '01' bit pattern, or vice versa).     The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.    </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;    each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).     Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).    </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;    received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x13" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe38bc1-62d6-11e4-b486-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_2_CRC_CONFIG" group_name="PKT" item_name="FIELD_2_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x14" index_end="0x14" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 2.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_2_CRC_CONFIG" short_desc="" index_start="0x14" index_end="0x14" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51268-62d6-11e4-95a6-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51269-62d6-11e4-a804-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,            and enables CRC checksum calculation over this field.             Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and             </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,             this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.             Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.            </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,            this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_2_CRC_CONFIG" group_name="PKT" item_name="FIELD_2_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x14" index_end="0x14" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 2.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_2_CRC_CONFIG" short_desc="" index_start="0x14" index_end="0x14" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c01f-62d6-11e4-ba72-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c020-62d6-11e4-9ff1-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,        and enables CRC checksum calculation over this field.         Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and         </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,         this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.         Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.        </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,        this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_3_LENGTH" group_name="PKT" item_name="FIELD_3_LENGTH" short_desc="" group_num="0x12" index_start="0x15" index_end="0x16" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit Field 3 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_3_LENGTH properties specify the length of Field 3 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 3 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="!feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_3_LENGTH properties specify the length of Field 3 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="feature_RX &amp;&amp; !feature_TX" visibility_logic="">
            <text>The PKT_FIELD_3_LENGTH properties specify the length of Field 3 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 3 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_3_LENGTH" short_desc="" index_start="0x15" index_end="0x16" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FIELD_3_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Bits 12 to 0 of the field length.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x15" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x16" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_3_CONFIG" group_name="PKT" item_name="FIELD_3_CONFIG" short_desc="" group_num="0x12" index_start="0x17" index_end="0x17" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for Field 3.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets and field-specific data processing        (e.g., Manchester encoding, data whitening, etc).         This property provides configuration bits for field-specific processing on Field 3.       </text>
            <li/>
            <text>The configuration bits in this property are common to both TX and RX modes dependent on </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text>;       however, this property is only applicable when automatic Packet Handling is enabled (e.g.,        when using the TX FIFO as the modulation source in TX mode,       or when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared in RX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_3_CONFIG" short_desc="" index_start="0x17" index_end="0x17" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x17" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x17" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern (e.g., each '0' bit with a '10' pattern     and each '1' bit with a '01' bit pattern, or vice versa).     The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.    </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;    each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).     Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).    </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;    received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x17" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe38bc1-62d6-11e4-b486-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_3_CRC_CONFIG" group_name="PKT" item_name="FIELD_3_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x18" index_end="0x18" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 3.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 3.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_3_CRC_CONFIG" short_desc="" index_start="0x18" index_end="0x18" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51268-62d6-11e4-95a6-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51269-62d6-11e4-a804-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,            and enables CRC checksum calculation over this field.             Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and             </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,             this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.             Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.            </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,            this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_3_CRC_CONFIG" group_name="PKT" item_name="FIELD_3_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x18" index_end="0x18" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 3.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 3.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_3_CRC_CONFIG" short_desc="" index_start="0x18" index_end="0x18" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c01f-62d6-11e4-ba72-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c020-62d6-11e4-9ff1-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,        and enables CRC checksum calculation over this field.         Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and         </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,         this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.         Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.        </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,        this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_4_LENGTH" group_name="PKT" item_name="FIELD_4_LENGTH" short_desc="" group_num="0x12" index_start="0x19" index_end="0x1a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit Field 4 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_4_LENGTH properties specify the length of Field 4 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 4 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="!feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_4_LENGTH properties specify the length of Field 4 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="feature_RX &amp;&amp; !feature_TX" visibility_logic="">
            <text>The PKT_FIELD_4_LENGTH properties specify the length of Field 4 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 4 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_4_LENGTH" short_desc="" index_start="0x19" index_end="0x1a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FIELD_4_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Bits 12 to 0 of the field length.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x19" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x1a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_4_CONFIG" group_name="PKT" item_name="FIELD_4_CONFIG" short_desc="" group_num="0x12" index_start="0x1b" index_end="0x1b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for Field 4.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets and field-specific data processing        (e.g., Manchester encoding, data whitening, etc).         This property provides configuration bits for field-specific processing on Field 4.       </text>
            <li/>
            <text>The configuration bits in this property are common to both TX and RX modes dependent on </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text>;       however, this property is only applicable when automatic Packet Handling is enabled (e.g.,        when using the TX FIFO as the modulation source in TX mode,       or when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared in RX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_4_CONFIG" short_desc="" index_start="0x1b" index_end="0x1b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1b" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1b" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern (e.g., each '0' bit with a '10' pattern     and each '1' bit with a '01' bit pattern, or vice versa).     The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.    </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;    each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).     Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).    </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;    received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1b" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe38bc1-62d6-11e4-b486-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_4_CRC_CONFIG" group_name="PKT" item_name="FIELD_4_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x1c" index_end="0x1c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 4.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 4.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_4_CRC_CONFIG" short_desc="" index_start="0x1c" index_end="0x1c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51268-62d6-11e4-95a6-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51269-62d6-11e4-a804-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,            and enables CRC checksum calculation over this field.             Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and             </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,             this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.             Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.            </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,            this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_4_CRC_CONFIG" group_name="PKT" item_name="FIELD_4_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x1c" index_end="0x1c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 4.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 4.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_4_CRC_CONFIG" short_desc="" index_start="0x1c" index_end="0x1c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c01f-62d6-11e4-ba72-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c020-62d6-11e4-9ff1-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,        and enables CRC checksum calculation over this field.         Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and         </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,         this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.         Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.        </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,        this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_5_LENGTH" group_name="PKT" item_name="FIELD_5_LENGTH" short_desc="" group_num="0x12" index_start="0x1d" index_end="0x1e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit Field 5 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_5_LENGTH properties specify the length of Field 5 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 5 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="!feature_RX &amp;&amp; feature_TX" visibility_logic="">
            <text>The PKT_FIELD_5_LENGTH properties specify the length of Field 5 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
          <description activation_logic="feature_RX &amp;&amp; !feature_TX" visibility_logic="">
            <text>The PKT_FIELD_5_LENGTH properties specify the length of Field 5 in bytes.        The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Field 5 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_5_LENGTH" short_desc="" index_start="0x1d" index_end="0x1e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FIELD_5_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Bits 12 to 0 of the field length.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x1d" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x1e" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_5_CONFIG" group_name="PKT" item_name="FIELD_5_CONFIG" short_desc="" group_num="0x12" index_start="0x1f" index_end="0x1f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for Field 5.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets and field-specific data processing        (e.g., Manchester encoding, data whitening, etc).         This property provides configuration bits for field-specific processing on Field 5.       </text>
            <li/>
            <text>The configuration bits in this property are common to both TX and RX modes dependent on </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text>;       however, this property is only applicable when automatic Packet Handling is enabled (e.g.,        when using the TX FIFO as the modulation source in TX mode,       or when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text> is cleared in RX mode).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_5_CONFIG" short_desc="" index_start="0x1f" index_end="0x1f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern (e.g., each '0' bit with a '10' pattern     and each '1' bit with a '01' bit pattern, or vice versa).     The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.    </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;    each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).     Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).    </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;    received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe38bc1-62d6-11e4-b486-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_5_CRC_CONFIG" group_name="PKT" item_name="FIELD_5_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x20" index_end="0x20" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 5.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 5.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_5_CRC_CONFIG" short_desc="" index_start="0x20" index_end="0x20" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51268-62d6-11e4-95a6-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe51269-62d6-11e4-a804-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,            and enables CRC checksum calculation over this field.             Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and             </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,             this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.             Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.            </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,            this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_FIELD_5_CRC_CONFIG" group_name="PKT" item_name="FIELD_5_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x20" index_end="0x20" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across Field 5.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across Field 5.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FIELD_5_CRC_CONFIG" short_desc="" index_start="0x20" index_end="0x20" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c01f-62d6-11e4-ba72-180373e564d0</enum_set_id>
            </field>
            <field name="SEND_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in TX mode, and determines whether the accumulated ALT CRC checksum will be transmitted at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe6c020-62d6-11e4-9ff1-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable only in RX mode, and determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
          <li/>
          <text>If the </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> bit is set, this bit is ignored and the CHECK_ALT_CRC functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes,        and enables CRC checksum calculation over this field.         Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
          <li/>
          <text>If in RX mode and         </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,         this bit is ignored and the CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit is applicable in both TX and RX modes, and enables ALT CRC checksum calculation over this field.         Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.        </text>
          <li/>
          <text>If in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set,        this bit is ignored and the ALT_CRC_ENABLE functionality is obtained from the appropriate PKT_RX_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_1_LENGTH" group_name="PKT" item_name="RX_FIELD_1_LENGTH" short_desc="" group_num="0x12" index_start="0x21" index_end="0x22" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit RX Field 1 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PKT_RX_FIELD_1_LENGTH properties specify the length of Field 1 in bytes.          The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>Partitioning of the Payload into separate fields is provided to support variable length packets,            and to allow different forms of data processing (e.g., Manchester encoding, data whitening, etc)            across different fields.            </text>
            <li/>
            <text>These properties are applicable in RX mode only under the following conditions: a) RX Packet Handling is enabled by clearing the PH_RX_DISABLE bit in the PKT_CONFIG1 property, and b) The </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command is sent with the parameter RX_LEN=0, and c) </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text> is set. (If </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
            <text> is cleared, the lengths of the various fields in RX mode are determined by the PKT_FIELD_LENGTH_XX properties, shared between TX and RX modes.)            </text>
            <li/>
            <text>A value of zero in this property means that the field is not used.            During RX mode, data will be stored in the RX FIFO until again encountering the first field whose length has been set to zero.</text>
            <li/>
            <text>It is possible (although not common) to set the length of Field 1 = 0 bytes, as this would indicate transmission/reception of a packet with no Payload data at all.</text>
            <li/>
            <text> Field 1 cannot be configured as a variable length field, as there is no preceding field that may contain the variable length byte(s).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_1_LENGTH" short_desc="" index_start="0x21" index_end="0x22" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIELD_1_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx_field_length</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x21" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x22" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_1_CONFIG" group_name="PKT" item_name="RX_FIELD_1_CONFIG" short_desc="" group_num="0x12" index_start="0x23" index_end="0x23" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for RX Field 1.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets         and field-specific data processing (e.g., Manchester encoding, data whitening, etc).        This property provides configuration bits for field-specific processing on RX Field 1.        </text>
            <li/>
            <text>This property is not applicable in TX mode.        </text>
            <li/>
            <text>This property is applicable in RX mode only under the following conditions:        </text>
            <li/>
            <text>RX Packet Handling is enabled by clearing </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text>,         and</text>
            <li/>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLI"/>
            <text>T is set.          If the PH_FIELD_SPLIT bit is cleared, the general packet configuration bits for the various fields in         RX mode are determined by the PKT_FIELD_X_CONFIG properties (shared between TX and RX modes).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_1_CONFIG" short_desc="" index_start="0x23" index_end="0x23" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x23" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="PN_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a linear feedback shift register (LFSR) for the purpose of generating a pseudo-random number (PN).  Data whitening/de-whitening may be obtained by XOR-ing the output from the resulting PN sequence with the data bits of specified fields.</text>
          <li/>
          <text>This bit controls whether the PN engine is freshly loaded with its seed value (specified in PKT_WHT_SEED_XX) at the start of this field, or whether the PN engine continues calculation from its last state (i.e., from the previous packet).  Note:  the seed value for the PN engine may only be loaded at the start of Field 1; it is not possible to re-load the seed value at any other place in the packet.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x23" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba30-62d6-11e4-a244-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x23" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern         (e.g., each '0' bit with a '10' pattern and each '1' bit with a '01' bit pattern, or vice versa).         The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.        </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;        each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).         Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).        </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;        received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x23" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe93135-62d6-11e4-8b7e-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_1_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_1_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x24" index_end="0x24" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 1.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 1.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_1_CRC_CONFIG" short_desc="" index_start="0x24" index_end="0x24" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 32-bit CRC engine that may be configured for a variety of polynomials          and seed values (refer to the </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property).          This bit controls whether the CRC engine is freshly loaded with its seed value         (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>) at the start of this field,         or whether the CRC engine continues calculation from its last state          (i.e., from the previous packet).          Note:  the seed value for the CRC engine may only be loaded at the start of Field 1.         It is not possible to re-load the seed value at any other place in the packet.         </text>
          <li/>
          <text>This bit is only applicable if in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set.         If the PH_FIELD_SPLIT bit is cleared, this bit is ignored and the CRC_START functionality is obtained from the appropriate PKT_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931e-62d6-11e4-90e3-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 16-bit CRC engine that may be configured for a variety of polynomials and seed values (refer to the </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property).          This bit controls whether the CRC engine is freshly loaded with its seed value          (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>) at the start of this field,          or whether the CRC engine continues calculation from its last state          (i.e., from the previous packet).          Note:  the seed value for the ALT CRC engine may only be loaded at the start of Field 1.         It is not possible to re-load the seed value at any other place in the packet.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2f-62d6-11e4-85d5-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_1_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_1_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x24" index_end="0x24" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 1.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 1.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_1_CRC_CONFIG" short_desc="" index_start="0x24" index_end="0x24" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 32-bit CRC engine that may be configured for a variety of polynomials          and seed values (refer to the </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property).          This bit controls whether the CRC engine is freshly loaded with its seed value         (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>) at the start of this field,         or whether the CRC engine continues calculation from its last state          (i.e., from the previous packet).          Note:  the seed value for the CRC engine may only be loaded at the start of Field 1.         It is not possible to re-load the seed value at any other place in the packet.         </text>
          <li/>
          <text>This bit is only applicable if in RX mode and </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLIT"/>
          <text> is set.         If the PH_FIELD_SPLIT bit is cleared, this bit is ignored and the CRC_START functionality is obtained from the appropriate PKT_FIELD_X_CRC_CONFIG property.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931e-62d6-11e4-90e3-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_START" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains a 16-bit CRC engine that may be configured for a variety of polynomials and seed values (refer to the </text>
          <reference ref_type="ref_prop" ref_text="PKT_CRC_CONFIG"/>
          <text> property).          This bit controls whether the CRC engine is freshly loaded with its seed value          (</text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
          <text>) at the start of this field,          or whether the CRC engine continues calculation from its last state          (i.e., from the previous packet).          Note:  the seed value for the ALT CRC engine may only be loaded at the start of Field 1.         It is not possible to re-load the seed value at any other place in the packet.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2f-62d6-11e4-85d5-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_2_LENGTH" group_name="PKT" item_name="RX_FIELD_2_LENGTH" short_desc="" group_num="0x12" index_start="0x25" index_end="0x26" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit RX Field 2 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PKT_RX_FIELD_2_LENGTH properties specify the length of Field 2 in bytes.          The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>RX Field 2 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.                </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_RX_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_2_LENGTH" short_desc="" index_start="0x25" index_end="0x26" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIELD_2_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx_field_length</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x25" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x26" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_2_CONFIG" group_name="PKT" item_name="RX_FIELD_2_CONFIG" short_desc="" group_num="0x12" index_start="0x27" index_end="0x27" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for RX Field 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets         and field-specific data processing (e.g., Manchester encoding, data whitening, etc).        This property provides configuration bits for field-specific processing on RX Field 2.        </text>
            <li/>
            <text>This property is not applicable in TX mode.        </text>
            <li/>
            <text>This property is applicable in RX mode only under the following conditions:        </text>
            <li/>
            <text>RX Packet Handling is enabled by clearing </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text>,         and</text>
            <li/>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLI"/>
            <text>T is set.          If the PH_FIELD_SPLIT bit is cleared, the general packet configuration bits for the various fields in         RX mode are determined by the PKT_FIELD_X_CONFIG properties (shared between TX and RX modes).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_2_CONFIG" short_desc="" index_start="0x27" index_end="0x27" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x27" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x27" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern         (e.g., each '0' bit with a '10' pattern and each '1' bit with a '01' bit pattern, or vice versa).         The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.        </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;        each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).         Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).        </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;        received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x27" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe93135-62d6-11e4-8b7e-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_2_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_2_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x28" index_end="0x28" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 2.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_2_CRC_CONFIG" short_desc="" index_start="0x28" index_end="0x28" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_2_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_2_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x28" index_end="0x28" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 2.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_2_CRC_CONFIG" short_desc="" index_start="0x28" index_end="0x28" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_3_LENGTH" group_name="PKT" item_name="RX_FIELD_3_LENGTH" short_desc="" group_num="0x12" index_start="0x29" index_end="0x2a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit RX Field 3 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PKT_RX_FIELD_3_LENGTH properties specify the length of Field 3 in bytes.          The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>RX Field 3 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.                </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_RX_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_3_LENGTH" short_desc="" index_start="0x29" index_end="0x2a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIELD_3_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx_field_length</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x29" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x2a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_3_CONFIG" group_name="PKT" item_name="RX_FIELD_3_CONFIG" short_desc="" group_num="0x12" index_start="0x2b" index_end="0x2b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for RX Field 3.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets         and field-specific data processing (e.g., Manchester encoding, data whitening, etc).        This property provides configuration bits for field-specific processing on RX Field 3.        </text>
            <li/>
            <text>This property is not applicable in TX mode.        </text>
            <li/>
            <text>This property is applicable in RX mode only under the following conditions:        </text>
            <li/>
            <text>RX Packet Handling is enabled by clearing </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text>,         and</text>
            <li/>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLI"/>
            <text>T is set.          If the PH_FIELD_SPLIT bit is cleared, the general packet configuration bits for the various fields in         RX mode are determined by the PKT_FIELD_X_CONFIG properties (shared between TX and RX modes).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_3_CONFIG" short_desc="" index_start="0x2b" index_end="0x2b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern         (e.g., each '0' bit with a '10' pattern and each '1' bit with a '01' bit pattern, or vice versa).         The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.        </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;        each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).         Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).        </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;        received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe93135-62d6-11e4-8b7e-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_3_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_3_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x2c" index_end="0x2c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 3.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 3.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_3_CRC_CONFIG" short_desc="" index_start="0x2c" index_end="0x2c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_3_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_3_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x2c" index_end="0x2c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 3.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 3.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_3_CRC_CONFIG" short_desc="" index_start="0x2c" index_end="0x2c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_4_LENGTH" group_name="PKT" item_name="RX_FIELD_4_LENGTH" short_desc="" group_num="0x12" index_start="0x2d" index_end="0x2e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit RX Field 4 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PKT_RX_FIELD_4_LENGTH properties specify the length of Field 4 in bytes.          The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>RX Field 4 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.                </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_RX_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_4_LENGTH" short_desc="" index_start="0x2d" index_end="0x2e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIELD_4_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx_field_length</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x2d" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x2e" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_4_CONFIG" group_name="PKT" item_name="RX_FIELD_4_CONFIG" short_desc="" group_num="0x12" index_start="0x2f" index_end="0x2f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for RX Field 4.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets         and field-specific data processing (e.g., Manchester encoding, data whitening, etc).        This property provides configuration bits for field-specific processing on RX Field 4.        </text>
            <li/>
            <text>This property is not applicable in TX mode.        </text>
            <li/>
            <text>This property is applicable in RX mode only under the following conditions:        </text>
            <li/>
            <text>RX Packet Handling is enabled by clearing </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text>,         and</text>
            <li/>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLI"/>
            <text>T is set.          If the PH_FIELD_SPLIT bit is cleared, the general packet configuration bits for the various fields in         RX mode are determined by the PKT_FIELD_X_CONFIG properties (shared between TX and RX modes).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_4_CONFIG" short_desc="" index_start="0x2f" index_end="0x2f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2f" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2f" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern         (e.g., each '0' bit with a '10' pattern and each '1' bit with a '01' bit pattern, or vice versa).         The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.        </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;        each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).         Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).        </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;        received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2f" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe93135-62d6-11e4-8b7e-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_4_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_4_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x30" index_end="0x30" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 4.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 4.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_4_CRC_CONFIG" short_desc="" index_start="0x30" index_end="0x30" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_4_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_4_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x30" index_end="0x30" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 4.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 4.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_4_CRC_CONFIG" short_desc="" index_start="0x30" index_end="0x30" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_5_LENGTH" group_name="PKT" item_name="RX_FIELD_5_LENGTH" short_desc="" group_num="0x12" index_start="0x31" index_end="0x32" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 13-bit RX Field 5 length value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PKT_RX_FIELD_5_LENGTH properties specify the length of Field 5 in bytes.          The field length is an unsigned 13-bit value.</text>
            <li/>
            <text>RX Field 5 may be configured as a variable length field by setting the appropriate value of </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_LEN:DST_FIELD"/>
            <text>; however, it is also necessary that a previous field contain the variable length byte(s). If configured as a variable length field, this property must be set with a value that represents the maximum expected length of the field.                </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="PKT_RX_FIELD_1_LENGTH"/>
            <text> for more details regarding field length configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_5_LENGTH" short_desc="" index_start="0x31" index_end="0x32" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_FIELD_5_LENGTH" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx_field_length</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x31" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x32" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_5_CONFIG" group_name="PKT" item_name="RX_FIELD_5_CONFIG" short_desc="" group_num="0x12" index_start="0x33" index_end="0x33" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>General data processing and packet configuration bits for RX Field 5.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Partitioning of the Payload into separate fields is provided to support features such as variable length packets         and field-specific data processing (e.g., Manchester encoding, data whitening, etc).        This property provides configuration bits for field-specific processing on RX Field 5.        </text>
            <li/>
            <text>This property is not applicable in TX mode.        </text>
            <li/>
            <text>This property is applicable in RX mode only under the following conditions:        </text>
            <li/>
            <text>RX Packet Handling is enabled by clearing </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_RX_DISABLE"/>
            <text>,         and</text>
            <li/>
            <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:PH_FIELD_SPLI"/>
            <text>T is set.          If the PH_FIELD_SPLIT bit is cleared, the general packet configuration bits for the various fields in         RX mode are determined by the PKT_FIELD_X_CONFIG properties (shared between TX and RX modes).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_5_CONFIG" short_desc="" index_start="0x33" index_end="0x33" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip supports field-specific configuration of (G)FSK modulation modes, i.e., 2(G)FSK across certain fields and 4(G)FSK across other fields.  In such a case, the Modem must be configured for 4(G)FSK operation across the entire packet (by setting the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), and the Packet Handler is then configured on a field-by-field basis to process the data stream from the FIFO as bit pairs (for 4(G)FSK) or single bits (for 2(G)FSK).</text>
          <li/>
          <text>When 4(G)FSK is enabled across a field, the PH pulls two bits from the FIFO and sends them to the TX Modulator to be transmitted as one-of-four deviation levels.</text>
          <li/>
          <text>When 4(G)FSK is disabled across a field, the PH pulls one bit from the FIFO and replaces it with the appropriate two bits that map to the outer two deviation levels.  Although the TX Modulator remains configured for four levels of deviation (by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_MOD_TYPE"/>
          <text> property), using only the outer two deviation levels effectively results in 2(G)FSK modulation across that field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13b-62d6-11e4-a36a-180373e564d0</enum_set_id>
            </field>
            <field name="WHITEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The data whitening/de-whitening function is only available when automatic Packet Handling is enabled (e.g., when using the TX FIFO as the modulation source in TX mode, or when the PH_RX_DISABLE bit in the PKT_CONFIG1 property is cleared in RX mode).</text>
          <li/>
          <text>In RX mode, the data de-whitening function is performed only on bits stored in the RX FIFO; received data bits observed in real-time (on a GPIO pin) are output prior to de-whitening.</text>
          <li/>
          <text>Enabling data whitening does not affect the over-the-air data rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2ce13a-62d6-11e4-8088-180373e564d0</enum_set_id>
            </field>
            <field name="MANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Manchester encoding operates by replacing each bit with a two-chip pattern         (e.g., each '0' bit with a '10' pattern and each '1' bit with a '01' bit pattern, or vice versa).         The desired encoding polarity is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="PKT_CONFIG1:MANCH_POL"/>
          <text>.        </text>
          <li/>
          <text>Enabling Manchester encoding in one or more fields does not affect the over-the-air data rate;        each bit/chip within the entire packet is transmitted at the same data rate (specified by the MODEM_DATA_RATE_X properties).         Manchester encoding simply affects the number of bits/chips that are sent (e.g., by replacing one bit with two chips).        </text>
          <li/>
          <text>In RX mode, the Manchester decoding function is performed only on bits stored in the RX FIFO;        received data bits observed in real-time (on a GPIO pin) are output prior to decoding.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fe93135-62d6-11e4-8b7e-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_5_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_5_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x34" index_end="0x34" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 5.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 5.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_5_CRC_CONFIG" short_desc="" index_start="0x34" index_end="0x34" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RX_FIELD_5_CRC_CONFIG" group_name="PKT" item_name="RX_FIELD_5_CRC_CONFIG" short_desc="" group_num="0x12" index_start="0x34" index_end="0x34" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_RX &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of CRC control bits across RX Field 5.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property is use to control the calculation, transmission, and checking of CRC across RX Field 5.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX_FIELD_5_CRC_CONFIG" short_desc="" index_start="0x34" index_end="0x34" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This determines whether the accumulated CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931f-62d6-11e4-b09c-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_ALT_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether the accumulated ALT CRC checksum will be checked at the end of this field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931c-62d6-11e4-9214-180373e564d0</enum_set_id>
            </field>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables CRC checksum calculation over this field.  Note:  enabling CRC calculation across a field does not automatically result in transmission/checking of the CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c9320-62d6-11e4-b5ad-180373e564d0</enum_set_id>
            </field>
            <field name="ALT_CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables ALT CRC checksum calculation over this field.  Note:  enabling ALT CRC calculation across a field does not automatically result in transmission/checking of the ALT CRC checksum at the end of the field.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c931d-62d6-11e4-8b65-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_RESERVED_53" group_name="PKT" item_name="RESERVED_53" short_desc="" group_num="0x12" index_start="0x35" index_end="0x35" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PKT_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Reserved.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RESERVED_53" short_desc="" index_start="0x35" index_end="0x35" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reserved.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PKT_CRC_SEED" group_name="PKT" item_name="CRC_SEED" short_desc="" group_num="0x12" index_start="0x36" index_end="0x39" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x00000000" activation_name="" activation_mode_var_name="" activation_logic="feature_CRC2_SEED &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>32-bit seed value for the 32-bit CRC engine</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the starting seed value for the 32-bit CRC engine.</text>
            <li/>
            <text>The value in this field is used when </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
            <text> is set to zero.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CRC_SEED" short_desc="" index_start="0x36" index_end="0x39" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_SEED" short_desc="" fsize="32" ftype="U32" fformat="hex" value_min="0" value_max="4294967295" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CRC2_SEED">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the 32-bit PN seed value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x36" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
          <mapping parameter_start_index="0x37" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x38" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x39" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="MODEM" short_desc="" group_num="0x20">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="MODEM_MOD_TYPE" group_name="MODEM" item_name="MOD_TYPE" short_desc="" group_num="0x20" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Selects the type of modulation.  In TX mode, additionally selects the source of the modulation.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property configures the Modem in the chip for transmission/reception of the following modulation types:    OOK, 2(G)FSK, and 4(G)FSK (if supported) modulation.
    </text>
            <li/>
            <text>In TX mode, this property is additionally used to select the source of the TX data stream,     and whether that TX data stream is from a synchronous or asynchronous source (in Direct mode only).
    </text>
            <li/>
            <text>The Modem must be configured for transmission/reception of only one type of modulation throughout the entire packet;    it is not possible (for example) to use OOK modulation over certain fields and (G)FSK modulation over other fields.     If 4(G)FSK is supported, it is possible to switch between 2(G)FSK and 4(G)FSK on a field-specific basis;     however, this is accomplished by configuring the Modem to 4(G)FSK mode for the entire packet and then performing special data processing in the Packet Handler.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MOD_TYPE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_DIRECT_MODE_TYPE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether a real-time TX data stream (applied to the chip on a selected GPIO input pin)     is processed in synchronous or asynchronous fashion.     This bit is applicable only in TX mode, and only when the MOD_SOURCE field is also set for TX Direct mode.
    </text>
          <li/>
          <text>In TX Direct Synchronous mode, the chip controls the transmit data rate by outputting a TX bit clock (GPIO_PIN_CFG=0x10).     The host MCU receives the rising edge of the TX clock and responds by outputting one bit for each clock tick;     the chip clocks in this new data bit on the subsequent falling edge of the TX clock.     All 2-level modulation modes (OOK, 2FSK, 2GFSK) are supported.</text>
          <li/>
          <text>In TX Direct Asynchronous mode,     the host MCU controls the transmit data rate; the RFIC has no knowledge of the rate of the    incoming TX data stream but simply oversamples the data as fast as possible to determine the bit edge transitions.     OOK and 2FSK are supported, but 2GFSK is not supported in this mode.
    </text>
          <li/>
          <text>4(G)FSK is not supported in either TX Direct Synchronous or TX Direct Asynchronous modes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc135c9-62d6-11e4-9a7a-180373e564d0</enum_set_id>
            </field>
            <field name="TX_DIRECT_MODE_GPIO" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field determines which GPIO pin is selected by the Modem as the modulation data source during TX Direct mode.     This bit is applicable only in TX mode, and only when the MOD_SOURCE field is also set for TX Direct mode.
    </text>
          <li/>
          <text>This field does not automatically configure the selected GPIO pin as a digital input pin;     it remains necessary to additionally configure the desired GPIO pin as a CMOS-compatible input pin by setting </text>
          <reference ref_type="ref_cmd" ref_text="GPIO_PIN_CFG"/>
          <text>=0x04.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc10ebb-62d6-11e4-814f-180373e564d0</enum_set_id>
            </field>
            <field name="MOD_SOURCE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit selects the source of modulation during TX mode.  It is applicable only in TX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="4" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c6c0a-62d6-11e4-a498-180373e564d0</enum_set_id>
            </field>
            <field name="MOD_TYPE" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field configures the Modem for transmission or reception of the desired type of modulation.
    </text>
          <li/>
          <text>With the exception of CW mode (a TX-only function), this bit is applicable in both TX and RX modes.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fc10eb8-62d6-11e4-9c39-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_MAP_CONTROL" group_name="MODEM" item_name="MAP_CONTROL" short_desc="" group_num="0x20" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x80" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Controls polarity and mapping of transmit and receive bits.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides the ability to invert the polarity of the TX and RX data bits.    This flexibility is provided to ensure compatibility of the chip with other legacy systems that may have a different definition of data bit polarity.    </text>
            <li/>
            <text>The ENMANCH bit signals the chip to adjust the "search for Sync Word" timeout period in the event that the     Sync Word is configured for simultaneous Manchester coding and 4(G)FSK coding.      This configuration is currently not supported and thus the setting of the ENMANCH bit is internally ignored. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MAP_CONTROL" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ENMANCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When set, signals the chip adjust the "search for Sync Word" timeout period in the event     that the Sync Word field is simultaneously configured for Manchester coding and 4(G)FSK coding.
    </text>
          <li/>
          <text>This configuration is currently not supported;     the setting of the ENMANCH bit is internally ignored. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc1ab02-62d6-11e4-b5b4-180373e564d0</enum_set_id>
            </field>
            <field name="ENINV_RXBIT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables inversion of the entire RX data bit stream,    occurring at the circuit point just after the Demodulator and prior to any    subsequent decoding (e.g., Manchester decoding or data de-whitening).    </text>
          <li/>
          <text>The data bits appearing in real-time on a GPIO pin (if selected) will be inverted,    as will the data bytes stored in the RX FIFO. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc1ab00-62d6-11e4-a5c7-180373e564d0</enum_set_id>
            </field>
            <field name="ENINV_TXBIT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables inversion of the entire TX data bit stream, occurring at the circuit point just prior to injection into the Modulator.    The inversion of the data bit stream applies to all three possible sources of TX modulation (FIFO, Direct from GPIO pin, or PN generator).    </text>
          <li/>
          <text>In OOK mode, this has the obvious effect of changing a TX-ON bit to a TX-OFF bit, and vice versa.    </text>
          <li/>
          <text>In 2(G)FSK mode, this has the obvious effect of changing a +Fdev bit to a -Fdev bit, and vice versa.      </text>
          <li/>
          <text>The default setting of this bit (i.e., non-inversion) results in a '1' TX data bit mapping to the +Fdev deviation level.    </text>
          <li/>
          <text>In 4(G)FSK mode, the resulting effect depends upon the selected symbol mapping;    that is, inverting a pair of TX data bits (that previously mapped to one 4(G)FSK deviation level)     may not result in transmission of the opposite deviation level. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc183f0-62d6-11e4-bad0-180373e564d0</enum_set_id>
            </field>
            <field name="ENINV_FD" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables inversion of the polarity of frequency deviation in TX 2(G)FSK or 4(G)FSK mode.      This bit has no effect in TX OOK mode or RX mode.
    </text>
          <li/>
          <text>In 2(G)FSK mode, this bit has the same effect as inverting the TX data bit stream through the ENINV_TXBIT.
    </text>
          <li/>
          <text>In 4(G)FSK mode, this bit results in inversion of the modulation waveform;    this may differ from inverting the TX data bit stream (through the ENINV_TXBIT),     depending upon the selected symbol mapping. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc183ee-62d6-11e4-96d0-180373e564d0</enum_set_id>
            </field>
            <field name="ENINV_ADCQ" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables inversion of the Q-channel stream of samples from the RX A/D Converters.
    </text>
          <li/>
          <text>This functionality is provided for engineering evaluation and diagnostic purposes;    it is not recommended for customer use.     Specifically, this bit does not automatically result in selection of the opposite Mixer     sideband (e.g., high-side injection instead of the normal low-side injection scheme).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc15ce1-62d6-11e4-96fb-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSM_CTRL" group_name="MODEM" item_name="DSM_CTRL" short_desc="" group_num="0x20" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x07" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Miscellaneous control bits for the Delta-Sigma Modulator (DSM) in the PLL Synthesizer.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property provides several miscellaneous control bits for DSM functions such as clock source, dithering, and modulator order.     These control bits are primarily intended for engineering diagnostic purposes,     and Silicon Labs does not recommend altering the values suggested by the WDS Calculator     (with the possible exception of the DSM_LSB bit).
    </text>
            <li/>
            <text>Some DSM Fractional-N PLL Synthesizers may exhibit discrete tones or pattern-related spurs for certain fractional values of the frequency control word.     A common method of breaking up these tones or patterns is to add a noise-like (pseudo-random)     bit sequence to the LSB of the frequency control word; this is known as "dithering".    The chip provides for enabling dithering and selection of two different types of dithering;    however, Silicon Labs has not observed a need to enable this functionality and recommends that dithering remain disabled. </text>
            <li/>
            <text>The fractional frequency values that commonly give rise to pattern-related spurs in many DSMs are exact powers-of-2 (e.g., 0.5, 0.25, 0.125, etc).     In addition to dithering, another common method of eliminating pattern-related spurs is to simply ensure that the frequency control word is always an odd value,     and thus can never be an exact power-of-2.     The chip provides for internally forcing the LSB of the frequency control word to always be set high,     thus resulting in an odd value (regardless of the frequency control word programmed by the user).     This functionality is controlled by the DSM_LSB bit.     The downside of obtaining only odd values of the frequency control word is that the frequency tuning resolution is effectively degraded by a factor of 2x     (e.g., 57.22 Hz tuning resolution in the 915M band instead of 28.61 Hz tuning resolution).    Silicon Labs is not aware of a need for enabling this functionality as no significant pattern-related spurs have been observed;     however, the WDS Calculator currently suggests setting this bit and absent a need for extremely fine frequency tuning resolution,     Silicon Labs recommends not altering this setting.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSM_CTRL" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DSMCLK_SEL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the clock source for the DSM.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc24741-62d6-11e4-9223-180373e564d0</enum_set_id>
            </field>
            <field name="DSM_MODE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the type of DSM used in the PLL Synthesizer.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc22035-62d6-11e4-a6a0-180373e564d0</enum_set_id>
            </field>
            <field name="DSMDT_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether dithering is enabled in the DSM.
    </text>
          <li/>
          <text>When enabled, the type of dithering is controlled by the DSMDTTP bit.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc22033-62d6-11e4-9d88-180373e564d0</enum_set_id>
            </field>
            <field name="DSMDTTP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the type of dithering added to the DSM.     </text>
          <li/>
          <text>The bits of the pseudo-random dithering sequence may be viewed as +1/0 bits or as +1/-1 bits;     the latter method is DC-balanced while the former method effectively adds  LSB of frequency offset to the frequency control word.     </text>
          <li/>
          <text>This bit has no effect unless dithering is enabled by setting the DSMDT_EN bit. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc22031-62d6-11e4-b50f-180373e564d0</enum_set_id>
            </field>
            <field name="DSM_RST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Provides a method of resetting the DSM.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc1f924-62d6-11e4-813b-180373e564d0</enum_set_id>
            </field>
            <field name="DSM_LSB" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the LSB of the DSM frequency control word is always forced high, resulting in odd values of the frequency control word.
    </text>
          <li/>
          <text>If enabled, the effective frequency tuning resolution is degraded.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc1f922-62d6-11e4-870f-180373e564d0</enum_set_id>
            </field>
            <field name="DSM_ORDER" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the order of the DSM. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc1f920-62d6-11e4-bba0-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DATA_RATE" group_name="MODEM" item_name="DATA_RATE" short_desc="" group_num="0x20" index_start="0x03" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0f4240" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Unsigned 24-bit value used to determine the TX data rate</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The TX data rate is derived from an internal clock signal from the TX Numerically Controlled Oscillator (NCO).    </text>
            <li/>
            <text>The TX NCO provides a clock signal at a configurable multiple of the final desired TX data rate;     the exact oversampling ratio depends upon the modulation mode (OOK / FSK / GFSK) and selected data rate.
    </text>
            <li/>
            <text>The value of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> property works in conjunction with the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> property and TXOSR field to provide the desired data rate.     As a result, the units of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> property are not fixed.    However, as a general guideline, the value of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> property will be either 1x, 2x, 4x, 10x, 20x, or 40x the desired data rate (in bits per second).     </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> for more details regarding the TX Numerically Controlled Oscillator (NCO),    and the roles of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> properties in setting the TX data rate.
    </text>
            <li/>
            <text>The default values of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> properties result in a data rate of 100 kbps. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DATA_RATE" short_desc="" index_start="0x03" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DATA_RATE" short_desc="" fsize="24" ftype="U16" fformat="hex" value_min="0" value_max="16777215" value_default="1000000" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Data rate</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_NCO_MODE" group_name="MODEM" item_name="TX_NCO_MODE" short_desc="" group_num="0x20" index_start="0x06" index_end="0x09" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x01c9c380" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>TX Gaussian filter oversampling ratio and Byte 3 of unsigned 26-bit TX Numerically Controlled Oscillator (NCO) modulus.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains a TX Numerically Controlled Oscillator (NCO) for the purpose of creating an internal clock signal at a configurable multiple of the desired data rate.	</text>
            <li/>
            <text>For 2GFSK and 4GFSK modes of operation, the oversampling ratio is configured by the TXOSR field and is selectable between 10x, 20x, and 40x.     The oversampled NCO clock signal is used to synthesize the individual deviation steps of the Gaussian filtered modulation waveform,    and thus necessarily must be at a higher multiple of the desired data rate.	</text>
            <li/>
            <text>For OOK, 2FSK, and 4FSK modes of operation, there is no inherent need to create an oversampled clock;     the only required signal is the TXCLK signal at the desired data rate.      However, it is convenient to use the same NCO clock circuitry and thus the TXCLK data rate signal is obtained by first     generating an NCO clock signal at an oversampling ratio of 10x and then subsequently dividing-by-10.	</text>
            <li/>
            <text>The NCO is comprised of an accumulator that is clocked by the crystal oscillator frequency (Fxtal),     has a maximum count limit (modulus) equal to the value of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> property,     and on each clock tick accumulates a value set by the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> property.    Thus the accumulator wraps over its maximum count limit at a rate given by the formula:    </text>
            <latex equation="NCO\_CLK\_FREQ = (\frac{MODEM\_DATA\_RATE \times Fxtal\_Hz}{MODEM\_TX\_NCO\_MODE})" dpi="150" alt="" caption=""/>
            <text>     The overflow pulses generated by the accumulator are the TX NCO clock signal.	</text>
            <li/>
            <text>The actual TX data rate (and frequency of the TXCLK signal) is given by the formula:    </text>
            <latex equation="TX\_DATA\_RATE = (\frac{NCO\_CLK\_FREQ}{TXOSR})" dpi="150" alt="" caption=""/>
            <text> 	</text>
            <li/>
            <text>In 2GFSK or 4GFSK mode, the TXOSR value may be increased to 20x or 40x (from its nominal value of 10x).      This increase in oversampling rate results in a Gaussian filtered modulation waveform with finer deviation steps,    and thus reduces the modulation sideband artifacts.     The 20x or 40x oversampling rate options are only available at lower data rates;    the WDS Calculator will automatically suggest the highest possible value of TXOSR for the selected data rate.    If an oversampling rate of 20x or 40x is selected, the value entered for the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> property should also be scaled by 2x or 4x (respectively),    in order to maintain the desired TX data rate. 	</text>
            <li/>
            <text>The value entered for the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> property is recommended to be either Fxtal or Fxtal/10     (e.g., 0x1C9C380 = 30M decimal, or 0x02DC6C0 =3M decimal, assuming the crystal frequency is 30 MHz).      The WDS Calculator will automatically suggest the appropriate value as a function of data rate    (Fxtal for DR &gt; 200kbps, and Fxtal/10 for DR  200kbps).     This provides a different adjustment resolution of the data rate. 	</text>
            <li/>
            <text>The </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> properties affect only the TX data rate,    and have no effect in configuring the data rate in RX mode. 	</text>
            <li/>
            <text>The default values of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DATA_RATE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_NCO_MODE"/>
            <text> properties result in a data rate of 100 kbps.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_NCO_MODE" short_desc="" index_start="0x06" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXOSR" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the oversampling ratio of the internal NCO clock signal used to synthesize the Gaussian filtered modulation waveform.     This field is only effective in GFSK mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc2bc72-62d6-11e4-856e-180373e564d0</enum_set_id>
            </field>
            <field name="NCOMOD" short_desc="" fsize="26" ftype="U16" fformat="hex" value_min="0" value_max="67108863" value_default="30000000" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the modulus (maximum count value) of the accumulator used in the TX NCO clock generation circuitry.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x06" parameter_bit_msb="1" fsize="2" split_msb="25" split_lsb="24"/>
          <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_FREQ_DEV" group_name="MODEM" item_name="FREQ_DEV" short_desc="" group_num="0x20" index_start="0x0a" index_end="0x0c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0006d3" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>17-bit unsigned TX frequency deviation word.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The TX frequency deviation is specified by an unsigned 17-bit value.     This property defines the frequency deviation value.
    </text>
            <li/>
            <text>The units of the MODEM_FREQ_DEV property are in increments of the LSB tuning resolution of the PLL Synthesizer,     and are therefore a function of the crystal frequency and output frequency band.     The formula for calculating the value of the MODEM_FREQ_DEV property is given by the following equation:

    </text>
            <latex equation="MODEM\_FREQ\_DEV=\left(\frac{2^{19} \times outdiv \times Desired\_Dev\_Hz}{N_{PRESC} \times freq\_xo}\right)" dpi="150" alt="" caption=""/>
            <text>
    </text>
            <li/>
            <text>The output divider value OUTDIV is configured as a function of the desired frequency band, and is specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text>.
    </text>
            <li/>
            <text>The prescaler divider value NPRESC is configured as a function of the selected synthesizer performance mode and may take on the values NPRESC=2 or NPRESC=4,     as specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:SY_SEL"/>
            <text>.
    </text>
            <li/>
            <text>For 2(G)FSK mode, the specified value is the peak deviation.  For 4(G)FSK mode (if supported),    the specified value is the inner deviation (i.e., between channel center frequency and the nearest symbol deviation level).
    </text>
            <li/>
            <text>The MODEM_FREQ_DEV property are only used in TX mode.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FREQ_DEV" short_desc="" index_start="0x0a" index_end="0x0c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FREQDEV" short_desc="" fsize="17" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1747" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0a" parameter_bit_msb="0" fsize="1" split_msb="16" split_lsb="16"/>
          <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_FREQ_OFFSET" group_name="MODEM" item_name="FREQ_OFFSET" short_desc="" group_num="0x20" index_start="0x0d" index_end="0x0e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Frequency offset adjustment (a 16-bit signed number).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>In TX mode, the MODEM_FREQ_OFFSET value is used to provide an offset to the programmed TX frequency.         This allows fine tuning of the TX frequency to account for the variability of the TX reference frequency (e.g., crystal oscillator frequency error).
    </text>
            <li/>
            <text>In RX mode when PLL AFC is disabled, the MODEM_FREQ_OFFSET value is used to provide an offset for the programmed RX frequency.         This property has no function in RX mode with PLL AFC enabled.         Specifically, reading this property does NOT return the estimated AFC frequency error in RX mode;        that frequency error value may be obtained from the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command.
    </text>
            <li/>
            <text>The frequency offset adjustment is a signed 16-bit value.         This property defines the frequency offset value.
    </text>
            <li/>
            <text>The units of the MODEM_FREQ_OFFSET property are in increments of the LSB tuning resolution of the PLL Synthesizer,        and are therefore a function of the crystal reference frequency and output frequency band.         The formula for calculating the value of the MODEM_FREQ_OFFSET property is given by the following equation:

        </text>
            <latex equation="MODEM\_FREQ\_OFFSET=\left(\frac{2^{19} \times outdiv \times Desired\_Offset\_Hz}{N_{PRESC} \times freq\_xo}\right)" dpi="150" alt="" caption=""/>
            <text>
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> for more details regarding frequency calculation.
        </text>
            <li/>
            <text>The absolute range of this property expressed in Hz is a function of the crystal reference frequency and output frequency band,             but ranges from +/-937.5 kHz in the 915M band to +/-468.7 kHz in the 450M band, etc.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FREQ_OFFSET" short_desc="" index_start="0x0d" index_end="0x0e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FREQOFFSET" short_desc="" fsize="16" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_8" group_name="MODEM" item_name="TX_FILTER_COEFF_8" short_desc="" group_num="0x20" index_start="0x0f" index_end="0x0f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x67" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 8th coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip can apply a spectral shaping filter function (e.g., Gaussian filtering) to the TX data stream.    The filter is implemented as a 17-tap digital FIR filter, and thus internally there are a total of 17 filter coefficients.     However, the values of the tap coefficients are symmetrical: Coeff16=Coeff0, Coeff15=Coeff1, etc.     Thus it is only necessary to store a total of 9 coefficients (Coeff8 thru Coeff0);     the internal circuitry obtains the remaining coefficients through symmetry.
    </text>
            <li/>
            <text>This property specifies the 8th coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>The filtering function provided by the default suggested coefficient values is Gaussian filtering with B*T=0.5.     Other filtering functions are possible; please contact Silicon Labs for filter coefficient values.
    </text>
            <li/>
            <text>The spectral shaping filter function is used only in TX mode, and is not available when using TX Direct Asynchronous mode.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_8" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE8" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="103" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_7" group_name="MODEM" item_name="TX_FILTER_COEFF_7" short_desc="" group_num="0x20" index_start="0x10" index_end="0x10" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x60" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 7th coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 7th coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text>     for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_7" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE7" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="96" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_6" group_name="MODEM" item_name="TX_FILTER_COEFF_6" short_desc="" group_num="0x20" index_start="0x11" index_end="0x11" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x4d" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 6th coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 6th coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text> for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_6" short_desc="" index_start="0x11" index_end="0x11" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE6" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="77" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x11" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_5" group_name="MODEM" item_name="TX_FILTER_COEFF_5" short_desc="" group_num="0x20" index_start="0x12" index_end="0x12" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x36" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 5th coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 5th coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text>     for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_5" short_desc="" index_start="0x12" index_end="0x12" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE5" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="54" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x12" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_4" group_name="MODEM" item_name="TX_FILTER_COEFF_4" short_desc="" group_num="0x20" index_start="0x13" index_end="0x13" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x21" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 4th coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 4th coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text>     for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_4" short_desc="" index_start="0x13" index_end="0x13" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE4" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="33" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x13" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_3" group_name="MODEM" item_name="TX_FILTER_COEFF_3" short_desc="" group_num="0x20" index_start="0x14" index_end="0x14" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x11" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 3rd coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 3rd coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text>         for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_3" short_desc="" index_start="0x14" index_end="0x14" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE3" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="17" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_2" group_name="MODEM" item_name="TX_FILTER_COEFF_2" short_desc="" group_num="0x20" index_start="0x15" index_end="0x15" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 2nd coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 2nd coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text>     for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_2" short_desc="" index_start="0x15" index_end="0x15" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE2" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="8" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x15" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_1" group_name="MODEM" item_name="TX_FILTER_COEFF_1" short_desc="" group_num="0x20" index_start="0x16" index_end="0x16" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x03" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 1st coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 1st coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text>    for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_1" short_desc="" index_start="0x16" index_end="0x16" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x16" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_FILTER_COEFF_0" group_name="MODEM" item_name="TX_FILTER_COEFF_0" short_desc="" group_num="0x20" index_start="0x17" index_end="0x17" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The 0th coefficient of TX spectral shaping filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the 0th coefficient of the TX shaping filter.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_TX_FILTER_COEFF_8"/>
            <text>        for more details regarding TX spectral shaping filtering.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_FILTER_COEFF_0" short_desc="" index_start="0x17" index_end="0x17" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TXCOE0" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x17" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_TX_RAMP_DELAY" group_name="MODEM" item_name="TX_RAMP_DELAY" short_desc="" group_num="0x20" index_start="0x18" index_end="0x18" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="feature_TX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>TX ramp-down delay setting.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property specifies the delay time between transmission of the final symbol    of a 2(G)FSK or 4(G)FSK packet and the start of the ramp-down of the PA output power.     This configurable delay time ensures that all symbols have been fully transmitted before any reduction in output power occurs.
    </text>
            <li/>
            <text>This property applies only in TX mode, and has no effect when using OOK modulation.
    </text>
            <li/>
            <text>Units of the delay are in bit/symbol periods.  The WDS Calculator suggests an appropriate delay value as a function of the selected modulation type and data rate.
    </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TX_RAMP_DELAY" short_desc="" index_start="0x18" index_end="0x18" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RAMP_DLY" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="1" value_max="7" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_MDM_CTRL" group_name="MODEM" item_name="MDM_CTRL" short_desc="" group_num="0x20" index_start="0x19" index_end="0x19" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>MDM control.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Detector selection and PM pattern configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MDM_CTRL" short_desc="" index_start="0x19" index_end="0x19" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PH_SRC_SEL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>BCR/Slicer phase source selection.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x19" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc44320-62d6-11e4-8ba9-180373e564d0</enum_set_id>
            </field>
            <field name="FIFO_SRC_SEL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PHASE_IN_FIFO &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>FIFO source selection.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x19" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc44322-62d6-11e4-976a-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_IF_CONTROL" group_name="MODEM" item_name="IF_CONTROL" short_desc="" group_num="0x20" index_start="0x1a" index_end="0x1a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Selects Fixed-IF, Scaled-IF, or Zero-IF mode of RX Modem operation.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <li/>
            <text>The chip normally operates with a fixed IF frequency of Fxtal     / 64 (e.g., 30.0 MHz / 64 = 468.75 kHz).  As a low-side Mixer injection         scheme is used, this places the image response at 2*468.75 kHz = 937.5 kHz      below the desired channel.                                                                                                                                      </text>
            <li/>
            <text>It is possible to configure the chip to operate with a lower IF             frequency, given by the formula:  Fif = Fxtal / (64 * N).  As this value is     related to the fixed IF frequency by the scale factor 'N', it is referred       to as Scaled-IF mode.                                                                                                                                           </text>
            <li/>
            <text>The scale factor 'N' (and thus also the resulting scaled IF frequency)      is automatically suggested by the WDS Calculator as a function of the           selected data rate, with lower IF frequencies resulting for lower data          rates.  The scale factor 'N' is always an integer value, and is usually         (but not always) a power of 2 (e.g.,N = 2^M).                                                                                                                   </text>
            <li/>
            <text>Scaled-IF mode may be useful when it is desired to position the image       response at a frequency other than that normally resulting from the             Fixed-IF mode of operation.                                                                                                                                     </text>
            <li/>
            <text>It is also possible to configure the chip to operate with zero IF           frequency, with the benefit that image response frequency is eliminated.        However, the RX sensitivity of the chip is somewhat degraded in Zero-IF         mode.  Also, the RFIC currently does not support reception of an OOK            modulated signal in Zero-IF mode.                                                                                                                               </text>
            <li/>
            <text>The value of the MODEM_IF_FREQ property should set be in accordance         with this property (i.e., to the appropriate value of IF frequency for          Fixed-IF or Scaled-IF mode, or to a value of zero for Zero-IF mode).                                                                                            </text>
            <li/>
            <text>If the ZEROIF bit is set, the FIXIF bit should be cleared.                  </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="IF_CONTROL" short_desc="" index_start="0x1a" index_end="0x1a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ZEROIF" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1a" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc4b854-62d6-11e4-9171-180373e564d0</enum_set_id>
            </field>
            <field name="FIXIF" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1a" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc4914a-62d6-11e4-83aa-180373e564d0</enum_set_id>
            </field>
            <field name="ETSI_MODE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_ETSI_MODE">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1a" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc49148-62d6-11e4-bc7e-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_IF_FREQ" group_name="MODEM" item_name="IF_FREQ" short_desc="" group_num="0x20" index_start="0x1b" index_end="0x1d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x03c000" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>the IF frequency setting (an 18-bit signed number).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>	In RX mode, the chip uses a low-side Mixer injection scheme (except when in Zero-IF mode).     The </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text> properties define the channel center frequency;    in order to receive on this frequency the chip automatically shifts the RX LO frequency downwards by an amount equal to the IF frequency.
    </text>
            <li/>
            <text> The </text>
            <reference ref_type="ref_prop" ref_text="MODEM_IF_FREQ"/>
            <text> property defines the amount by which the RX LO frequency is shifted.
    </text>
            <li/>
            <text> This value is a signed 18-bit number.     It is summed with the frequency control word for the PLL Synthesizer, and thus must contain a negative value in order to provide a downwards shift in frequency.
    </text>
            <li/>
            <text>In Fixed-IF and Scaled-IF mode, the IF frequency is given by the following equation:
    </text>
            <latex equation="IF\_FREQ\_Hz = (\frac{freq\_xo}{64\times{N}})" dpi="150" alt="" caption=""/>
            <text>
    where N=1 for Fixed-IF mode and N=2,3,4... for Scaled-IF mode.      Example:  in Fixed-IF mode with the nominal crystal frequency of 30.0 MHz, the IF frequency is 30 MHz / 64 = 468.75 kHz.      In Scaled-IF mode, the scale factor 'N' is always an integer value and is usually (but not always) a power of 2 (e.g., N = 2</text>
            <sup text="M"/>
            <text>).
    </text>
            <li/>
            <text>In Zero-IF mode, the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_IF_FREQ"/>
            <text> should be set = 0x00000.
    </text>
            <li/>
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_IF_FREQ"/>
            <text> property are in increments of the LSB tuning resolution of the PLL Synthesizer,     and are therefore a function of the crystal reference frequency and output frequency band.    The formula for calculating the positive representation of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_IF_FREQ"/>
            <text> property is given by the following equation:
    </text>
            <latex equation="MODEM\_IF\_FREQ = (\frac{2^{19}\times{outdiv}\times{IF\_FREQ\_HZ}}{Npresc\times{freq\_xo}})" dpi="150" alt="" caption=""/>
            <text>
    </text>
            <li/>
            <text>The output divider value OUTDIV is configured as a function of the desired frequency band, and is specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text>.
    </text>
            <li/>
            <text>The prescaler divider value NPRESC is configured as a function of the selected synthesizer performance mode and may take on the values NPRESC=2 or NPRESC=4, as specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:SY_SEL"/>
            <text>.
    </text>
            <li/>
            <text>Example:  for the nominal Fixed-IF mode IF frequency of 468.75kHz when operating in the 915 MHz band (OUTDIV=4) with a 30 MHz crystal, the calculated positive representation of MODEM_IF_FREQ = 16384 = 0x4000.
    </text>
            <li/>
            <text>The appropriate value to program into the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_IF_FREQ"/>
            <text> property is the complement of the calculated positive representation, e.g., 0x3C000.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="IF_FREQ" short_desc="" index_start="0x1b" index_end="0x1d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="IF_FREQ" short_desc="" fsize="18" ftype="U8" fformat="hex" value_min="" value_max="" value_default="245760" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>18-bit IF frequency.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x1b" parameter_bit_msb="1" fsize="2" split_msb="17" split_lsb="16"/>
          <mapping parameter_start_index="0x1c" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x1d" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DECIMATION_CFG1" group_name="MODEM" item_name="DECIMATION_CFG1" short_desc="" group_num="0x20" index_start="0x1e" index_end="0x1e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x10" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies three decimator ratios for the Cascaded Integrator Comb (CIC) filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RX channel selection bandpass filtering is provided by a digital filter within the RX Modem circuit block.     The filter bandwidth is a function of the filter tap coefficients and the clock or sample rate of the filter.     That is, using the same set of filter tap coefficients with different filter clock rates will result in different filter bandwidths.
    </text>
            <li/>
            <text>The high-speed I/Q data samples from the RX A/D Converters are decimated by a programmable ratio in order to provide the desired sample rate at the input of the digital filter.     The decimation ratio is determined by the NDEC0, NDEC1, and NDEC2 values in this property,     and thus these values (in conjunction with the filter tap coefficients specified in MODEM_CHFLT_RX1_CHFLT_COEXX)     determine the RX channel selection filter bandwidth.
    </text>
            <li/>
            <text>The decimation ratio of each decimator circuit block is 2</text>
            <sup text="NDEC"/>
            <text>.     In (G)FSK mode the RX data samples pass through two cascaded decimator blocks, and thus the decimation ratio is 2</text>
            <sup text="(NDEC1+NDEC2)"/>
            <text>.     In OOK mode, the post-demodulated RX data samples pass through an additional decimator block with decimation ratio 2</text>
            <sup text="NDEC0"/>
            <text>.     If not in OOK mode, this decimation coefficient should be set NDEC0 = 0.
    </text>
            <li/>
            <text>There is an additional polyphase filter and decimator circuit block, located prior to the decimators controlled by the NDEC0/1/2 coefficients.     The decimation ratio of this "pre-decimator" block is controlled by bits within the MODEM_DECIMATION_CFG0 property.     The total decimation ratio is the product of the ratios of the individual circuit blocks.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DECIMATION_CFG1" short_desc="" index_start="0x1e" index_end="0x1e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NDEC2" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Decimation coefficient for the second of two cascaded decimation circuit blocks in the CIC filter.
    </text>
          <li/>
          <text>Decimating rate is 2</text>
          <sup text="NDEC2"/>
          <text>. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1e" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc52d8a-62d6-11e4-8d09-180373e564d0</enum_set_id>
            </field>
            <field name="NDEC1" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Decimation coefficient for the first of two cascading decimation circuit blocks in the CIC filter.
    </text>
          <li/>
          <text>Decimating rate is 2</text>
          <sup text="NDEC1"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1e" parameter_bit_msb="5" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc52d8a-62d6-11e4-8d09-180373e564d0</enum_set_id>
            </field>
            <field name="NDEC0" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Decimation coefficient for the additional decimation circuit block used in the RX Modem during OOK reception.
</text>
          <li/>
          <text>Decimating rate is 2</text>
          <sup text="NDEC0"/>
          <text>.
</text>
          <li/>
          <text>NDEC0 should be set to 0 when not in OOK mode.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1e" parameter_bit_msb="3" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fc52d88-62d6-11e4-a80f-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DECIMATION_CFG0" group_name="MODEM" item_name="DECIMATION_CFG0" short_desc="" group_num="0x20" index_start="0x1f" index_end="0x1f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies miscellaneous parameters and decimator ratios for the Cascaded Integrator Comb (CIC) filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RX channel selection bandpass filter is a digital filter that is nominally 27 taps in length.     By setting the CHFLT_LOPW bit, it is possible to configure the filter with only 15 taps;     the advantage of the 15-tap filter is a reduction in current consumption and filter processing delay at the expense of reduced filtering performance     (e.g., adjacent channel selectivity).     The reduction in current consumption depends upon the selected data rate, but is typically ~100 to 200 uA.
</text>
            <li/>
            <text>As the channel selection bandpass filter is a digital filter,    it inherently has a SIN(X)/X response which introduces some slope in amplitude across the passband.     The effect is negligible for low bandwidth filters; for higher bandwidth filters the amplitude slope across the passband can approach 1 dB.     The chip has a droop compensation filter that provides an inverse SIN(X)/X response;     when enabled (by clearing the DROOPFLTBYP bit), this compensation filter effectively flattens the amplitude response across the passband.     This bit is cleared by default (compensation filter is enabled), and Silicon Labs does not recommend altering this configuration.
    </text>
            <li/>
            <text>The RFIC provides a configurable polyphase filter that is located prior to the decimation circuit blocks and CIC digital filter.     This "pre-decimation" filter may be configured (by the DWN3BYP and DWN2BYP) bits to select an additional decimation factor of 2 or 3     (in addition to the decimation factor selected by the NDEC0/1/2 coefficients in the MODEM_DECIMATION_CFG1 property).     If no additional decimation factor is desired, both the decimate-by-2 and decimate-by-3 circuits may be bypassed by setting both the DWN2BYP and DWN3BYP bits.
    </text>
            <li/>
            <text>At very low data rates, the sensitivity may be improved by increasing the digital gain of the RX Modem.     Setting the RXGAINX2 bit accomplishes this by doubling the gain of the fixed decimate-by-8 stage that immediately follows the RX A/D Converters.     The WDS Calculator automatically suggests setting this bit when working with data rates below 1 kbps.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DECIMATION_CFG0" short_desc="" index_start="0x1f" index_end="0x1f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHFLT_LOPW" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the operating mode of the channel selection filter (normal mode, or low-power mode with reduced performance).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc5c9c2-62d6-11e4-ae73-180373e564d0</enum_set_id>
            </field>
            <field name="DROOPFLTBYP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables or bypasses the droop compensation filter. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc5a2b8-62d6-11e4-962d-180373e564d0</enum_set_id>
            </field>
            <field name="DWN3BYP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects or bypasses the decimate-by-3 polyphase filter (located prior to the normal decimation stages and CIC filter).
</text>
          <li/>
          <text>The DWN3BYP and DWN2BYP bits may be simultaneously set (both filters bypassed), but the bits should not be simultaneously cleared.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc5a2b6-62d6-11e4-8cd1-180373e564d0</enum_set_id>
            </field>
            <field name="DWN2BYP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects or bypasses the decimate-by-2 polyphase filter (located prior to the normal decimation stages and CIC filter).
</text>
          <li/>
          <text>The DWN3BYP and DWN2BYP bits may be simultaneously set (both filters bypassed), but the bits should not be simultaneously cleared. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc5a2b4-62d6-11e4-bf37-180373e564d0</enum_set_id>
            </field>
            <field name="RXGAINX2" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Doubles the gain of the fixed decimate-by-8 filter stage (following the RX A/D Converters) for the purpose of improving sensitivity at low data rates. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc57ba6-62d6-11e4-9154-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RESERVED_20_20" group_name="MODEM" item_name="RESERVED_20_20" short_desc="" group_num="0x20" index_start="0x20" index_end="0x20" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Reserved.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RESERVED_20_20" short_desc="" index_start="0x20" index_end="0x20" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED_20_20" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reserved_20_20</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DECIMATION_CFG2" group_name="MODEM" item_name="DECIMATION_CFG2" short_desc="" group_num="0x20" index_start="0x20" index_end="0x20" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies miscellaneous decimator filter selections.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Need to fill in.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DECIMATION_CFG2" short_desc="" index_start="0x20" index_end="0x20" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NDEC3" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The third state CIC filter decimation index. Decimation rate is 2^ndec3[1:0]</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="6" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc5f0e0-62d6-11e4-8d51-180373e564d0</enum_set_id>
            </field>
            <field name="NDEC2GAIN" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If ndec2agc is disabled, the second stage CIC filter's gain is manually controlled by this register. Otherwise it defines the second stage CIC filter's max gain.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="4" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc5f0e2-62d6-11e4-87ed-180373e564d0</enum_set_id>
            </field>
            <field name="NDEC2AGC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, the second state CIC filter's gain is automatically controlled</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc617ee-62d6-11e4-8d54-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RESERVED_20_21" group_name="MODEM" item_name="RESERVED_20_21" short_desc="" group_num="0x20" index_start="0x21" index_end="0x21" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Reserved.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RESERVED_20_21" short_desc="" index_start="0x21" index_end="0x21" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED_20_21" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reserved_20_21</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x21" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_IFPKD_THRESHOLDS" group_name="MODEM" item_name="IFPKD_THRESHOLDS" short_desc="" group_num="0x20" index_start="0x21" index_end="0x21" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="IFPKD_THRESHOLDS" short_desc="" index_start="0x21" index_end="0x21" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="HIGH" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>High Threshold</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x21" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Low Threshold</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x21" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_BCR_OSR" group_name="MODEM" item_name="BCR_OSR" short_desc="" group_num="0x20" index_start="0x22" index_end="0x23" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x004b" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RX BCR/Slicer oversampling rate (12-bit unsigned number).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RX Modem in the chip contains a Numerically Controlled Oscillator (NCO) for the purpose of synchronizing a local bit clock to the received data stream.      The timing of this NCO is maintained by a feedback loop called the Bit Clock Recovery (BCR) loop.    </text>
            <li/>
            <text>The BCR loop is sampled at a rate higher than the RX data rate.    The ratio between the sampling rate and the RX data rate is called the BCR oversampling rate (OSR),    with typical values of OSR = 8 to 12.     The desired value of OSR is calculated as a function of the channel filter bandwidth and RX data rate,     and reflects a compromise between low clock jitter (high sample rate)    and lower current consumption and improved adjacent channel filter attenuation (low sample rate).     </text>
            <li/>
            <text>The BCR loop sampling clock is derived from the crystal oscillator through a series of decimations,    and thus the sampling rate is controlled by the NDEC2, NDEC1, NDEC0, DWN3BYP, and DWN2BYP bits in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DECIMATION_CFG"/>
            <text> properties.    In (G)FSK mode, the channel filter and BCR loop use the same sampling clock rate;     in OOK mode, the BCR loop uses a lower sampling clock rate by additionally configuring the NDEC0 parameter.    </text>
            <li/>
            <text>The 12-bit value programmed into the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_BCR_OSR"/>
            <text> properties represents the target value of OSR multiplied by 8x     (alternatively, the 12-bit value may be viewed as a 9-bit integer portion and 3-bit fractional portion).     Example:  for a target value of OSR = 11.75, the value of </text>
            <reference ref_type="ref_prop" ref_text="MODEM_BCR_OSR"/>
            <text> = 0x5E.    </text>
            <li/>
            <text>This property defines the RX BCR/Slicer oversampling rate. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BCR_OSR" short_desc="" index_start="0x22" index_end="0x23" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RXOSR" short_desc="" fsize="12" ftype="U8" fformat="hex" value_min="" value_max="" value_default="75" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>RX symbol oversampling rate at the BCR/Slicer.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x22" parameter_bit_msb="3" fsize="4" split_msb="11" split_lsb="8"/>
          <mapping parameter_start_index="0x23" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_BCR_NCO_OFFSET" group_name="MODEM" item_name="BCR_NCO_OFFSET" short_desc="" group_num="0x20" index_start="0x24" index_end="0x26" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x06d3a0" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RX BCR NCO offset value (an unsigned 22-bit number).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RX Modem in the chip contains a Numerically Controlled Oscillator (NCO) for the purpose of synchronizing a local bit clock to the received data stream.     The timing of this NCO is maintained by a feedback loop called the Bit Clock Recovery (BCR) loop.    </text>
            <li/>
            <text>The NCO operates by accumulating a programmed offset value on each tick of the BCR oversampling clock signal     (see </text>
            <reference ref_type="ref_prop" ref_text="MODEM_BCR_OSR"/>
            <text> for more details of the BCR/Slicer oversampling clock).     The rate at which the accumulator overflows is therefore a function of the word-width of the accumulator,    the programmed offset value, and the BCR oversampling clock rate.    </text>
            <li/>
            <text>The NCO accumulator generates a pulse each time it overflows;     the programmed offset value is selected such that the rate of pulses produced by the accumulator equals the desired RX data rate.    </text>
            <li/>
            <text>The 22-bit value programmed into the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_BCR_NCO_OFFSET"/>
            <text> property represents the target offset value multiplied by 64x     (alternatively, the 22-bit value may be viewed as a 16-bit integer portion and 6-bit fractional portion).     Example:  for a target offset value of OFFSET = 5592.40625, the value of </text>
            <reference ref_type="ref_prop" ref_text="MODEM_BCR_NCO_OFFSET"/>
            <text> = 0x05761A.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BCR_NCO_OFFSET" short_desc="" index_start="0x24" index_end="0x26" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NCOFF" short_desc="" fsize="22" ftype="U8" fformat="hex" value_min="" value_max="" value_default="447392" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The RX BCR NCO offset value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x24" parameter_bit_msb="5" fsize="6" split_msb="21" split_lsb="16"/>
          <mapping parameter_start_index="0x25" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x26" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_BCR_GAIN" group_name="MODEM" item_name="BCR_GAIN" short_desc="" group_num="0x20" index_start="0x27" index_end="0x28" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x06d3" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>The unsigned 11-bit RX BCR loop gain value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RX Modem in the chip contains a Numerically Controlled Oscillator (NCO) for the purpose of synchronizing a local bit clock to the received data stream.     The timing of this NCO is maintained by a feedback loop called the Bit Clock Recovery (BCR) loop.      (Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_BCR_NCO_OFFSET"/>
            <text> for more details regarding the BCR NCO.)    </text>
            <li/>
            <text>The BCR NCO provides a local clock signal that is at the desired data rate;    however, a method of synchronizing the phase of the local clock signal to that of the received data stream is also required.     This phase alignment is accomplished by measuring the phase difference between the local bit clock and the received data stream,    and adjusting the phase of the bit clock by means of a feedback loop.
    </text>
            <li/>
            <text>This property adjusts the gain of the BCR feedback loop.    A large value of gain results in fast acquisition of timing but increased clock jitter,    while a low value of gain provides lower clock jitter but slower timing acquisition.
    </text>
            <li/>
            <text>The chip provides for switching the loop gain (i.e., "gear shifting") at a configurable point during the packet.     This allows the chip to initially use a high loop gain value (resulting in fast acquisition of timing during reception of the Preamble),    followed by a lower loop gain value (resulting in low clock jitter during reception of the Payload).
    </text>
            <li/>
            <text>The clock recovery gain in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_BCR_GAIN"/>
            <text> is an unsigned 11-bit value that serves as a common "baseline" gain value;    it is further scaled by individually selectable scale factors to determine the effective loop gain values to be used prior to and after gear shifting.     These scale factors are specified by </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_BCR_GEAR:CRFAST"/>
            <text> and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_BCR_GEAR:CRSLOW"/>
            <text>. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BCR_GAIN" short_desc="" index_start="0x27" index_end="0x28" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRGAIN" short_desc="" fsize="11" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1747" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The clock recovery timing loop gain.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x27" parameter_bit_msb="2" fsize="3" split_msb="10" split_lsb="8"/>
          <mapping parameter_start_index="0x28" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_BCR_GEAR" group_name="MODEM" item_name="BCR_GEAR" short_desc="" group_num="0x20" index_start="0x29" index_end="0x29" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RX BCR loop gear control.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX BCR loop gear control.</text>
            <li/>
            <text>A reduced value of bit clock recovery gain is often desired after gear shifting (to reduce clock jitter).     The BCR loop gain in both gear modes is obtained from a baseline clock recovery gain value (crgain in the MODEM_BCR_GAIN_x properties),    scaled by the crfast and crslow values specified in this property.     NOTE:  larger values of crfast or crslow result in lower values of bit clock recovery gain.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BCR_GEAR" short_desc="" index_start="0x29" index_end="0x29" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRFAST" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The fast timing gain applies before gear switching occurs.  The effective BCR loop gain is calculated as: crgain/(2^crfast).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x29" parameter_bit_msb="5" fsize="3"/>
              </parameter_set_mapping>
            </field>
            <field name="CRSLOW" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The slow timing gain applies after gear switching occurs. The effective BCR loop gain is calculated as: crgain/(2^crslow).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x29" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_BCR_MISC1" group_name="MODEM" item_name="BCR_MISC1" short_desc="" group_num="0x20" index_start="0x2a" index_end="0x2a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0xc0" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Miscellaneous control bits for the RX BCR loop.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property configures miscellaneous options within the RX BCR loop.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BCR_MISC1" short_desc="" index_start="0x2a" index_end="0x2a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BCRFBBYP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The frequency of the down-converted signal in the IF may not be perfectly centered in the IF (e.g. PLL-based AFC correction is disabled or settles with some small residual frequency error).    </text>
          <li/>
          <text>If left uncompensated, this residual frequency error may degrade the ability of the BCR and Slicer to track and slice the data bits (respectively).    </text>
          <li/>
          <text>In normal operation, the measured residual frequency error is provided as feedback to the BCR and Slicer to compensate their performance.    </text>
          <li/>
          <text>This bit disables the feedback term to the BCR tracking loop.  This is normally used only for diagnostics purposes or during reception of special test signals (e.g., BER tests).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc70255-62d6-11e4-8f10-180373e564d0</enum_set_id>
            </field>
            <field name="SLICEFBBYP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Please refer to the text description for </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_BCR_MISC1:BCRFBBYP"/>
          <text> for further details regarding this functionality.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc7295e-62d6-11e4-94f4-180373e564d0</enum_set_id>
            </field>
            <field name="RXNCOCOMP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The RX Modem in the chip contains a Numerically Controlled Oscillator (NCO) for the purpose of synchronizing a local bit clock to the received data stream.  (Please refer to the text description for </text>
          <reference ref_type="ref_prop" ref_text="MODEM_BCR_NCO_OFFSET"/>
          <text> for more details regarding the BCR NCO.)    </text>
          <li/>
          <text>The free-running frequency of the NCO is normally set to a fixed value (appropriate for the selected data rate) and used throughout the entire packet.
    </text>
          <li/>
          <text>In the event of receiving a packet with a large error in the data rate, the BCR loop may not be able to maintain tracking without first obtaining a more accurate estimate of the actual received data rate.
    </text>
          <li/>
          <text>This bit allows the chip to compensate for data rate error by acquiring a new estimate for the NCO frequency from the received data itself.  This new NCO frequency estimate is obtained during the Preamble field, and then used for the remainder of the packet.
    </text>
          <li/>
          <text>This compensation is typically needed only when the data rate error is greater than 1%.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc72960-62d6-11e4-8df9-180373e564d0</enum_set_id>
            </field>
            <field name="RXCOMP_LAT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines the location in the packet at which the new estimation of BCR NCO frequency is taken.    </text>
          <li/>
          <text>This bit has no effect if RXNCOCOMP is not also set; please refer to the text description for RXNCOCOMP for further details.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc7506e-62d6-11e4-9011-180373e564d0</enum_set_id>
            </field>
            <field name="CRGAINX2" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the BCR loop gain will be increased by a factor of 2x.    </text>
          <li/>
          <text>This gain increase applies to all modes of operation (i.e., both high-gear and low-gear modes).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc75070-62d6-11e4-9835-180373e564d0</enum_set_id>
            </field>
            <field name="DIS_MIDPT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The BCR loop attempts to synchronize the local RX bit clock to the edge transitions of the received data bits by sampling the phase at 1*Tb intervals.    </text>
          <li/>
          <text>The sensitivity of the phase sampling process may be reduced if the BCR loop accidentally aligns to sampling at the mid-point of the data bits instead of at bit boundaries.  In extreme conditions, the sampled phase information may not be sufficient to drive the BCR loop away from the mid-point condition and towards the optimal bit boundary sampling condition.    </text>
          <li/>
          <text>This mid-point sampling condition may be detected and corrected by deliberately "kicking" the BCR loop slightly.    </text>
          <li/>
          <text>This functionality only applies to demodulation of a 2(G)FSK signal with a standard '1010...' Preamble pattern using the Synchronous Demodulator.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc75072-62d6-11e4-b278-180373e564d0</enum_set_id>
            </field>
            <field name="ESC_MIDPT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the method of "kicking" the BCR loop to escape a mid-point phase sampling condition, as described for the DIS_MIDPT bit.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc77789-62d6-11e4-9831-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_BCR_MISC0" group_name="MODEM" item_name="BCR_MISC0" short_desc="" group_num="0x20" index_start="0x2b" index_end="0x2b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Miscellaneous RX BCR loop controls.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property configures miscellaneous options within the RX BCR loop.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BCR_MISC0" short_desc="" index_start="0x2b" index_end="0x2b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ADCWATCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc79e9a-62d6-11e4-b9fc-180373e564d0</enum_set_id>
            </field>
            <field name="ADCRST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc79e9c-62d6-11e4-87cd-180373e564d0</enum_set_id>
            </field>
            <field name="DISTOGG" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc79e9e-62d6-11e4-bd46-180373e564d0</enum_set_id>
            </field>
            <field name="PH0SIZE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc7c5a9-62d6-11e4-b627-180373e564d0</enum_set_id>
            </field>
            <field name="RES_LOCKUP_BYP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Needs to be set during BER testing.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc7c5ab-62d6-11e4-bc4e-180373e564d0</enum_set_id>
            </field>
            <field name="DSA_BCR_RST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Needs to be set if signal arrival is enabled for BCR loop's NCO reset during BER testing.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc7c5ad-62d6-11e4-9ed9-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AFC_GEAR" group_name="MODEM" item_name="AFC_GEAR" short_desc="" group_num="0x20" index_start="0x2c" index_end="0x2c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RX AFC loop gear control.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Selection of gear switching source for both RX AFC and BCR.</text>
            <li/>
            <text>Control of gain for RX AFC in both FAST and SLOW modes (i.e., before and after gear switching)</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AFC_GEAR" short_desc="" index_start="0x2c" index_end="0x2c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="GEAR_SW" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the event upon which gear switching will occur.    Gear switching simultaneously affects the BCR tracking loop as well as the PLL-based AFC loop (if enabled).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fc813c8-62d6-11e4-8f92-180373e564d0</enum_set_id>
            </field>
            <field name="AFC_FAST" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="0" value_max="7" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the gain of the PLL-based AFC acquisition loop prior to gear switching (i.e., during Fast tracking mode).
    </text>
          <li/>
          <text>The gain of the AFC loop is the product of a baseline gain value and a scale factor that differs according to gear switching.     The baseline gain value is specified by </text>
          <reference ref_type="ref_prop" ref_text="MODEM_AFC_GAIN"/>
          <text> while the scale factors are held by the AFC_FAST and AFC_SLOW parameters.    </text>
          <li/>
          <text>The gain of the AFC loop in Fast tracking mode is MODEM_AFC_GAIN * 2</text>
          <sup text="-AFC_FAST"/>
          <text>,    and thus a larger value of AFC_FAST results in slower AFC tracking speed prior to gear switching. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="5" fsize="3"/>
              </parameter_set_mapping>
            </field>
            <field name="AFC_SLOW" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="0" value_max="7" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the gain of the PLL-based AFC acquisition loop after gear switching (i.e., during Slow tracking mode).
    </text>
          <li/>
          <text>The gain of the AFC loop is the product of a baseline gain value and a scale factor that differs according to gear switching.     The baseline gain value is specified by </text>
          <reference ref_type="ref_prop" ref_text="MODEM_AFC_GAIN"/>
          <text> while the scale factors are held by the AFC_FAST and AFC_SLOW parameters.    </text>
          <li/>
          <text>The gain of the AFC loop in Slow tracking mode is MODEM_AFC_GAIN * 2</text>
          <sup text="-AFC_SLOW"/>
          <text>,    and thus a larger value of AFC_SLOW results in slower AFC tracking speed after gear switching. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AFC_WAIT" group_name="MODEM" item_name="AFC_WAIT" short_desc="" group_num="0x20" index_start="0x2d" index_end="0x2d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x23" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RX AFC loop wait time control.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for Automatic Frequency Correction (AFC) in RX mode to improve reception of the signal in the presence of frequency error in the link.  The frequency error is measured and corrected during the initial acquisition of the packet (e.g., during the Preamble), allowing optimized reception of the remainder of the packet.     </text>
            <li/>
            <text>One form of AFC provided by the chip operates by adjusting the frequency of the RX LO signal from the PLL Synthesizer, and strives to position the down-converted IF signal in the center of the IF passband.  This PLL-based form of AFC thus operates in the analog domain; the chip also provides for other forms of AFC that operate in the digital domain of the RX Modem.  The SHWAIT and LGWAIT parameters in the MODEM_AFC_WAIT property affect only PLL-based AFC.    </text>
            <li/>
            <text>Each AFC correction cycle consists of:  a) measuring the frequency error, b) adjusting the frequency of the PLL, and c) allowing the PLL to settle prior to taking another measurement of frequency error.    </text>
            <li/>
            <text>The SHWAIT and LGWAIT parameters determine the periods of time allowed for the PLL to settle after each AFC adjustment cycle.  Two different waiting periods (short and long) are provided, depending upon whether the AFC algorithm is operating before or after gear switching.    </text>
            <li/>
            <text>The waiting time is in multiples of the symbol period, and thus changes as a function of the data rate.  At higher data rates (i.e., shorter symbol periods), the values of the SHWAIT and LGWAIT parameters may need to be increased to provide sufficient time for the PLL to re-settle after correction.  The WDS Calculator automatically suggests appropriate values as a function of the selected data rate.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AFC_WAIT" short_desc="" index_start="0x2d" index_end="0x2d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SHWAIT" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This specifies the wait period per PLL AFC correction cycle before gear switching has occurred.  The SHWAIT parameter is typically set to a value smaller than the LGWAIT parameter, as fast acquisition speed prior to gear switching is usually desirable.    </text>
          <li/>
          <text>The effective wait time is (SHWAIT+1)*2Tb.    </text>
          <li/>
          <text>When set to '0' then no PLL AFC correction will occur before gear switching, i.e., PLL AFC is disabled before gear switching.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2d" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="LGWAIT" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This specifies the wait period per PLL AFC correction cycle after gear switching has occurred.  The LGWAIT parameter is typically set to a value larger than the SHWAIT parameter, as robust tracking of unbalanced data after gear switching is usually desirable.    </text>
          <li/>
          <text>The effective wait time is (LGWAIT+1)*2Tb.    </text>
          <li/>
          <text>When set to '0' then no PLL AFC correction will occur after gear switching, i.e., PLL AFC is disabled after gear switching.    </text>
          <li/>
          <text>If </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_AFC_MISC:ENAFCFRZ"/>
          <text> is set, there will be no PLL AFC correction after gear switching, regardless of the value of LGWAIT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2d" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AFC_GAIN" group_name="MODEM" item_name="AFC_GAIN" short_desc="" group_num="0x20" index_start="0x2e" index_end="0x2f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x8369" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Sets the gain of the PLL-based AFC acquisition loop, and provides miscellaneous control bits for AFC functionality.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for Automatic Frequency Correction (AFC) functionality in which the frequency error of the received signal is measured     and used to adjust the PLL Synthesizer to position the down-converted IF signal in the center of the IF bandwidth.    </text>
            <li/>
            <text>The AFC algorithm uses a feedback loop to track the frequency of the incoming signal.    The gain of the AFC loop is the product of a baseline gain value and a scale factor that differs according to gear switching.    The baseline gain value is specified by this property (an unsigned 13-bit value)    while the scale factors are held by the </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_AFC_GEAR:AFC_FAST"/>
            <text> and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_AFC_GEAR:AFC_SLOW"/>
            <text> parameters.
    </text>
            <li/>
            <text>The ENAFC parameter enables the frequency error estimation circuitry.
    </text>
            <li/>
            <text>The AFCBD parameter enables dynamic switching of the RX bandwidth during the packet.    Please refer to </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX2_CHFLT_COE"/>
            <text> for further details regarding the use of adaptive RX bandwidth. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AFC_GAIN" short_desc="" index_start="0x2e" index_end="0x2f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ENAFC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When set, enables estimation of the frequency error.
    </text>
          <li/>
          <text>Estimated frequency error is made available to feedback to the Frac-N PLL, BCR and Slicer.     NOTE:  enabling of each individual AFC function is performed in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_BCR_MISC1"/>
          <text> and </text>
          <reference ref_type="ref_prop" ref_text="MODEM_AFC_MISC"/>
          <text> properties.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2e" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc88900-62d6-11e4-bc45-180373e564d0</enum_set_id>
            </field>
            <field name="AFCBD" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, enables the use of adaptive RX bandwidth across the packet. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2e" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc888fd-62d6-11e4-a70d-180373e564d0</enum_set_id>
            </field>
            <field name="AFC_GAIN_DIV" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reduces AFC loop gain by half when set.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2e" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc8b00a-62d6-11e4-a6ac-180373e564d0</enum_set_id>
            </field>
            <field name="AFCGAIN" short_desc="" fsize="13" ftype="U8" fformat="hex" value_min="0" value_max="8191" value_default="873" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>13-bit AFC loop gain value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x2e" parameter_bit_msb="4" fsize="5" split_msb="12" split_lsb="8"/>
          <mapping parameter_start_index="0x2f" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AFC_LIMITER" group_name="MODEM" item_name="AFC_LIMITER" short_desc="" group_num="0x20" index_start="0x30" index_end="0x31" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0040" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Set the AFC limiter value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for Automatic Frequency Correction (AFC) functionality in which the frequency error of the received signal is measured     and used to adjust the PLL Synthesizer to position the down-converted IF signal in the center of the IF bandwidth.    </text>
            <li/>
            <text>This property provides a "watchdog" upper limit on how far the AFC tracking loop may vary from the commanded channel center frequency (i.e., due to tracking on noise).    Upon reaching this limit, the AFC algorithm is reset to begin reacquisition from the channel center frequency. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AFC_LIMITER" short_desc="" index_start="0x30" index_end="0x31" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="AFCLIM" short_desc="" fsize="15" ftype="U8" fformat="hex" value_min="0" value_max="32767" value_default="64" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>15-bit AFC limiter value.     If the frequency error measured by the AFC correction algorithm exceeds this value,     the AFC algorithm is reset to begin reacquisition from channel center frequency.
    </text>
          <li/>
          <text>The AFC limiter value should be viewed as a 14-bit value plus an additional bit that enables an 8x scale factor.     If AFCLIM[14] = '0', then the AFC limiter value is AFCLIM[13:0].     If AFCLIM[14] = '1', then the AFC limiter value is AFCLIM[13:0]*8.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x30" parameter_bit_msb="6" fsize="7" split_msb="14" split_lsb="8"/>
          <mapping parameter_start_index="0x31" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AFC_MISC" group_name="MODEM" item_name="AFC_MISC" short_desc="" group_num="0x20" index_start="0x32" index_end="0x32" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0xa0" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies miscellaneous AFC control bits.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Specifies miscellaneous bits for control of AFC functionality.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AFC_MISC" short_desc="" index_start="0x32" index_end="0x32" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ENAFCFRZ" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the AFC will operate over the entire packet, or will be frozen after gear switching.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc8fe32-62d6-11e4-89d7-180373e564d0</enum_set_id>
            </field>
            <field name="ENFBPLL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the estimation of frequency error (i.e., AFC correction value) will be provided as feedback to adjust the PLL Synthesizer frequency.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc8fe34-62d6-11e4-b5b2-180373e564d0</enum_set_id>
            </field>
            <field name="EN2TB_EST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether AFC correction uses the estimation of frequency error developed by the Moving Average or Min-Max detector in the Asynchronous Demodulator, or the 2*Tb estimator in the Synchronous Demodulator.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc92542-62d6-11e4-a199-180373e564d0</enum_set_id>
            </field>
            <field name="ENFZPMEND" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the AFC will freeze at the end of the '...10101...' Preamble pattern (i.e., boundary between Preamble and Sync Word).        </text>
          <li/>
          <text>This functionality may be useful if a very long Preamble is used and very good frequency error correction is desired.          Setting the ENAFCFRZ bit will take precedence over setting this bit (i.e., the AFC may be frozen earlier, as determined by the gear switching source).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc92544-62d6-11e4-9ab5-180373e564d0</enum_set_id>
            </field>
            <field name="ENAFC_CLKSW" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the clock source for the 2*Tb frequency estimator is switched from a free-running bit clock to the BCR's bit clock upon detection of PREAMBLE_VALID. </text>
          <li/>
          <text>This bit is most useful when used together with the ENFZPMEND bit; that is, when a long Preamble is available and very good frequency error correction is desired. </text>
          <li/>
          <text>This bit has no effect if the EN2TB_EST bit is not also set (i.e., if the Asynchronous Demodulator is in use.)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc92546-62d6-11e4-8f2e-180373e564d0</enum_set_id>
            </field>
            <field name="OOK_ZEROG" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip is capable of receiving an OOK signal while operating in zero-IF mode.  (Note:  this feature is currently disabled in firmware.)        </text>
          <li/>
          <text>It is important that the received OOK signal not be located precisely at zero frequency, as signals near DC are removed by filtering. </text>
          <li/>
          <text>To guard against this, pseudo-random (G)FSK modulation is added to the RX LO, thus ensuring that the received signal is not statically positioned near DC.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc94c53-62d6-11e4-b8ca-180373e564d0</enum_set_id>
            </field>
            <field name="NON_FRZEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether AFC correction to the PLL is frozen. </text>
          <li/>
          <text>This bit only has an effect for a very specific chip configuration: a) the Asynchronous Demodulator is in use, b) the modulation type is not OOK, and c) the Min-Max detector is used to develop the slicing threshold level (as configured in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_OOK_MISC"/>
          <text> property).        </text>
          <li/>
          <text>When configured in this fashion, the chip will normally freeze AFC correction to the PLL when a sufficient length of consecutive 1's or 0's is encountered, as the chip may not be able to correctly estimate the frequency error within the given search period.    </text>
          <li/>
          <text>The consecutive number of search periods is defined by </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH:SCH_FRZTH"/>
          <text>, while the length of each search period is defined by </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH:SCHPRD_HI"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc94c55-62d6-11e4-8c4f-180373e564d0</enum_set_id>
            </field>
            <field name="LARGE_FREQ_ERR" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Setting this bit expands the range of the AFC acquisition algorithm.  It is recommended to set this bit when the expected frequency error is larger than 12*Symbol_Rate.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc97363-62d6-11e4-9abc-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AFC_ZIFOFF" group_name="MODEM" item_name="AFC_ZIFOFF" short_desc="" group_num="0x20" index_start="0x33" index_end="0x33" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>AFC fixed frequency offset in zero IF mode.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC fixed frequency offset in zero IF mode.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AFC_ZIFOFF" short_desc="" index_start="0x33" index_end="0x33" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ZEROFF" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_ADC_CTRL" group_name="MODEM" item_name="ADC_CTRL" short_desc="" group_num="0x20" index_start="0x34" index_end="0x34" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Sigma Delta ADC controls.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property configures various options in the sigma delta ADC.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ADC_CTRL" short_desc="" index_start="0x34" index_end="0x34" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="HGAIN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc9c184-62d6-11e4-977b-180373e564d0</enum_set_id>
            </field>
            <field name="EN_DRST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc9c182-62d6-11e4-905a-180373e564d0</enum_set_id>
            </field>
            <field name="REALADC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc99a76-62d6-11e4-902f-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AGC_CONTROL" group_name="MODEM" item_name="AGC_CONTROL" short_desc="" group_num="0x20" index_start="0x35" index_end="0x35" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0xe0" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Miscellaneous control bits for the Automatic Gain Control (AGC) function in the RX Chain.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property provides several miscellaneous control bits for the AGC functionality.     These control bits are primarily intended for engineering diagnostic purposes;    Silicon Labs does not recommend altering the values suggested by the WDS Calculator,    unless required to accommodate unusual customer applications.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AGC_CONTROL" short_desc="" index_start="0x35" index_end="0x35" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="AGCOVPKT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the AGC operates over the entire packet, or only during acquisition of the Preamble.
    </text>
          <li/>
          <text>Reductions in gain (in the event of signal level increases) are always allowed at any time, regardless of the state of this bit.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fca36b6-62d6-11e4-b7e1-180373e564d0</enum_set_id>
            </field>
            <field name="IFPDSLOW" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains peak detectors in the IF chain for the purpose of sensing the signal level at the outputs of the IF PGAs.      The information from these peak detectors is used by the AGC algorithm to adjust the gain of the RX chain (PGA and LNA).
    </text>
          <li/>
          <text>	In the event the signal level increases abruptly, it is desirable to decrease the gain rapidly else compression may occur in the RX chain.      The IFPDSLOW bit controls the step size of gain reductions to the PGA, and thus affects the slope or speed of the AGC attack time.
    </text>
          <li/>
          <text>This bit affects only the rate of gain decreases; increases in gain are always performed in 3 dB steps.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fca36b4-62d6-11e4-a313-180373e564d0</enum_set_id>
            </field>
            <field name="RFPDSLOW" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip contains RF peak detectors for the purpose of sensing the signal level at the output of the LNA.     The information from these peak detectors is used by the AGC algorithm to adjust the gain of the RX chain (PGA and LNA).
    </text>
          <li/>
          <text>In the event the signal level increases abruptly, it is desirable to decrease the gain rapidly else compression may occur in the RX chain.     The RFPDSLOW bit controls the step size of gain reductions to the LNA, and thus affects the slope or speed of the AGC attack time.
    </text>
          <li/>
          <text>This bit affects only the rate of gain decreases; increases in gain are always performed in 3 dB steps.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fca0fa5-62d6-11e4-80e0-180373e564d0</enum_set_id>
            </field>
            <field name="SGI_N" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether gain increases are allowed due to selection of a weak antenna during the Antenna Diversity algorithm.
    </text>
          <li/>
          <text>This bit is effective only in ANT-DIV mode, and only during acquisition of the Preamble (when the signal strength of the two antennas is being evaluated).
    </text>
          <li/>
          <text>This functionality is provided to prevent temporary overload of the RX Chain due to final selection of a strong antenna,    after first adjusting the gain to a high value as a result of evaluation of a low signal on a weak antenna.
    </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fca0fa3-62d6-11e4-8acc-180373e564d0</enum_set_id>
            </field>
            <field name="AGC_SLOW" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The period of the AGC cycle (including both a measurement window period and a gain settling window period)     is normally configured by the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_AGC_WINDOW_SIZE"/>
          <text> property.
    </text>
          <li/>
          <text>In the event that the AGC cycle speed cannot be configured to a sufficiently low value,    the AGC speed may be reduced by an additional factor of 8x by setting the AGC_SLOW bit.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc9e897-62d6-11e4-83e5-180373e564d0</enum_set_id>
            </field>
            <field name="FORCE_ADC_GAIN_LOW" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Forces the ADC input gain to be reduced by 6dB.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc9e895-62d6-11e4-9f45-180373e564d0</enum_set_id>
            </field>
            <field name="ADC_GAIN_COR_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the input gain of the RX A/D Converter is reduced when the condition of minimum AGC gain is detected.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc9e893-62d6-11e4-96fd-180373e564d0</enum_set_id>
            </field>
            <field name="RST_PKDT_PERIOD" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the period at which the IF and RF peak detectors are reset. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc9c189-62d6-11e4-8247-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RESERVED_20_36" group_name="MODEM" item_name="RESERVED_20_36" short_desc="" group_num="0x20" index_start="0x36" index_end="0x36" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Reserved.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RESERVED_20_36" short_desc="" index_start="0x36" index_end="0x36" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED_20_36" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reserved_20_36</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x36" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RESERVED_20_37" group_name="MODEM" item_name="RESERVED_20_37" short_desc="" group_num="0x20" index_start="0x37" index_end="0x37" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Reserved.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RESERVED_20_37" short_desc="" index_start="0x37" index_end="0x37" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED_20_37" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reserved_20_37</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x37" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AGC_WINDOW_SIZE" group_name="MODEM" item_name="AGC_WINDOW_SIZE" short_desc="" group_num="0x20" index_start="0x38" index_end="0x38" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x11" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies the size of the measurement and settling windows for the AGC algorithm. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>One cycle of the AGC algorithm consists of a measurement window period, a (potential) gain adjustment, and a gain settling window period.
    </text>
            <li/>
            <text>	During the measurement window period, the signal level is measured by peak detectors located at the outputs of the LNA and PGA gain stages.        Gain adjustments (up or down) are performed depending upon whether the measured signal level falls within an amplitude threshold window.
    </text>
            <li/>
            <text>	The periods of both the measurement window and the gain settling window are adjustable.         It is necessary that the measurement window is sufficient in length to allow capture of a peak of the sinusoidal IF signal.         As the IF frequency used by the chip is configurable, the measurement window must also be configurable.
    </text>
            <li/>
            <text>	The units of the MEASWIN and SETTLEWIN fields are in periods of the oversampling clock for the Bit Clock Recovery (BCR) loop        (e.g., typically 8 to 12 times the received data rate).
    </text>
            <li/>
            <text>	In the event that the window times obtained for the maximum values of MEASWIN and SETTLEWIN are not sufficiently long,        their effective values may be simultaneously increased by a factor of 8x by setting the AGC_SLOW bit in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_AGC_CONTROL"/>
            <text> property.        (This need is unlikely to occur.)
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AGC_WINDOW_SIZE" short_desc="" index_start="0x38" index_end="0x38" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MEASWIN" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="1" value_max="15" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> Size of the signal level measurement window for the AGC algorithm.
    </text>
          <li/>
          <text>Effective measurement time is: </text>
          <latex equation="MEAS\_TIME = (\frac{MEASWIN \times 2^{3 \times AGCSLOW}}{F_{S BCR}})" dpi="150" alt="" caption=""/>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x38" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="SETTLEWIN" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="1" value_max="15" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> Size of the gain settling window for the AGC algorithm.
    </text>
          <li/>
          <text> Effective settling time is: </text>
          <latex equation="SETTLE\_TIME = (\frac{SETTLEWIN \times 2^{3 \times AGCSLOW}}{F_{S BCR}})" dpi="150" alt="" caption=""/>
          <text> </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x38" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AGC_RFPD_DECAY" group_name="MODEM" item_name="AGC_RFPD_DECAY" short_desc="" group_num="0x20" index_start="0x39" index_end="0x39" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x10" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Sets the decay time of the RF peak detectors. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains RF peak detectors in the LNA for the purpose of sensing the signal level at the output of the LNA.          The information from these peak detectors is used by the AGC algorithm to adjust the gain of the RX chain (PGA and LNA).
    </text>
            <li/>
            <text>	It is usually desirable for AGC circuitry to attack quickly (rapidly decrease the gain when the signal level increases)        but decay slowly (slowly increase the gain when the signal level decreases).
    </text>
            <li/>
            <text>	To accomplish the slow decay, the chip requires that the peak detectors indicate a consecutive number of "signal below threshold" conditions before the gain is increased.         The requirement for consistent indication for gain increase is advisable to prevent gain chattering.        The required number of consecutive indications is set by the RFPD_DECAY value.
</text>
            <li/>
            <text>	It is usually recommended to set the MODEM_AGC_IFPD_DECAY and MODEM_AGC_RFPD_DECAY properties to identical values.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AGC_RFPD_DECAY" short_desc="" index_start="0x39" index_end="0x39" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RFPD_DECAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="1" value_max="255" value_default="16" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the consecutive number of AGC cycles for which the RF peak detectors must give a consistent increase gain indication, before the gain increase is allowed.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x39" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_AGC_IFPD_DECAY" group_name="MODEM" item_name="AGC_IFPD_DECAY" short_desc="" group_num="0x20" index_start="0x3a" index_end="0x3a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x10" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Sets the decay time of the IF peak detectors.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains peak detectors in the IF chain for the purpose of sensing the signal level at the outputs of the IF PGAs.          The information from these peak detectors is used by the AGC algorithm to adjust the gain of the RX chain (PGA and LNA).
    </text>
            <li/>
            <text>	It is usually desirable for AGC circuitry to attack quickly (rapidly decrease the gain when the signal level increases)        but decay slowly (slowly increase the gain when the signal level decreases).
    </text>
            <li/>
            <text>	To accomplish the slow decay, the chip requires that the peak detectors indicate a consecutive number of "signal below threshold" conditions before the gain is increased.        The requirement for consistent indication for gain increase is advisable to prevent gain chattering.          The required number of consecutive indications is set by the IFPD_DECAY value.
    </text>
            <li/>
            <text>	It is usually recommended to set the MODEM_AGC_IFPD_DECAY and MODEM_AGC_RFPD_DECAY properties to identical values.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="AGC_IFPD_DECAY" short_desc="" index_start="0x3a" index_end="0x3a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="IFPD_DECAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="1" value_max="255" value_default="16" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the consecutive number of AGC cycles for which the IF peak detectors must give a consistent increase gain indication, before the gain increase is allowed.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x3a" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_FSK4_GAIN1" group_name="MODEM" item_name="FSK4_GAIN1" short_desc="" group_num="0x20" index_start="0x3b" index_end="0x3b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x0b" activation_name="" activation_mode_var_name="" activation_logic="feature_4FSK &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies the gain factor of the secondary branch in 4(G)FSK ISI-suppression.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Controls 4(G)FSK suppression gain.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FSK4_GAIN1" short_desc="" index_start="0x3b" index_end="0x3b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSK_ISIS_DISABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Second phase compensation factor for 4(G)FSK.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x3b" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcb211e-62d6-11e4-8324-180373e564d0</enum_set_id>
            </field>
            <field name="4FSK_GAIN1" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="" value_max="" value_default="11" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Gain factor of the secondary branch in 4(G)FSK ISI-suppression.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x3b" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_FSK4_GAIN0" group_name="MODEM" item_name="FSK4_GAIN0" short_desc="" group_num="0x20" index_start="0x3c" index_end="0x3c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x1c" activation_name="" activation_mode_var_name="" activation_logic="feature_4FSK &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies the gain factor of the primary branch in 4(G)FSK ISI-suppression.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Controls 4(G)FSK suppression gain.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FSK4_GAIN0" short_desc="" index_start="0x3c" index_end="0x3c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PHASE_COMP_2FSK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, phase compensation is enabled.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x3c" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcb482e-62d6-11e4-891b-180373e564d0</enum_set_id>
            </field>
            <field name="4FSK_GAIN0" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="" value_max="" value_default="28" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x3c" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_FSK4_TH" group_name="MODEM" item_name="FSK4_TH" short_desc="" group_num="0x20" index_start="0x3d" index_end="0x3e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x4000" activation_name="" activation_mode_var_name="" activation_logic="feature_4FSK &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>16 bit 4(G)FSK slicer threshold.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>16 bit4(G)FSK slicer threshold.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FSK4_TH" short_desc="" index_start="0x3d" index_end="0x3e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSKTH" short_desc="" fsize="16" ftype="U8" fformat="hex" value_min="" value_max="" value_default="16384" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x3d" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x3e" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_FSK4_MAP" group_name="MODEM" item_name="FSK4_MAP" short_desc="" group_num="0x20" index_start="0x3f" index_end="0x3f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_4FSK &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_4FSK &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>4(G)FSK symbol mapping code.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip is capable of transmitting and receiving 4(G)FSK modulation.    In this type of modulation, pairs of data bits are encoded/decoded into 1-of-4 possible frequency deviation levels.     This property controls the mapping of bit pairs into deviation levels.    </text>
            <li/>
            <text>The four deviation levels are evenly spaced and symmetrical around the channel center frequency.     As an example, the deviation levels for a 4(G)FSK modulation protocol with 10kHz spacing between levels would be:  -15kHz, -5kHz, +5 kHz, and +15 kHz.     </text>
            <li/>
            <text>By convention, these four deviation levels are often referred to as the -3F, -1F, +1F, and +3F levels.     This naming convention arises from the fact that the outer deviation    (i.e., the difference between channel center frequency and the outer-most deviation levels) is always 3x the inner deviation.    </text>
            <li/>
            <text>There are 24 unique ways in which pairs of bits may be mapped to the four deviation levels.     These methods are enumerated below.    The coding of the enumerations is read (left to right) as:  -3F, -1F, +1F, and +3F.    </text>
            <li/>
            <text>Using MODEM_FSK4_MAP = 0x00 as an example, the bit pair '00' would be mapped to the -3F level,     the bit pair '01' would be mapped to the -1F level, the bit pair '11' to the +1F level, and the '10' bit pair to the +3F level.    </text>
            <li/>
            <text>It is important that the TX and RX sides of the link use the same 4(G)FSK symbol mapping, else establishment of the link may not be possible.      Also, test equipment vendors may not all use the same default symbol mapping; settings that work with one piece of lab test equipment may not work with another.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FSK4_MAP" short_desc="" index_start="0x3f" index_end="0x3f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="4FSKMAP" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x3f" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5fcb964c-62d6-11e4-a20c-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_OOK_PDTC" group_name="MODEM" item_name="OOK_PDTC" short_desc="" group_num="0x20" index_start="0x40" index_end="0x40" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x2b" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the attack and decay times of the OOK Peak Detector.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides two different methods of developing the slicing reference level for demodulation of an OOK signal:     Peak Detection, and a Moving Average Filter.    This property configures the attack and decay times of the OOK peak detector.
    </text>
            <li/>
            <text>The rate at which the peak detector charges or discharges is proportional to 2</text>
            <sup text="-ATTACK"/>
            <text> or 2</text>
            <sup text="-DECAY"/>
            <text>.    As a result, larger values of the ATTACK and DECAY parameters result in slower attack and decay times, respectively.     </text>
            <li/>
            <text>Please refer to </text>
            <reference ref_type="ref_prop" ref_text="MODEM_OOK_MISC"/>
            <text> for more details regarding configuration of the detector(s) used in OOK demodulation. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="OOK_PDTC" short_desc="" index_start="0x40" index_end="0x40" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ATTACK" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="0" value_max="7" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selection of the attack time of the OOK peak detector.     The peak detector charges at a rate proportional to 2</text>
          <sup text="-ATTACK"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x40" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
            </field>
            <field name="DECAY" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="11" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selection of the decay time of the OOK peak detector.     The peak detector discharges at a rate proportional to 2</text>
          <sup text="-DECAY"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x40" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_OOK_BLOPK" group_name="MODEM" item_name="OOK_BLOPK" short_desc="" group_num="0x20" index_start="0x41" index_end="0x41" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x0c" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the slicing reference level of the OOK Peak Detector.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides two different methods of developing the slicing reference level for demodulation of an OOK signal:     Peak Detection, and a Moving Average Filter.      This property configures the slicing reference level of the OOK peak detector.     </text>
            <li/>
            <text>The slicing reference level is defined as a selectable number of dB below the peak measured signal level. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="OOK_BLOPK" short_desc="" index_start="0x41" index_end="0x41" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BW_PK" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="12" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the slicing reference level of the OOK peak detector at a selectable number of dB below the peak measured level.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x41" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_OOK_CNT1" group_name="MODEM" item_name="OOK_CNT1" short_desc="" group_num="0x20" index_start="0x42" index_end="0x42" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0xa4" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>OOK control.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>OOK control.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="OOK_CNT1" short_desc="" index_start="0x42" index_end="0x42" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="S2P_MAP" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x42" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc329a-62d6-11e4-a1c0-180373e564d0</enum_set_id>
            </field>
            <field name="OOKFRZEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit only has an effect after preamble is detected.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x42" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc3298-62d6-11e4-8f8c-180373e564d0</enum_set_id>
            </field>
            <field name="MA_FREQDWN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, estimated frequency from MA detector  will be trunked 4 bits to avoid overflow.
    </text>
          <li/>
          <text>AFC gain should be increased 16 times if this  bit is set.
    </text>
          <li/>
          <text>It is recommended to set this bit for  Rb smaller than 1kbps and/or hModInd greater than 50  if MA detector's frequency error estimator is  selected.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x42" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RAW_SYN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, raw data output is synchronized to bit clock.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x42" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SLICER_FAST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit effects 2(G)FSK/OOK mode only.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x42" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc0b8c-62d6-11e4-9e1c-180373e564d0</enum_set_id>
            </field>
            <field name="SQUELCH" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x42" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc0b8a-62d6-11e4-901a-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_OOK_MISC" group_name="MODEM" item_name="OOK_MISC" short_desc="" group_num="0x20" index_start="0x43" index_end="0x43" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x03" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Selects the detector(s) used for demodulation of an OOK signal, or for demodulation of a (G)FSK signal when using the asynchronous demodulator.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip internally implements two different types of demodulator circuits:  a synchronous demodulator and an asynchronous demodulator.  The synchronous demodulator is typically used for reception of (G)FSK signals with a standard Preamble and packet structure, while the asynchronous demodulator is typically used for reception of (G)FSK signals with non-standard Preamble and packet structures, as well as for all OOK signals.    </text>
            <li/>
            <text>Within the asynchronous demodulator, several different types of detectors may be selected to establish the voltage reference level for slicing the received data bits.    </text>
            <li/>
            <text>This property is used to select among the following types of detectors:  a moving average filter, a peak detector, and a min-max detector.    </text>
            <li/>
            <text>The moving average filter detector establishes the slicing threshold level based upon the average of the previous data bits, and thus works best when the data stream is balanced and contains numerous bit transitions (e.g., a Preamble pattern or Manchester-coded data).  This type of detector may be used with both OOK and (G)FSK signals.    </text>
            <li/>
            <text>The peak detector establishes the slicing threshold level as a selectable number of dB below the peak measured signal level.  This type of detector is applicable only for OOK signals.    </text>
            <li/>
            <text>The min-max detector establishes the slicing threshold level as the mid-point between the maximum and minimum detected frequency deviation levels.  This type of detector is applicable only for (G)FSK signals.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="OOK_MISC" short_desc="" index_start="0x43" index_end="0x43" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="OOKFASTMA" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the length of the moving average filter window (used to establish the slicing threshold value from the previous data bits) is as specified directly by the MODEM_RAW_SEARCH property, or the value in </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RAW_SEARCH"/>
          <text> is effectively increased by 2x.    </text>
          <li/>
          <text>This bit is effective only when demodulating an OOK signal, and allows trading off accuracy of the slicing threshold with response time to the first bit(s) of the OOK packet.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x43" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc59a8-62d6-11e4-9e86-180373e564d0</enum_set_id>
            </field>
            <field name="OOK_LIMIT_DISCHG" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures if the peak detector discharge is limited.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x43" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc80b7-62d6-11e4-87da-180373e564d0</enum_set_id>
            </field>
            <field name="OOK_SQUELCH_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When set, squelches the RXDATA bit stream output in real-time on a selected GPIO pin until signal arrival is detected.  This squelch functionality is only applicable when demodulating an OOK signal.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x43" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc80ba-62d6-11e4-93d5-180373e564d0</enum_set_id>
            </field>
            <field name="OOK_DISCHG_DIV" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>OOK Peak Detector discharge divider.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x43" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcc80bb-62d6-11e4-a08f-180373e564d0</enum_set_id>
            </field>
            <field name="DETECTOR" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the type of detector used to establish the slicing threshold for asynchronous demodulation of the data.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x43" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcca7c7-62d6-11e4-ba14-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RAW_SEARCH" group_name="MODEM" item_name="RAW_SEARCH" short_desc="" group_num="0x20" index_start="0x44" index_end="0x44" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x56" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Defines and controls the search period length for the Moving Average and Min-Max detectors.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip internally implements two different types of demodulator circuits:  a synchronous demodulator and an asynchronous demodulator.  The synchronous demodulator is typically used for reception of (G)FSK signals with a standard Preamble and packet structure, while the asynchronous demodulator is typically used for reception of (G)FSK signals with non-standard Preamble and packet structures, as well as for all OOK signals.    </text>
            <li/>
            <text>Within the asynchronous demodulator, several different types of detectors may be selected to establish the voltage reference level for slicing the received data bits, including a moving average filter, a peak detector, and a min-max detector.  The type of detector used in the asynchronous demodulator is selected in the MODEM_OOK_MISC property.
    The moving average filter and min-max detectors both establish the slicing threshold level based upon the values of the previous data bits.  This property is used to configure the number of previous data bits (i.e., search window length) over which the moving average and min-max detectors establish the slicing threshold level.    </text>
            <li/>
            <text>The search period length may be configured for different values before gear switching and after gear switching.  A shorter search period window is typically selected prior to gear switching, as the Preamble field usually contains regular bit transitions and fast acquisition is desirable.  A longer search period window is typically selected after gear switching, as the Payload fields may contain highly unbalanced data and irregular bit transitions; as a result, a longer search period may be required to capture both polarities of data bits for accurate establishment of the slicing threshold level.    </text>
            <li/>
            <text>Alternatively, the slicing threshold search engine may be "frozen" upon gear switching, such that no further adjustments to the slicing threshold level are made across the remainder of the packet.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RAW_SEARCH" short_desc="" index_start="0x44" index_end="0x44" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SCH_FRZEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the Moving Average or Min-Max slicing threshold search engine is frozen upon gear switching. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2c-62d6-11e4-a520-180373e564d0</enum_set_id>
            </field>
            <field name="SCH_FRZTH" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="1" value_max="7" value_default="5" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field only has an effect for a very specific chip configuration:     a) The Asynchronous Demodulator is in use.     b) The modulation type is not OOK.     c)The Min-Max detector is used to develop the slicing threshold level (as configured in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_OOK_MISC"/>
          <text> property).     d) Gear switching upon frequency settling is selected (as configured in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_AFC_GEAR"/>
          <text> property).     </text>
          <li/>
          <text>When configured in this fashion, the chip will gear switch when the estimated frequency error of the Min-Max detector remains within a window equal to 0.5*</text>
          <reference ref_type="ref_prop" ref_text="MODEM_RAW_EYE"/>
          <text> for a consecutive number of search periods.    </text>
          <li/>
          <text>The consecutive number of search periods is defined by SCH_FRZTH, while the length of each search period is defined by SCHPRD_HI.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
            </field>
            <field name="SCHPRD_HI" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the search period window length (in bit periods) over which the Moving Average filter or Min-Max detector establishes the slicing threshold level, prior to gear switching (i.e., during high gear).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcd1cf6-62d6-11e4-9e82-180373e564d0</enum_set_id>
            </field>
            <field name="SCHPRD_LOW" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the search period window length (in bit periods) over which the Moving Average filter or Min-Max detector establishes the slicing threshold level, after gear switching (i.e., during low gear).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcd1cf8-62d6-11e4-9b42-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RAW_SEARCH" group_name="MODEM" item_name="RAW_SEARCH" short_desc="" group_num="0x20" index_start="0x44" index_end="0x44" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x56" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Defines and controls the search period length for the Moving Average and Min-Max detectors.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip internally implements two different types of demodulator circuits:  a synchronous demodulator and an asynchronous demodulator.  The synchronous demodulator is typically used for reception of (G)FSK signals with a standard Preamble and packet structure, while the asynchronous demodulator is typically used for reception of (G)FSK signals with non-standard Preamble and packet structures, as well as for all OOK signals.    </text>
            <li/>
            <text>Within the asynchronous demodulator, several different types of detectors may be selected to establish the voltage reference level for slicing the received data bits, including a moving average filter, a peak detector, and a min-max detector.  The type of detector used in the asynchronous demodulator is selected in the MODEM_OOK_MISC property.
    The moving average filter and min-max detectors both establish the slicing threshold level based upon the values of the previous data bits.  This property is used to configure the number of previous data bits (i.e., search window length) over which the moving average and min-max detectors establish the slicing threshold level.    </text>
            <li/>
            <text>The search period length may be configured for different values before gear switching and after gear switching.  A shorter search period window is typically selected prior to gear switching, as the Preamble field usually contains regular bit transitions and fast acquisition is desirable.  A longer search period window is typically selected after gear switching, as the Payload fields may contain highly unbalanced data and irregular bit transitions; as a result, a longer search period may be required to capture both polarities of data bits for accurate establishment of the slicing threshold level.    </text>
            <li/>
            <text>Alternatively, the slicing threshold search engine may be "frozen" upon gear switching, such that no further adjustments to the slicing threshold level are made across the remainder of the packet.</text>
          </description>
        </descriptions>
          <comments>
          <text>Exists in revC parts for backwards compatibility with revB. Not intended for customers to use in revC due to hardware changes that this property used to write. Use </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RAW_SEARCH2"/>
          <text>.</text>
        </comments>
          <parameter_set name="RAW_SEARCH" short_desc="" index_start="0x44" index_end="0x44" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SCH_FRZEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the Moving Average or Min-Max slicing threshold search engine is frozen upon gear switching. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2c-62d6-11e4-a520-180373e564d0</enum_set_id>
            </field>
            <field name="SCH_FRZTH" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="1" value_max="7" value_default="5" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field only has an effect for a very specific chip configuration:     a) The Asynchronous Demodulator is in use.     b) The modulation type is not OOK.     c)The Min-Max detector is used to develop the slicing threshold level (as configured in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_OOK_MISC"/>
          <text> property).     d) Gear switching upon frequency settling is selected (as configured in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_AFC_GEAR"/>
          <text> property).     </text>
          <li/>
          <text>When configured in this fashion, the chip will gear switch when the estimated frequency error of the Min-Max detector remains within a window equal to 0.5*</text>
          <reference ref_type="ref_prop" ref_text="MODEM_RAW_EYE"/>
          <text> for a consecutive number of search periods.    </text>
          <li/>
          <text>The consecutive number of search periods is defined by SCH_FRZTH, while the length of each search period is defined by SCHPRD_HI.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
            </field>
            <field name="SCHPRD_HI" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the search period window length (in bit periods) over which the Moving Average filter or Min-Max detector establishes the slicing threshold level, prior to gear switching (i.e., during high gear).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcd6b18-62d6-11e4-8703-180373e564d0</enum_set_id>
            </field>
            <field name="SCHPRD_LOW" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the search period window length (in bit periods) over which the Moving Average filter or Min-Max detector establishes the slicing threshold level, after gear switching (i.e., during low gear).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x44" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcd9230-62d6-11e4-a4a4-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RAW_CONTROL" group_name="MODEM" item_name="RAW_CONTROL" short_desc="" group_num="0x20" index_start="0x45" index_end="0x45" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Defines gain and enable controls for raw / nonstandard mode.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Defines gain and enable controls for raw / nonstandard mode.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RAW_CONTROL" short_desc="" index_start="0x45" index_end="0x45" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="UNSTDPK" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x45" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcdb940-62d6-11e4-8492-180373e564d0</enum_set_id>
            </field>
            <field name="CONSCHK_BYP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x45" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcdb942-62d6-11e4-baa5-180373e564d0</enum_set_id>
            </field>
            <field name="PM_PATTERN" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>PM pattern configuration.  The preamble detection is done inside modem.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x45" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcdb944-62d6-11e4-a4bd-180373e564d0</enum_set_id>
            </field>
            <field name="RAWGAIN" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Raw data MA filter gain.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x45" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcde052-62d6-11e4-a66d-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RAW_EYE" group_name="MODEM" item_name="RAW_EYE" short_desc="" group_num="0x20" index_start="0x46" index_end="0x47" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x00a3" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>11 bit eye-open detector threshold.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>11 bit eye-open detector threshold.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RAW_EYE" short_desc="" index_start="0x46" index_end="0x47" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RAWEYE" short_desc="" fsize="11" ftype="U8" fformat="hex" value_min="" value_max="" value_default="163" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Eye-open detector threshold.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x46" parameter_bit_msb="2" fsize="3" split_msb="10" split_lsb="8"/>
          <mapping parameter_start_index="0x47" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_ANT_DIV_MODE" group_name="MODEM" item_name="ANT_DIV_MODE" short_desc="" group_num="0x20" index_start="0x48" index_end="0x48" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Antenna diversity mode settings.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic Antenna Diversity (AntDiv) functionality.     During AntDiv operation, the signal strength on two spatially-separated antennas is evaluated    and the stronger antenna is selected for reception over the remainder of the packet,     thus improving link quality in the presence of fading due to multi-path propagation.      This property configures various control bits for the AntDiv algorithm.    </text>
            <li/>
            <text>AntDiv functionality is only possible during reception of a packet with a Standard Preamble (i.e., 1010 or 0101 pattern).    </text>
            <li/>
            <text>Enabling the AntDiv algorithm creates the signals required for control of an external RF switch, but does not output them on GPIO pin(s).     It remains necessary to additionally configure the appropriate GPIO pin(s) to output the ANTENNA_1_SW and ANTENNA_2_SW control signals.    </text>
            <li/>
            <text>As the stronger antenna is not known prior to the arrival of the packet,    the AntDiv algorithm toggles between antennas with a period determined by the ANWAIT parameter.     This toggling action continues until a PREAMBLE_VALID signal is detected on one of the antennas.    </text>
            <li/>
            <text>The RSSI level for that antenna is evaluated and stored in memory.     The algorithm then briefly selects the alternate antenna and again evaluates the RSSI level.     The two RSSI levels are compared and the chip selects the stronger antenna for the remainder of the packet.    </text>
            <li/>
            <text>As there may be some slight loss of bit synchronization during the antenna switching process,    the chip qualifies the Preamble for a second time after selection of the good antenna.     During this 2</text>
            <sup text="nd"/>
            <text> phase evaluation, the Preamble detection threshold is reduced to a smaller value as specified in the </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_ANT_DIV_CONTROL:ANT2PM_THD"/>
            <text> parameter.    </text>
            <li/>
            <text>If the signal strength on the 1</text>
            <sup text="st"/>
            <text> antenna is sufficiently strong,    there is no need to evaluate the signal strength on the alternate antenna as no further improvement in link quality would be gained by selecting an even stronger signal.     In such a case, the evaluation phase on the 2</text>
            <sup text="nd"/>
            <text> antenna may be skipped entirely, as controlled by the SKIP2PH and SKIP2PHTH parameters. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ANT_DIV_MODE" short_desc="" index_start="0x48" index_end="0x48" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SWANT_TIMER" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the number of bit periods to wait for the RSSI value to stabilize during the 2</text>
          <sup text="nd"/>
          <text> phase antenna evaluation of the AntDiv algorithm.    </text>
          <li/>
          <text>Some amount of delay is necessary to allow the new signal level on the 2</text>
          <sup text="nd"/>
          <text> antenna to travel through the entire RX chain and to become stable (i.e., RX processing delay).    </text>
          <li/>
          <text>This field has no effect if not in AntDiv mode of operation.    </text>
          <li/>
          <text>The delay time (in bit periods) depends upon the amount of averaging performed on the RSSI signal     (selected by the </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_ANT_DIV_CONTROL:MATAP"/>
          <text> bit) and is given by the following formulas:
    </text>
          <latex equation="T = (SWANT\_TIMER \times 2) + 9 bit periods" dpi="150" alt="" caption=""/>
          <text>(MATAP = 0)
    </text>
          <latex equation="T = (SWANT\_TIMER \times 2) + 13 bit periods" dpi="150" alt="" caption=""/>
          <text>(MATAP = 1) </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x48" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fce7c91-62d6-11e4-bed8-180373e564d0</enum_set_id>
            </field>
            <field name="BYP1P5" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables a bias against the 2</text>
          <sup text="nd"/>
          <text> phase antenna evaluation.    </text>
          <li/>
          <text>By definition, a PREAMBLE_VALID signal was detected during the initial (1</text>
          <sup text="st"/>
          <text> phase) antenna evaluation,    and indicates the signal strength on that antenna is likely sufficient to receive the packet.     With this parameter, the chip may be configured to select the alternate antenna only if the 2</text>
          <sup text="nd"/>
          <text> phase antenna evaluation exceeds the signal strength on the 1</text>
          <sup text="st"/>
          <text> antenna by the selected amount of bias. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x48" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fce5582-62d6-11e4-9262-180373e564d0</enum_set_id>
            </field>
            <field name="SKIP2PH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables skipping of the 2</text>
          <sup text="nd"/>
          <text> phase of antenna evaluation on packets where the relative signal strength    of the 1</text>
          <sup text="st"/>
          <text> phase of antenna evaluation exceeds the threshold value selected in SKIP2PHTH,    thus reducing packet acquisition time.
    </text>
          <li/>
          <text>If the signal strength of the 1</text>
          <sup text="st"/>
          <text> phase of antenna evaluation does not exceed the threshold value,     the AntDiv algorithm proceeds with the 2</text>
          <sup text="nd"/>
          <text> phase of antenna evaluation. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x48" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fce5580-62d6-11e4-ad36-180373e564d0</enum_set_id>
            </field>
            <field name="SKIP2PHTH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the signal strength threshold for determining when the 2</text>
          <sup text="nd"/>
          <text> phase of antenna evaluation may be skipped.    </text>
          <li/>
          <text>This threshold is not an absolute value, but is a relative value measured between the RSSI on the initial antenna     (i.e., on which the 1</text>
          <sup text="st"/>
          <text> PREAMBLE_VALID indication was found) and the RSSI value on the previous antenna     (presumably taken on noise prior to the arrival of the packet).      As a result, this value serves as an approximate "dB above background noise level" threshold.
    </text>
          <li/>
          <text>This parameter has no effect if the SKIP2PH bit is not also set.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x48" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fce2e73-62d6-11e4-bba6-180373e564d0</enum_set_id>
            </field>
            <field name="ANWAIT" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="0" value_max="7" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the time period between toggling selection of antennas prior to arrival of the packet.      (Periodic toggling is necessary during the initial search phase as the stronger antenna is not known prior to arrival of the packet.)    </text>
          <li/>
          <text>This field has no effect if not in AntDiv mode of operation.    </text>
          <li/>
          <text>The time period between antenna toggling is in increments of bit periods, and depends upon whether AFC is enabled in </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_AFC_GAIN:ENAFC"/>
          <text> according to the following formulas:
</text>
          <latex equation="T = (ANWAIT + 2) \times 4 + 3 bit periods" dpi="150" alt="" caption=""/>
          <text> (AFC enabled)
</text>
          <latex equation="T = (ANWAIT + 2) \times 2 + 3 bit periods" dpi="150" alt="" caption=""/>
          <text> (AFC disabled)
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x48" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_ANT_DIV_CONTROL" group_name="MODEM" item_name="ANT_DIV_CONTROL" short_desc="" group_num="0x20" index_start="0x49" index_end="0x49" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x80" activation_name="" activation_mode_var_name="" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Specifies controls for the Antenna Diversity algorithm.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic Antenna Diversity (AntDiv) functionality.  This property configures various control bits for the AntDiv algorithm.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MODEM_ANT_DIV_MODE"/>
            <text> for more details regarding the Antenna Diversity functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ANT_DIV_CONTROL" short_desc="" index_start="0x49" index_end="0x49" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ANT2PM_THD" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="8" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Some slight loss of bit synchronization may be introduced during the antenna switching process.    As a result, it is necessary to re-acquire bit timing and re-qualify the Preamble after final selection of the best antenna.    </text>
          <li/>
          <text>During this re-qualification process, the Preamble detection threshold is reduced     (from the value specified in the </text>
          <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_STD_1:RX_THRESH"/>
          <text> field) to the smaller value specified in the ANT2PM_THD parameter.    </text>
          <li/>
          <text>This field has no effect if not in AntDiv mode of operation. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x49" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="MATAP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the amount of averaging performed on the RSSI measurement by selecting the number of taps for a moving average.
    </text>
          <li/>
          <text>Greater averaging allows for reduced noise variation on the measured RSSI value, but results in a longer required measurement time.
    </text>
          <li/>
          <text>This bit has no effect if not in AntDiv mode of operation. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x49" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcecaaf-62d6-11e4-aaf4-180373e564d0</enum_set_id>
            </field>
            <field name="ANTDIV" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>"Enables/disables operation of the AntDiv algorithm, resulting in generation of control signals appropriate for control of an antenna switch.                </text>
          <li/>
          <text>GPIO pin(s) must be additionally configured using </text>
          <reference ref_type="ref_cmd" ref_text="GPIO_PIN_CFG"/>
          <text> to output the ANTENNA_1_SW and ANTENNA_2_SW control signals generated by the AntDiv algorithm.                </text>
          <li/>
          <text>The functionality of the ANTENNA_1_SW and ANTENNA_2_SW control signals also depends upon the operating mode of the chip (i.e., in RX mode, non-RX mode, or SLEEP mode). </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x49" parameter_bit_msb="2" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcea3a3-62d6-11e4-9ce7-180373e564d0</enum_set_id>
            </field>
            <field name="RESERVED" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reserved bits (should always be written to 0).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x49" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_THRESH" group_name="MODEM" item_name="RSSI_THRESH" short_desc="" group_num="0x20" index_start="0x4a" index_end="0x4a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0xff" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the RSSI threshold. </text>
        </summary>
          <descriptions>
          <description activation_logic="!feature_REVC" visibility_logic="">
            <text>Selects the threshold for Clear Channel Assessment (CCA) and generation of the RSSI interrupt.
    </text>
            <li/>
            <text>If the Current RSSI value is above this threshold, a GPIO pin configured to output the CCA signal will be high.
    </text>
            <li/>
            <text>If the Current RSSI value crosses above this threshold, the RSSI interrupt will be generated. </text>
            <li/>
            <text>If enabled in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL"/>
            <text> property,    the Latched RSSI value may also be compared against this threshold.     The purpose of the comparison is to determine if the Latched RSSI value is below     (not above) the threshold;    if so, the chip proceeds to the specified </text>
            <reference ref_type="ref_cmd_arg_field" ref_text="START_RX:NEXT_STATE1:RXTIMEOUT_STATE"/>
            <text> and generates a PREAMBLE_INVALID interrupt.</text>
          </description>
          <description activation_logic="feature_REVC" visibility_logic="">
            <text>Selects the threshold for Clear Channel Assessment (CCA) and generation of the RSSI interrupt.
    </text>
            <li/>
            <text>If the Current RSSI value is above this threshold, a GPIO pin configured to output the CCA signal will be high.
    </text>
            <li/>
            <text>If the Current RSSI value crosses above this threshold, the RSSI interrupt will be generated. </text>
            <li/>
            <text>If the Latched RSSI value crosses above this threshold, the Latched RSSI interrupt will be generated.</text>
            <li/>
            <text>If enabled in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL"/>
            <text> property,    the Latched RSSI value may also be compared against this threshold.     The purpose of the comparison is to determine if the Latched RSSI value is below     (not above) the threshold;    if so, the chip proceeds to the specified </text>
            <reference ref_type="ref_cmd_arg_field" ref_text="START_RX:NEXT_STATE1:RXTIMEOUT_STATE"/>
            <text> and generates a PREAMBLE_INVALID interrupt.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_THRESH" short_desc="" index_start="0x4a" index_end="0x4a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_THRESH" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="255" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects threshold for Clear Channel Assessment and generation of the RSSI interrupt (based upon comparison with the Current RSSI value).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4a" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_JUMP_THRESH" group_name="MODEM" item_name="RSSI_JUMP_THRESH" short_desc="" group_num="0x20" index_start="0x4b" index_end="0x4b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x0c" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the RSSI Jump Detection threshold.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides the ability to detect a jump change in RSSI, and to take action as a result.    Please refer to </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_CONTROL2"/>
            <text> for more details regarding configuration of RSSI Jump Detection functionality.
    </text>
            <li/>
            <text>This property configures the threshold value for RSSI Jump Detection, in steps of 1dB.    If the change in RSSI level (measured over a configurable amount of time) exceeds this threshold value,    an RSSI Jump Detect interrupt event will be generated. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_JUMP_THRESH" short_desc="" index_start="0x4b" index_end="0x4b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSIJMPTHD" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="12" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the threshold value for RSSI Jump Detection, in steps of 1dB.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4b" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_CONTROL" group_name="MODEM" item_name="RSSI_CONTROL" short_desc="" group_num="0x20" index_start="0x4c" index_end="0x4c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Control of the averaging modes and latching time for reporting RSSI value(s).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Selects if the RSSI value is latched, and at what point in the packet it is latched.     The Latched RSSI value may be read by a Fast Response Register, or returned by the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command.
    </text>
            <li/>
            <text>o	Selects the number of bit periods over which the RSSI value is measured or averaged.
    </text>
            <li/>
            <text>Selects if the Latched RSSI value is compared against the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text>     value, for the purpose of exiting to the RXTIMEOUT_STATE if below threshold.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_CONTROL" short_desc="" index_start="0x4c" index_end="0x4c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHECK_THRESH_AT_LATCH" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="feature_REVB" visibility_logic="">
          <text>If this bit is enabled, the Latched RSSI value is compared against the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> value.               If the Latched RSSI is below threshold, the chip will transition to the specified               </text>
          <reference ref_type="ref_cmd_arg" ref_text="START_RX:RXTIMEOUT_STATE"/>
          <text> and the INVALID_PREAMBLE interrupt will be asserted.              If the Latched RSSI is above threshold, the chip will continue reception. </text>
          <li/>
          <text>The Latched RSSI exceeding the threshold will not generate an RSSI interrupt event; the RSSI interrupt                       is generated by the Current RSSI exceeding the threshold.</text>
        </description>
        <description activation_logic="feature_REVC" visibility_logic="">
          <text>If this bit is enabled, the Latched RSSI value is compared against the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> value.               If the Latched RSSI is below threshold, the chip will transition to the specified               </text>
          <reference ref_type="ref_cmd_arg" ref_text="START_RX:RXTIMEOUT_STATE"/>
          <text> and the INVALID_PREAMBLE interrupt will be asserted.              If the Latched RSSI is above threshold, the chip will continue reception. </text>
          <li/>
          <text>The Latched RSSI exceeding the threshold will generate a Latched RSSI interrupt event. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4c" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcf8e0b-62d6-11e4-a050-180373e564d0</enum_set_id>
            </field>
            <field name="AVERAGE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>"Selects the number of bit periods over which the RSSI value is measured and averaged.                </text>
          <li/>
          <text>The setting of this bit affects both Current RSSI and Latched RSSI values.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4c" parameter_bit_msb="4" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fcf66fe-62d6-11e4-b699-180373e564d0</enum_set_id>
            </field>
            <field name="LATCH" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the time in the packet at which the Latched RSSI value is latched.
              </text>
          <li/>
          <text>Certain latching instants are available only if averaging is enabled by setting AVERAGE = 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4c" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fcf66fc-62d6-11e4-aac8-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_CONTROL2" group_name="MODEM" item_name="RSSI_CONTROL2" short_desc="" group_num="0x20" index_start="0x4d" index_end="0x4d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RSSI Jump Detection control.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides the ability to detect a jump change in RSSI, and to take action as a result.     This functionality may be useful in detection of interference or a "collision" from a secondary incoming packet.    </text>
            <li/>
            <text>This property configures various aspects of RSSI Jump Detection.     The chip is capable of detecting a jump change in RSSI in either direction (i.e., either a signal increase or a signal decrease).     Both polarities of jump detection may be enabled simultaneously, resulting in detection of a Jump-Up or Jump-Down.
    </text>
            <li/>
            <text>The change in RSSI must exceed the threshold value set in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_JUMP_THRESH"/>
            <text> before being reported as an RSSI Jump event.    The chip may be configured to reset the RX state machine upon detection of an RSSI Jump,     and thus to automatically begin re-acquisition of the packet.      The chip may also be configured to generate an interrupt,    as enabled through the </text>
            <reference ref_type="ref_prop_field" ref_text="INT_CTL_MODEM_ENABLE:RSSI_JUMP_EN"/>
            <text> bit.    </text>
            <li/>
            <text>This functionality is intended to detect an abrupt change in RSSI level,     and to not respond to a slow gradual change in RSSI level.      This is accomplished by comparing the difference in RSSI level over a programmable time period (selected by the JMPDLYLEN parameter).      In this fashion, the chip effectively evaluates the slope of the change in RSSI level.    </text>
            <li/>
            <text>The arrival of a desired packet (i.e., the transition from receiving noise to receiving a valid signal) will likely be detected as an RSSI Jump event.      For this reason, it is recommended to enable this feature in mid-packet (i.e., after signal qualification such as PREAMBLE_VALID.) </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_CONTROL2" short_desc="" index_start="0x4d" index_end="0x4d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSIJMP_DWN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables detection of an RSSI jump in the downwards direction.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4d" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd0033d-62d6-11e4-9430-180373e564d0</enum_set_id>
            </field>
            <field name="RSSIJMP_UP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables detection of an RSSI jump in the upwards direction</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4d" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd0033b-62d6-11e4-8091-180373e564d0</enum_set_id>
            </field>
            <field name="ENRSSIJMP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables/disables RSSI jump detection.     This bit must be enabled before the jump direction bits (RSSIJMP_UP and RSSIJMP_DWN) have effect.    </text>
          <li/>
          <text>An RSSI Jump Detect interrupt event will be generated when the RSSI difference    (measured between time intervals of 2*Tb or 4*Tb) exceeds the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_JUMP_THRESH"/>
          <text> value. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4d" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcfdc32-62d6-11e4-9ab8-180373e564d0</enum_set_id>
            </field>
            <field name="JMPDLYLEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the time period over which the difference in RSSI level is measured.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4d" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcfdc30-62d6-11e4-b373-180373e564d0</enum_set_id>
            </field>
            <field name="ENJMPRX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, RSSI jumping detection will force  RX machine to reset.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4d" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fcfdc2e-62d6-11e4-a34d-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_COMP" group_name="MODEM" item_name="RSSI_COMP" short_desc="" group_num="0x20" index_start="0x4e" index_end="0x4e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x32" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_REVB &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RSSI compensation value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for returning the Received Signal Strength Indication (RSSI) value through the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command.     The returned RSSI value is an 8-bit unsigned word whose value is proportional to the strength of the received signal.    The RSSI value returned by the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command is in increments of approximately 0.5 dB per bit.	</text>
            <li/>
            <text>Silicon Labs cannot be aware of the exact RX matching topology and matching component values in use by all customers.    Customer applications may vary in the presence or absence of preselection filtering, an external LNA, or RF switch.    As a result, Silicon Labs does not guarantee that a given RSSI value corresponds to an exact RF input power level (in dBm).
	</text>
            <li/>
            <text>The chip provides for an RSSI compensation (or offset) value,    in the event that the user desires to calibrate the returned RSSI value to an exact RF input level.     The value of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_COMP"/>
            <text> property is added to the internally measured RSSI level,    and thus changes the RSSI value returned by the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command.     The </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_COMP"/>
            <text> value is in increments of 1 dB,    and thus changing the compensation value by 1 code will result in the RSSI value returned by the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command changing by 2 codes.    The returned RSSI value may be converted to an approximate RF input level (in dBm) by the following formula:
    </text>
            <latex equation="RF\_LEVEL\_dBm = \frac{RSSI\_VALUE}{2}-MODEM\_RSSI\_COMP-70" dpi="150" alt="" caption=""/>
            <text>
	</text>
            <li/>
            <text>The default value of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_COMP"/>
            <text> property is 0x40 = 64 decimal.      This is a sufficient offset value such that the returned RSSI value for measuring noise (i.e., no signal) is slightly greater than zero.     A larger compensation value will adjust the returned RSSI value upwards, and a lower value will adjust the RSSI value downwards. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_COMP" short_desc="" index_start="0x4e" index_end="0x4e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_COMP" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="50" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Compensation (or offset) to the measured RSSI value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4e" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_COMP" group_name="MODEM" item_name="RSSI_COMP" short_desc="" group_num="0x20" index_start="0x4e" index_end="0x4e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x40" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>RSSI compensation value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for returning the Received Signal Strength Indication (RSSI) value through the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command.     The returned RSSI value is an 8-bit unsigned word whose value is proportional to the strength of the received signal.    The RSSI value returned by the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command is in increments of approximately 0.5 dB per bit.	</text>
            <li/>
            <text>Silicon Labs cannot be aware of the exact RX matching topology and matching component values in use by all customers.    Customer applications may vary in the presence or absence of preselection filtering, an external LNA, or RF switch.    As a result, Silicon Labs does not guarantee that a given RSSI value corresponds to an exact RF input power level (in dBm).
	</text>
            <li/>
            <text>The chip provides for an RSSI compensation (or offset) value,    in the event that the user desires to calibrate the returned RSSI value to an exact RF input level.     The value of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_COMP"/>
            <text> property is added to the internally measured RSSI level,    and thus changes the RSSI value returned by the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command.     The </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_COMP"/>
            <text> value is in increments of 1 dB,    and thus changing the compensation value by 1 code will result in the RSSI value returned by the </text>
            <reference ref_type="ref_cmd" ref_text="GET_MODEM_STATUS"/>
            <text> command changing by 2 codes.    The returned RSSI value may be converted to an approximate RF input level (in dBm) by the following formula:
    </text>
            <latex equation="RF\_LEVEL\_dBm = \frac{RSSI\_VALUE}{2}-MODEM\_RSSI\_COMP-70" dpi="150" alt="" caption=""/>
            <text>
	</text>
            <li/>
            <text>The default value of the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_COMP"/>
            <text> property is 0x40 = 64 decimal.      This is a sufficient offset value such that the returned RSSI value for measuring noise (i.e., no signal) is slightly greater than zero.     A larger compensation value will adjust the returned RSSI value upwards, and a lower value will adjust the RSSI value downwards. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_COMP" short_desc="" index_start="0x4e" index_end="0x4e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_COMP" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="64" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Compensation (or offset) to the measured RSSI value.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4e" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DC_CONTROL" group_name="MODEM" item_name="DC_CONTROL" short_desc="" group_num="0x20" index_start="0x4f" index_end="0x4f" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x03" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Modem DC cancellation controls.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Modem DC cancellation controls.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DC_CONTROL" short_desc="" index_start="0x4f" index_end="0x4f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DC_FOLLOW" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4f" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd09f86-62d6-11e4-844e-180373e564d0</enum_set_id>
            </field>
            <field name="DC_RST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4f" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd09f84-62d6-11e4-a778-180373e564d0</enum_set_id>
            </field>
            <field name="DC_FREEZ" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4f" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd09f82-62d6-11e4-b995-180373e564d0</enum_set_id>
            </field>
            <field name="DC_GEAR" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>the forgetting factor in the integrator inside DC cancellation.         Decimating rate is 2^ndec0. ndec0 should be set to 0 for non-OOK modem. Effective forgetting factor is 2^(-9+dc_gear)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x4f" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RAW_SEARCH2" group_name="MODEM" item_name="RAW_SEARCH2" short_desc="" group_num="0x20" index_start="0x50" index_end="0x50" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; feature_REVC &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Defines and controls the search period length for the Moving Average and Min-Max detectors.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip internally implements two different types of demodulator circuits:  a synchronous demodulator and an asynchronous demodulator.  The synchronous demodulator is typically used for reception of (G)FSK signals with a standard Preamble and packet structure, while the asynchronous demodulator is typically used for reception of (G)FSK signals with non-standard Preamble and packet structures, as well as for all OOK signals.    </text>
            <li/>
            <text>Within the asynchronous demodulator, several different types of detectors may be selected to establish the voltage reference level for slicing the received data bits, including a moving average filter, a peak detector, and a min-max detector.  The type of detector used in the asynchronous demodulator is selected in the MODEM_OOK_MISC property.
    The moving average filter and min-max detectors both establish the slicing threshold level based upon the values of the previous data bits.  This property is used to configure the number of previous data bits (i.e., search window length) over which the moving average and min-max detectors establish the slicing threshold level.    </text>
            <li/>
            <text>The search period length may be configured for different values before gear switching and after gear switching.  A shorter search period window is typically selected prior to gear switching, as the Preamble field usually contains regular bit transitions and fast acquisition is desirable.  A longer search period window is typically selected after gear switching, as the Payload fields may contain highly unbalanced data and irregular bit transitions; as a result, a longer search period may be required to capture both polarities of data bits for accurate establishment of the slicing threshold level.    </text>
            <li/>
            <text>Alternatively, the slicing threshold search engine may be "frozen" upon gear switching, such that no further adjustments to the slicing threshold level are made across the remainder of the packet.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RAW_SEARCH2" short_desc="" index_start="0x50" index_end="0x50" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SCH_FRZEN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether the Moving Average or Min-Max slicing threshold search engine is frozen upon gear switching. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x50" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2c-62d6-11e4-a520-180373e564d0</enum_set_id>
            </field>
            <field name="RAWFLT_SEL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, enable 4-tap MA for raw data filter.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x50" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd0eda6-62d6-11e4-bf06-180373e564d0</enum_set_id>
            </field>
            <field name="SCHPRD_HI" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the search period window length (in bit periods) over which the Moving Average filter or Min-Max detector establishes the slicing threshold level, prior to gear switching (i.e., during high gear).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x50" parameter_bit_msb="5" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fd0eda7-62d6-11e4-b791-180373e564d0</enum_set_id>
            </field>
            <field name="SCHPRD_LOW" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the search period window length (in bit periods) over which the Moving Average filter or Min-Max detector establishes the slicing threshold level, after gear switching (i.e., during low gear).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x50" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fd114b4-62d6-11e4-94a5-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_CLKGEN_BAND" group_name="MODEM" item_name="CLKGEN_BAND" short_desc="" group_num="0x20" index_start="0x51" index_end="0x51" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Select PLL Synthesizer output divider ratio as a function of frequency band.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Selects the divide ratio of the configurable divider at the output of the PLL Synthesizer as a function of the desired operating frequency band.
    </text>
            <li/>
            <text>Configures the PLL Synthesizer for High Performance or Low Power operating mode, allowing a tradeoff between tuning resolution and current consumption.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CLKGEN_BAND" short_desc="" index_start="0x51" index_end="0x51" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FORCE_SY_RECAL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls whether synthesizer recalibration is forced during state transitions if the frequency is not changed.                e.g. RX to RX between packets on the same frequency.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x51" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd162d5-62d6-11e4-a3d5-180373e564d0</enum_set_id>
            </field>
            <field name="SY_SEL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the value of the fixed prescaler modulus in the PLL divider feedback path,        allowing a tradeoff between improved tuning resolution and synthesizer quantization noise at the expense of slightly increased current consumption.         The published formula for calculating </text>
          <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
          <text> and </text>
          <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
          <text> assumes this bit is set to '1';         contact Silicon Labs for assistance with frequency calculations when clearing this bit.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x51" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd13bca-62d6-11e4-bada-180373e564d0</enum_set_id>
            </field>
            <field name="BAND" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_BAND_SELECT">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the PLL Synthesizer output divider ratio appropriate for the desired frequency band.         The VCO in the PLL Synthesizer operates at approximately 3.6 GHz;         operation across a wide range of frequency bands is obtained by switching in a configurable divider (OUTDIV) at the output of the PLL Synthesizer,        e.g., OUTDIV = Div-by-4 for 900 MHz band.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x51" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fd13bc8-62d6-11e4-be27-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RESERVED_20_52" group_name="MODEM" item_name="RESERVED_20_52" short_desc="" group_num="0x20" index_start="0x52" index_end="0x52" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Reserved.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RESERVED_20_52" short_desc="" index_start="0x52" index_end="0x52" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED_20_52" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reserved_20_52</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x52" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_PLL_SETTLE_TIME" group_name="MODEM" item_name="PLL_SETTLE_TIME" short_desc="" group_num="0x20" index_start="0x53" index_end="0x53" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x28" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures an internal timer for the expected PLL Synthesizer settling time.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>After a frequency change or VCO calibration, the PLL Synthesizer requires a certain amount of time to achieve lock (typically about 40 usec).
    </text>
            <li/>
            <text>The chip does not provide for lock detect circuitry to indicate when the PLL Synthesizer has achieved lock.     Instead, an internal timer is configured with a time period value and the chip is assumed to have achieved lock after expiration of this timer.
    </text>
            <li/>
            <text>This property determines the length of time allowed for the PLL Synthesizer to obtain lock. This property does not affect the settling time of the PLL Synthesizer;     it simply determines the time delay allowed for PLL settling before sequencing to the next state or operating mode.
    </text>
            <li/>
            <text>The units of this field are in usec.      Due to some overhead processes in internal firmware, setting a value less than 40 usec (PLL_SETTLE = 0x28) will not result in delay times less than 40 usec.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PLL_SETTLE_TIME" short_desc="" index_start="0x53" index_end="0x53" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PLL_SETTLE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="40" value_max="255" value_default="40" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x53" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_SPIKE_DET" group_name="MODEM" item_name="SPIKE_DET" short_desc="" group_num="0x20" index_start="0x54" index_end="0x54" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP &amp;&amp; (feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_MODEM_GRP &amp;&amp; (feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the threshold for (G)FSK SPike Detection.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Refer to </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DSA_CTRL1"/>
            <text> for an overview of the Signal Arrival Detection (DSA) funciton.
            </text>
            <li/>
            <text>The DSA circuit contains a block that calculates the difference in phase between adjacent samples in the RX Modem; an excessive difference in the phase of adjacent samples is equivalent to a "spike" in the frequency domain and indicates a noisey or weak signal. This property is used to configure the threshold above which an excessive phase difference is considered a spike.
            </text>
            <li/>
            <text>The DSA algorithm counts the number of spikes over a programmable search period of time; the signal is considered to have arrived if the spike count value is less than a programmable tolerance limit. THe tolerance limit is set in </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL1:ADJ_SAMP_ERR_TOLERANCE"/>
            <text>, while the length and number of search period windows is set in </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH:SCHPRD_HI"/>
            <text> and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL2:ARRIVAL_THD"/>
            <text>.
            </text>
            <li/>
            <text>This property also allows for rmoval of such detected spikes from teh signal path. When enabled, the Modem replaces the "spike" frequency data sample with a value that is interpolated from the frequency samples on either side of the spike.
            </text>
            <li/>
            <text>This property is only applicable when receiving a (G)FSK signal and should not be used when receiving an OOK signal.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="SPIKE_DET" short_desc="" index_start="0x54" index_end="0x54" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPIKE_DETECT_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable/Disable bit for the Sike Removal function for (G)FSK signals. When enabled, the RX Modem replaces the frequency sample for the detected "spike" with a value that is interpolated from data samples on either side of the spike.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x54" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd1b0f8-62d6-11e4-b494-180373e564d0</enum_set_id>
            </field>
            <field name="SPIKE_THRESHOLD" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter sets the threshold of phase difference between adjacent samples in the RX Modem, above which the phase difference is considered excessive and to be a "spike". The required value for this parameter depends heavily on RX Modem parameters such as data rate, deviation, and over-sampling rate; Silicon Laboratories recommends use of the value suggested by WDS.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x54" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_SPIKE_DET" group_name="MODEM" item_name="SPIKE_DET" short_desc="" group_num="0x20" index_start="0x54" index_end="0x54" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the threshold for (G)FSK Spike Detection.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Refer to </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DSA_CTRL1"/>
            <text> for an overview of the Signal Arrival Detection (DSA) funciton.
            </text>
            <li/>
            <text>The DSA circuit contains a block that calculates the difference in phase between adjacent samples in the RX Modem; an excessive difference in the phase of adjacent samples is equivalent to a "spike" in the frequency domain and indicates a noisey or weak signal. This property is used to configure the threshold above which an excessive phase difference is considered a spike.
            </text>
            <li/>
            <text>The DSA algorithm counts the number of spikes over a programmable search period of time; the signal is considered to have arrived if the spike count value is less than a programmable tolerance limit. THe tolerance limit is set in </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL1:ADJ_SAMP_ERR_TOLERANCE"/>
            <text>, while the length and number of search period windows is set in </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH:SCHPRD_HI"/>
            <text> and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL2:ARRIVAL_THD"/>
            <text>.
            </text>
            <li/>
            <text>This property also allows for rmoval of such detected spikes from teh signal path. When enabled, the Modem replaces the "spike" frequency data sample with a value that is interpolated from the frequency samples on either side of the spike.
            </text>
            <li/>
            <text>This property is only applicable when receiving a (G)FSK signal and should not be used when receiving an OOK signal.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="SPIKE_DET" short_desc="" index_start="0x54" index_end="0x54" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPIKE_REMOVAL_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable/Disable bit for the Sike Removal function for (G)FSK signals. When enabled, the RX Modem replaces the frequency sample for the detected "spike" with a value that is interpolated from data samples on either side of the spike.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x54" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd1ff16-62d6-11e4-9b5c-180373e564d0</enum_set_id>
            </field>
            <field name="SPIKE_THRESHOLD" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter sets the threshold of phase difference between adjacent samples in the RX Modem, above which the phase difference is considered excessive and to be a "spike". The required value for this parameter depends heavily on RX Modem parameters such as data rate, deviation, and over-sampling rate; Silicon Laboratories recommends use of the value suggested by WDS.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x54" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_ONE_SHOT_AFC" group_name="MODEM" item_name="ONE_SHOT_AFC" short_desc="" group_num="0x20" index_start="0x55" index_end="0x55" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures parameters for th e One Shot AFC function and for BCR timing/acquisition.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Refer to </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DSA_CTRL1"/>
            <text> for an overview of the Signal Arrival Detection (DSA) function.               </text>
            <li/>
            <text>The chip provides a conventional method of Automatic Frequency Control (AFC) where the frequency error is estimated during Preamble. The estimated frequency error is used to iteratively adjust the frequency of the PLL Synthesizer in a feedback control loop, driving the error towards zero over several bit periods.
              </text>
            <li/>
            <text>This property provides for a faster AFC adjustement method, in that the frequency error is estimated once after detection of signal arrival. This "one-shot" frequency error estimate is used to provide a one-time adjustment to the PLL Synthesizer frequency, thus eliminating the need for iterative frequency adjustment cycles.
              </text>
            <li/>
            <text>This property also provides miscellaneous bits for control of Bit Clock Recovery (BCR) timing and acquisition functions.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ONE_SHOT_AFC" short_desc="" index_start="0x55" index_end="0x55" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ONESHOT_AFC_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Conventional AFC methods require iterative adjustments of the PLL Synthesizer frequency over several bit periods until the frequency error is minimized. If this bit is enabled, a one-time estimate of the frequency error is obtained (using the Min-Max frequency detector) upon detection of signal arrival. This "one-shot" frequency error estimate is used to provide a one-time adjustmenet to the PLL Synthesizer frequency, thus eliminating the need for iterative frequency adjustmenet cycles.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x55" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd22631-62d6-11e4-ae53-180373e564d0</enum_set_id>
            </field>
            <field name="BCR_ALIGN_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When this bit is cleared, the BCR circuit operates continuously and thus attempts to acquire bit timing on the noise that is present prior to arrival of the packet. When this bit is set, the BCR circuit is not released to start tracking the data and acquiring bit timing until signal arrival is detected.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x55" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd22632-62d6-11e4-a4b8-180373e564d0</enum_set_id>
            </field>
            <field name="EST_OSR_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The RX modem in th e chip contains a Numerically Controlled Oscillator (NCO) for the purpose of synchronizing a local bit clock to the received data stream. (Please refer to the text descrition for </text>
          <reference ref_type="ref_prop" ref_text="MODEM_BCR_NCO_OFFSET"/>
          <text> for more details regarding the BCR NCO.)
            </text>
          <li/>
          <text>The free-running frequency of the NCO is normally set to a fixed value (appropriate for the selected data rate) and used throughout the entire packet. However, in the event of receiving a packet with a large error in the data rate, the BCR loop may not be able to maintain tracking without first obtaining a more accurate estimate of the actual received data rate. This compensation is typically needed only when the data rate error is greater than 1%.
            </text>
          <li/>
          <text>The chip can compensate for data rate error by acquiring a new estimate for the NCO frequency from the received data itself. This new NCO frequency estimate is obtained during the Preamble field, and then used for the remainder of the packet.
            </text>
          <li/>
          <text>The chip already provides a separate control bit </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_BCR_MISC1:RXNCOCOMP"/>
          <text> for obtaining the data rate error estimate upon detection of PREAMBLE_VALID. If the EST_OSR_EN bit is additionally set, the chip then obtains the data rate error estimate at the instant of signal arrival detection (i.e., much more quickly). If the RXNCOCOMP bit is cleared, no data rate error estimation is performed in any fashion.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x55" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd24d3f-62d6-11e4-8479-180373e564d0</enum_set_id>
            </field>
            <field name="AFCMA_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables a Moving Average filter in the signal path used to obtain the estimate of frequency error for the AFC function. The tap length of the MA filter is 4 taps.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x55" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd2744d-62d6-11e4-8f66-180373e564d0</enum_set_id>
            </field>
            <field name="ONESHOT_WAIT_CNT" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Adjustment of the PLL Synthesizer frequency by AFC algorithm may result in corruption of several data bits until the new signal frequency propagates completely through the RX signal chain. This parameter defines a programmable delay time, in bit periods. Upon expiration of this delay period, the RX Modem obtains one final estimate of the residual frequency error. This frequency error estimate is not used to further adjust the PLL Synthesizer frequency but is instead used to digitally compensate the BCR and Slicer functions in the RX Modem. AFC compensation is then frozen for the remainder of the packet.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x55" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_HYSTERESIS" group_name="MODEM" item_name="RSSI_HYSTERESIS" short_desc="" group_num="0x20" index_start="0x56" index_end="0x56" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0xff" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the amount of hysteresis on the RSSI threshold detection function.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This chip is capable of generating an interrupt event and interrupt status indication when the received signal strength exceeds a threshold level, as configured in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text>.
            </text>
            <li/>
            <text>The RSSI status bit in the </text>
            <reference ref_type="ref_cmd_reply" ref_text="GET_INT_STATUS:MODEM_STATUS"/>
            <text> response stream reflects the real-time condition of the received signal strength, relative to the programmed RSSI threshold. That is, the RSSI status bit will return a '1' if the RSSI is above the threshold at the time of GIT_INT_STATUS command is issued, but will return a '0' if the RSSI subsequenty drops below the threshold and the </text>
            <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
            <text> command is issued again.
            </text>
            <li/>
            <text>It is desirable for the RSSI comparator function to have some amount of hysteresis so that the RSSI status output bit does not "chatter" when receiving a signal very near the programmed threshold level.
            </text>
            <li/>
            <text>This property defines the amount of hysteresis for the RSSI level which is reflected in the </text>
            <reference ref_type="ref_cmd_reply_field" ref_text="GET_INT_STATUS:MODEM_STATUS:RSSI"/>
            <text> bit.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_HYSTERESIS" short_desc="" index_start="0x56" index_end="0x56" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_HYSTERESIS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="1" value_max="255" value_default="255" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the amount of hysteresis for the RSSI level which is reflected in the </text>
          <reference ref_type="ref_cmd_reply_field" ref_text="GET_INT_STATUS:MODEM_STATUS:RSSI"/>
          <text> bit (i.e., the amount by which the signal strength much drop before the RSSI status bit returns to 0). This parameter adjusts the RSSI hysteresis level in increments of 0.5 dB.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x56" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_RSSI_MUTE" group_name="MODEM" item_name="RSSI_MUTE" short_desc="" group_num="0x20" index_start="0x57" index_end="0x57" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures muting of the RSSI to avoid false RSSI interrupts.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for generating an RSSI interrupt event when the received signal strength exceeds the threshold level set in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text>.
            </text>
            <li/>
            <text>It is sometimes possible to observe a false RSSI interrupt (i.e., an RSSI interrupt that indicates the presence of an on-channel signal when in fact no on-channel signal exists). This condition may be caused by enabling the receiver while a strong signal is present in an adjacent or nearby channel. While the undesired signal is not present on the tuned channel, its abrupt "burst-like" envelope (as viewed in the time domain) gives rise to spectral spallter (as viewed in the frequency domain). Sidebands of this spectral splatter can briefly appear as energy on the desired channel, possibly leading to a false RSSI interrupt indication.
            </text>
            <li/>
            <text>The chip provides a countermeasure against such false RSSI interrupts by only enabling the RSSI hardware after a programmable delay period has expired (i.e., after the transient energy has decayed).
            </text>
            <li/>
            <text>This property enables this RSSI delay feature, and configures the programmable delay period.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RSSI_MUTE" short_desc="" index_start="0x57" index_end="0x57" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RSSI_DELAY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If this bit is set, the RSSI circuitry will not be enabled until expiration of the delay period configured in </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_RSSI_MUTE:RSSI_DELAY_CNT"/>
          <text>. If cleared, the RSSI circuitry will be enabled immediately upon entering RX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x57" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd2c270-62d6-11e4-8932-180373e564d0</enum_set_id>
            </field>
            <field name="RSSI_DELAY_CNT" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter defines the delay period (in bit periods) before the RSSI circuitry is enabled, after entering RX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x57" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_FAST_RSSI_DELAY" group_name="MODEM" item_name="FAST_RSSI_DELAY" short_desc="" group_num="0x20" index_start="0x58" index_end="0x58" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_FAST_RSSI &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_FAST_RSSI &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the delay for fast RSSI Latching mode.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for latching the RSSI value at programmable points in time in the packet structure. The latching point is configured by the </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RSSI_CONTROL:LATCH"/>
            <text> field, and allows latching upon certain events (e.g., Preamble Detection or Sync Word Detection) or upon expiration of certain timer periods (i.e., 'X' bit periods after entering RX mode).
            </text>
            <li/>
            <text>Applications that scan channels rapidly desire to assess the RSSI level as quickly as possible. The fastest option that may be selected by the </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RSSI_CONTROL:LATCH"/>
            <text> field is latching at 4*Tb after entering RX mode.
            </text>
            <li/>
            <text>While it is not feasible to sample and latch the RSSI value immediately upon entering RX mode (due to the time required for the signal to propogate through the entire RX chain), it is possible to configure the chip to latch the RSSI somewhat faster than 4*Tb.
            </text>
            <li/>
            <text>To access this faster latching option, it is necessary to switch the latching delay timer from counting bit periods (i.e., 1*Tb increments) to counting RX data over-sampling clock periods (i.e., 1*Ts increments). This switch in clock source is accomplished by setting </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RSSI_CONTROL:AVERAGE"/>
            <text> = 3 = enum SAMPLE1.
            </text>
            <li/>
            <text> When the oversampling clock source is selected by </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RSSI_CONTROL:AVERAGE"/>
            <text>, this property defines the number of sample clocks (after entering RX mode before the RSSI is latched.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FAST_RSSI_DELAY" short_desc="" index_start="0x58" index_end="0x58" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FAST_RSSI_DELAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_MODEM_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the number of RX data oversampling clock periods (1*Ts) before RSSI is latched, after entering RX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x58" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_PSM" group_name="MODEM" item_name="PSM" short_desc="" group_num="0x20" index_start="0x59" index_end="0x5a" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_RX &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures the Preamble Sense Mode feature</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Preamble Sense Mode duty cycles the receiver while the radio is searching for a preamble in order to save current consumption. For this feature to work, this property must be nonzero and </text>
            <reference ref_type="ref_cmd_arg_field" ref_text="START_RX:NEXT_STATE1:RX_TIMEOUT_STATE"/>
            <text> must be set to RX_IDLE.</text>
          </description>
        </descriptions>
          <comments>
          <text>TODO: Insert Picture?  Describe the Preamble Sense Mode feature in more detail!</text>
        </comments>
          <parameter_set name="PSM" short_desc="" index_start="0x59" index_end="0x5a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="IDLE_TIME" short_desc="" fsize="12" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Putting a 0 in this field will disable the low power preamble search feature.  Otherwise this field                  defines the amount of time to stay in RX_IDLE state when a signal is not detected in RX_STATE as                  determined by the formula: </text>
          <latex equation="_{RX\_IDLE\_TIME\mathit{seconds}} = (\frac{256 \times IDLE\_TIME} {F_{XTAL}})" dpi="150" alt="" caption=""/>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x59" parameter_bit_msb="3" fsize="4" split_msb="11" split_lsb="8"/>
          <mapping parameter_start_index="0x5a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_XTAL_TICK_PER_SYMBOL" group_name="MODEM" item_name="XTAL_TICK_PER_SYMBOL" short_desc="" group_num="0x20" index_start="0x59" index_end="0x5a" visibility_logic="access_FACTORY" status="development" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x012c" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; feature_MODEM_GRP  &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Defines the number of crystal ticks that makes up a symbol time.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Number of crystal ticks per symbol time</text>
          </description>
        </descriptions>
          <comments>
          <text>Hidden from view currently. Functionality moved to ie154, but might be necessary in the future.</text>
        </comments>
          <parameter_set name="XTAL_TICK_PER_SYMBOL" short_desc="" index_start="0x59" index_end="0x5a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="XTAL_TICK_UNITS" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Xtal tick units.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x59" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd337a5-62d6-11e4-a6f2-180373e564d0</enum_set_id>
            </field>
            <field name="NUM_XTAL_UNITS_PER_SYM" short_desc="" fsize="15" ftype="U16" fformat="hex" value_min="" value_max="" value_default="300" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the number of xtal tick units per symbol time.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x59" parameter_bit_msb="6" fsize="7" split_msb="14" split_lsb="8"/>
          <mapping parameter_start_index="0x5a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSA_CTRL1" group_name="MODEM" item_name="DSA_CTRL1" short_desc="" group_num="0x20" index_start="0x5b" index_end="0x5b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures parameters for the Signal Arrival Detection circuit block and algorithm.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains a circuit block called the Signal Arrival Detector (DSA) which provides alternate methods of qualifying the arrival of a valid signal, apart from the conventional methods of Preamble Detection and RSSI/Clear Channel Assessment.
            </text>
            <li/>
            <text>These new methods include: detection of the presence of absence of noise-like "spikes" in the demodulated FM signal, verification of the peak-to-peak demodulated FM deviation is within certain boundary limits, and the verification that the signal strength is above a certain programmable threshold.
            </text>
            <li/>
            <text>The advantage of the DSA is that it can provide validation of the presence of a signal more quickly than with conventional Preamble Detection, allowing operation with shorter Preamble fields.
            </text>
            <li/>
            <text>This property provides the master Enable/Disable control for the DSA algorithm, and is also used to select the source metric by which the signal is qualified.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSA_CTRL1" short_desc="" index_start="0x5b" index_end="0x5b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="QUAL_SOURCE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field selects the source metric by which the DSA algorithm will decide if the signal has arrived.
            </text>
          <li/>
          <text>0 = Spike Detection qualifier. THe DSA algorithm calculates the difference in phase between adjacent samples in the RX Modem; an excessive difference in phase of adjacent samples is equivalent to a "spike" in the frequency domain and indicates a noisy or weak signal. The DSA algorithm counts the number of spikes over a programmable search period of time; the signal is considered to have arrived if the spike count value is less than a programmable threshold. This option is only applicable when receiving a (G)FSK signal and should not be used when receiving an OOK signal.
            </text>
          <li/>
          <text>1 = Spike detection and Eye Opening Qualifier. This qualification method logically-ANDs the results from two different qualification methods; the signal is considered to have arrived if both are true. The Spike Detection qualification method is discussed above. The Eye Opening qualification measures the peak-to-peak deviation of the signal over a programmable search period of time, and the signal is considered valid if the deviation remains within a programmable limit window. This option is only applicable when receiving a (G)FSK signal and should not be used when receiving an OOK signal.
            </text>
          <li/>
          <text>2 = RSSI qualifier. The signal is considered valid if the measured RSSI is above the threshold set in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> property.
            </text>
          <li/>
          <text>3 = Eye Opening and RSSI qualifier. This qualification method logicall-ANDs the results from the Eye Opening qualifier and the RSSI qualifier; the signal is considered to have arrived if both are true.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5b" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fd385c0-62d6-11e4-baad-180373e564d0</enum_set_id>
            </field>
            <field name="DSA_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable/Disable the Signal Arrival Detector. This bit provides the master Enable/Disable function for t he DSA algorithm and OOK Squelch function. No DSA functions may be accessed unless this bit is enabled.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5b" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd3acd8-62d6-11e4-a8dc-180373e564d0</enum_set_id>
            </field>
            <field name="ADJ_SAMP_ERR_TOLERANCE" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter sets the number of error pulses (i.e., "spikes") from the adjacent sample differentiator block that can be tolerated within one search period window. The signal is considered to have arrived when the detected number of spikes remains below this tolerance limit for the number of consecutive search periods set by the </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL2:ARRIVAL_THD"/>
          <text> parameter.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5b" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSA_CTRL1" group_name="MODEM" item_name="DSA_CTRL1" short_desc="" group_num="0x20" index_start="0x5b" index_end="0x5b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures parameters for the Signal Arrival Detection circuit block and algorithm.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains a circuit block called the Signal Arrival Detector (DSA) which provides alternate methods of qualifying the arrival of a valid signal, apart from the conventional methods of Preamble Detection and RSSI/Clear Channel Assessment.
            </text>
            <li/>
            <text>These new methods include: detection of the presence of absence of noise-like "spikes" in the demodulated FM signal, verification of the peak-to-peak demodulated FM deviation is within certain boundary limits, and the verification that the signal strength is above a certain programmable threshold.
            </text>
            <li/>
            <text>The advantage of the DSA is that it can provide validation of the presence of a signal more quickly than with conventional Preamble Detection, allowing operation with shorter Preamble fields.
            </text>
            <li/>
            <text>This property provides the master Enable/Disable control for the DSA algorithm, and is also used to select the source metric by which the signal is qualified.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSA_CTRL1" short_desc="" index_start="0x5b" index_end="0x5b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="QUAL_SOURCE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field selects the source metric by which the DSA algorithm will decide if the signal has arrived.
            </text>
          <li/>
          <text>0 = Spike Detection qualifier. THe DSA algorithm calculates the difference in phase between adjacent samples in the RX Modem; an excessive difference in phase of adjacent samples is equivalent to a "spike" in the frequency domain and indicates a noisy or weak signal. The DSA algorithm counts the number of spikes over a programmable search period of time; the signal is considered to have arrived if the spike count value is less than a programmable threshold. This option is only applicable when receiving a (G)FSK signal and should not be used when receiving an OOK signal.
            </text>
          <li/>
          <text>1 = Spike detection and Eye Opening Qualifier. This qualification method logically-ANDs the results from two different qualification methods; the signal is considered to have arrived if both are true. The Spike Detection qualification method is discussed above. The Eye Opening qualification measures the peak-to-peak deviation of the signal over a programmable search period of time, and the signal is considered valid if the deviation remains within a programmable limit window. This option is only applicable when receiving a (G)FSK signal and should not be used when receiving an OOK signal.
            </text>
          <li/>
          <text>2 = RSSI qualifier. The signal is considered valid if the measured RSSI is above the threshold set in the </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
          <text> property.
            </text>
          <li/>
          <text>3 = Eye Opening and RSSI qualifier. This qualification method logicall-ANDs the results from the Eye Opening qualifier and the RSSI qualifier; the signal is considered to have arrived if both are true.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5b" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fd3d3e9-62d6-11e4-bc89-180373e564d0</enum_set_id>
            </field>
            <field name="DSA_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable/Disable the Signal Arrival Detector. This bit provides the master Enable/Disable function for the DSA algorithm and OOK Squelch function. No DSA functions may be accessed unless this bit is enabled.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5b" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd3faf7-62d6-11e4-b223-180373e564d0</enum_set_id>
            </field>
            <field name="ADJ_SAMP_ERR_TOLERANCE" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter sets the number of error pulses (i.e., "spikes") from the adjacent sample differentiator block that can be tolerated within one search period window. The signal is considered to have arrived when the detected number of spikes remains below this tolerance limit for the number of consecutive search periods set by the </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL2:ARRIVAL_THD"/>
          <text> parameter.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5b" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSA_CTRL2" group_name="MODEM" item_name="DSA_CTRL2" short_desc="" group_num="0x20" index_start="0x5c" index_end="0x5c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVC1 || feature_REVC0) &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVC1 || feature_REVC0) &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Signal Arrival Detection Control 2</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configures Signal Arrival Detection Algorithm</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSA_CTRL2" short_desc="" index_start="0x5c" index_end="0x5c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PREAM_QUAL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable signal arrival detection block to qualify premable detection.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5c" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd4220e-62d6-11e4-998d-180373e564d0</enum_set_id>
            </field>
            <field name="SYNC_QUAL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable signal arrival detection block to qualify sync word detection</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5c" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd44919-62d6-11e4-b993-180373e564d0</enum_set_id>
            </field>
            <field name="BCR_GEAR_SHIFT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable BCR to switch from fast gear to middle gear after sync word is detected</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5c" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd4491b-62d6-11e4-b879-180373e564d0</enum_set_id>
            </field>
            <field name="SKIP_PMDET" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Signal Arrival Detect algorithm determines preamble detection.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5c" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd4491d-62d6-11e4-b7d8-180373e564d0</enum_set_id>
            </field>
            <field name="ARRIVAL_THD" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Along with SCHPRD_HI in ref </text>
          <reference ref_type="ref_prop" ref_text="MODEM_RAW_SEARCH"/>
          <text>, observation period is defined as Tb*arrival_thd*sch_period</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5c" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSA_CTRL2" group_name="MODEM" item_name="DSA_CTRL2" short_desc="" group_num="0x20" index_start="0x5c" index_end="0x5c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures parameters for the Signal Arrival Detection circuit block and algorithm.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Refer to </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DSA_CTRL1"/>
            <text> for an overview of the Signal Arrival Detection (DSA) function.
            </text>
            <li/>
            <text>This property configures a parameter related to the Spike Detection qualification method.
            </text>
            <li/>
            <text>This property also provides for selecting a "middle gear" for gear shifting of the Bit Clock Recovery (BCR) circuit during bit timing acquisition.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSA_CTRL2" short_desc="" index_start="0x5c" index_end="0x5c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BCR_GEAR_SHIFT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The Bit Clock Recovery (BCR) circuitry normally acquires bit timing and synchronization in a fast tracking mode during the Preamble, and gear-shifts to a lower tracking speed (with reduced clock jitter) after signal qualification (e.g., Preamble Detection). However, certain link protocols contain very short Preambles and may not provide sufficient time for the chip to fully acquire bit timing before the Sync Word is encountered. For such protocols, it may be advantageous to gear shift to a medium speed tracking mode upon signal qualification, allowing the chip to continue to acquire bit timing during the Sync Word. When enabled, the chip will gear shift to a medium tracking mode upon DSA signal qualification, and will further gear shift to low speed tracking mode upon Sync Word detection.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5c" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd49738-62d6-11e4-b3f0-180373e564d0</enum_set_id>
            </field>
            <field name="ARRIVAL_THD" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This proeprty relates to configuration of the Spike Detection qualification method. As discussed in </text>
          <reference ref_type="ref_prop" ref_text="MODEM_DSA_CTRL1"/>
          <text>, the number of spikes detected within a certain search period window must be less than the tolerance limit set by </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL1:ADJ_SAMP_ERR_TOLERANCE"/>
          <text>. The search period window length (in bit periods) is selected by </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH2:SCHPRD_HI"/>
          <text>. However, it is not sufficient for the number of detected spikes to remain below the tolerance limit for a single search period; instead, the signal is only considered to have arrived when the spike tolerance limit is not exceeded for ARRIVAL_THD consecutive search periods.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5c" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSA_QUAL" group_name="MODEM" item_name="DSA_QUAL" short_desc="" group_num="0x20" index_start="0x5d" index_end="0x5d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configures parameters for the Eye Opening qualification m ethod of the Signal Arrival Detection algorithm.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Refer to MODEM_DSA_CTRL1 for an overview of the Signal Arrival Detection (DSA) function.
            </text>
            <li/>
            <text>The DSA circuit contains a block that measures peak-to-peak deviation of the signal over a programmable search period of time. The signal is considered valid if the peak-to-peak deviation remains within a programmable "window"(i.e., the deviation is above a minimum limit and below a maximum limit value).
            </text>
            <li/>
            <text>The </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_QUAL:ARRQUAL"/>
            <text> parameter defines the center value of this limit window; the minimum and maximum limits of the window are obtained by internally multiplying the ARRQUAL parameter by fixed scale factors.
            </text>
            <li/>
            <text>The period of time over which the DSA algorithm measures the peak-to-peak deviation is configured by the </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH2:SCHPRD_HI"/>
            <text> parmeter.
            </text>
            <li/>
            <text>It is additionally possible to enable a Moving Average filter on the measured value of peak-to-peak deviation.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSA_QUAL" short_desc="" index_start="0x5d" index_end="0x5d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="EYE_QUAL_SEL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit enables/disables a moving average filter in the frequency demodulator path used in the Eye Opening qualifier for the DSA. This MA filter function helps "smooth out" noise-like spikes in the frequency domain when operating at weak or noisy signal levels. However suppression of these spikes may not be desirable when using Spike Detection as the qualification source for the DSA.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5d" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd4be4b-62d6-11e4-bea0-180373e564d0</enum_set_id>
            </field>
            <field name="ARRQUAL" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parmeter configures the center value of the deviation limit window, against which the measured peak-to-peak deviation is compared. The measured deviation must remain within the limit window over the search period of time for the signal to be considered valid. The required value for this parameter depends heavily on RX Modem parameters such as data rate, deviation, and over-sampling rate. Silicon Laboratories recommends use of the value suggested by WDS.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5d" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSA_RSSI" group_name="MODEM" item_name="DSA_RSSI" short_desc="" group_num="0x20" index_start="0x5e" index_end="0x5e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_MODEM_GRP &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Signal Arrival Detect RSSI Qualifier Config</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configures RSSI Qualifier options for the Signal Arrival Detection algorithm</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSA_RSSI" short_desc="" index_start="0x5e" index_end="0x5e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SQUELCH_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable squelch function and replace RSSI above threshold interrupt</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5e" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd4e55d-62d6-11e4-9e6d-180373e564d0</enum_set_id>
            </field>
            <field name="DSA_RSSI_THRESHOLD" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Signal Arrival RSSI Threshold</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5e" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_DSA_MISC" group_name="MODEM" item_name="DSA_MISC" short_desc="" group_num="0x20" index_start="0x5f" index_end="0x5f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; feature_SIG_ARRIVAL &amp;&amp; feature_RX &amp;&amp; feature_MODEM_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Miscellaneous detection of signal arrival bits.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Miscellaneous detection of signal arrival bits.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DSA_MISC" short_desc="" index_start="0x5f" index_end="0x5f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CC_ASSESS_SEL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>DSA replaces above RSSI threshold detection interrupt</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5f" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd50c6d-62d6-11e4-82c4-180373e564d0</enum_set_id>
            </field>
            <field name="EYEXEST_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If enabled, include eye opening measurement in time domain in signal arrival detection</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5f" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd50c6f-62d6-11e4-90a3-180373e564d0</enum_set_id>
            </field>
            <field name="EYEXEST_FAST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Define the window for eye opening measurement in time domain.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5f" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd53382-62d6-11e4-9e35-180373e564d0</enum_set_id>
            </field>
            <field name="LOW_DUTY" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Used to accommodate filter propagation delay. During this time the signal arrival detector is ignored.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x5f" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="MODEM_CHFLT" short_desc="" group_num="0x21">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="MODEM_CHFLT_RX1_CHFLT_COE" group_name="MODEM_CHFLT" item_name="RX1_CHFLT_COE" short_desc="" group_num="0x21" index_start="0x00" index_end="0x11" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0xffba0f51cfa9c9fc1b1e0f01fcfd15ff000f" activation_name="" activation_mode_var_name="" activation_logic="feature_CHFLT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Filter coefficients for the first set of RX filter coefficients.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip implements the RX channel selection bandpass filtering in the digital domain as an FIR filter.     The </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX1_CHFLT_COE"/>
            <text> property defines the values for the filter tap coefficients.    </text>
            <li/>
            <text>The chip provides for two different sets of RX filter coefficients (MODEM_CHFLT_RX1 and MODEM_CHFLT_RX2).    This property define the values for the first set of filter coefficients;     see also the text description for the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX2_CHFLT_COE"/>
            <text> property for a discussion of the second set of filter coefficients and use of adaptive RX filter bandwidth across the packet.    </text>
            <li/>
            <text>By default, the digital filter is 27 taps in length.     However, it is possible to configure the RX Modem for a channel selection filter with only 15 taps;    the advantage of the 15-tap filter is a reduction in filter processing delay at the expense of reduced filtering performance (e.g., adjacent channel selectivity).    </text>
            <li/>
            <text>The values of the tap coefficients are symmetrical;    that is, the value of COEFF26=COEFF0, COEFF25=COEFF1, and so on.    Thus it is only necessary to store 14 filter coefficients;     the internal circuitry obtains the remaining coefficients through symmetry.    The programmed values of coefficients are the same when operating in the reduced performance mode (i.e., 15-tap filter),    but the lower six coefficients are not used.
    </text>
            <li/>
            <text>Each filter tap coefficient is a 10-bit signed value.     The lower 8-bits of each coefficient are held in the properties at indexes 0x00 through 0x0D,    while the top two bits are packed into the properties at indexes 0x0E through 0x11.
    </text>
            <li/>
            <text>Silicon Labs has pre-calculated 15 different sets of filter tap coefficients.     The WDS Calculator will recommend one of these filter sets,    based upon the RX filter bandwidth required to receive the desired signal.     The filter bandwidth is a function of both the selected filter set,    as well as the filter clock decimation ratio (see the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_DECIMATION_CFG1"/>
            <text>/0 properties).</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX1_CHFLT_COE" short_desc="" index_start="0x00" index_end="0x11" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX1_CHFLT_COE13" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="511" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe13</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0e" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE12" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="442" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe12</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0e" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE11" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="271" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe11</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0e" parameter_bit_msb="5" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE10" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="81" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe10</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE9" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="975" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe9</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0f" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE8" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="937" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe8</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0f" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE7" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="969" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe7</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0f" parameter_bit_msb="5" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE6" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1020" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe6</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE5" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="27" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe5</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x10" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE4" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="30" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe4</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x10" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE3" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe3</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x10" parameter_bit_msb="5" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE2" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe2</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE1" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1020" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe1</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x11" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX1_CHFLT_COE0" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1021" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx1_chflt_coe0</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x11" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MODEM_CHFLT_RX2_CHFLT_COE" group_name="MODEM_CHFLT" item_name="RX2_CHFLT_COE" short_desc="" group_num="0x21" index_start="0x12" index_end="0x23" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0xffc4307ff5b5b8de0517160c030015ff0000" activation_name="" activation_mode_var_name="" activation_logic="feature_CHFLT_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Filter coefficients for the second set of RX filter coefficients.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for two different sets of RX filter coefficients (MODEM_CHFLT_RX1 and MODEM_CHFLT_RX2).    This property defines the values for the second set of filter coefficients;    see also the text description for the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX1_CHFLT_COE"/>
            <text> property for a general discussion of the configuration of filter tap coefficients.    </text>
            <li/>
            <text>Two different sets of filter tap coefficients (i.e., filter bandwidths)    are provided to allow narrowing the RX bandwidth after the PLL-based AFC algorithm has acquired the signal and centered it in the filter passband.     With no residual frequency error,    the filter bandwidth may be reduced to pass only the modulation bandwidth of the signal,    thus improving sensitivity over the remainder of the packet.    </text>
            <li/>
            <text>This adaptive RX bandwidth feature is only applicable when PLL AFC is enabled (by setting    </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_AFC_MISC:ENFBPLL"/>
            <text>),    and the adaptive RX bandwidth function is enabled     (by setting </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_AFC_GAIN:AFCBD"/>
            <text>).    </text>
            <li/>
            <text>When the adaptive RX bandwidth feature is enabled,    the first set of filter coefficients (defined in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX1_CHFLT_COE"/>
            <text> property)    is effective prior to gear-switching (e.g., detection of PREAMBLE_VALID)     while the second set of filter coefficients (defined in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX2_CHFLT_COE"/>
            <text> property) is effective after  gear-switching.     When the adaptive RX bandwidth feature is disabled,    the first set of filter coefficients is  used for the entire packet.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RX2_CHFLT_COE" short_desc="" index_start="0x12" index_end="0x23" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX2_CHFLT_COE13" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="511" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe13</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x20" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x12" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE12" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="452" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe12</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x20" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x13" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE11" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="304" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe11</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x20" parameter_bit_msb="5" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x14" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE10" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="127" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe10</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x20" parameter_bit_msb="7" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x15" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE9" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1013" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe9</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x21" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x16" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE8" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="949" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe8</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x21" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x17" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE7" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="952" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe7</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x21" parameter_bit_msb="5" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x18" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE6" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="990" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe6</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x21" parameter_bit_msb="7" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x19" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE5" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="5" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe5</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x22" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x1a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE4" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="23" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe4</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x22" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x1b" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE3" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="22" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe3</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x22" parameter_bit_msb="5" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x1c" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE2" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="12" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe2</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x22" parameter_bit_msb="7" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x1d" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE1" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe1</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x23" parameter_bit_msb="1" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x1e" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
            <field name="RX2_CHFLT_COE0" short_desc="" fsize="10" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_CHFLT_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx2_chflt_coe0</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x23" parameter_bit_msb="3" fsize="2" split_msb="9" split_lsb="8"/>
          <mapping parameter_start_index="0x1f" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="PA" short_desc="" group_num="0x22">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="PA_MODE" group_name="PA" item_name="MODE" short_desc="" group_num="0x22" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Selects the PA operating mode, and selects resolution of PA power adjustment (i.e., step size).</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PA output circuit is designed to operate as either a switching-type amplifier, or as a switched programmable current source.
    </text>
            <li/>
            <text>This property selects the operating mode of the PA.     A switching-type amplifier (matched for Class-E or Square Wave operation)    will typically provide higher output power and better current efficiency,     while a switched current amplifier will typically provide more linear control of output power and better power flatness over variations in VDD supply voltage.
    </text>
            <li/>
            <text>The output power level is configured through the </text>
            <reference ref_type="ref_prop" ref_text="PA_PWR_LVL"/>
            <text> property and (when operating in Switched Current mode) the </text>
            <reference ref_type="ref_prop" ref_text="PA_BIAS_CLKDUTY"/>
            <text> property.
    </text>
            <li/>
            <text>The chip provides a signal on the TXRAMP pin for ramping control of an external PA.     This signal may be enabled/disabled through the EXT_PA_RAMP bit in this property;     configuration of the external ramping signal itself is provided in the </text>
            <reference ref_type="ref_prop" ref_text="PA_RAMP_EX"/>
            <text> property.
    </text>
            <li/>
            <text>The different chips within the Si446x family (e.g., Si4460/61/63/64)    contain a variety of sizes and groups of PA output devices.      These are selected to obtain the desired output power level and power adjustment step size.      This configuration is automatically handled inside the chip according to chip type;     the PA_SEL field does not need to be configured to obtain proper operation of the PA.      However, there is no harm in continuing to set this parameter to the value(s) suggested by WDS. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MODE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="EXT_PA_RAMP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When set, enables a signal on the TXRAMP pin for ramping control of an external PA.
    </text>
          <li/>
          <text>The characteristics of the external ramping signal are configured through the </text>
          <reference ref_type="ref_prop" ref_text="PA_RAMP_EX"/>
          <text> property.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdd9826-62d6-11e4-abf1-180373e564d0</enum_set_id>
            </field>
            <field name="DIG_PWR_SEQ" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_DIGITAL_RAMP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When set, provides for much slower ramp times of the internal PA by digitally sequencing the number of enabled PA output device fingers.     The number of enabled output device fingers is stepped from 0 up to the value programmed in PA_PWR_LVL.    </text>
          <li/>
          <text>The number of device fingers enabled per step and the time delay between steps is configured in the </text>
          <reference ref_type="ref_prop" ref_text="PA_DIG_PWR_SEQ_CONFIG"/>
          <text> property.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdd9824-62d6-11e4-842a-180373e564d0</enum_set_id>
            </field>
            <field name="PA_SEL" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text> Selects the appropriate groups and sizes of PA output devices to obtain the desired output power level and power adjustment step size, according to chip type.    </text>
          <li/>
          <text>Use of enumerations other than those listed below are not recommended.</text>
        </description>
      </descriptions>
              <comments>
        <text>In REVB this field is ignored.  In REVC This field works as such:                                                                                                                                        </text>
        <li/>
        <text> If none of the feature_xx_DB_PA feature bits are enabled this field defaults to 0 and any writes will have no effect on the PA operation.                   </text>
        <li/>
        <text> If any of the feature_xx_DB_PA feature bits are enabled this field must select one of the allowed PA options, or the PA will be disabled.                   </text>
        <li/>
        <text> If any of the feature_xx_DB_PA feature bits are enabled the default of this property is controled by firmware based on the aconfig shadow value of pa.pdo.pdo.  This is controlled by OTP.</text>
      </comments>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="5" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>5fdd7117-62d6-11e4-b955-180373e564d0</enum_set_id>
            </field>
            <field name="PA_OV_CLAMP" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables detection and clamping of a transient over-voltage condition on the PA output.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdd7115-62d6-11e4-a5df-180373e564d0</enum_set_id>
            </field>
            <field name="PA_MODE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the operating mode of the PA.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdd4a04-62d6-11e4-9e9a-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PA_PWR_LVL" group_name="PA" item_name="PWR_LVL" short_desc="" group_num="0x22" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x7f" activation_name="" activation_mode_var_name="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Configuration of PA output power level.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PA circuitry in the chip contains an output device whose size may be adjusted by enabling/disabling different numbers of device fingers.     Selection of a higher value results in an increase in TX output power.
    </text>
            <li/>
            <text>	The relationship between output power and the number of enabled device fingers is not necessarily linear,     and is dependent upon the PA mode of operation (e.g., Class-E or Switched Current), the duty cycle of the drive signal to the output circuit,     the VDD supply voltage, and the output match.     As a result, there is no simple formula to relate the setting of the PA_PWR_LVL property to an absolute value of output power in dBm.    </text>
            <li/>
            <text>The adjustment resolution of the TX output power is very fine (step size &lt; 0.1 dB) when operating near the maximum power setting,    but becomes coarser as the output power level is reduced. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PWR_LVL" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DDAC" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="127" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the number of enabled output device fingers, with a larger value resulting in increased output power.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PA_BIAS_CLKDUTY" group_name="PA" item_name="BIAS_CLKDUTY" short_desc="" group_num="0x22" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of the PA Bias and duty cycle of the TX clock source.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The PA output circuit is designed to operate as either a switching-type amplifier, or as a switched programmable current source.     The PA mode of operation is selected through the PA_MODE property;    the bias current (when operated as a switched programmable current source)    and the duty cycle of the driving TX clock source are selected through this property.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BIAS_CLKDUTY" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CLK_DUTY" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This parameter adjusts the drive mode (single-ended or complementary) and duty cycle of the TX clock source to the PA output devices.
    </text>
          <li/>
          <text>Silicon Labs recommends use of the modes listed below,     as they have been optimized for the listed chips and associated output power levels.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fdde645-62d6-11e4-be36-180373e564d0</enum_set_id>
            </field>
            <field name="OB" short_desc="" fsize="6" ftype="U8" fformat="hex" value_min="0" value_max="63" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>When the PA is configured for the Switched Current mode of operation, the output devices act as programmable current sources.    The current sources are switched ON and OFF at the RF frequency by the driving signal selected by the CLK_DUTY parameter,    thus delivering pulses of programmable current to the load.    </text>
          <li/>
          <text>This parameter selects the amount of bias current per enabled output device finger.     The total number of enabled output device fingers is selected by the PA_PWR_LVL property,    and thus the total PA bias current is equal to Bias_Current_per_Finger * Number_Enabled_Fingers.     </text>
          <li/>
          <text>The step size of this parameter is in increments of 10 A.     There is a fixed 10 A bias current added to the value selected by this field (e.g., OB = 0 = 10A, OB = 1 = 20A, etc.)    </text>
          <li/>
          <text>This parameter has no effect when PA_MODE = Switching Amplifier.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PA_TC" group_name="PA" item_name="TC" short_desc="" group_num="0x22" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x5d" activation_name="" activation_mode_var_name="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration of PA ramping parameters.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for PA power ramping in order to minimize spectral splatter and switching transients.
	</text>
            <li/>
            <text>The TC value specifies the time constant for the ramping of both the rising and falling edges of the PA power.     This time constant is applicable to both the rising and falling edges of the TX packet in (G)FSK mode, as well as to individual data bits in OOK mode.     It is difficult to precisely define the ramp time as different measurement methods may be used     (e.g., 10% to 90% rise time, to within 1dB of final value, etc.)     However, the approximate ramp time is given by the following table:
    </text>
            <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAYoAAALtCAMAAAABudNdAAAAM1BMVEX///8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADxgEwMAAAAEHRSTlMAIpnviasyVBC73XZEzWZA3h/rQwAAIABJREFUeAHtXY2aq6qyNIn5mTHjzfs/7QUUuhpIgtAo62zy7b1GELqru0CNVnB49U8jGRhew26fHV1tjKkFZK//fSoec4QXr642FWkYJFD8XO+RcHXVfL3SHglXZE1tPVzpeQY/rtZsnKkV7XicaVttvUX2OKm95h/Wngpk/AOEIQ2DQ3E6X17ncbxeb6ujHw3DfR6vv/P48/oZz79Ll7tqPN2GUbWwabjpwvK5T/P01Jt2n9p0rpYm3r/zr1cRFp1RveukD/FXm4q7Mv5YIjj/4JhfUAS27tgGkZ3O849rfft5nQbzj63KgTAkYoD8jGb79lqG+OlFidWR63H0fGmeNNTHj2H6eb6ogk33rxtrT93mTze2+9QmuFIl/3Nznb09NzskyKhucZpvN0uEJkbXjRrN8LiAqT9dE/mwekD29xxGMjsoKhRwi2DIgjAwX4CF1bNzxULFcDXxDJPJsut403ldqLgrZD9riiegYr66FPxoOmfdJpkK58nfmM3sUrVkVDc5sYPiQoVBoxih1PLRD6YnnBbUfngBD6q5R0UOhCEVA6BYIxgXNNPpZXOgI3hqiAsVipXZDRR9WFnS/bydHRVm9jyBJm0CXOli6sdRQUZ11w9UrINJt1qOspFD/o0OQwyZDh6ae1TkQEjGAPlZqfgxB+3nafiDEa3DslSojT93YNfZN+3UVYKh4na5qcOFntI3HRbYIFe3v9dpvl8N1ff5PqkBfvu5qD7z/W4O1dM8n+1RwVIBRpXx4TRN99FYeI6qmzG+zIr7hcaQmeG3q8KzHPKtg2FY5r62BFTcRnW+/D9q7s2KLAiLpwQMlJ91Xt9VKtVHzd/Zm6xAxQvH1JLuaVioOKlT6W2lQmUzSsXweCn7N52NSZ+Rzqr00OlSRnSPs/p7srmyVIBR1Wo4acu/KumGu3mh4nW/388/JgDdxiZc22YO1B4IHLdtS9NctdIDwvyjrWVBWEn/jgEQja9pms6TOVg+9JFY54t9lgOU3hNQoWbRQoXuAJDjVAz64PdQVOv/VVr1vyrg56+y8lwnlU6z/ryhwuwbFQ5z0MBzxePPXXCc1tlrE7w60H1/TZzGik+Fyb1J3WcqkiAMyRgYFQsw/e88qs8fO8WrWkcFHaB0QCrd5kuMO1eclmOqTvA7KswwfQzLgcUwo9N1fl2uJ1WpBvf9/BzOV/X5+9P/joqg5coBUjhML4VJVyAVqsqe0v00rA5UhywqciAEVLzF8I4KjXYZ3Hpr/Tgq6LS9HlLumrrfv3E9Npgz/l0fYj5SobNuTOv2igo1S+7X12OtXJ3aWWH4GoxRveei061ODhEqHi97/fBYj3J2VqwOTH/9z/qBJOiWkVnxp77EKFsUl+6ZBEFdWy9evmIAFHANeFoODhc30xdrjgp3MWtmg033j83AYL5lTbre7lOb4MoFCydCBXXWeTjfl8pBF9THUUFGdbW5NlJf5h8mPWxW3F56gJgPpEFbXR3oXese0wqQOSoWEK5o2kFcupwGwXrSpj5iABRAxZrT5SvTgkL/S1SsX/EehiubbkOFPm2vX4V0Lu0+tQmuHBXDaE7bOnU6U9qvmlmj7jWvRyJHxfL9SgekXejdJ33VZRifzGFqxbtcAyoT9mLWnN4ncKBmPJ7tAJnJvT5N6eYG1PqPMZcDYb2Y/Y7BoXiMv6/1XpK67vvReZh/X3/TsNxDVsX7+U/d/bCHYXXjY1q/Jy3pvqkDvboC1Rezqq290oxSoa7sfp7qH305O0/zqGzqqpu6raCubbXncZ7tdZCjwhldXMzTuFzwzpPq9Pp7uhsfcMtnXq48nuf7fHtdycGgL6DdxyVBo1DDwja3OH+Wg4Rqb+PaAGFIxeBQOFzbNyDdQWfYl+nqbjkJbCdUPHDwY3t2RZKJDO192E7FIIEC0h0ggn0SrgL73yrshYTX7smu0ysjS8QggQLS7UX89lwRtKtW4S4l0EPqTXLsU7CdhuF/nor4Y5v1kmBNr0QSPjGVhkECxVGPjj5Fv2mfRBI2OYw0ZjfJI/tFq1oIOB5QC8gUFf3TSAbY9674kBGrbWHsxYNpAVk/QBluOhXxIXpAbafigKTHXTIq+HVuvEOFWnaAYsKSxdnDPBFbdTnnHy4C2YoHA75Pk77zZD+LH1va/S8hA0mPToe75xLJjTBKpIILS7Sj0zibO9BOQ/FWIJMEiwIe7vr+mrsjR36S7Mg3ImQk6dEPdZ2gLsyNOAikggtLVlecisE9B8hBQgEPRkpmnk5zPzlmBfoQMqcjeer7hSd9n1x/orlZdkn9i1RwYcnqAanQt7JLHFPAy3BDfdDqp8R8QV9C5qig5+PabjQ3BQ4jXYGK5amVEszMf6+reiizPMFDKqI3tSJG31VRwOpp1u/ziY8Im6HCSnpe8yIKMsG43LwLTaAeqACVhn4aZw4hajgsD03GlxId4CPIHN9AhaL6xZ8YuIczOZZL+xAyK+k5mcfj5rikjENuSl297R+n4nF52qeZjgpl4tO98LceYAcFrJ+azq9fONy1MisMXCXpuRnh0byOvp2pQGHJ0+nrkIqic7aKEajQD+gf8Ajazj4gbs9NQKbdKknPIl64myfm6vQd0f1I44NZgcKS0489eiAVpc4p4NPymFML0NZPK7PC6mkGI6WyVGBuLGLpv0gFaFumwV5AVKUCnju3QoXV0wxXfQyYrDQYciNNgbWHVDhhiT5lq9OFaVOHisEol7VC1uholKdWqHCSHqMrVD+2WBBSbmzmxP8iFVZYMv2qI+NN/QTp9FA/M9KCv9N4UT83Kr43QwcoNd7GadRP+o2IxfoRDy/VICBzkp7beVJS0RWhzU2qwYx2jIqM/pu6QMCb+tVv3AKyToXhuVNRf7gneuhUJCaqfrNORf0cJ3roVCQmqn6zRqhoRHrSYeCNodqjr4WxF4+xBWT9YtZw06mID9EDajsVkPTiuypga/tmc1REBCZMfDNe+ZO3rSFjwPM8Xd2vTUDxstWmTHtANk/n9edebYtvHvYxRlYGIGB9K9CsaGAMkeIly255J0Jm7syaZxX/FfHNWT+quNgntE5mUZ7UPAtEhXnIe1WPKdoX35Qc0ylgkzCYFaATzMtlYS9CdtFHTf2rafvsbLHcmvjGDuLcuClgY0Gvz7F8aBEbW7PzXw+ZnhVti288wJvTxfrfz6u8R5mxipfNFqU6MGTqJHZXwgKt+vpPiG9UnMuv0F02aZK4qt02OBX6R/T/gPimRDnGA1a6KqZxU4qXwz7M9aQFBv+A+EbDzP1AwGbZztGsoqGsOcVLruXSfoBMPcU21poX3zxLrnUo4JMJ9GornOKlNKW5/S0Q1d8sc6DYaF188/gjEdn2sCFgLR95XFTEfBGb7TZlehCy2/n5fN7VKbtV8c2ylu54vRDmjBxgZyW+McvseCvIZFiV6ELILua5ib5s7+IbicxutkFUbO4q1qE/rzCp7FSIjahSQ52K0gyK9e9UiKWy1FCnojSDYv0boaKrXhrJQBff6KnVyKwQm+VfDbUQcBxkC8j69wrDTXNUfFN8nO2TlPjQ+lqLAZOwwnRrZrkV/cPZ9TfMbSs+6A06X/MeaQBUkLBCt2tpuRW3wkzrig+1Lnb+B6hwwgprrZWfRSo8C5S2FR8Kpvshs03hlr9AhRNW2P7NUdG24kOlTT+Bz/4AFcaGFlbYT3NUNKz4WHNWsk6aRwWjtTUqGld8aDbc+1LscN7w16NCCyvcpzUqGld8qLyRos8lMX2DU2GEFa5za1S0r/i4W5GGy+GGDUbFKqyw3Vujov3lVvh1hc1j4l+kwgorbNfmqGhd8eFWmLQZ3PQXqCBhBV+NbZM9ucaAzH6vaFTxsb5EaNQvdSz4QMBOWNHaciu08ktXfBRQnd8VBkm+kcKe/c6sSWCnonAcyXXvVMjlstBSp6IwgXLdOxVyuSy01KkoTKBc90aoaER60mHsqTtpYezFZ1ILyPr3CsNNpyI+RA+obY6Kt+IbnRz1eu1RvfoH3zmxNWcsYKdx0VbY4itbzQq0R2QWGJcHRXIj4BdN4AEqfJ8PiWLWl84/z+z3vWgpYRsCJsu6H198JcGSdBNC5oBxeVCYG2kI6qRNKKLv81mfI/ysi0pMQlSoQOAJBV98RTzI7wYpCQ4YlwdFc/Pd7pYWSEV0SZElYbN7eAcijS1+TFsWMFKh9xY9qt0MxevAkC0hc3lQNDeekcIiUOHe5xN519GfY6DkfUcsYJ+KI9eVgEODyidMVysPcrkpTPen7kAFvEQmeNfRyy1S88nYt30fqMDFV76ZqbCfISMqnDwIclPB+2IyTkXwrqPqVASLr1SLOGr4DRVOHrQzFfg+H/9dR3SAkluaiwbfkh2++Eo0Y9Uq41SQPAhzUwsEzIrlGHk3l0j+u47otI0ysq2gWMDskKxl9G7xla1mBdozZHaMoDzI1C25EXAXNYFUwPt8gncd2YvZR4nQgAUMVHiLr0SB1q1kyFYqmDwIclMLCVJB7/MJ33W0fsV7lHzZ5tcpKxVmuRW3+EqtML/ZjVDB5UGUm2+msvcjFfZ9PuG7jrR5deNjmkrmhLpKJJhO47Ist2IXX6EG+24RMgeMy4NsbirCYlRU9GNMU8C1PW213wKyTkUzg6RT0anYegip274foOrmd4P1TsWGZNVt2ggVXWrRSAbwYr/uyGPfK2q72mi/kVmxEXVB8xYCjsNvAVm/mDXcdCriQ/SA2uaoiAhMFiXK+gOws7k/mZ8pFrDVuCzmeCnfRWZPRGah8GzwUqabj93wABUKTJwSZRjNY4zHpeTRNl4hkGUNj5c+Aq6zk6hwUHg2eKkKCKQiKjBZb96vohv95pn8D+9sn9As9ngp30deT4ZsgcKzwUt5Tr70QiqiAhNORdlDTxYwPDrSGJujgmeDl74kNW83UOEEJhHxzbDMivul5E0ieIAKkt8aFS4bJq+8lJfqb72AClA1BOKbYXrd7/ezXcrtm9U3+/+lWQHZUNHw0pvwCqvjVATim3VWPIrWlfinZgVPPi8V5vxNd6ACBSa++GalYniWrMz1T1GB2VCXeMu54lUiPXrDgKsGKpYzZ1x8Y6l4lCwH9U9RgdlQ2TKnsjbEN+vF7O1VRQdlY3UjZO8NdhZbriC43IaXqsDDWUECk1B8s3zFG36cjDkHDQt4vXw14htlrLUrqMFlwyB0pZy40/ogFVZgEopv3I2Pc9HBEqhwGpd2V765T/dRX7sv8iBbSktrTitGRY6BLX2Aii3ddmjbArJOhSG6U7HDeE9z0alIy9MOrToVOyQ5zUWnIi1PO7RqhIpGpCcdhnc3ouoIbGHsxQNsAVm/mDXcdCriQ/SA2uaoiKgarPxBp8e8oLwkTyxgtKxuucxT0QPCEliqLyC7T9NI7+jYERgeoEJVg5M/6EhPJa+uMKmCgJnl9dbb+rYn03TnfwjZXY+IyXIRpqQeMKQiqmqgO6ZT0ao3OgQK2JRoGkQ91ws6tEzIzBLpp3VxmWFPYEhFVNUAVJxoOwwmpYYC1q3BWtRzikWpNoTMLIB/tz//3BMYUOFUDTHFxzA8T8OfHSyZGaCAtQGiwnnOtFvejZCdXr/Pp/1J9K7AgAp4lB4qPtRCZuq/wme7FDCnAjyXZzXLAiA7XV5/1sauwOJUhIqP4aHPZC87cS3WbX8hYG3MnSt2jTgKGZCNt/llluVSDXcFBlSgqiFQfAzzqD5/brxEA/pWCQGrpkQFev5mo85+Qqav2B/2ufGuwICKJTdvFB/6+GRHSXY2KGBtgqhAz9nGizo6ZKdl4atfRYj+GIx1hR6LI+0LrjBB1RAst3JajiYXe0JzBrZsuIBNJ6ACPG+xJ9fWIVupsCuR7QkMqSBVQ6j4WMX8q/AjMwcuYKBiLz3FZ8iE7KrH3E1JjHYHhlS8V3zcfl4/Wusx/75K3mdLAQ9c8WE9f85Xxb2ATK38otda3U3o4aJiVLjaShsQcCUPuWZbQNapMOx1KnIHsXi/ToV4SnMNdipyMyfer1MhntJcg52K3MyJ92uEiq56aSQDcONDfKz5BlsYez6mpdwCsv69wnDRqYgP0QNqm6MiojSxEpn7OJ2LFRkYMPclYr6AQkI2LicOeweawyzw8L0rHqBCpYmTyMz6rrG9if/d6psWFLAnt5Ex/8ZrSjUhG5/P2+1mH+KHKUmxltcGqYgqTZanCubn2mPRsjcKHwXsqVpkzOdlwPQiZOYR2WwPANGUFPj51BWpiCpNDBWL7GYueeWUBkEBD8yXkPlPcX7ZB8hUy5P7RTSD+cVG6W6gwilNQvHNmisOeLtr6u98GSNC5rcDcj0Ima5ys5/DdK3rbAAVIG8IxDe/et6e3WvAMrFQwOBL25Ixn4lKdyNkqmBeXGGMeTBNXbV/4lQE4pubOm2fxkIZFATsxShjviBJjIo/9+N0D2aBg4SuQAUqTQLxzWm+PycGOMG434T6oy/dSsS8725DmZApLFTwYW6wuL0pUIFKE/9dR8aweafjdhfUg2JEX3Z/sXlrKOMvIBvw6qRB8Y2RulvNXEaoSxcImKtaZMxn4+LnijPo7jjMAgcJXXFWfBDfaEiTu7BIsBttAlQ4X0bjImM+6jOtEpANP4sIqlHxjRIGLYqUtMDetcKA7fIlZjETGfPv3CbUI7LrMuT2WmXFocNZ4SprbWDAtXzk2W0BWafCcNepyBvCFXp1KiokNc9kpyIvbxV6dSoqJDXPZCNUNKJ36DDgHl3egNrQq4WxF4fbArJ+MWu46VTEh+gBtZ2KA5Ied9kcFRGliRPfsPVg4vF8rcWAuS++3MxXQ+INfGRWZrDnkjx4rgiVJk58w9eDyc0EBMx9yZjPhaX6AbKz0hiYhT60OQ6zwEFCV6QiqjRZxDd8PZgEu9EmEDD3JWM+6jOtkpA99dOK0/qzbU8jlGYrtxVSEVWarFRojZZbDybfmevJffHlZlyj/TaICv6yFA6zLh6gwilNQvGNet4L68FkI6KAna/Floz5bFx4gHrNs3qUspryYBY4SOgKVIC8IRDfDLgeTILZeBOiAnyZpiLm406Tah2yk3lXijl8qo4+zCRbuY3iVATimwHXg8n1BSdHP0YR89m4YFbczOI+Vmngwyzw8L0rUIFKE198w9aD+W71TQs39vx3B8mYf+M1pdoheywaj1XxhSlJMVPUBqhAQYwnvvHWg8n16AJWw1AvpWGXlBEynwtL9SNkRkl9t+I7BrPAfkpXpAKUJt7KN956MCmGY20o4AF8qWvHRWOx/BvrWL2OkF21dHmy7xFiMCujQCqcIGYIVr5x68EUwaGAvTcJyZgvwEbITpqFPzVnWxXfDHY9mIJw8TCgDk7sTUIi5guwERXD7TydzUJEF333w8IssJ3aFWdFap/sdhBwto06HVtA1qkw3HYq6gzxDKudioyk1enSqaiT1wyrnYqMpNXp0ggVXfXSSAbgO3+dAQdWWxh7AAc2W0DWL2YNIZ0KGJfHbjIq3A9U98XEZgVXYRggq+LDW4QkEyMGzHzJmM9EpbsRspM+cZhn7cYcg1ngIKErUhHKG5zigy9CkmA32oQC9qQUMuajPtMqCdlpvt1oWoQpSbOX0wqp4CqM1doiM+CLkOQ40n0oYE9KIWM+FxZDdrLPtY21aEoK/HzqilRE5Q0LFdoELULyyeCnfUBF6Kvc/CfXX/YRMk5FCPOLoYLdQIWTN0QUH9pD8W+FYVY4XwS93DzZ2rwFVEzr3XttIwJzs+nkDkAFPFMPFR+4CEmycb8hBQy+1ka0xonfa48yITPvYfvVDyzUJ4S51Ff5N05FqPhQT7boZJaLhAIOYxQwnwtL9SNkxsi4PtsNYRb4+NYVqEB5g6/40HP1m6nv+8kE+jL9JMx/B/C2BSEzTezCMgHMtwYEdgAVqMLwFB/KkZUGlfiEgH0phYT5AmiE7KKvoCa7HpwPs8DF165IBcgbPMWHMoOLkHy1+qYBBcwVH0Lm33hNqSZk5p29TkkOKUkxU9QGqfig+FCvFRaQxlDAnuJDxnxBIgjZrE6Jp4tSkjer+BjWRUgKwuUnRyulWFY1ETFfgI2oGOZpPGtNf19upSCfBV2BigIrZV3xAFVmKaF3CwHHYbaArFNhuOlUxIfoAbWdigOSHnfZqYjn5YDaTsUBSY+7bISKRqQnHYZ/UzI+amRqWxh78UhaQNYvZg03nYr4ED2gtjkqIkoTu9yKWXfELUKSmSwM2POli6XmM1HpbohM3X6ybzoyFnmpwMmXrniACpUmTnwzsEVIvth8uxsC9nyJmH/r9/sOQKYa/7Ln7Lz03VZuC6QiqjRZFB98EZJ8Z64n9yVj3hnfvsGomNldaF7abjq5B1IRVZosVPBFSJKtew0hYO5LxrznbUsRkA3P2xlmBS9tsbm1LVDhlCYR8Q1bhGSrD9eeAna+ln0y5p2f7RuEbHjMA1DBS9sNb+gBVIC8wRff8EVINpjnTSlg8KWaCJnnzjaVCNmgfkIPVPDSJptbG8ep8MU3fBGSrT5cewqYUyFk3vnZvkHInuoJHlHBS9vtbukBVKDSxBPf8EVItthnbSlg9DUMQuaZr20Fh0wdkIAKXtpmcnNroOKT+IYvQrLZy9rBBawu5HG5lUHGfC4s1c8hu4/q8/s3Lt9xeKnAfkpXpAKUJr74hi9CkmI41sYFrBQeevRN9lWlMuZjLhPrAJnqoU+V9OElqpfeQio+iG/cIiRF/iFg58toXGTMF2ADZMqKSb4Bpk0eQYVdW2T6VVf9t8vrfHqMP69lstpFSArChcOAssLFNyLmC7AhFbfz66LkN6sqaC0V2E7tirMitU92Oww420iVji0g61QYajsVVUZ4jtFORU7WqvTpVFRJa47RTkVO1qr0aYSKLrVoJAP0nb/KcGNGWxh7DJArtICsX8waOjoVblQevfFvUVH+W+GPx0IB8wV8NkeFJ4jRoa3iG289mMygMWDmS8Z8JirdDZEx8Q2DWeAgoSueKzxBjOrtxDd8PZgEu9EmEDD3JWM+6jOtEpCpDiS34TDTbOW2Qiq4IGa1uCg++CIk+c5cT+5Lxrwzvn2DUQFyGw5zu90tPZAKLohZrVSigvtqigqU23CYWxK7vS1Q4QQxEfHNCdeD2e7F0up6Ol9LjYx5Z337BswKlNt4MLfb3dIDqAAVhn5wtS7ats4K/ejTrgezxT5rSwGDL92CLTfDuuxUIGRMfOPBrAsmToUvvlkw2PVgshFRwLEYi81n48IrKCa3icEs8PK5K1CBghhPfLPYsOvBfLb4YS9Rgb5sh2Lz1lDGX4eMy21iMDOsp3UBKlAQ4698w9eDSTMdtnIBq2HIxDcy5kOHyTUOmSe34TCTzWU1RCpAEOOLb/h6MFmeVCcXsC++kTGfC4sjUyXSeEBKCqyndUUqnCAmfNeRWw8mzeqbVkCF82U0LjLm33hNqQZkqjmJbxzMFCOFbZAKK4iJiW/sejBF7jBgLr4RMV+ADZEx8Y2FWWA7tSujIrVTbjsMONdGnX4tIOtUGG47FXWGeIbVTkVG0up06VTUyWuG1U5FRtLqdGmEikakJx0GfgWuM+LIagtjj9DgVgvI+sWsYaRTgQPz0O3mqIjIG9xyK0wHkZk2DDjwtdeqJlHsgGyep6t5y8zSUOPcZx0YPECF8gan+NCwSAcRjSahEgIOfZWbT0DwrgkhGxUNj5fjYsd1YJCKqLxheaCqQgAdxLuAvtVTwN67jmTMf3P/YT8hO+u11y/2p7N7rgODVETlDZYK1EF8iOnjLgp48H1JmP/o+/NOQKYa0qzYcx0YoMLJGyKKD28Rks9xvd1LATtfa1uUWbztXnEHIdNO6Cn7nuvAABXwTD1QfDAdRHZKKGDwZaztuKpJFD0hUz9jPrs3FO66DkycikDxwXQQ0WBSKilgjwoZ8ykQ3rQhZLrB+pNttWHO3zu9cQaoQHmDp/jgOog34XyvpoDRlzo26wsWWm7muyHxFoTMmL6uL9jZdR0YoAJVGJ7iw9NB5GYCAmZSCiHzubBUP0J21V8ixpd+mYj67LkODFIB8gZf8aFhkQ5Cl3I+FLC33Io2Vm4+B9LaxyE7meRfbXnPdWCQCpI3qPOWOl0YmPZiViJXNkBl2PnafVWTKGGEbFS/uXlc1GXE7uvAIBWfFB+DxLIjFLC/3IqI+WiS0yoB2TROV/1CtuXcveM6MIyKNNj5rSDgfCNVeraArFNhqO1UVBnhOUY7FTlZq9KnU1ElrTlGOxU5WavSp1NRJa05RhuhoqteGskA3H7JGU6b+rQw9uKAW0DWv1cYbjoV8SF6QG1zVASCGHVn7GdRnniSlLxsYcDcl4j5PFCmFyDjUObp/LPcFy2wntYVD1ChIMaJbzxJSprtoBUEzH3JmA/8pVcQMg7F/EjQ3DdPt5XbEqn4IL7hkpR8Z64n9yVj3hnfvkFUcCi/+phw/d1uMKMHUuELYow5el5BkpQMP4st6hj6KjdP1jdvERW6K0G56Ee9I9+72XhiB6DCCWJi4huNSIu1ij4UkvNF9srNk63NW4RMd/Wg7D8rQIURim9QkrI5UNuBAgZfy05QvNjWe/4lZEx8YyA89j9XQHoC8Y3G5CQp2TmigMGXtVZu3lrK+EvIdGcO5Uc9Xd3jww5Q+hz1fOkFFT3xzYLESlKycVHAXHwjZD4bFyo+jBGMdNqJCXXbg/IDghhPfDNwSUpuzOQKhT7Kmoz5XFiqHyHzodz3YoJR8V5840lScmOmgLn4Rsh8Liykwofy1JdQ+7CBs8IJYsLlVpwkpSBcHHue+EbGfAE2GiQOihHf3M7P5/PO3kJV4OVzV6Tik/jGSlI+W/uylwL2xTci5r94/7QbkFko5tx9MffP7a8tPlko38eoKDf32QIE/Lnh7ntbQNapMLR3KnYf/e8cdireZWb3+k7F7il/57BT8S4zu9c3QkUjeoc6ou2dAAAgAElEQVQOA77zVx+LLYy9eJAtIOsXs4abTkV8iB5Q26k4IOlxl81RwQUxBrQT30iIUDBg7mtHjUuUC0DGxTf3aRr1z8F2+OC5ggtitHMnvpERoUDA3JeM+YJ0ETIuvrlrDdS0DxdIBRfErIEtig8ZEQoF7K18I2NehAouvjFLTJgXnRQYT+yKVISCGGVkoUJGhAJUcF8y5hNDjjUDZGo3iW+u+v743a0OFesqVgdUOEHMG/FNuTSLAna+IJCdNC7gkTYJma4j8c3p9ft8jtSu5hZQASqMiPhGj5XSYyYFDL5sdOXmraWMv4TME9+cLq+/DHs5XeJURMU35SIUCjhCRbn5nPjXPoRMV4D4ZrzNL3MmKzCe2BWoQEFMRHwjIEKhgNHXglTAfGLIsWaEzOx14hv9upnHzwGaWXr/kC++0c+iYyFsq4OAQehjbEiY3waGtSZkTHxzWrSpv+s6OKyLeAFmBQpigpVvREQoFDD60jGJmC9IjkPGxTcrFcVi4SRkSMUH8Y2MCMUF7K98I2M+KeB4I0LGxTdXfaC4CRwQ4m5ZLVLxQXwjI0KhgD3xjYx5Fti2AiBj4ptBlfT37z0+jIraDiHg2q422m8BWafCkNap2Dh26zXvVNTL7UbLnYqNCavXvFNRL7cbLTdCRVe9NJKBLr7RE6iRWbFxLhc0byHgOPwWkPXvFYab5qjgKgyD0So+3Lor8VGVVosBe76cnzRL0q0AGReftKf4cNKPohxAwFzxIWO+ABsh4+KTBhUfKspFb1AQLjs5BuoSAfMF2IgKLj5pUPEhTgVXfMiYF6GCi0/aVHwIDFsae6HiQ8C8CBXGiBOftKn4EMgVURHKDATMi1EB4pMmFR8CufpXqADxSZOKD1EqQsWHgHmpWQHikyYVH8JXUCbz9/XtTjqH7VAB4pMmFR8iuaIDlK/4EDEvMytQfNKi4kNm2AIVTl1i33XUyqxw4hMDrEHFx2P8ef2Ny5Kz+YMPqLDqkkUUKWM+HxjcmXXik0Wt2RUfBVnN6oqDJMuAQKd+Z9YksVMhMJZkTHQqZPIoYKVTIZBEGROdCpk8CljpVAgkUcZEI1Q0Ij3pMODbjcwA+2ClhbEXh9cCsv69wnDTqYgP0QNqm6PCE8TolFhRTGTX9oxhwNwgL223XNoDkHHxjbpXNk+l997S0OEBigtidH8nigl3pZnnrSBgbpCXeKddSoSMi2+Gs/odntEa1IeBVASCGO1+uXkd3bUZHQXsLbciY34zHupAyLj45qmXMjjt8lthdf1EKAJBjIa6UBHdRZEkbpGrgRvkpURrks0IGRff/O20voeOBahwgphwuRW3qyx8Cpgb5KUyH3m9CZnp78Q3r3m+77QcFFIBghh/uRXYlRfq0osC5gZ5qcRDbl9Cpi048c3ppd+XYA6fuZbT+8GsgIT4y63ArnTTYUsKmBvkpbBf/RpCpn058c3tpX+zPYMaoiIUoAIFMd5yK7irAAwFzA3yUoGD7K6ETJkg8c3DnCnv5vVP2bZTOwIVyxl6EcT4y60skEpHBwTMDfJSKnbBdoCMLSxjlsA6gIr37zoKtTJZaYCAwZcyxUtZtss6ATIU3wxXvbzHtP8iRMsXLX0RrbTs6nRhojMDll5NVBQxBqxXk/lTvozGhTwX2c/vTMi4+OakWfhbMpFvPa0nHqCsIGb6Vdf5t8vrfCJRjLqkG4sRUcDecivWcxrmCq0ImSe+uZ2nc3HcaYAZFWld8ltRwPk26vRsAVmnwnDbqagzxDOsdioyklanS6eiTl4zrHYqMpJWp0sjVHSpRSMZgOcVdQYcWG1h7AEc2GwBWb+YNYR0KmBcHrvZqTg2/+D9AxUPaFZ1kx2gQgnMWnM6qztS43j+eRU968WAuS9eqhpx1DggY+Kbkz6jm4U+ot1EK5GKUAJDNeMC9lb0QnYImCzrcHhJNMA0Y4SMi29O8+2217RAKkIJDNWsVAxFy3NTwP+K+OZU+vaUtJFgWiEVoQSGagwVCleRUA6oIMsaBi9tgC/VlJBx8c1BVDgJjBPfuBr1+h8NtujopDPuMgeWVR0vuUY7bhAy49SJb06TxHOatEBgVoDuYhXfQM34Gsc/uWfbYFnh5KU04LKtOBVOfKOeMSo/v/s8O4pTsYpvIEVmVmhcJR8KGCwrg7xU4iG3LyHTFpz4ZjFHLwTLNZ/UD6hACcwivoEaQ0XROVvBoYDBsqrnpSTcwo0ImTJM4pvFy8T2Cnsmc0BFRHxDohhDBXXL24KQyLI2xUt5xot6ATImvrnoK6ip9MCcBg2pAAnM+q4jqpGmgixrnLyUhly0FVDBxDd6PagjRP3LFy0U31CNNBXOctviG/OF76JTUv+Ds8JKYEh8Y2tO4+X1o1/IVPaBsWctr68DFNH2FIAjZJ74Zp7G8z5MoJK8IJLErhRwYofdmrWAjM2K2pG3EHA8xhaQdSoMN52K+BA9oLZTcUDS4y47FfG8HFDbCBWNSE86DLgxVH00tjD24kG2gKxfQRluOhXxIXpAbXNUhLoLrvgYry+90EL2BwPmvngp20F2R0DGFB/a4K1I5ZIOCQ9Qoe6CatbbgQ8pKsiyxspL6ejFWhIVXPGhHfyWPkdORIlUkL7DdqYae2e26OkRBfyvKD5UIubrAVSEuguqMVRoxUfJ7Vmggixr2nnJDoQd/xIyrvhQE/Z23p8Kp7t4q/iQe7btfJl089KODDhXRIWpcoqP4TEPB1ABD/vfKD48wC6Q1A3qD75UZ15KtSbZjpBpq6T40BK8Y6noio+V56d6bHQAFai7eK/4KNEE0dhDXw0rPtTh6RAqUHexLrdCSgx7BVUkmiUq0JeKlvyso3HvP4AMFR/3UX1+y9+hkhQOu5jVY2Ay5+a3io9niZ4XAuYaD15KAi7bCJAxxYf2ok+ce3yQiuWL1kfFx0OvkJL9wYD/jeVWdKhHUGFVGBHFx/JTl/F6gWxuZwQ7W43H8kohW9puU6YHIfMUH8Pt/Lrso/nAWSET1QcrFPCHRofsagFZp8JQ36k4ZAbEnHYqYlk5pK5TcUjaY047FbGsHFLXqTgk7TGnjVDRVS+NZKCLb/QsaWRWxCZsnboWAo5H1gKy/hXPcNMcFaEEhotvzkZ2EB9XKbUYMPfFSym2ZNsAMi6+4SVZp541nBWhBIZq1ucVZeoHCJgsa0C85EHco0jIuPiGl+oiQSpIamN9Uo19dPRXor6hgP8V8Q1/85FNS52/SEUogaEaS0XRCwSACrKs4+KlOpF+tErIuPiGlz6aKN4JVDgJzFvxjfIGYojtvilg58sY4aXtdst7EDJji8Q3ushL5c7eWAAqQAITE9+sBkrWSaOAwZeyy0tvkFatJmTaDR9vvFQPRpyKN+IbDcO8iCkTDwXMk89LmcaLuhEybYYvt8JLRW4+dgYqUBATF98oSw/zIqaPJt/vpIDRV8PiGx2Kv/jK+/AK9wAVKIF5K765vwp0BkQF+lIRtCq+UdDuJZeMm8hBKkAC81Z8U/T6RKACfCm8vLQpAJnGgIyLb3hJxtkbK0jF8kXro/im7M2uGPC/Ib5xbz56kz7JaqTivfjmsYpvzlq0lv8BKqyvxpdbcVKc/KCTezIqkntlNkQqMk1U6tYCsk6FIbdTUWmMbzfbqdies0o9OhWVErvdbKdie84q9WiEikb0Dh3GnmKHFsZefFq1gKxfzBpuOhXxIXpAbafigKTHXTZHRSiBgZq7etnRdBtKloHBgMGyyg4vxdNVsxaQcbnNjsDwXBFKYKjm8XPWq3s8zyVLpUPAZFlnmJdq5vyNbULG5TZ7AkMqSGpjAVPNz7q+R9Gq9RTwvyK+oQTYlNT7i1SEEhhXM7uHd78FWIAKZ9mY46UCD7ldCRmX2+wJDKhwEpiI+ObPMVDye3IK2PkyueOl3HSW9CNkxoqV2+wKDKgA3UUgvnnph27FHwoYfCmrvFTsJsMAIdOdndxmV2BxKgLxzX+LCie3OYoKFMT44hs6QMmskoa+GhbfcJgZs21LF5gVKIHxxTd02i7RosBhgMtteGkLfqG2gIzJbfYEhlSABCYQ39iLWbNCUm78EDD4UtZ4Kdd8QT9AxuQ2ewJDKpbvM3HxzfoV71HyZRtvAjtfbb/ryMEsoDm1K1JhBTHhyjfamrrxMU3/NfGNTUlqOkvaMSpKDKX0hcNASvMd27SArFNhCO9U7DjuP7vqVHzOz457OxU7Jvuzq07F5/zsuLcRKrrqpZEM4Peu2sOwhbEXj7EFZP1i1nDTqYgP0QNqOxUHJD3usjkqQqXJWrP+AOxsblTGg0mpxYC5L15KsSXbBpE9fm5k/D5OZyjSDvktPFeEShOqGY3o5nEpebSNVwhkWcfES/JRfrVIVJzG2TykWLrM+kHyb8Hvo796pgZIRag0oZpVdGNXXSEDW7Yo4HbFNyoeoOKlX0wwFo2/5AQhFaHShGpWKq4lijScFWRZQ+WlZPByDWGQIBUnw8pcFHQySKDCKU0i4pthoeJ+KXmpC1DhfBmgvJSMXbDhZyrYXkGv3BRQAfKGQHwzTK/7/X7GExq3k1SikMCX6slLSaaEGxEyZRgOUL/mDTtOjyfslZuLUxGIb9ZZ8ShaVwJmBU8+L3GA+5TeUXFTp+3T+CqRuSQHAFSg0sQX36xUDE9zHku27jWkgNFXc+IbmBXDab4/J8LtBSRaBCo+iW8sFY+S5aBgVqAvFY8J/r7P2TGaPpZspEK3PotII6N+sRKpAKVJIL5Zr6BuLyEdFPhScHgJ8e20/Y6Ku75MMWs51geCVCxftOLim+Ur3vDjZMw50CBg56s18Y2Ka5kVBpgeI9M+XyvUMQPys778KRTfuBsf5vcuOSyYPuDKqVpae+3UY/x5mRfhGWC3aRrLBEfpyWJUpHfLa4lU5Fmo1asFZJ0Kw26notYg32y3U7E5ZbU6dCpqZXaz3U7F5pTV6tAIFY1ITzoM/F5Ra8xZuy2MPYuF/20BWb+YNZx0KvjQPLDUHBWh7oLV/JQ+bseAmWV1G2Seih4QFtKIyFpXfKhQTyWvrjCpgoC5xoOXCtOa052Qta/4UPFNRave6ARRwF3xEQ4YPG2HugtWMy36h9BGcg1QwSx3xYdOIVDhdBcxxYeSjZ2Gv3UlouTcew2JCufLtOAlr9MuRUKm3NFTvFV8w/ZWwwNUwMP+UPExDOq2/Vz4vJ1CAl8qNF6qFusHw4RMNSIqhhYVH8ND6+RK3q6ju7tk8OTzkmu04wYh0zDpWq5Fxccwj+rz91eUHgq4Kz7CRMIBahkNi+7CX27FHJ/skSS0klhDVKAv1dmMw674oPyA7iJQfJyWSXuRWuMDfCkqeCmRWMlmlAQ7MBbrLSo+VtXDKvzIzAIE3BUfQQ7xAGVVGKHi4/bz+tFixfn3VfI+W6DC+mruXUdd8RGMkX0rcJDs65m8sVlB1XW2Wgg4HlkLyDoVhptORXyIHlDbqTgg6XGXnYp4Xg6obYSKLrVoJANwj676aGxh7MWDbAFZv4Iy3HQq4kP0gNpOxQFJj7tsjopQAuNqRJYdwYCdZZMbXoqnq2YtIuPiG/WzI/3QbIcPnitCCYyrkVl2BAJ2lk2MvLRD2L4LQsbFN+Ym+bQPF0gFLa5ikboamWVHKOB/RXxz1fejT4XqCpvNL3+RCi6I0R1tjdCyI0CFtbzA46UvkGvsBmTs2fZVs3Df54eRQIWTwITiGyERCgXsfJm88lKNVH+zSchUS5AZnF6/z2fRk8tvnmk/UAG6i0B8IyNCoYDBl8LCSwRuvy1CpnwCFcPp8iqTVqTHEKciWG5FRoRCAfPk81I6eLmWhMyjYrzNr/1XM0BBTLDcisiyIxQw+mp5uRUtnn+ULeGQPF5gVqAEJhTfKIvFy44QFejLjsMGxTenZaGVfRYPRCpAAuOLb2REKEAF+FJU8FLyOJJrCMjwXLFSsf/KN8sXrehyKzpX5cuOQMDOV9vLrVy1/OtWstpP+nDBWWEFMaH4RqGRWHYEqLC+GhffDNMoEXgSH4yKpB4FjZCKAjMVuraArFNhiO1UVBjfeSY7FXl5q9CrU1EhqXkmOxV5eavQqxEqGpGedBhdfKMnWSOzosJ8f2OyhYDj0FpA1r9XGG46FfEhekBtc1SEEhhXc5cQoWDAzrJJPC/tzwUia1x8IyNCgYC53IaX9mcCTtvNi29kRChAhZP1mLzz0qFUKOfwbFsm7rSA8LQdSmBcjYwIBahwlg1MXkpDLtoKkHEqmhPfqGW5JEQoFDCX2/CSaI4TjREy1QFmhUzcaSBgVoDuIhDfyIhQKGDwpXDyUhpw2VaETNkFKmTiTsMapyIQ3wwiIhQKmCefl9KAy7YiZB4VInGnYQUqUBDji29kRCgUMPrq4puFKqACBTGe+EZIhEJUoC87Drv4hvIDEhhPfCMkQiFXntwGPKdNZulWgAzPFUJxp6HFWeEEMYO6nFanC/uaWSXHkRGhQMDOVxffWKKQCiuIiYhvZEQoQIX11cU3lgn1jR/z46rrbOzoamMALSDrVBjSOhUbx2695p2KerndaLlTsTFh9Zp3KurldqPlRqjoqpdGMtAvZvUEamRWbJzLBc1bCDgOvwVk/XuF4aY5KkLdha0Zl8Np4Y/JMWBreRmlvBQfuTVrERlTfKgbNPN0q+na2cZZEeouXM34fN5ut9K1LiBgZ9kg4SUHbr8NQsYVH8NZ/Q7PPNivjwWpCHUXrsascjGXjg4K+F9ZbuWplzI4lb75LI1GpCLUXbCaU/EPNYEKZtkt65KGuUIrQIbPK4a/wkPyFqhAhdNdhMutGIvrYv1brHttKWDny7TgJa/TLkVCptyBzOA1z/edloPCm+TwsD9UfKjHSOVL8VDA4EvFzku75N5zQsgYFaeXHn/mMO11qFCEWQEJCRUfw/CnV6kq+1DA4EuZ5KUyH3m9CZnqT7PiZl7uNF/yjG7sBVSgCsNXfGhVxkbLkeZkAn01rPh4GFbuhS8+i2QiVgVUoArDU3yonhJDg6hAX8r4EvE+gy+WBX7jg2bFYBbqO4AK0F14ig8F/yywQhVQAb6UcV6KJqtuJSDDA9Rw1VeN029d56t1nBXLF63ocisqWwLLv0DAzlfbio+TZuGP3pNXkxOkwqowYoqP4Vp+LcsOA+oacTTLylz0F0dbqhnqJ9s0SPi7jobbeTrvwwRezH6CKrOPApaxJ2elBWRsVsiFFrfUQsDtIutUGG5aGCSdik5F/EBxVG2fFUdlPvDbCBWN6B06DHaxH4wW2YoWxl48ohaQ9dO24aZTER+iB9R2Kg5IetzlByrKH9PEXQa17AAVSmCoRkKEggGTZY2JlwKU1SsQGYpvTvpiwqwuUR0CuwcVSmCoRkSEAgGTZR0jL9WPOvBAyLj45jTfbntNC5wVTmrjkLoaGREKBfyviG9O+7xxyiQcqeCCGL3b1ciIUIAKZ3lBoW+UPxt8incQFU4CExHfyIhQiArnyzDBS6Zq538ImXIMD1RP0/pYZQc8MCtAd+GLb4REKBQw+FJB8tIOUQcuCJnahVRobervPs+O4lT44hshEQoFzJPPS0GedqggZJwK43oUeJacEANQgYIYT3wjJEKhgNFXw+KbJYET4U7IaHYToAIlML74RkaEAiFxuQ0vZQeT3xGQsQPURV9BTftcTyAVIIHxxTcyIhQIGHypYHkpP6PZPQEZo0IvvnSEqH/5ohUV38iIUCBg56tt8c2svt+dLvuL+q0EJia+ERGhABXWV+vLrczTeN6HCXbjI3t6p3ZEKlL77NOuBWR4rqgedQsBx4NsAVmnwnDTqYgP0QNqOxUHJD3uslMRz8sBtY1Q0VUvjWSgi2/0JGxkVux3PGgh4Hi0LSDrF7OGm3+LCoGn7S0EvHlWCMQd9+nXslkRSmBsjYwIBamwlhdAvOSDrF9GZI2Lb2REKBAwl9vwUv3MBx4IWfPiGxnlAwXcxTfBaGB3ZrkgRrd1NeJUOMsGEi+FKKvXwCBhj45k4k6DD+cKJ4GJiG9kRCgUsPNlUPJSGnDZVoRM2UXFR3Pim+EkIkKhgLnGg5dkk5xmjZB5VIjEnYrBoYCE+OKbxVaxCMW58pRP4DkNtXgrQqZMw6wwjorjToPLDlBGLmmWefHEN4utYhEKBdzFNyE9QMUn8Y2MCIWoQF8KVBff6CTAnTCQwPjiGxkRClABvhQKXgoHTPUaQMYOUDJxp8FHKpwgJnzXkYwIBQJ2vrr4xhKFVFhBTEx8IyJCASqsry6+sUywA5SrrLWBVNTykWe3BWRsVuSFkd6rhYDjaFtA1qkw3HQq4kP0gNpOxQFJj7vsVMTzckBtI1Q0Ij3pMODbdvXR2MLYiwfZArJ+BWW46VTEh+gBtc1REeousOZW/FoNDBgtt7vcih4V5XGnjS08QIW6C1bzW7z+MlDBLLe73IpOYnnc26lwi6u4rlgzly+FDVSgZXWTXP8mdy59q5WDvX0DkLGb5AZW8RBMw4OzItRdQM3zdi6GBAGDZQWUl9KQi7YCZB4VEnGnQQUqnO4iovgYHvMgSYXzZVDyUhpw2VZvqRCJOw0rUAEP+/3lVtQv+tUbLARnBfhSOHkpDbhsq7dUiMSdhjVORaD4eKrfLv8XqZCJezMVqMLwFB9qmspSgb4aXm5FKO7NVKDuwltu5T6qz+/fWPi6SDgMcI0HL6UhF20FyPC0LRR3GlQ4QKHuwld8aGP6BFL2gYC5xoOXypxk9QZkSIWxVR53GiSkwqkwQsWHNlYOCQJ2vtpWfMjEvZ0Kq8KIKT7US39el9KFR4AK66t1xYdI3BlUpHXJb4VU5Fup0bMFZHiAqhEjs9lCwAyQK7SArFNh6OhUuFF59Ean4mgGnP9OhUvF0RudiqMZcP4boaKrXhrJQBff6KnRyKxws7T6RgsBx4NsAVn/XmG4aY4KLojRGF3NPE9X/dCi6IMBO8vGIi8VOcnqjMhwuZVBJO40SDgruCBG93c1o6Lh8SrlAgJ2lg1MXkpDLtqKkPHlVmTiToOKVIQSGFdz1q9wuJSqYyhgT27j/KSBlm8FyNjzCpm40/AiFaEEhtWIzgpmuWXxjcTRYDMVTgITE98oa+XrK9DYc74MSl5KAy7bipApu97CEuVxp2GFWQESmFB8M9zP5W/qo4DBl8LJS2nAZVsRMmWXUSERdxrWOBWB+EYbu10KVQbwRYonn5fSgMu2ek+FRNxpWIEKFMR44pvF1rX0RTMUMPpqWHwjFPdmKj6Ib4arnhDjq/ClGkQF+lKWWxXfCMW9nQqQwHjim5N57dQVUplm3WsF/cGXasRLXq89ioAMzxVCcadFAAeo9QudHvnqDK1OF/YrnqoZ1Wqrj4sSkBZ9IODlS52y3Lb4RibutKQhFVYQExPfTON0LX61K1BhfbUuvhGJO4OKtC75rZCKfCs1eraAjM2KGkGizRYCRjy03QKyToXho1NBw/LgrU7FwQSQ+04F5eLgrUaoaETv0GHAPbrqI7OFsRcPsgVk/QrKcNOpiA/RA2o7FQckPe6yOSpCCYyrmafzj7o/WPbBgJ1lY5KXyrzk9EZkjYtvzELY5k55TqC2DwTM5Ta8ZJvv+JeQNS+++dWPjq6/hcmhgLv4JkwlXkFxQYxu62ouWo02QipDSwk10N9ZNt14KcGSdBNAho+OjJty0VEaWqDCSWDeiG8kZ4XzZVDyUhpw2VafqGhOfKOlWaXPjihgrvHgJdkkp1kjZKp9++Kbn9LnqfDFniefl9KSJ9vqPRUtim+mYiaAii6+CYcSnCtQAuOtfKP63cuZACrQlzLexTc6CZAfkMB44hul/dCXUKVswGEAfCnDvKQq9v4AMjxXtCi+uZ2fz+e9dBUiCLiLb4LRhrPCCmIi4puLeZog+PsK66uLbxwljApXW2kDZkUlD7lmW0DWqTDsdSpyB7F4v06FeEpzDXYqcjMn3q9TIZ7SXIONUNFVL41kAL5t5w6p5H4tjL042BaQ9YtZw02nIj5ED6htjopQd0E1TAeRmSwMmCxrY7yUab6gGyJjkYooXdKA4QEq1F24Gq6DSDMdtoKAnWXTipfCjtVrCBmPVEbpkgYfqQgXPcEa9pgxzbjfigL+VxQfMkoXPw/xMlIR6i6wRpYKtKyeEGhtz7P0F/rxCJNqYZDg84pBRumSBAEfHTndRVzxIUqF82VQ8lIacNlW76gwXor1X2lYYVbAw/7IcitcB5Fm3G9FAYMv1YiX/F57lAmZ8uYNunKlS1oEcSpiy614ANPM81YUME8+L/E++5QImfLnRVqudEmLAahAFUZkuRUPYJp53ooCRl+NL7cioHThWXhXAipQdxEqPvyx8s7gp3qiAn2pHobme4OnbRmly6ec0D6kAnQXgeIjmLZkIn0LqABfqj8vpRsUawnIeKQiSpc0mEjF8kUrutyKMiZ6gKKlXdpebkVG6bKdCqvCiCg+HuPPq/hdbOwm8H26j/q3M8vaa7aUBlq+Fc0KF6kBJqN0ScOLsyKtR0ErCrjASJWuLSDrVBhqOxVVRniO0U5FTtaq9OlUVElrjtFORU7WqvTpVFRJa47RRqhoRHrSYbDvXTkDakOfFsZeHG4LyPr3CsNNpyI+RA+obY6KUALjatxGSZ4wYG6Ql0p85PVFZEx8M/BSnvW0XniACiUwrsZtpFl90woC5gZ56U3vmtWEjItveKkmAnXrG07bKLVZvLoat1GEhgL+V8Q3KlyBhwNpSUMqQgmMq3EbaVbftAIquEFeetO7ZjUg85N/BBVOAhOKb9yusnRQwNwgL5X5yOtNyFR/nnxeyjOf1AtmBegufPEN7Eqy+qYRBcwN8tKbzlWrCZlyw5PPSxVRxKnwxTdCuaKAuUFeqhjtW9OErAkqUBDjiW9w19twvu+ggLlBXvpuR74FIVO2+TzgJXnXziLMigXCIoHxxTcGT7E6BgLmBnnJgdtvA5A1QTUgw2wAAACCSURBVAVIYHzxDewqyA8EzA3yUoGH3K6ArAkqli9aUfEN7coNVveDgJ3BtsU3GnTxmq6JKcMD1Afxjd2VaPVNM6DCGWxbfOOkOG8ikqxmVEgajtlCKmL7j6trAVmnwvDfqThuGnieOxVeQo4rdiqOy73nuVPhJeS4YiNUdKlFIxn4f0g77+ktBigBAAAAAElFTkSuQmCC" alt="PA_TC Ramp Configuration" caption=""/>
            <text>
	</text>
            <li/>
            <text>The FSK_MOD_DLY value specifies an additional delay period from the rising edge of the PA ramp to the first bit of the (G)FSK modulation.     It is configurable over the range of 2 to 30 usec in increments of 4 usec, and is added to an intrinsic modulation delay of approximately 3 bits/symbols.
	</text>
            <li/>
            <text>The purpose of the FSK_MOD_DLY parameter is to ensure that the (G)FSK modulation does not begin before the PA power ramping has been completed.     In (G)FSK mode, the value of FSK_MOD_DLY should be programmed to work well with the selected value of TC.     The FSK_MOD_DLY parameter has no effect in OOK mode.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TC" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FSK_MOD_DLY" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>In (G)FSK mode this specifies an additional delay from the rising edge of the PA ramp to the start of the (G)FSK modulation.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fde3466-62d6-11e4-894b-180373e564d0</enum_set_id>
            </field>
            <field name="TC" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="29" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the time constant for the ramping of both the rising and falling edges of the PA power.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PA_RAMP_EX" group_name="PA" item_name="RAMP_EX" short_desc="" group_num="0x22" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x80" activation_name="" activation_mode_var_name="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Select the time constant of the external PA ramp signal.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides a signal on the TXRAMP pin for ramping control of an external PA.      This property selects the ramp time constant of the TXRAMP signal.    The signal may be enabled/disabled through the EXT_PA_RAMP bit in the </text>
            <reference ref_type="ref_prop" ref_text="PA_MODE"/>
            <text> property.
    </text>
            <li/>
            <text>The time constant of the ramp signal is determined by the following formula:
    </text>
            <latex equation="Ramp Time = (\frac{20 \mu sec}{16 - TC})" dpi="150" alt="" caption=""/>
            <text>
    </text>
            <li/>
            <text>The amplitude range of the TXRAMP signal is fixed at ramping from 0V to 3.0V.      In the event the VDD supply voltage to the chip is reduced,     the upper voltage limit of the TXRAMP signal will be approximately VDD - 0.1V.
    </text>
            <li/>
            <text>This property does not affect the ramp time constant of the internal PA. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RAMP_EX" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VSET" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="8" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field adjusts the regulated voltage supply to the TXRAMP circuitry.      VSET = 0 = 1.0 V, VSET = 15 = 1.5 V.
    </text>
          <li/>
          <text>This field does not adjust the upper voltage limit of the TXRAMP signal. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="TC" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the ramp time (both up and down) of the external PA ramp signal on the TXRAMP pin.
    </text>
          <li/>
          <text>The ramp time is determined by the formula:
    </text>
          <latex equation="Ramp Time = (\frac{20 \mu sec}{16 - TC})" dpi="150" alt="" caption=""/>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PA_RAMP_DOWN_DELAY" group_name="PA" item_name="RAMP_DOWN_DELAY" short_desc="" group_num="0x22" index_start="0x05" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x23" activation_name="" activation_mode_var_name="" activation_logic="feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Delay from the start of the PA ramp down to disabling of the PA output. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The ramp time constant selected by the </text>
            <reference ref_type="ref_prop_field" ref_text="PA_TC:TC"/>
            <text> field controls the ramping of an analog bias voltage applied to the PA output device(s).    The RF drive signal to the PA output devices must remain active until the completion of the ramp-down process,    else the ramp-down waveform would terminate abruptly.     This property delays the complete shut-down of the PA block until the analog ramp-down is complete.    </text>
            <li/>
            <text>The units of this parameter are in sec.    This delay time must be greater than or equal to the ramp time specified by </text>
            <reference ref_type="ref_prop_field" ref_text="PA_TC:TC"/>
            <text>,    but must not be greater than RAMP_DOWN_DELAY = 0x28 = 40.      For most applications, it is acceptable to leave this property at its default value.     </text>
            <li/>
            <text>This property has no effect upon the ramp-up process.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RAMP_DOWN_DELAY" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RAMP_DOWN_DELAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="1" value_max="40" value_default="35" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PA_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the delay time (in sec) between the start of the ramp-down process and the disabling of the PA output.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PA_DIG_PWR_SEQ_CONFIG" group_name="PA" item_name="DIG_PWR_SEQ_CONFIG" short_desc="" group_num="0x22" index_start="0x06" index_end="0x06" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_DIGITAL_RAMP &amp;&amp; feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x03" activation_name="" activation_mode_var_name="" activation_logic="feature_DIGITAL_RAMP &amp;&amp; feature_PA_GRP &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Configuration for digital power sequencing.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configures the digital power sequencing delay and step size when DIG_PWR_SEQ in </text>
            <reference ref_type="ref_prop" ref_text="PA_MODE"/>
            <text> is enabled or during the </text>
            <reference ref_type="ref_cmd" ref_text="TX_HOP"/>
            <text> command.</text>
            <li/>
            <text>The digital power sequencing step size is defaulted to a step of 1.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="DIG_PWR_SEQ_CONFIG" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="INC_STEP_SIZE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Increase the digital power sequencing step size from 1 to 2. This allows for quicker digital power sequence times by incrementing the DDAC by 2 for every delay.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdea9a4-62d6-11e4-8af3-180373e564d0</enum_set_id>
            </field>
            <field name="DIG_PWR_SEQ_DELAY" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="3" value_max="127" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Digital power sequencing delay between PA steps defined in .1us.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="SYNTH" short_desc="" group_num="0x23">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="SYNTH_PFDCP_CPFF" group_name="SYNTH" item_name="PFDCP_CPFF" short_desc="" group_num="0x23" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x2c" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Feed forward charge pump current selection.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The charge pump and loop filter in the PLL Synthesizer have two paths:  an integral path and a feed-forward path.  This property adjusts the charge pump gain (i.e., current) for the feed-forward path.</text>
            <li/>
            <text>The coding of the MSB (bit 5) of the CP_FF_CUR field is inverted.  As a result, the minimum charge pump gain setting is obtained for a value of CP_FF_CUR=0x20, while CP_FF_CUR=0x00 corresponds to a mid-range charge pump gain setting and 0x1F corresponds to the maximum charge pump gain setting.</text>
            <li/>
            <text>The step size or resolution of the charge pump feed-forward current is in increments of 5 uA.  Thus the range of values provided by the CP_FF_CUR field is from 0 uA to 315 uA.</text>
            <li/>
            <text>CP_FF_CUR_TEST is a test bit and is not recommended for general customer applications. The CP_FF_CUR_TEST bit is not binary-weighted with the CP_FF_CUR field but instead provides an additional 160 uA, when set.</text>
            <li/>
            <text>NOTE:  the primary purpose of the SYNTH group of properties is to adjust the PLL loop bandwidth to a value appropriate for the selected data rate.  Silicon Labs does not recommend modifying these properties away from the values suggested by the WDS Calculator.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PFDCP_CPFF" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CP_FF_CUR_TEST" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffb0bf2-62d6-11e4-b560-180373e564d0</enum_set_id>
            </field>
            <field name="CP_FF_CUR" short_desc="" fsize="6" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="44" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
              <enum_set_id>5ffb0bf4-62d6-11e4-96a9-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNTH_PFDCP_CPINT" group_name="SYNTH" item_name="PFDCP_CPINT" short_desc="" group_num="0x23" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x0e" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Integration charge pump current selection.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The charge pump and loop filter in the PLL Synthesizer have two paths:  an integral path and a feed-forward path.  This property adjusts the charge pump gain (i.e., current) for the integral path.</text>
            <li/>
            <text>The coding of the MSB (bit 3) of the CP_INT_CUR field is inverted.  As a result, the minimum charge pump gain setting is obtained for a value of CP_INT_CUR=0x08, while CP_INT_CUR=0x00 corresponds to a mid-range charge pump gain setting and 0x07 corresponds to the maximum charge pump gain setting.</text>
            <li/>
            <text>The step size or resolution of the charge pump feed-forward current is in increments of 5 uA.  Thus the range of values provided by the CP_INT_CUR field is from 0 uA to 75 uA.</text>
            <li/>
            <text>NOTE:  the primary purpose of the SYNTH group of properties is to adjust the PLL loop bandwidth to a value appropriate for the selected data rate.  Silicon Labs does not recommend modifying these properties away from the values suggested by the WDS Calculator.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PFDCP_CPINT" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CP_INT_CUR" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="14" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>5ffb3302-62d6-11e4-8773-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNTH_VCO_KV" group_name="SYNTH" item_name="VCO_KV" short_desc="" group_num="0x23" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x0b" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Gain scaling factors (Kv) for the VCO tuning varactors on both the integrated-path and feed forward path.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The charge pump, loop filter, and VCO tuning varactors in the PLL Synthesizer have two paths:  an integral path and a feed-forward path.  This property adjusts the gain scaling factors (Kv) for the tuning varactors in both the integral path and the feed-forward path.  The adjustment of the gain factors is accomplished internally by switching in different number of varactor devices.</text>
            <li/>
            <text>NOTE:  the primary purpose of the SYNTH group of properties is to adjust the PLL loop bandwidth to a value appropriate for the selected data rate.  Silicon Labs does not recommend modifying these properties away from the values suggested by the WDS Calculator.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VCO_KV" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Reserved.  Always write 0.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="KV_DIR" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the scaling factor on the tuning varactor gain (Kv_dir) in the feed-forward path (i.e., direct path).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffb812f-62d6-11e4-b6c9-180373e564d0</enum_set_id>
            </field>
            <field name="KV_INT" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the scaling factor on the tuning varactor gain (Kv_int) in the integral path.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffb812d-62d6-11e4-8f20-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNTH_LPFILT3" group_name="SYNTH" item_name="LPFILT3" short_desc="" group_num="0x23" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Value of resistor R2 in feed-forward path of loop filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The loop filter in the feed-forward path contains three lowpass filter poles:  R1-C1,  R2-C2, and R3-C3.    </text>
            <li/>
            <text>The LPF_FF_R2 field adjusts the value of resistor R2, and thus adjusts the cutoff frequency of the R2-C2 lowpass filter pole.    </text>
            <li/>
            <text>Additionally, the resistor R2 affects the DC gain of the transistor Gm stage in the feed-forward path.     Increasing the value of R2 has the effect of increasing the feed-forward path gain.    </text>
            <li/>
            <text>The value of R2 is in increments of 18 k, ranging from a minimum value of 18 k to a maximum of 144 k.    </text>
            <li/>
            <text>NOTE:  the primary purpose of the SYNTH group of properties is to adjust the PLL loop bandwidth to a value appropriate for the selected data rate.     Silicon Labs does not recommend modifying these properties away from the values suggested by the WDS Calculator.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LPFILT3" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LPF_FF_R2" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="4" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5ffba840-62d6-11e4-a345-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNTH_LPFILT2" group_name="SYNTH" item_name="LPFILT2" short_desc="" group_num="0x23" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x0c" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Value of capacitor C2 in feed-forward path of loop filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The loop filter in the feed-forward path contains three lowpass filter poles:  R1-C1, R2-C2, and R3-C3.</text>
            <li/>
            <text>The LPF_FF_C2 field adjusts the value of capacitor C2, and thus adjusts the cutoff frequency of the R2-C2 lowpass filter pole.</text>
            <li/>
            <text>The value of C2 is in increments of 335 fF, ranging from a minimum value of 877 fF to a maximum of 11.25 pF.</text>
            <li/>
            <text>NOTE:  the primary purpose of the SYNTH group of properties is to adjust the PLL loop bandwidth to a value appropriate for the selected data rate.  Silicon Labs does not recommend modifying these properties away from the values suggested by the WDS Calculator.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LPFILT2" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LPF_FF_C2" short_desc="" fsize="5" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="12" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
              <enum_set_id>5ffbcf50-62d6-11e4-8b89-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNTH_LPFILT1" group_name="SYNTH" item_name="LPFILT1" short_desc="" group_num="0x23" index_start="0x05" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x73" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Value of capacitors C1 and C3 in feed-forward path of loop filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The loop filter in the feed-forward path contains three lowpass filter poles:    R1-C1, R2-C2, and R3-C3.</text>
            <li/>
            <text>The LPF_FF_C3 field adjusts the value of capacitor C3,    and thus adjusts the cutoff frequency of the R3-C3 lowpass filter pole.    The value of resistor R3 is not adjustable and is fixed at R3=2 k.    </text>
            <li/>
            <text>The value of C3 is in increments of 1 pF,    ranging from a minimum value of 9 pF  to a maximum of 12 pF.    </text>
            <li/>
            <text>The total value of capacitor C1 is determined by a 3-bit binary-weighted field LPF_FF_C1 in increments of 380 fF,    and a 2-bit offset field LPF_FF_C1_CODE in increments of 1 pF,    plus an additional fixed capacitance of 4.55 pF.     Thus the total value of capacitor C1 may be described by the following equation:    </text>
            <li/>
            <text>C1 = 4.55pF + 380fF*LPF_FF_C1 + 1pF*LPF_FF_C1_CODE    </text>
            <li/>
            <text>The value of resistor R1 is not adjustable and is fixed at R1=9.86 k.    </text>
            <li/>
            <text>NOTE:  the primary purpose of the SYNTH group of properties is to adjust the PLL loop bandwidth to a value appropriate for the selected data rate.     Silicon Labs does not recommend modifying these properties away from the values suggested by the WDS Calculator.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LPFILT1" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LPF_FF_C1" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="7" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the fine-tune value of C1 in increments of 380 fF, with a range from 4.55 pF to 7.21 pF.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5ffc1d6f-62d6-11e4-a094-180373e564d0</enum_set_id>
            </field>
            <field name="LPF_FF_C1_CODE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Offsets the value of C1 in increments of 1pF, with a range of 0pF to 3pF.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffc1d6d-62d6-11e4-adb9-180373e564d0</enum_set_id>
            </field>
            <field name="LPF_FF_C3" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the value of C3 in increments of 1pF, with a range of 9pF to 12pF.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffbf65f-62d6-11e4-b6bb-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNTH_LPFILT0" group_name="SYNTH" item_name="LPFILT0" short_desc="" group_num="0x23" index_start="0x06" index_end="0x06" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x03" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Bias current of the active amplifier in the feed-forward loop filter.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The loop filter in the PLL Synthesizer consists of an integrator path and a feed-forward path.     The feed-forward path consists of an active amplifier (a single transistor Gm stage) with three lowpass filter poles and one right-half plane zero.     </text>
            <li/>
            <text>This property selects the bias current of the active amplifier.     Adjusting the bias current has the additional effect of changing the DC gain of the amplifier which in turn affects the PLL loop bandwidth and loop dynamics.     The suggested settings for all other properties within the SYNTH group assume the default value of SYNTH_LPFILT0 = 0x03 = 100A.     In the event a different value of bias current is selected, it would become necessary to modify all other SYNTH properties in order to maintain the desired PLL loop bandwidth.     For this reason, Silicon Labs recommends leaving this property at its default value. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LPFILT0" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LPF_FF_BIAS" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the bias current of the amplifier in the feed-forward loop filter path. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffc4482-62d6-11e4-a3ea-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="SYNTH_VCO_KVCAL" group_name="SYNTH" item_name="VCO_KVCAL" short_desc="" group_num="0x23" index_start="0x07" index_end="0x07" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="mode_PRO2">
        <changelog/>
        <property_activation default="0x05" activation_name="" activation_mode_var_name="" activation_logic="mode_PRO2" endianness="big">
          <summary>
          <text>Scaling entire KV of VCO.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Scaling on VCO KV for all parameters.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VCO_KVCAL" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LADR_SELECT" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enable VCO ladder.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffc6b91-62d6-11e4-9120-180373e564d0</enum_set_id>
            </field>
            <field name="KVCAL" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="5" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets the scaling on the VCO ladder where 0 is the max voltage setting and 15 is the min voltage setting.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="EZCONFIG" short_desc="" group_num="0x24">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="EZCONFIG_MODULATION" group_name="EZCONFIG" item_name="MODULATION" short_desc="" group_num="0x24" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>Selects the type of modulation using the EZConfig feature.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_TX &amp;&amp; feature_RX" visibility_logic="">
            <text>This property configures the Modem in the chip for transmission/reception of the following modulation types: OOK, 2FSK, and 2GFSK modulation.</text>
            <li/>
            <text>In TX mode, this property is additionally used to select the source of the TX data stream,
    and whether that TX data stream is from a synchronous or asynchronous source (in Direct mode only)."</text>
            <li/>
            <text>The Modem must be configured for transmission/reception of only one type of modulation throughout the entire packet;    it is not possible (for example) to use OOK modulation over certain fields and (G)FSK modulation over other fields. </text>
          </description>
          <description activation_logic="feature_TX &amp;&amp; !feature_RX" visibility_logic="">
            <text>This property configures the Modem in the chip for transmission of the following modulation types: OOK, 2FSK, and 2GFSK modulation.</text>
            <li/>
            <text>In TX mode, this property is additionally used to select the source of the TX data stream,
    and whether that TX data stream is from a synchronous or asynchronous source (in Direct mode only)."</text>
            <li/>
            <text>The Modem must be configured for transmission of only one type of modulation throughout the entire packet;    it is not possible (for example) to use OOK modulation over certain fields and (G)FSK modulation over other fields. </text>
          </description>
          <description activation_logic="!feature_TX &amp;&amp; feature_RX" visibility_logic="">
            <text>This property configures the Modem in the chip for reception of the following modulation types: OOK, 2FSK, and 2GFSK modulation."</text>
            <li/>
            <text>The Modem must be configured for reception of only one type of modulation throughout the entire packet;    it is not possible (for example) to use OOK modulation over certain fields and (G)FSK modulation over other fields. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MODULATION" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_DIRECT_MODE_TYPE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit determines whether a real-time TX data stream (applied to the chip on a selected GPIO input pin)    is processed in synchronous or asynchronous fashion.  This bit is applicable only in TX mode,     and only when the MOD_SOURCE field is also set for TX Direct mode.
    </text>
          <li/>
          <text>In TX Direct Synchronous mode, the chip controls the transmit data rate by outputting a TX bit clock (GPIO_PIN_CFG=0x10).     The host MCU receives the rising edge of the TX clock and responds by outputting one bit for each clock tick;    the chip clocks in this new data bit on the subsequent falling edge of the TX clock.    All 2-level modulation modes (OOK, 2FSK, 2GFSK) are supported.
    </text>
          <li/>
          <text>In TX Direct Asynchronous mode, the host MCU controls the transmit data rate;    the RFIC has no knowledge of the rate of the incoming TX data stream but simply oversamples the data as fast as possible to determine the bit edge transitions.     OOK and 2FSK are supported, but 2GFSK is not supported in this mode.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fb6fc5a-62d6-11e4-bdee-180373e564d0</enum_set_id>
            </field>
            <field name="TX_DIRECT_MODE_GPIO" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_TX">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field determines which GPIO pin is selected by the Modem as the modulation data source during TX Direct mode.     This field is applicable only in TX mode, and only when the MOD_SOURCE field is also set for TX Direct mode.
    </text>
          <li/>
          <text>This bit does not automatically configure the selected GPIO pin as a digital input pin;    it remains necessary to additionally configure the desired GPIO pin as a CMOS-compatible input pin by setting GPIO_PIN_CFG=0x04. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fb6d54d-62d6-11e4-affd-180373e564d0</enum_set_id>
            </field>
            <field name="MOD_SOURCE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field selects the source of modulation during TX mode.     It is applicable only in TX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="4" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5f2c6c0a-62d6-11e4-a498-180373e564d0</enum_set_id>
            </field>
            <field name="MOD_TYPE" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This field configures the Modem for transmission or reception of the desired type of modulation.
    </text>
          <li/>
          <text>With the exception of CW mode (a TX-only function), this field is applicable in both TX and RX modes.
</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fb6d54a-62d6-11e4-85ef-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_CONFIG_SELECT" group_name="EZCONFIG" item_name="CONFIG_SELECT" short_desc="" group_num="0x24" index_start="0x01" index_end="0x01" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>REMOVED as of fw_3_0_9 Used to be: Select the index from EZ config table.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property selects the configuration index from a predefined EZConfig table.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONFIG_SELECT" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CONFIG_INDEX" short_desc="" fsize="8" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
              <enum_set_id>5fb7236a-62d6-11e4-bee5-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_PKT" group_name="EZCONFIG" item_name="PKT" short_desc="" group_num="0x24" index_start="0x02" index_end="0x02" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>REMOVED as of fw_3_0_9 Used to be: EZ config packet configure.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property selects packet configuration options.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PKT" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRC_ENABLE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects whether to use CRC for transmit or recieive.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fb834e8-62d6-11e4-a802-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_XO_TUNE" group_name="EZCONFIG" item_name="XO_TUNE" short_desc="" group_num="0x24" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x40" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>Configure the internal capacitor frequency tuning bank for the crystal oscillator.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides internal adjustable capacitor banks for the purpose of tuning the frequency of the crystal oscillator.     These capacitances effectively appear in shunt from the XIN and XOUT pins to GND.     </text>
            <li/>
            <text>TUNE_VALUE = 0x00 corresponds to the lowest tuning capacitance value and thus the highest frequency of oscillation,    while TUNE_VALUE = 0x7F corresponds to the highest tuning capacitance value and the lowest frequency of oscillation.     Each LSB code corresponds to ~70 fF change in capacitance.     </text>
            <li/>
            <text>The total frequency adjustment range (for a typical 30 MHz crystal blank) is approximately 100 ppm. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="XO_TUNE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TUNE_VALUE" short_desc="" fsize="7" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="64" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
              <enum_set_id>5fb85bf7-62d6-11e4-b65c-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_SPARE0" group_name="EZCONFIG" item_name="SPARE0" short_desc="" group_num="0x24" index_start="0x04" index_end="0x04" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>For use in patches.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPARE0" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPARE0" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_EZCONFIG_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spare0</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_SPARE1" group_name="EZCONFIG" item_name="SPARE1" short_desc="" group_num="0x24" index_start="0x05" index_end="0x05" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>For use in patches.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPARE1" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPARE1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_EZCONFIG_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spare1</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_SPARE2" group_name="EZCONFIG" item_name="SPARE2" short_desc="" group_num="0x24" index_start="0x06" index_end="0x06" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>For use in patches.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPARE2" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPARE2" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_EZCONFIG_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spare2</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_SPARE3" group_name="EZCONFIG" item_name="SPARE3" short_desc="" group_num="0x24" index_start="0x07" index_end="0x07" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>For use in patches.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPARE3" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPARE3" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_EZCONFIG_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spare3</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="EZCONFIG_SPARE4" group_name="EZCONFIG" item_name="SPARE4" short_desc="" group_num="0x24" index_start="0x08" index_end="0x08" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_EZR2)" endianness="big">
          <summary>
          <text>For use in patches.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPARE4" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPARE4" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_EZCONFIG_GRP">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spare4</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="MATCH" short_desc="" group_num="0x30">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="MATCH_VALUE_1" group_name="MATCH" item_name="VALUE_1" short_desc="" group_num="0x30" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Match value to be compared with the result of logically AND-ing (bit-wise) the Mask 1 value with the received Match 1 byte. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for Matching functionality on up to 4 bytes in the Data field(s).            This is typically used to implement a Header Check or Broadcast Check capability.
          </text>
            <li/>
            <text>The Match functionality consists of taking the received value of a specified data byte,           logically AND-ing it with a programmed Mask value, and then comparing the result with a programmed target Match value.            The logical result of this comparison (TRUE or FALSE) can be logically combined with the results of comparisons for the remaining Match bytes;           the final logical result determines whether or not the overall packet is considered to match.
          </text>
            <li/>
            <text>This property defines the target Match 1 value to be compared with the result of logically AND-ing (bit-wise) the Mask 1 value with the received Match 1 byte.
          </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VALUE_1" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VALUE_1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Match 1 value to be compared with the result of logically AND-ing (bit-wise) the Mask 1 value with the received Match 1 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_MASK_1" group_name="MATCH" item_name="MASK_1" short_desc="" group_num="0x30" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Mask value to be logically AND-ed (bit-wise) with the Match 1 byte.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for Matching functionality on up to 4 bytes in the Data field(s).            This is typically used to implement a Header Check or Broadcast Check capability.
          </text>
            <li/>
            <text>The Match functionality consists of taking the received value of a specified data byte,           logically AND-ing it with a programmed Mask value, and then comparing the result with a programmed target Match value.            The logical result of this comparison (TRUE or FALSE) can be logically combined with the results of comparisons for the remaining Match bytes;           the final logical result determines whether or not the overall packet is considered to match.           </text>
            <li/>
            <text>This property defines the Mask 1 value to be logically AND-ed (bit-wise) with the Match 1 byte, prior to comparison with the target Match 1 value.            Example:  if it is desired to match only the top 4 bits of the Match 1 byte, it would be necessary to set MATCH_MASK_1[7:0] = 0xF0.
          </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MASK_1" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MASK_1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Mask value to be logicalled AND-ed with the Match 1 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_CTRL_1" group_name="MATCH" item_name="CTRL_1" short_desc="" group_num="0x30" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Enable for Packet Match functionality, and configuration of Match Byte 1.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for Matching functionality on up to 4 bytes in the Data field(s).           This is typically used to implement a Header Check or Broadcast Check capability.          </text>
            <li/>
            <text>The Match functionality consists of taking the received value of a specified data byte, logically AND-ing it with a programmed Mask value,          and then comparing the result with a programmed target Match value.            The logical result of this comparison (TRUE or FALSE) can be logically combined with the results of comparisons for the remaining Match bytes;           the final logical result determines whether or not the overall packet is considered to match.          </text>
            <li/>
            <text>The location of the corresponding Match byte is specified by the OFFSET[4:0] field within each MATCH_CTRL_X property.           This value represents the offset (in number of bytes) of the location of the received data byte to match,           relative to the end of the Sync Word.            Setting OFFSET = 0 would result in matching the first byte immediately following the Sync Word, OFFSET = 1 would match the second byte, etc.          </text>
            <li/>
            <text>The offset(s) of the Match bytes must be in non-descending order;           that is, the offset location of Match 1 byte must be less than or equal to the location of Match 2 byte,           the location of Match 2 byte must be less than or equal to the location of Match 3 byte, and so on.            Two (or more) Match bytes may have the same offset location.            All Match bytes must be located within the first 32 bytes following the Sync Word,           but need not be adjacent to each other.  The default value for all Match bytes is OFFSET=0;           if the OFFSET value of any Match byte is set to a non-zero value,           the OFFSET values of the higher Match bytes must also be set to equal (or higher) offset locations,           else the non-descending requirement will be violated.
          </text>
            <li/>
            <text>The MATCH_EN bit (found only within the </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> property) is used to enable/disable the Match functionality across all Match bytes.           If this bit is cleared, the Match functionality is disabled regardless of the contents of all other properties within the MATCH property group.
          </text>
            <li/>
            <text>The POLARITY bit is used to configure the polarity of the logical result of the comparison on the Match byte.            If POLARITY = 0, the logical result is TRUE if the comparison matches.            If POLARITY = 1, the logical result is TRUE if the comparison does not match.          </text>
            <li/>
            <text>The LOGIC bit (found only within the </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_2"/>
            <text>/3/4 properties) determines how the logical result of           comparison on the specified Match byte will be combined with the logical result from the previous match(es).            If LOGIC=0, the result from the specified Match byte is AND'ed with the logical result from previous MATCH field(s).            If LOGIC=1, the result is OR'ed with the logical result from the previous MATCH field(s).
          </text>
            <li/>
            <text>This flexibility in logic allows construction of a match function such as:  Match_1 OR !Match_2 AND Match_3 AND !Match_4. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CTRL_1" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="POLARITY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the polarity of the logical result of the comparison on the Match byte. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbffd4a-62d6-11e4-8e32-180373e564d0</enum_set_id>
            </field>
            <field name="MATCH_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This bit provides the overall enable/disable functionality for the Packet Match capability.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fc04b69-62d6-11e4-90b9-180373e564d0</enum_set_id>
            </field>
            <field name="OFFSET" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Offset location of the Match byte, relative to the end of the Sync Word.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_VALUE_2" group_name="MATCH" item_name="VALUE_2" short_desc="" group_num="0x30" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Match value to be compared with the result of logically AND-ing (bit-wise) the Mask 2 value with the received Match 2 byte. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the target Match 2 value to be compared with the result of logically AND-ing (bit-wise) the Mask 2 value with the received Match 2 byte. Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VALUE_2" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VALUE_2" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Match 2 value to be compared with the result of logically AND-ing (bit-wise) the Mask 2 value with the received Match 2 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_MASK_2" group_name="MATCH" item_name="MASK_2" short_desc="" group_num="0x30" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Mask value to be logically AND-ed (bit-wise) with the Match 2 byte.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the Mask 2 value to be logically AND-ed (bit-wise) with the Match 2 byte, prior to comparison with the target Match 2 value.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MASK_2" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MASK_2" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Mask value to be logicalled AND-ed with the Match 2 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_CTRL_2" group_name="MATCH" item_name="CTRL_2" short_desc="" group_num="0x30" index_start="0x05" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Configuration of Match Byte 2.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property contains the configuration bits for the Match 2 byte.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CTRL_2" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="POLARITY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the polarity of the logical result of the comparison on the Match byte. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbffd4a-62d6-11e4-8e32-180373e564d0</enum_set_id>
            </field>
            <field name="LOGIC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>configures how the logical result from the comparison of this Match byte is combined with the logical results from the previous MATCH field(s).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbffd4b-62d6-11e4-ae6c-180373e564d0</enum_set_id>
            </field>
            <field name="OFFSET" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Offset location of the Match byte, relative to the end of the Sync Word.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_VALUE_3" group_name="MATCH" item_name="VALUE_3" short_desc="" group_num="0x30" index_start="0x06" index_end="0x06" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Match value to be compared with the result of logically AND-ing (bit-wise) the Mask 3 value with the received Match 3 byte. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the target Match 3 value to be compared with the result of logically AND-ing (bit-wise) the Mask 3 value with the received Match 3 byte. Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VALUE_3" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VALUE_3" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Match 3 value to be compared with the result of logically AND-ing (bit-wise) the Mask 3 value with the received Match 3 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_MASK_3" group_name="MATCH" item_name="MASK_3" short_desc="" group_num="0x30" index_start="0x07" index_end="0x07" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Mask value to be logically AND-ed (bit-wise) with the Match 3 byte.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the Mask 3 value to be logically AND-ed (bit-wise) with the Match 3 byte, prior to comparison with the target Match 3 value.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MASK_3" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MASK_3" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Mask value to be logicalled AND-ed with the Match 3 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_CTRL_3" group_name="MATCH" item_name="CTRL_3" short_desc="" group_num="0x30" index_start="0x08" index_end="0x08" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Configuration of Match Byte 3.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property contains the configuration bits for the Match 3 byte.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CTRL_3" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="POLARITY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the polarity of the logical result of the comparison on the Match byte. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbffd4a-62d6-11e4-8e32-180373e564d0</enum_set_id>
            </field>
            <field name="LOGIC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>configures how the logical result from the comparison of this Match byte is combined with the logical results from the previous MATCH field(s).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbffd4b-62d6-11e4-ae6c-180373e564d0</enum_set_id>
            </field>
            <field name="OFFSET" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Offset location of the Match byte, relative to the end of the Sync Word.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_VALUE_4" group_name="MATCH" item_name="VALUE_4" short_desc="" group_num="0x30" index_start="0x09" index_end="0x09" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Match value to be compared with the result of logically AND-ing (bit-wise) the Mask 4 value with the received Match 4 byte. </text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the target Match 4 value to be compared with the result of logically AND-ing (bit-wise) the Mask 4 value with the received Match 4 byte. Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VALUE_4" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VALUE_4" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Match 4 value to be compared with the result of logically AND-ing (bit-wise) the Mask 4 value with the received Match 4 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_MASK_4" group_name="MATCH" item_name="MASK_4" short_desc="" group_num="0x30" index_start="0x0a" index_end="0x0a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Mask value to be logically AND-ed (bit-wise) with the Match 4 byte.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the Mask 4 value to be logically AND-ed (bit-wise) with the Match 4 byte, prior to comparison with the target Match 4 value.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality. </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MASK_4" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MASK_4" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Mask value to be logicalled AND-ed with the Match 4 byte.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="MATCH_CTRL_4" group_name="MATCH" item_name="CTRL_4" short_desc="" group_num="0x30" index_start="0x0b" index_end="0x0b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="((mode_PRO2 || mode_EZR2) &amp;&amp; feature_MATCH_GRP)" endianness="big">
          <summary>
          <text>Configuration of Match Byte 4.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property contains the configuration bits for the Match 4 byte.</text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="MATCH_VALUE_1"/>
            <text>, </text>
            <reference ref_type="ref_prop" ref_text="MATCH_MASK_1"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="MATCH_CTRL_1"/>
            <text> for more details regarding the Match byte functionality.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CTRL_4" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="POLARITY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configures the polarity of the logical result of the comparison on the Match byte. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbffd4a-62d6-11e4-8e32-180373e564d0</enum_set_id>
            </field>
            <field name="LOGIC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>configures how the logical result from the comparison of this Match byte is combined with the logical results from the previous MATCH field(s).</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0b" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fbffd4b-62d6-11e4-ae6c-180373e564d0</enum_set_id>
            </field>
            <field name="OFFSET" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="0" value_max="31" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Offset location of the Match byte, relative to the end of the Sync Word.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0b" parameter_bit_msb="4" fsize="5"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="FREQ_CONTROL" short_desc="" group_num="0x40">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="FREQ_CONTROL_INTE" group_name="FREQ_CONTROL" item_name="INTE" short_desc="" group_num="0x40" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_COMMON &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x3c" activation_name="" activation_mode_var_name="" activation_logic="feature_COMMON &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Frac-N PLL Synthesizer integer divide number.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_MODEM_GRP" visibility_logic="">
            <text>The total divide ratio for the Fractional-N PLL Synthesizer consists of an integer portion and a fractional portion.     This property defines the integer divide number;     the fractional divide value is specified in property  </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text>.    </text>
            <li/>
            <text>The formula for calculating RF channel frequency as a function of integer and fractional divide values is as follows:

    </text>
            <latex equation="RF_{Channel_{Hz}}=\left(fc_{inte}+\frac{fc_{frac}}{2^{19}}\right) \times \left(\frac{N_{PRESC} \times freq\_xo}{outdiv}\right)" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is configured as a function of the desired frequency band,                             and is specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text>.                        </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text> is configured as a function of the selected synthesizer performance mode and may take on the values NPRESC=2 or NPRESC=4,                            as specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:SY_SEL"/>
            <text>.</text>
            <li/>
            <text>The entire fc</text>
            <sub text="frac"/>
            <text> word is 20-bits in length, but the MSB should always be set to 1,                           and thus the term fc</text>
            <sub text="frac"/>
            <text>/2</text>
            <sup text="19"/>
            <text> will always be between 1 and 2 in value.                             As a result, the integer term fc</text>
            <sub text="inte"/>
            <text> should be reduced by 1.                           Example:  a total desired divide ratio of N = 60.135 should be implemented as fc</text>
            <sub text="inte"/>
            <text> = 59, fc</text>
            <sub text="frac"/>
            <text>/2</text>
            <sup text="19"/>
            <text> = 1.135.                       </text>
            <li/>
            <text>Modifying this property will have no effect until the chip exits from TX or RX state, and then re-enters the state.</text>
          </description>
          <description activation_logic="!feature_MODEM_GRP" visibility_logic="">
            <text>The total divide ratio for the Fractional-N PLL Synthesizer consists of an integer portion and a fractional portion.     This property defines the integer divide number;     the fractional divide value is specified in property  </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text>.    </text>
            <li/>
            <text>The formula for calculating RF channel frequency as a function of integer and fractional divide values is as follows:

    </text>
            <latex equation="RF_{Channel_{Hz}}=\left(fc_{inte}+\frac{fc_{frac}}{2^{19}}\right) \times \left(\frac{N_{PRESC} \times freq\_xo}{outdiv}\right)" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is automatically configured by WDS as a function of the desired frequency band.                            </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text>=4</text>
            <li/>
            <text>The entire fc</text>
            <sub text="frac"/>
            <text> word is 20-bits in length, but the MSB should always be set to 1,                           and thus the term fc</text>
            <sub text="frac"/>
            <text>/2</text>
            <sup text="19"/>
            <text> will always be between 1 and 2 in value.                             As a result, the integer term fc</text>
            <sub text="inte"/>
            <text> should be reduced by 1.                           Example:  a total desired divide ratio of N = 60.135 should be implemented as fc</text>
            <sub text="inte"/>
            <text> = 59, fc</text>
            <sub text="frac"/>
            <text>/2</text>
            <sup text="19"/>
            <text> = 1.135.                       </text>
            <li/>
            <text>Modifying this property will have no effect until the chip exits from TX or RX state, and then re-enters the state.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="INTE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="INTE" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="0" value_max="127" value_default="60" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="FREQ_CONTROL_FRAC" group_name="FREQ_CONTROL" item_name="FRAC" short_desc="" group_num="0x40" index_start="0x01" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x080000" activation_name="" activation_mode_var_name="" activation_logic="feature_COMMON &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Frac-N PLL fraction number.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> for more details regarding frequency calculation.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FRAC" short_desc="" index_start="0x01" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRAC" short_desc="" fsize="20" ftype="U16" fformat="hex" value_min="0" value_max="1048575" value_default="524288" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Frequency control fractional part</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="4" split_msb="19" split_lsb="16"/>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="FREQ_CONTROL_CHANNEL_STEP_SIZE" group_name="FREQ_CONTROL" item_name="CHANNEL_STEP_SIZE" short_desc="" group_num="0x40" index_start="0x04" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000" activation_name="" activation_mode_var_name="" activation_logic="feature_COMMON &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>EZ Frequency Programming channel step size.</text>
        </summary>
          <descriptions>
          <description activation_logic="feature_MODEM_GRP &amp;&amp; (feature_TX &amp;&amp; !feature_RX)" visibility_logic="">
            <text>The EZ Frequency Programming method allows the user to control the frequency by selecting a desired channel number, given a base frequency and a channel step size.      This property defines the unsigned 16-bit channel step size value.    </text>
            <li/>
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_CHANNEL_STEP_SIZE"/>
            <text> property are in increments of the LSB tuning resolution of the PLL Synthesizer,    and are therefore a function of the crystal reference frequency and output frequency band.      The formula for calculating the value of the FREQ_CONTROL_CHANNEL_STEP_SIZE property is given by the following equation:

    </text>
            <latex equation="FREQ\_CTRL\_CHAN\_STEP\_SIZE=\frac{2^{19} \times outdiv \times Desired\_Stepsize\_Hz}{N_{PRESC} \times freq\_xo}" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is configured as a function of the desired frequency band,                             and is specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text>.                        </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text> is configured as a function of the selected synthesizer performance mode and may take on the values NPRESC=2 or NPRESC=4,                            as specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:SY_SEL"/>
            <text>.</text>
            <li/>
            <text>The base frequency is specified by the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text> properties. </text>
            <li/>
            <text>The channel number is specified by the CHANNEL parameter byte passed to the </text>
            <reference ref_type="ref_cmd" ref_text="START_TX"/>
            <text> command.</text>
            <li/>
            <text>The commanded channel frequency is given by the formula:

    </text>
            <latex equation="Center\_Freq=Base\_Freq+Channel\_Number \times Desired\_Step\_Size\_Hz" dpi="150" alt="" caption=""/>
            <text>
    </text>
          </description>
          <description activation_logic="!feature_MODEM_GRP &amp;&amp; (feature_TX &amp;&amp; !feature_RX)" visibility_logic="">
            <text>The EZ Frequency Programming method allows the user to control the frequency by selecting a desired channel number, given a base frequency and a channel step size.      This property defines the unsigned 16-bit channel step size value.    </text>
            <li/>
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_CHANNEL_STEP_SIZE"/>
            <text> property are in increments of the LSB tuning resolution of the PLL Synthesizer,    and are therefore a function of the crystal reference frequency and output frequency band.      The formula for calculating the value of the FREQ_CONTROL_CHANNEL_STEP_SIZE property is given by the following equation:

    </text>
            <latex equation="FREQ\_CTRL\_CHAN\_STEP\_SIZE=\frac{2^{19} \times outdiv \times Desired\_Stepsize\_Hz}{N_{PRESC} \times freq\_xo}" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is automatically configured by WDS as a function of the desired frequency band.                            </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text>=4</text>
            <li/>
            <text>The base frequency is specified by the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text> properties. </text>
            <li/>
            <text>The channel number is specified by the CHANNEL parameter byte passed to the </text>
            <reference ref_type="ref_cmd" ref_text="START_TX"/>
            <text> command.</text>
            <li/>
            <text>The commanded channel frequency is given by the formula:

    </text>
            <latex equation="Center\_Freq=Base\_Freq+Channel\_Number \times Desired\_Step\_Size\_Hz" dpi="150" alt="" caption=""/>
            <text>
    </text>
          </description>
          <description activation_logic="feature_MODEM_GRP &amp;&amp; (feature_RX &amp;&amp; !feature_TX)" visibility_logic="">
            <text>The EZ Frequency Programming method allows the user to control the frequency by selecting a desired channel number, given a base frequency and a channel step size.      This property defines the unsigned 16-bit channel step size value.    </text>
            <li/>
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_CHANNEL_STEP_SIZE"/>
            <text> property are in increments of the LSB tuning resolution of the PLL Synthesizer,    and are therefore a function of the crystal reference frequency and output frequency band.      The formula for calculating the value of the FREQ_CONTROL_CHANNEL_STEP_SIZE property is given by the following equation:

    </text>
            <latex equation="FREQ\_CTRL\_CHAN\_STEP\_SIZE=\frac{2^{19} \times outdiv \times Desired\_Stepsize\_Hz}{N_{PRESC} \times freq\_xo}" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is configured as a function of the desired frequency band,                             and is specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text>.                        </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text> is configured as a function of the selected synthesizer performance mode and may take on the values NPRESC=2 or NPRESC=4,                            as specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:SY_SEL"/>
            <text>.</text>
            <li/>
            <text>The base frequency is specified by the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text> properties. </text>
            <li/>
            <text>The channel number is specified by the CHANNEL parameter byte passed to the </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command.</text>
            <li/>
            <text>The commanded channel frequency is given by the formula:

    </text>
            <latex equation="Center\_Freq=Base\_Freq+Channel\_Number \times Desired\_Step\_Size\_Hz" dpi="150" alt="" caption=""/>
            <text>
    </text>
          </description>
          <description activation_logic="!feature_MODEM_GRP &amp;&amp; (feature_RX &amp;&amp; !feature_TX)" visibility_logic="">
            <text>The EZ Frequency Programming method allows the user to control the frequency by selecting a desired channel number, given a base frequency and a channel step size.      This property defines the unsigned 16-bit channel step size value.    </text>
            <li/>
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_CHANNEL_STEP_SIZE"/>
            <text> property are in increments of the LSB tuning resolution of the PLL Synthesizer,    and are therefore a function of the crystal reference frequency and output frequency band.      The formula for calculating the value of the FREQ_CONTROL_CHANNEL_STEP_SIZE property is given by the following equation:

    </text>
            <latex equation="FREQ\_CTRL\_CHAN\_STEP\_SIZE=\frac{2^{19} \times outdiv \times Desired\_Stepsize\_Hz}{N_{PRESC} \times freq\_xo}" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is automatically configured by WDS as a function of the desired frequency band.                            </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text>=4</text>
            <li/>
            <text>The base frequency is specified by the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text> properties. </text>
            <li/>
            <text>The channel number is specified by the CHANNEL parameter byte passed to the </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command.</text>
            <li/>
            <text>The commanded channel frequency is given by the formula:

    </text>
            <latex equation="Center\_Freq=Base\_Freq+Channel\_Number \times Desired\_Step\_Size\_Hz" dpi="150" alt="" caption=""/>
            <text>
    </text>
          </description>
          <description activation_logic="feature_MODEM_GRP &amp;&amp; (feature_RX &amp;&amp; feature_TX)" visibility_logic="">
            <text>The EZ Frequency Programming method allows the user to control the frequency by selecting a desired channel number, given a base frequency and a channel step size.      This property defines the unsigned 16-bit channel step size value.    </text>
            <li/>
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_CHANNEL_STEP_SIZE"/>
            <text> property are in increments of the LSB tuning resolution of the PLL Synthesizer,    and are therefore a function of the crystal reference frequency and output frequency band.      The formula for calculating the value of the FREQ_CONTROL_CHANNEL_STEP_SIZE property is given by the following equation:

    </text>
            <latex equation="FREQ\_CTRL\_CHAN\_STEP\_SIZE=\frac{2^{19} \times outdiv \times Desired\_Stepsize\_Hz}{N_{PRESC} \times freq\_xo}" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is configured as a function of the desired frequency band,                             and is specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text>.                        </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text> is configured as a function of the selected synthesizer performance mode and may take on the values NPRESC=2 or NPRESC=4,                            as specified in property </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:SY_SEL"/>
            <text>.</text>
            <li/>
            <text>The base frequency is specified by the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text> properties. </text>
            <li/>
            <text>The channel number is specified by the CHANNEL parameter byte passed to the </text>
            <reference ref_type="ref_cmd" ref_text="START_TX"/>
            <text> or </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> commands.</text>
            <li/>
            <text>The commanded channel frequency is given by the formula:

    </text>
            <latex equation="Center\_Freq=Base\_Freq+Channel\_Number \times Desired\_Step\_Size\_Hz" dpi="150" alt="" caption=""/>
            <text>
    </text>
          </description>
          <description activation_logic="!feature_MODEM_GRP &amp;&amp; (feature_RX &amp;&amp; feature_TX)" visibility_logic="">
            <text>The EZ Frequency Programming method allows the user to control the frequency by selecting a desired channel number, given a base frequency and a channel step size.      This property defines the unsigned 16-bit channel step size value.    </text>
            <li/>
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_CHANNEL_STEP_SIZE"/>
            <text> property are in increments of the LSB tuning resolution of the PLL Synthesizer,    and are therefore a function of the crystal reference frequency and output frequency band.      The formula for calculating the value of the FREQ_CONTROL_CHANNEL_STEP_SIZE property is given by the following equation:

    </text>
            <latex equation="FREQ\_CTRL\_CHAN\_STEP\_SIZE=\frac{2^{19} \times outdiv \times Desired\_Stepsize\_Hz}{N_{PRESC} \times freq\_xo}" dpi="150" alt="" caption=""/>
            <li/>
            <text>The output divider value OUTDIV is automatically configured by WDS as a function of the desired frequency band.                            </text>
            <li/>
            <text>The prescaler divider value N</text>
            <sub text="PRESC"/>
            <text>=4</text>
            <li/>
            <text>The base frequency is specified by the </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_INTE"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="FREQ_CONTROL_FRAC"/>
            <text> properties. </text>
            <li/>
            <text>The channel number is specified by the CHANNEL parameter byte passed to the </text>
            <reference ref_type="ref_cmd" ref_text="START_TX"/>
            <text> or </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> commands.</text>
            <li/>
            <text>The commanded channel frequency is given by the formula:

    </text>
            <latex equation="Center\_Freq=Base\_Freq+Channel\_Number \times Desired\_Step\_Size\_Hz" dpi="150" alt="" caption=""/>
            <text>
    </text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CHANNEL_STEP_SIZE" short_desc="" index_start="0x04" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHANNEL_STEP_SIZE" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="0" value_max="65535" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Channel step size</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="FREQ_CONTROL_W_SIZE" group_name="FREQ_CONTROL" item_name="W_SIZE" short_desc="" group_num="0x40" index_start="0x06" index_end="0x06" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Set window gating period (in number of crystal reference clock cycles) for counting VCO frequency during calibration.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip performs a calibration of the VCO at each new commanded frequency.  This is accomplished by counting cycles of the VCO frequency and comparing to an expected target count value.</text>
            <li/>
            <text>The length of the window during which cycles of the VCO frequency are counted is specified by this property.  The units are in cycles of the crystal reference frequency (e.g., 30 MHz clock periods).</text>
            <li/>
            <text>This property does not need to change as a function of crystal reference frequency; the chip automatically calculates the target VCO count value as a function of crystal reference frequency and thus this property may remain constant.  Silicon Labs recommends setting this property always to 0x20.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="W_SIZE" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="W_SIZE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="32" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="FREQ_CONTROL_VCOCNT_RX_ADJ" group_name="FREQ_CONTROL" item_name="VCOCNT_RX_ADJ" short_desc="" group_num="0x40" index_start="0x07" index_end="0x07" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)">
        <changelog/>
        <property_activation default="0xff" activation_name="" activation_mode_var_name="" activation_logic="feature_RX &amp;&amp; (mode_PRO2 || mode_IE154)" endianness="big">
          <summary>
          <text>Adjust target count for VCO calibration in RX mode.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip performs a calibration of the VCO at each new commanded frequency.  This is accomplished by counting cycles of the VCO frequency and comparing to an expected target count value.  As the chip's default mode of operation uses a low-IF architecture with low-side Mixer injection, the RX LO must shift downwards in frequency during RX mode.  The expected target count value changes as a result of this shift in frequency.</text>
            <li/>
            <text>This field is a signed value that represents the amount by which the target count value must be adjusted in RX mode.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VCOCNT_RX_ADJ" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VCOCNT_RX_ADJ" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="255" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="RX_HOP" short_desc="" group_num="0x50">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="RX_HOP_CONTROL" group_name="RX_HOP" item_name="CONTROL" short_desc="" group_num="0x50" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP">
        <changelog/>
        <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
          <summary>
          <text>Configuration options for the automatic RX Hop functionality.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.      This reduces the amount of control from the host MCU required to manage such a channel scanning application.
    </text>
            <li/>
            <text>This property selects the condition under which the chip will automatically hop, and sets the RSSI timeout value for that hopping option.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_TABLE_SIZE"/>
            <text> and RX_HOP_TABLE_ENTRY_X for details regarding the configuration of the RX Hop Table.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CONTROL" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="HOP_EN" short_desc="" fsize="3" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Enables automatic RX hopping, and selects the condition(s) under which an RX hop will occur.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="6" fsize="3"/>
              </parameter_set_mapping>
              <enum_set_id>5fef4bdf-62d6-11e4-a0e7-180373e564d0</enum_set_id>
            </field>
            <field name="RSSI_TIMEOUT" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="4" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>The chip may be configured to hop if the measured Current RSSI level does not exceed a threshold level within a certain timeout period.
    </text>
          <li/>
          <text>This field sets the RSSI Timeout period, expressed in nibbles. </text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="RX_HOP_TABLE_SIZE" group_name="RX_HOP" item_name="TABLE_SIZE" short_desc="" group_num="0x50" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
          <summary>
          <text>Specifies the number of entries (channels) in the RX Hop table.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>This property specifies the number of entries (channels) in the RX Hop Table.  The RX Hop Table may be up to 64 channels in length.
    </text>
            <li/>
            <text>Please refer to the text description for RX_HOP_CONTROL for more details regarding the configuration of the RX Hop functionality.
</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="TABLE_SIZE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_HOP_TABLE_SIZE" short_desc="" fsize="7" ftype="U8" fformat="hex" value_min="1" value_max="64" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies the number of entries in the RX Hop table.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="7"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property_array name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x02" index_end="0x41" len_type="static" max_len_items="64" item_byte_len="1">
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x00">
          <changelog/>
          <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x01">
          <changelog/>
          <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x02">
          <changelog/>
          <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x05" index_end="0x05" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x03">
          <changelog/>
          <property_activation default="0x03" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="3" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x06" index_end="0x06" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x04">
          <changelog/>
          <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="4" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x07" index_end="0x07" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x05">
          <changelog/>
          <property_activation default="0x05" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="5" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x08" index_end="0x08" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x06">
          <changelog/>
          <property_activation default="0x06" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="6" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x09" index_end="0x09" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x07">
          <changelog/>
          <property_activation default="0x07" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="7" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x0a" index_end="0x0a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x08">
          <changelog/>
          <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="8" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x0b" index_end="0x0b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x09">
          <changelog/>
          <property_activation default="0x09" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x0b" index_end="0x0b" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="9" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x0c" index_end="0x0c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x0A">
          <changelog/>
          <property_activation default="0x0a" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x0c" index_end="0x0c" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="10" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x0d" index_end="0x0d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x0B">
          <changelog/>
          <property_activation default="0x0b" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x0d" index_end="0x0d" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="11" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x0e" index_end="0x0e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x0C">
          <changelog/>
          <property_activation default="0x0c" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x0e" index_end="0x0e" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="12" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x0f" index_end="0x0f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x0D">
          <changelog/>
          <property_activation default="0x0d" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="13" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x10" index_end="0x10" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x0E">
          <changelog/>
          <property_activation default="0x0e" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="14" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x11" index_end="0x11" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x0F">
          <changelog/>
          <property_activation default="0x0f" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x11" index_end="0x11" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x11" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x12" index_end="0x12" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x10">
          <changelog/>
          <property_activation default="0x10" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x12" index_end="0x12" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="16" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x12" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x13" index_end="0x13" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x11">
          <changelog/>
          <property_activation default="0x11" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x13" index_end="0x13" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="17" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x13" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x14" index_end="0x14" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x12">
          <changelog/>
          <property_activation default="0x12" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x14" index_end="0x14" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="18" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x14" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x15" index_end="0x15" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x13">
          <changelog/>
          <property_activation default="0x13" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x15" index_end="0x15" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="19" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x15" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x16" index_end="0x16" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x14">
          <changelog/>
          <property_activation default="0x14" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x16" index_end="0x16" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="20" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x16" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x17" index_end="0x17" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x15">
          <changelog/>
          <property_activation default="0x15" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x17" index_end="0x17" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="21" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x17" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x18" index_end="0x18" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x16">
          <changelog/>
          <property_activation default="0x16" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x18" index_end="0x18" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="22" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x18" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x19" index_end="0x19" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x17">
          <changelog/>
          <property_activation default="0x17" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x19" index_end="0x19" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="23" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x19" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x1a" index_end="0x1a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x18">
          <changelog/>
          <property_activation default="0x18" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x1a" index_end="0x1a" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="24" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x1a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x1b" index_end="0x1b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x19">
          <changelog/>
          <property_activation default="0x19" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x1b" index_end="0x1b" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="25" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x1b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x1c" index_end="0x1c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x1A">
          <changelog/>
          <property_activation default="0x1a" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x1c" index_end="0x1c" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="26" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x1c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x1d" index_end="0x1d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x1B">
          <changelog/>
          <property_activation default="0x1b" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x1d" index_end="0x1d" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="27" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x1d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x1e" index_end="0x1e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x1C">
          <changelog/>
          <property_activation default="0x1c" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x1e" index_end="0x1e" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="28" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x1e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x1f" index_end="0x1f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x1D">
          <changelog/>
          <property_activation default="0x1d" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x1f" index_end="0x1f" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="29" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x1f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x20" index_end="0x20" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x1E">
          <changelog/>
          <property_activation default="0x1e" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x20" index_end="0x20" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="30" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x20" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x21" index_end="0x21" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x1F">
          <changelog/>
          <property_activation default="0x1f" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x21" index_end="0x21" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="31" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x21" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x22" index_end="0x22" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x20">
          <changelog/>
          <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x22" index_end="0x22" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="32" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x22" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x23" index_end="0x23" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x21">
          <changelog/>
          <property_activation default="0x21" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x23" index_end="0x23" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="33" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x23" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x24" index_end="0x24" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x22">
          <changelog/>
          <property_activation default="0x22" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x24" index_end="0x24" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="34" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x24" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x25" index_end="0x25" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x23">
          <changelog/>
          <property_activation default="0x23" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x25" index_end="0x25" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="35" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x25" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x26" index_end="0x26" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x24">
          <changelog/>
          <property_activation default="0x24" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x26" index_end="0x26" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="36" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x26" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x27" index_end="0x27" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x25">
          <changelog/>
          <property_activation default="0x25" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x27" index_end="0x27" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="37" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x27" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x28" index_end="0x28" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x26">
          <changelog/>
          <property_activation default="0x26" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x28" index_end="0x28" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="38" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x28" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x29" index_end="0x29" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x27">
          <changelog/>
          <property_activation default="0x27" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x29" index_end="0x29" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="39" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x29" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x2a" index_end="0x2a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x28">
          <changelog/>
          <property_activation default="0x28" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x2a" index_end="0x2a" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="40" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x2a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x2b" index_end="0x2b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x29">
          <changelog/>
          <property_activation default="0x29" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x2b" index_end="0x2b" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="41" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x2b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x2c" index_end="0x2c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x2A">
          <changelog/>
          <property_activation default="0x2a" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x2c" index_end="0x2c" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="42" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x2c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x2d" index_end="0x2d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x2B">
          <changelog/>
          <property_activation default="0x2b" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x2d" index_end="0x2d" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="43" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x2d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x2e" index_end="0x2e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x2C">
          <changelog/>
          <property_activation default="0x2c" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x2e" index_end="0x2e" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="44" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x2e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x2f" index_end="0x2f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x2D">
          <changelog/>
          <property_activation default="0x2d" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x2f" index_end="0x2f" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="45" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x2f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x30" index_end="0x30" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x2E">
          <changelog/>
          <property_activation default="0x2e" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x30" index_end="0x30" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="46" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x30" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x31" index_end="0x31" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x2F">
          <changelog/>
          <property_activation default="0x2f" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x31" index_end="0x31" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="47" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x31" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x32" index_end="0x32" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x30">
          <changelog/>
          <property_activation default="0x30" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x32" index_end="0x32" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="48" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x32" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x33" index_end="0x33" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x31">
          <changelog/>
          <property_activation default="0x31" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x33" index_end="0x33" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="49" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x33" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x34" index_end="0x34" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x32">
          <changelog/>
          <property_activation default="0x32" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x34" index_end="0x34" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="50" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x34" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x35" index_end="0x35" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x33">
          <changelog/>
          <property_activation default="0x33" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x35" index_end="0x35" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="51" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x35" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x36" index_end="0x36" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x34">
          <changelog/>
          <property_activation default="0x34" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x36" index_end="0x36" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="52" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x36" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x37" index_end="0x37" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x35">
          <changelog/>
          <property_activation default="0x35" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x37" index_end="0x37" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="53" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x37" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x38" index_end="0x38" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x36">
          <changelog/>
          <property_activation default="0x36" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x38" index_end="0x38" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="54" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x38" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x39" index_end="0x39" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x37">
          <changelog/>
          <property_activation default="0x37" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x39" index_end="0x39" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="55" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x39" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x3a" index_end="0x3a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x38">
          <changelog/>
          <property_activation default="0x38" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x3a" index_end="0x3a" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="56" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x3a" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x3b" index_end="0x3b" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x39">
          <changelog/>
          <property_activation default="0x39" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x3b" index_end="0x3b" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="57" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x3b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x3c" index_end="0x3c" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x3A">
          <changelog/>
          <property_activation default="0x3a" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x3c" index_end="0x3c" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="58" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x3c" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x3d" index_end="0x3d" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x3B">
          <changelog/>
          <property_activation default="0x3b" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x3d" index_end="0x3d" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="59" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x3d" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x3e" index_end="0x3e" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x3C">
          <changelog/>
          <property_activation default="0x3c" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x3e" index_end="0x3e" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="60" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x3e" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x3f" index_end="0x3f" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x3D">
          <changelog/>
          <property_activation default="0x3d" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x3f" index_end="0x3f" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="61" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x3f" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x40" index_end="0x40" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x3E">
          <changelog/>
          <property_activation default="0x3e" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x40" index_end="0x40" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="62" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x40" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="RX_HOP_TABLE_ENTRY" group_name="RX_HOP" item_name="TABLE_ENTRY" short_desc="" group_num="0x50" index_start="0x41" index_end="0x41" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" array_index="0x3F">
          <changelog/>
          <property_activation default="0x3f" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX_HOP_GRP" endianness="big">
            <summary>
          <text>Defines entries in the RX Hopping Table (N=0 to 63)</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip provides for automatic frequency hopping from one RX channel to another when certain conditions are met.
    </text>
            <li/>
            <text>The desired frequency hopping or channel scanning sequence is specified by a table of channel numbers.
    This property specifies the channel number for the No.N entry in the RX Hop Table.
    </text>
            <li/>
            <text>An entry in the RX Hop Table is skipped if its value is CHANNEL_NUM = 0xFF.
    </text>
            <li/>
            <text>The channel number values in the RX Hop Table may be entered in random fashion,    and need not be in ascending or sorted order.     However, the START_RX command should be invoked with a CHANNEL parameter byte value    equal to the CHANNEL_NUM in the first entry in the RX Hop Table.
    </text>
            <li/>
            <text>Duplicate channel number values are allowed in the table.
    </text>
            <li/>
            <text>Please refer to the text description for </text>
            <reference ref_type="ref_prop" ref_text="RX_HOP_CONTROL"/>
            <text> for more details regarding the configuration of the RX Hop functionality. </text>
          </description>
        </descriptions>
            <comments/>
            <parameter_set name="TABLE_ENTRY" short_desc="" index_start="0x41" index_end="0x41" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="CHANNEL_NUM" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="63" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This property specifies the channel number for the N</text>
          <sup text="th"/>
          <text> entry in the RX Hop Table.</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x41" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
      </property_array>
    </property_group>
    <property_group name="IE154_TX" short_desc="" group_num="0x60">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="IE154_TX_FLAGS" group_name="IE154_TX" item_name="FLAGS" short_desc="" group_num="0x60" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Configure ie154_tx_flags</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TODO</text>
          </description>
        </descriptions>
          <comments>
          <text>TODO</text>
        </comments>
          <parameter_set name="FLAGS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ACK_IN_FIFO" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls putting received ACK messages in TX mode into the RX FIFO.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fff78e6-62d6-11e4-a93f-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_BACKOFF_TURNAROUND_TIME_SYMBOLS" group_name="IE154_TX" item_name="BACKOFF_TURNAROUND_TIME_SYMBOLS" short_desc="" group_num="0x60" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x0c" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Configure TX Mode transition time after sending a packet and starting to receive the ack</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Define the number of symbols before transitioning into RX to receive the ack</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented and used to compute ack timeout. Not fully tested
</text>
        </comments>
          <parameter_set name="BACKOFF_TURNAROUND_TIME_SYMBOLS" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BACKOFF_TURNAROUND_TIME_SYMBOLS" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="12" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines TX mode turnaround time in symbols.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_ACK_TIMEOUT" group_name="IE154_TX" item_name="ACK_TIMEOUT" short_desc="" group_num="0x60" index_start="0x02" index_end="0x03" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x00ff" activation_name="" activation_mode_var_name="" activation_logic="mode_IE154" endianness="big">
          <summary>
          <text>Configure the number of symbols for ack timeout.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Define the number of symbols to wait for an ack before timing out.</text>
          </description>
        </descriptions>
          <comments>
          <text>Implemented and tested.</text>
        </comments>
          <parameter_set name="ACK_TIMEOUT" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ACK_TIMEOUT_SYMBOLS" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="255" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the ack timeout value in symbols.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_CCA_MODE" group_name="IE154_TX" item_name="CCA_MODE" short_desc="" group_num="0x60" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>TX Mode CCA configuration.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configure CCA operation.</text>
          </description>
        </descriptions>
          <comments>
          <text>Not implemented and not tested.</text>
        </comments>
          <parameter_set name="CCA_MODE" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CCA_METHOD" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Configure CCA algorithm to Listen Before Talk</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fffc705-62d6-11e4-8fe3-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_CCA_THRESHOLD" group_name="IE154_TX" item_name="CCA_THRESHOLD" short_desc="" group_num="0x60" index_start="0x05" index_end="0x05" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x50" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Configure CCA Threshold</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CCA Threshold in dBm units</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented and tested
</text>
        </comments>
          <parameter_set name="CCA_THRESHOLD" short_desc="" index_start="0x05" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CCA_THRESHOLD" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="80" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Sets theCCA Threshold in dBm units.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_CSMA_BACKOFF_BASE_SYMBOLS" group_name="IE154_TX" item_name="CSMA_BACKOFF_BASE_SYMBOLS" short_desc="" group_num="0x60" index_start="0x06" index_end="0x07" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0014" activation_name="" activation_mode_var_name="" activation_logic="mode_IE154" endianness="big">
          <summary>
          <text>Define the base number of symbols for the CSMA backoff.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the base number of symbols for the CSMA backoff array.</text>
          </description>
        </descriptions>
          <comments>
          <text>Implemented and tested. Possibility to overflow the timer. Firmware calculation is the following: (</text>
          <reference ref_type="ref_prop" ref_text="IE154_TX_CSMA_BACKOFF_BASE_SYMBOLS"/>
          <text> * </text>
          <reference ref_type="ref_prop" ref_text="IE154_TX_CSMA_BACKOFF"/>
          <text> * </text>
          <reference ref_type="ref_prop" ref_text="MODEM_XTAL_TICK_PER_SYMBOL"/>
          <text> / 256) &lt; 2^12. 12 bits of timer, 256 xtal ticks/ timer tick. Only the lower 8 bits are currently supported.</text>
        </comments>
          <parameter_set name="CSMA_BACKOFF_BASE_SYMBOLS" short_desc="" index_start="0x06" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CSMA_BACKOFF_BASE_SYMBOLS" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="20" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Base number of symbols for CSMA backoff.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_CSMA_BACKOFF" group_name="IE154_TX" item_name="CSMA_BACKOFF" short_desc="" group_num="0x60" index_start="0x08" index_end="0x11" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0007000f001f001f001f" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Configure the range of CSMA backoff for five attempts.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Defines the CSMA backoff min and max times for five attempts. The CSMA backoff then randomized between the min and max value. The resultant value is multipled by the value of </text>
            <reference ref_type="ref_prop" ref_text="ie154_tx_csma_backoff_base_symbols"/>
            <text> to define the number of backoff symbols. </text>
          </description>
        </descriptions>
          <comments>
          <text>Implemented and tested.</text>
        </comments>
          <parameter_set name="CSMA_BACKOFF" short_desc="" index_start="0x08" index_end="0x11" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MIN_0" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Minimum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MAX_0" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="7" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Maximum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MIN_1" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Minimum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MAX_1" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Maximum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MIN_2" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Minimum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MAX_2" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="31" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Maximum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MIN_3" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Minimum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MAX_3" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="31" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Maximum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MIN_4" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Minimum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
            <field name="MAX_4" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="31" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Maximum backoff time in cca units</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x11" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_CSMA_ON_SYMBOLS" group_name="IE154_TX" item_name="CSMA_ON_SYMBOLS" short_desc="" group_num="0x60" index_start="0x12" index_end="0x13" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0008" activation_name="" activation_mode_var_name="" activation_logic="mode_IE154" endianness="big">
          <summary>
          <text>Define the number of symbols to measure RSSI during CCA.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the number of symbols used to capture RSSI during CSMA clear channel assessment.</text>
          </description>
        </descriptions>
          <comments>
          <text>Implemented, and tested.</text>
        </comments>
          <parameter_set name="CSMA_ON_SYMBOLS" short_desc="" index_start="0x12" index_end="0x13" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CSMA_ON_SYMBOLS" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="8" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Define the number of symbols to stay in RX to measure RSSI.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x12" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x13" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_LBT_CLEAR_TIME_MIN" group_name="IE154_TX" item_name="LBT_CLEAR_TIME_MIN" short_desc="" group_num="0x60" index_start="0x14" index_end="0x14" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x05" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Define the LBT minimum clear time.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the minimum value that the channel must be clear for the CCA algorithm Listen Before Talk. This property is defined in milliseconds. The LBT clear time is a random value between the minimum and maximum clear time properties.</text>
          </description>
        </descriptions>
          <comments>
          <text>Not implemented, not tested.</text>
        </comments>
          <parameter_set name="LBT_CLEAR_TIME_MIN" short_desc="" index_start="0x14" index_end="0x14" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CLEAR_TIME_MIN" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="5" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Minimum amount of time the channel must be clear for LBT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_LBT_CLEAR_TIME_MAX" group_name="IE154_TX" item_name="LBT_CLEAR_TIME_MAX" short_desc="" group_num="0x60" index_start="0x15" index_end="0x15" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x0a" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Define the LBT maximum clear time.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines the minimum value that the channel must be clear for the CCA algorithm Listen Before Talk. This property is defined in milliseconds. The LBT clear time is a random value between the minimum and maximum clear time properties.</text>
          </description>
        </descriptions>
          <comments>
          <text>Not implemented, not tested.</text>
        </comments>
          <parameter_set name="LBT_CLEAR_TIME_MAX" short_desc="" index_start="0x15" index_end="0x15" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CLEAR_TIME_MAX" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="10" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Maximum amount of time the channel must be clear for LBT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x15" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_TX_LBT_TOTAL_TIME" group_name="IE154_TX" item_name="LBT_TOTAL_TIME" short_desc="" group_num="0x60" index_start="0x16" index_end="0x16" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x32" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Total time to check for a clear channel with the Listen Before Talk algorithm.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This property defines total time to check for a clear channel with the Listen Before Talk algorithm. A CCA_FAIL interrupt is asserted if the channel is not clear within this time window. This property is defined in milliseconds.</text>
          </description>
        </descriptions>
          <comments>
          <text>Not implemented, not tested.</text>
        </comments>
          <parameter_set name="LBT_TOTAL_TIME" short_desc="" index_start="0x16" index_end="0x16" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="LBT_TOTAL_TIME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="50" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Define the total time to check for a clear channel using LBT.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x16" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="IE154_RX" short_desc="" group_num="0x61">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="IE154_RX_FLAGS" group_name="IE154_RX" item_name="FLAGS" short_desc="" group_num="0x61" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x13" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Control fields for Rx mode.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Rx flags</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS:
                        frame_pending_default_value: Implemented and tested
                        src_addr_event_with_ack: Implemented and used, not fully tested
                        auto_ack: Implemented, used and tested; Need to correct erroneous time-out notification
                        filtering: Implemented and tested: Short address, extended address, beacon frame, different frame combiations creating ill formed packets for 2006 spec</text>
        </comments>
          <parameter_set name="FLAGS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRAME_PENDING_DEFAULT_VALUE" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Default value of the frame pending bit in the Frame Control Field of the automatic acknowledge.  Can be modified using </text>
          <reference ref_type="ref_cmd" ref_text="IE154_OVERRIDE_NEXT_ACK"/>
          <text>.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="SRC_ADDR_EVENT_ONLY_ON_ACK_REQUESTS" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls source address event when an Acknowledge is requested.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffeb595-62d6-11e4-af8a-180373e564d0</enum_set_id>
            </field>
            <field name="SRC_ADDR_EVENT_DELAY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls if the source address event is delayed until the MAC command byte is received.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffedc9e-62d6-11e4-b6d9-180373e564d0</enum_set_id>
            </field>
            <field name="AUTO_ACK_DEFAULT_VALUE" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls default auto ACK functionality in RX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffedca0-62d6-11e4-979b-180373e564d0</enum_set_id>
            </field>
            <field name="FILTERING" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls address filtering functionality in in RX mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffedca2-62d6-11e4-b972-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_RX_FLAGS2" group_name="IE154_RX" item_name="FLAGS2" short_desc="" group_num="0x61" index_start="0x01" index_end="0x01" visibility_logic="access_FACTORY" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Control fields for Rx mode.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Rx flags 2</text>
          </description>
        </descriptions>
          <comments>
          <text>Spare byte for future rx flags.</text>
        </comments>
          <parameter_set name="FLAGS2" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RESERVED" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Rx flags 2</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_RX_BACKOFF_TURNAROUND_TIME" group_name="IE154_RX" item_name="BACKOFF_TURNAROUND_TIME" short_desc="" group_num="0x61" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x0c" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Turnaround time between receiving the packet and transmitting the ack</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Define the turnaround time after receiving a packet and transmitting the ack in symbols.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BACKOFF_TURNAROUND_TIME" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BACKOFF_TURNAROUND_TIME" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="12" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Define the turnaround time after receiving a packet and transmitting the ack in symbols.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_RX_EUI_64" group_name="IE154_RX" item_name="EUI_64" short_desc="" group_num="0x61" index_start="0x03" index_end="0x0a" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0000000000000000" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Configure EUI 64</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Unique identifier for the node</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented and tested
</text>
        </comments>
          <parameter_set name="EUI_64" short_desc="" index_start="0x03" index_end="0x0a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="EUI_64" short_desc="" fsize="64" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>64-bit unique identifier</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="63" split_lsb="56"/>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="55" split_lsb="48"/>
          <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="47" split_lsb="40"/>
          <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="39" split_lsb="32"/>
          <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="31" split_lsb="24"/>
          <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="23" split_lsb="16"/>
          <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="IE154_COMMON" short_desc="" group_num="0x62">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="IE154_COMMON_FLAGS" group_name="IE154_COMMON" item_name="FLAGS" short_desc="" group_num="0x62" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x80" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>TODO</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TODO</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FLAGS" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FRAME_VERSION_FILTER" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Specifies which 802.15.4 frame version is accepted by the radio when receiving data packets in RX mode and receiving ACK packets in TX mode.               This does not specify the frame version that ACKs should be transmitted with.  They will inherit the data packet frame version.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffcb9b4-62d6-11e4-a03d-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_COMMON_PHY_CFG" group_name="IE154_COMMON" item_name="PHY_CFG" short_desc="" group_num="0x62" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x03" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>TODO</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TODO</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="PHY_CFG" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PHY_VER" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Determines the coding of recieved and transmitted packets.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffd07dc-62d6-11e4-b8ec-180373e564d0</enum_set_id>
            </field>
            <field name="CODING" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Determines the coding of recieved and transmitted packets.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffd07da-62d6-11e4-9d42-180373e564d0</enum_set_id>
            </field>
            <field name="APPEND_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Determines whether or not the CRC is appended to the packet</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffd07d8-62d6-11e4-bcd2-180373e564d0</enum_set_id>
            </field>
            <field name="CHECK_CRC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls auto CRC functionality in RX data packets in RX mode and RX ACK packets in TX mode. </text>
        </description>
      </descriptions>
              <comments>
        <text>Not implemented in ROM4</text>
      </comments>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffce0ca-62d6-11e4-95ad-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_COMMON_MAX_PAYLOAD_SIZE" group_name="IE154_COMMON" item_name="MAX_PAYLOAD_SIZE" short_desc="" group_num="0x62" index_start="0x02" index_end="0x03" visibility_logic="access_PUBLIC" status="draft" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x007d" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Configure maximum allowed payload size.  Packets that have a length larger than this value will be filtered out and will not be placed into the RX FIFO.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Maximum payload size of the packet</text>
          </description>
        </descriptions>
          <comments>
          <text>Added, not used nor tested </text>
        </comments>
          <parameter_set name="MAX_PAYLOAD_SIZE" short_desc="" index_start="0x02" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MAX_PAYLOAD_SIZE" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="125" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit max payload size</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_COMMON_MIN_PAYLOAD_SIZE" group_name="IE154_COMMON" item_name="MIN_PAYLOAD_SIZE" short_desc="" group_num="0x62" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text> Configure minimum allowed payload size when </text>
          <reference ref_type="ref_prop_field" ref_text="IE154_RX_FLAGS:FILTERING"/>
          <text> is disabled. Packets that have a length shorter than this value will be filtered out and will not be placed into the RX FIFO.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Minimum payload size of the packet when filtering is disabled.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="MIN_PAYLOAD_SIZE" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MIN_PAYLOAD_SIZE" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Minimum payload size.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_COMMON_XTAL_TICK_PER_SYMBOL" group_name="IE154_COMMON" item_name="XTAL_TICK_PER_SYMBOL" short_desc="" group_num="0x62" index_start="0x05" index_end="0x06" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x012c" activation_name="" activation_mode_var_name="" activation_logic="mode_IE154" endianness="big">
          <summary>
          <text>Defines the number of crystal ticks that makes up a symbol time.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Number of crystal ticks per symbol time</text>
          </description>
        </descriptions>
          <comments>
          <text>Implemented and tested.</text>
        </comments>
          <parameter_set name="XTAL_TICK_PER_SYMBOL" short_desc="" index_start="0x05" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="XTAL_TICK_UNITS" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Xtal tick units.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5ffd55fa-62d6-11e4-845d-180373e564d0</enum_set_id>
            </field>
            <field name="NUM_XTAL_UNITS_PER_SYM" short_desc="" fsize="15" ftype="U16" fformat="hex" value_min="" value_max="" value_default="300" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Defines the number of xtal tick units per symbol time.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x05" parameter_bit_msb="6" fsize="7" split_msb="14" split_lsb="8"/>
          <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="IE154_INT_CTL" short_desc="" group_num="0x63">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="IE154_INT_CTL_ENABLE" group_name="IE154_INT_CTL" item_name="ENABLE" short_desc="" group_num="0x63" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>INTERNAL STATUS: Implemented, not fully tested
                        tx_int_status_en: Implemented, not used nor tested
                        rx_int_status_en: Implemented, not used nor tested
                        chip_int_status_en: Implemented, not used nor tested
                        This property provides for global enabling of the three interrupt groups in order to generate HW interrupts at the NIRQ pin.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented, not fully tested
                        tx_int_status_en: Implemented, not used nor tested
                        rx_int_status_en: Implemented, not used nor tested
                        chip_int_status_en: Implemented, not used nor tested
                        Enables top-level interrupt sources to generate HW interrupts at the NIRQ pin.</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented, not fully tested
                        tx_int_status_en: Implemented, not used nor tested
                        rx_int_status_en: Implemented, not used nor tested
                        chip_int_status_en: Implemented, not used nor tested
                        </text>
        </comments>
          <parameter_set name="ENABLE" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CHIP_INT_STATUS_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6000ff8e-62d6-11e4-b8eb-180373e564d0</enum_set_id>
            </field>
            <field name="RX_INT_STATUS_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2d-62d6-11e4-b885-180373e564d0</enum_set_id>
            </field>
            <field name="TX_INT_STATUS_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5f2cba2e-62d6-11e4-bcb1-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_INT_CTL_TX_ENABLE" group_name="IE154_INT_CTL" item_name="TX_ENABLE" short_desc="" group_num="0x63" index_start="0x01" index_end="0x01" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
Configure 802.15.4 Tx Interrupts</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable/Disable 802.15.4 Tx Interrupts</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
</text>
        </comments>
          <parameter_set name="TX_ENABLE" short_desc="" index_start="0x01" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_FIFO_ALMOST_EMPTY" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_W_FP" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_ACK_RECEIVED_NO_FP" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_COMPLETE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_SFD_SENT" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x01" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_INT_CTL_RX_ENABLE" group_name="IE154_INT_CTL" item_name="RX_ENABLE" short_desc="" group_num="0x63" index_start="0x02" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
Configure 802.15.4 Rx Interrupts</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
Enable/Disable 802.15.4 Rx Interrupts</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
</text>
        </comments>
          <parameter_set name="RX_ENABLE" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_ERROR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_FIFO_ALMOST_FULL" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_ACK_TX_COMPLETE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_COMPLETE" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SRC_ADDR" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RX_SFD" short_desc="" fsize="1" ftype="BOOL" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="IE154_INT_CTL_IE154_CHIP_ENABLE" group_name="IE154_INT_CTL" item_name="IE154_CHIP_ENABLE" short_desc="" group_num="0x63" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
Enable individual interrupt sources within the Chip Interrupt Group to generate a HW interrupt on the NIRQ output pin.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
Enable individual interrupt sources within the Chip Interrupt Group in order to generate a HW interrupt at the NIRQ output pin.</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented, Does not seem to be used for any flag ??
</text>
        </comments>
          <parameter_set name="IE154_CHIP_ENABLE" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CAL interrupt on rising edge of CAL status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="FIFO_UNDERFLOW_OVERFLOW_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables FIFO_UNDERFLOW_OVERFLOW_ERROR interrupt on rising edge of FIFO_UNDERFLOW_OVERFLOW_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="STATE_CHANGE_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables STATE_CHANGE interrupt on rising edge of STATE_CHANGE status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CMD_ERROR_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CMD_ERROR interrupt on rising edge of CMD_ERROR status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="CHIP_READY_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables CHIP_READY interrupt on rising edge of CHIP_READY status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="LOW_BATT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables LOW_BATT interrupt on rising edge of LOW_BATT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="WUT_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>If set, Enables WUT interrupt on rising edge of WUT status bit.  See the status bits in </text>
          <reference ref_type="ref_cmd" ref_text="GET_INT_STATUS"/>
          <text> for more details on the interrupt sources.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="IE154_NETWORK" short_desc="" group_num="0x64">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="IE154_NETWORK_COORDINATOR_MASK" group_name="IE154_NETWORK" item_name="COORDINATOR_MASK" short_desc="" group_num="0x64" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="(mode_IE154)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
          <summary>
          <text>Configure network coordinator mask</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Defines the coordinator mask used for filtering</text>
          </description>
        </descriptions>
          <comments>
          <text>INTERNAL STATUS: Implemented and tested
</text>
        </comments>
          <parameter_set name="COORDINATOR_MASK" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="NETWORK3" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Network 3 is a coordinator</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="NETWORK2" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Network 2 is a coordinator</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="NETWORK1" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Network 1 is a coordinator</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="NETWORK0" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Network 0 is a coordinator</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property_array name="IE154_NETWORK_NETWORKS" group_name="IE154_NETWORK" item_name="LIST" short_desc="" group_num="0x64" index_start="0x01" index_end="0x18" len_type="static" max_len_items="4" item_byte_len="6">
        <property name="IE154_NETWORK_LIST" group_name="IE154_NETWORK" item_name="LIST" short_desc="" group_num="0x64" index_start="0x01" index_end="0x06" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="" array_index="0x00">
          <changelog/>
          <property_activation default="0xfffffffe000f" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
            <summary>
          <text>Configure PAN ID, node ID and channel ID</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ID of the PAN the node associates to, the corresponding ID of this node and the corresponding channel</text>
          </description>
        </descriptions>
            <comments>
          <text>INTERNAL STATUS: Implemented and tested group 0.
                           Currently testing channel_power member </text>
        </comments>
            <parameter_set name="LIST" short_desc="" index_start="0x01" index_end="0x06" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="PAN_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65535" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit PAN ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="NODE_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65534" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit node ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="CHANNEL" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>8 bit channel ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
              <field name="TX_POWER" short_desc="" fsize="7" ftype="U16" fformat="hex" value_min="" value_max="" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>7 bit output power level for the corresponding channel</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x06" parameter_bit_msb="6" fsize="7"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="IE154_NETWORK_LIST" group_name="IE154_NETWORK" item_name="LIST" short_desc="" group_num="0x64" index_start="0x07" index_end="0x0c" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="" array_index="0x01">
          <changelog/>
          <property_activation default="0xfffffffe000f" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
            <summary>
          <text>Configure PAN ID, node ID and channel ID</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ID of the PAN the node associates to, the corresponding ID of this node and the corresponding channel</text>
          </description>
        </descriptions>
            <comments>
          <text>INTERNAL STATUS: Implemented and tested group 0.
                           Currently testing channel_power member </text>
        </comments>
            <parameter_set name="LIST" short_desc="" index_start="0x07" index_end="0x0c" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="PAN_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65535" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit PAN ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="NODE_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65534" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit node ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="CHANNEL" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>8 bit channel ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
              <field name="TX_POWER" short_desc="" fsize="7" ftype="U16" fformat="hex" value_min="" value_max="" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>7 bit output power level for the corresponding channel</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x0c" parameter_bit_msb="6" fsize="7"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="IE154_NETWORK_LIST" group_name="IE154_NETWORK" item_name="LIST" short_desc="" group_num="0x64" index_start="0x0d" index_end="0x12" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="" array_index="0x02">
          <changelog/>
          <property_activation default="0xfffffffe000f" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
            <summary>
          <text>Configure PAN ID, node ID and channel ID</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ID of the PAN the node associates to, the corresponding ID of this node and the corresponding channel</text>
          </description>
        </descriptions>
            <comments>
          <text>INTERNAL STATUS: Implemented and tested group 0.
                           Currently testing channel_power member </text>
        </comments>
            <parameter_set name="LIST" short_desc="" index_start="0x0d" index_end="0x12" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="PAN_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65535" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit PAN ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="NODE_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65534" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit node ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="CHANNEL" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>8 bit channel ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x11" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
              <field name="TX_POWER" short_desc="" fsize="7" ftype="U16" fformat="hex" value_min="" value_max="" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>7 bit output power level for the corresponding channel</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x12" parameter_bit_msb="6" fsize="7"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
        <property name="IE154_NETWORK_LIST" group_name="IE154_NETWORK" item_name="LIST" short_desc="" group_num="0x64" index_start="0x13" index_end="0x18" visibility_logic="access_PUBLIC" status="development" status_detail="" release_detail="" activation_logic="" array_index="0x03">
          <changelog/>
          <property_activation default="0xfffffffe000f" activation_name="" activation_mode_var_name="" activation_logic="(mode_IE154)" endianness="big">
            <summary>
          <text>Configure PAN ID, node ID and channel ID</text>
        </summary>
            <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ID of the PAN the node associates to, the corresponding ID of this node and the corresponding channel</text>
          </description>
        </descriptions>
            <comments>
          <text>INTERNAL STATUS: Implemented and tested group 0.
                           Currently testing channel_power member </text>
        </comments>
            <parameter_set name="LIST" short_desc="" index_start="0x13" index_end="0x18" endianness="big" ps_type="U8">
              <descriptions/>
              <comments/>
              <field name="PAN_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65535" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit PAN ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x13" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x14" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="NODE_ID" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="" value_max="" value_default="65534" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>16-bit node ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
          <mapping parameter_start_index="0x15" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x16" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
              </field>
              <field name="CHANNEL" short_desc="" fsize="8" ftype="U16" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>8 bit channel ID</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x17" parameter_bit_msb="7" fsize="8"/>
                </parameter_set_mapping>
              </field>
              <field name="TX_POWER" short_desc="" fsize="7" ftype="U16" fformat="hex" value_min="" value_max="" value_default="15" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
                <changelog/>
                <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>7 bit output power level for the corresponding channel</text>
        </description>
      </descriptions>
                <comments/>
                <parameter_set_mapping>
                  <mapping parameter_start_index="0x18" parameter_bit_msb="6" fsize="7"/>
                </parameter_set_mapping>
              </field>
            </parameter_set>
          </property_activation>
        </property>
      </property_array>
    </property_group>
    <property_group name="MBUS" short_desc="" group_num="0x70">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="MBUS_FRAME" group_name="MBUS" item_name="FRAME" short_desc="" group_num="0x70" index_start="0x00" index_end="0x00" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_MBUS)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_MBUS)" endianness="big">
          <summary>
          <text>Controls data frame format and encoding.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>used to configure mbus</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="FRAME" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DUMMY" short_desc="" fsize="4" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
              <enum_set_id>5ffcb9ad-62d6-11e4-849a-180373e564d0</enum_set_id>
            </field>
            <field name="CODEC" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffc92a2-62d6-11e4-8d83-180373e564d0</enum_set_id>
            </field>
            <field name="FORMAT" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5ffc92a0-62d6-11e4-b103-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="PTI" short_desc="" group_num="0xf0">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="PTI_CTL" group_name="PTI" item_name="CTL" short_desc="" group_num="0xf0" index_start="0x00" index_end="0x00" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PTI &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x80" activation_name="" activation_mode_var_name="" activation_logic="feature_PTI &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Packet Trace Interface control fields.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains packet trace interface for debugging network protocols.  This property controls the behavior of this interface.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="CTL" short_desc="" index_start="0x00" index_end="0x00" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PTI_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls global enable of the PTI functionality.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6001c2e8-62d6-11e4-9788-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PTI_BAUD" group_name="PTI" item_name="BAUD" short_desc="" group_num="0xf0" index_start="0x01" index_end="0x02" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x1388" activation_name="" activation_mode_var_name="" activation_logic="feature_PTI &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Desired baud rate for the PTI interface.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains a packet trace interface for network debugging.  This data is transmitted to               host debugger using a UART connection on a GPIO pin (selected using </text>
            <reference ref_type="ref_cmd" ref_text="GPIO_PIN_CFG"/>
            <text>).  This property sets the
              baud rate of the packet trace data in 100 baud steps.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="BAUD" short_desc="" index_start="0x01" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="BAUD" short_desc="" fsize="16" ftype="U16" fformat="hex" value_min="0" value_max="65535" value_default="5000" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_PTI">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>baud</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PTI_LOG_EN" group_name="PTI" item_name="LOG_EN" short_desc="" group_num="0xf0" index_start="0x03" index_end="0x03" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PTI &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PTI &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Enables what the PTI logs.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains packet trace interface for debugging network protocols.  This property controls messages that
              get logged by this interface.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LOG_EN" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PWR_STATE_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls logging of radio power state transitions to the packet trace interface.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6001e9f9-62d6-11e4-bd66-180373e564d0</enum_set_id>
            </field>
            <field name="RX_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls logging of data packets received over the air.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6001e9f9-62d6-11e4-bd66-180373e564d0</enum_set_id>
            </field>
            <field name="TX_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls logging of data packets sent over the air.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6001e9f9-62d6-11e4-bd66-180373e564d0</enum_set_id>
            </field>
            <field name="CMD_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls logging of SPI commands processed to the packet trace interface.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6001e9f9-62d6-11e4-bd66-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_MAN_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls logging of runtime calibration to the packet trace interface.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>6001e9f9-62d6-11e4-bd66-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="PTI_LOG_EN_2" group_name="PTI" item_name="LOG_EN_2" short_desc="" group_num="0xf0" index_start="0x04" index_end="0x04" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="feature_PTI &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_PTI &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Enables what the PTI logs.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip contains packet trace interface for debugging network protocols.  This property controls messages that
              get logged by this interface.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="LOG_EN_2" short_desc="" index_start="0x04" index_end="0x04" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CCA_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls logging of csma/lbt operations to the packet trace interface.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60021107-62d6-11e4-9951-180373e564d0</enum_set_id>
            </field>
            <field name="MODE_PHASE_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls logging of mode phase transitions to the packet trace interface.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x04" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>60021107-62d6-11e4-9951-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
    <property_group name="OTP_VARS" short_desc="" group_num="0xf2">
      <changelog/>
      <descriptions/>
      <comments/>
      <property name="OTP_VARS_SPI_ACTIVE_SEQ_DELAY" group_name="OTP_VARS" item_name="SPI_ACTIVE_SEQ_DELAY" short_desc="" group_num="0xf2" index_start="0x00" index_end="0x01" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x01f4" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sequencer delay from SPI active to ready.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPI_ACTIVE_SEQ_DELAY" short_desc="" index_start="0x00" index_end="0x01" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPI_ACTIVE_SEQ_DELAY" short_desc="" fsize="16" ftype="U8" fformat="hex" value_min="0" value_max="65535" value_default="500" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spi_active_seq_delay</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x00" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x01" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_TX_TUNE_SEQ_DELAY" group_name="OTP_VARS" item_name="TX_TUNE_SEQ_DELAY" short_desc="" group_num="0xf2" index_start="0x02" index_end="0x02" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x4b" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sequencer delay from TX tune to TX.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="TX_TUNE_SEQ_DELAY" short_desc="" index_start="0x02" index_end="0x02" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="TX_TUNE_SEQ_DELAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="75" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>tx_tune_seq_delay</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x02" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_READY_SEQ_DELAY" group_name="OTP_VARS" item_name="READY_SEQ_DELAY" short_desc="" group_num="0xf2" index_start="0x03" index_end="0x03" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x96" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sequencer delay from ready to TX.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="READY_SEQ_DELAY" short_desc="" index_start="0x03" index_end="0x03" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="READY_SEQ_DELAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="150" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ready_seq_delay</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x03" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_RX_SEQ_DELAY" group_name="OTP_VARS" item_name="RX_SEQ_DELAY" short_desc="" group_num="0xf2" index_start="0x04" index_end="0x05" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x0096" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sequencer delay from rx to tx.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="RX_SEQ_DELAY" short_desc="" index_start="0x04" index_end="0x05" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_SEQ_DELAY" short_desc="" fsize="16" ftype="U8" fformat="hex" value_min="0" value_max="65535" value_default="150" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rx_seq_delay</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x04" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x05" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_ENABLE_VTR" group_name="OTP_VARS" item_name="CAL_ENABLE_VTR" short_desc="" group_num="0xf2" index_start="0x06" index_end="0x06" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x61" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>VTR calibration enables.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_ENABLE_VTR" short_desc="" index_start="0x06" index_end="0x06" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_EN_VTR_VCO_LADR" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd840e1-62d6-11e4-a0fa-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_VCO_V1P5" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd840df-62d6-11e4-99e3-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_VCO_V3P3" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd840dd-62d6-11e4-8635-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_SY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd840db-62d6-11e4-905b-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_ADC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd840d9-62d6-11e4-9e08-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_TX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd819c3-62d6-11e4-ba42-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_RX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd819c1-62d6-11e4-abf3-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_XO" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x06" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd819bf-62d6-11e4-b176-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_ENABLE" group_name="OTP_VARS" item_name="CAL_ENABLE" short_desc="" group_num="0xf2" index_start="0x07" index_end="0x07" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x45" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Calibration enables.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_ENABLE" short_desc="" index_start="0x07" index_end="0x07" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_EN_VTR_VCO_V1P5" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd88eff-62d6-11e4-aa75-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RFPKD_RECAL_ON_WARM" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd88efd-62d6-11e4-b21b-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RFPKD_RECAL_ON_RX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd88efb-62d6-11e4-b278-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RFPKD_FULL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd88ef9-62d6-11e4-905b-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RC_CAL_FOR_ADC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd88ef7-62d6-11e4-88ff-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_PGA_OFS" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd867ed-62d6-11e4-8ca3-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RC_CAL_32K" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd867eb-62d6-11e4-b798-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_BOOT_OSC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x07" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fd867e9-62d6-11e4-846a-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_VTR_VCO_V3P3_TARGET_VOLTAGE" group_name="OTP_VARS" item_name="VTR_VCO_V3P3_TARGET_VOLTAGE" short_desc="" group_num="0xf2" index_start="0x08" index_end="0x08" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0xfb" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>VCO v3.3 target voltage.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="VTR_VCO_V3P3_TARGET_VOLTAGE" short_desc="" index_start="0x08" index_end="0x08" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VTR_VCO_V3P3_TARGET_VOLTAGE" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="251" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>vtr_vco_v3p3_target_voltage</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x08" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_VTR_VCO_V1P5_TARGET_VOLTAGE" group_name="OTP_VARS" item_name="VTR_VCO_V1P5_TARGET_VOLTAGE" short_desc="" group_num="0xf2" index_start="0x09" index_end="0x09" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>VCO v1.5 target voltage.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="VTR_VCO_V1P5_TARGET_VOLTAGE" short_desc="" index_start="0x09" index_end="0x09" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VTR_VCO_V1P5_TARGET_VOLTAGE" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="8" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>vtr_vco_v1p5_target_voltage</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x09" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_VTR_VCO_LADR_TARGET_VOLTAGE" group_name="OTP_VARS" item_name="VTR_VCO_LADR_TARGET_VOLTAGE" short_desc="" group_num="0xf2" index_start="0x0a" index_end="0x0a" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>VCO Ladder target voltage.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="VTR_VCO_LADR_TARGET_VOLTAGE" short_desc="" index_start="0x0a" index_end="0x0a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VTR_VCO_LADR_TARGET_VOLTAGE" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="1" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>vtr_vco_ladr_target_voltage</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0a" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_RC_CAL_ADC_TARGET" group_name="OTP_VARS" item_name="RC_CAL_ADC_TARGET" short_desc="" group_num="0xf2" index_start="0x0b" index_end="0x0c" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
        <changelog/>
        <property_activation default="0x7d00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>RC32K ADC calibration target.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RC calibration ADC Target in Hz.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RC_CAL_ADC_TARGET" short_desc="" index_start="0x0b" index_end="0x0c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RC_CAL_ADC_TARGET" short_desc="" fsize="16" ftype="U8" fformat="hex" value_min="0" value_max="65535" value_default="32000" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rc_cal_adc_target</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
          <mapping parameter_start_index="0x0b" parameter_bit_msb="7" fsize="8" split_msb="15" split_lsb="8"/>
          <mapping parameter_start_index="0x0c" parameter_bit_msb="7" fsize="8" split_msb="7" split_lsb="0"/>
        </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_RC_CAL" group_name="OTP_VARS" item_name="RC_CAL" short_desc="" group_num="0xf2" index_start="0x0d" index_end="0x0d" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>RC32k calibration parameters.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TODO: DESCRIPTION?????</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="RC_CAL" short_desc="" index_start="0x0d" index_end="0x0d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="FINE_CAL_CYCLES" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="4" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>rc_cal</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0d" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_RC_CAL1" group_name="OTP_VARS" item_name="RC_CAL1" short_desc="" group_num="0xf2" index_start="0x0e" index_end="0x0e" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x44" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>RC32k calibration parameters.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="RC_CAL1" short_desc="" index_start="0x0e" index_end="0x0e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="COARSE_ADC_CAL_CYCLES" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="4" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of RC32k cycles to measure RC32k frequency over for ADC calibration. (nc)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0e" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="COARSE_CAL_CYCLES" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="" value_max="" value_default="4" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of RC32k cycles to measure RC frequency over. (nc)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0e" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_RC_CAL2" group_name="OTP_VARS" item_name="RC_CAL2" short_desc="" group_num="0xf2" index_start="0x0f" index_end="0x0f" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x42" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>RC32k calibration parameters.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="RC_CAL2" short_desc="" index_start="0x0f" index_end="0x0f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="HIGH_CURR_CHOP" short_desc="" fsize="2" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Controls chop and high current mode operation. (h)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="7" fsize="2"/>
              </parameter_set_mapping>
              <enum_set_id>5fd92b3b-62d6-11e4-9ac6-180373e564d0</enum_set_id>
            </field>
            <field name="SETTLE_CYCLES" short_desc="" fsize="6" ftype="U8" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of RC32k cycles to wait for clock to settle after changing frequency and before checking frequency. (ns)</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x0f" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_BOOT_OSC_CAL" group_name="OTP_VARS" item_name="BOOT_OSC_CAL" short_desc="" group_num="0xf2" index_start="0x10" index_end="0x10" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x09" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Boot osc calibration parameters.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="BOOT_OSC_CAL" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="XO_CAPCODE_RESTORE_DELAY" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Delay before restoring XO_CAPCODE.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="5"/>
              </parameter_set_mapping>
            </field>
            <field name="BOOT_OSC_ADJ" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Adjustment value for Boot osc.  This value is subtracted from BOSC aconfig register after boot osc calibration.  There is an additional adjustment factor applied based on crystal frequency.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_BOOT_OSC_CAL" group_name="OTP_VARS" item_name="BOOT_OSC_CAL" short_desc="" group_num="0xf2" index_start="0x10" index_end="0x10" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Boot osc calibration parameters.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="BOOT_OSC_CAL" short_desc="" index_start="0x10" index_end="0x10" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="XO_CAPCODE_RESTORE_DELAY" short_desc="" fsize="5" ftype="U8" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Delay before restoring XO_CAPCODE.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="7" fsize="5"/>
              </parameter_set_mapping>
            </field>
            <field name="BOOT_OSC_ADJ" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Adjustment value for Boot osc.  This value is subtracted from BOSC aconfig register after boot osc calibration.  There is an additional adjustment factor applied based on crystal frequency.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x10" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_BOOT_OSC_CAL1" group_name="OTP_VARS" item_name="BOOT_OSC_CAL1" short_desc="" group_num="0xf2" index_start="0x11" index_end="0x11" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Boot osc calibration parameters.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="BOOT_OSC_CAL1" short_desc="" index_start="0x11" index_end="0x11" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CRYSTAL_OK_DELAY" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Delay after restoring capcode, before polling crystal ok.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x11" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_AUXADC_TEMP_SLOPE" group_name="OTP_VARS" item_name="AUXADC_TEMP_SLOPE" short_desc="" group_num="0xf2" index_start="0x12" index_end="0x12" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x63" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="AUXADC_TEMP_SLOPE" short_desc="" index_start="0x12" index_end="0x12" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="AUXADC_TEMP_SLOPE" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="99" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>auxadc_temp_slope</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x12" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_AUXADC_TEMP_INTERCEPT" group_name="OTP_VARS" item_name="AUXADC_TEMP_INTERCEPT" short_desc="" group_num="0xf2" index_start="0x13" index_end="0x13" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x4a" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="AUXADC_TEMP_INTERCEPT" short_desc="" index_start="0x13" index_end="0x13" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="AUXADC_TEMP_INTERCEPT" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="74" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>auxadc_temp_intercept</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x13" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_AUXADC_SY_GAIN_ERROR" group_name="OTP_VARS" item_name="AUXADC_SY_GAIN_ERROR" short_desc="" group_num="0xf2" index_start="0x14" index_end="0x14" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>AuxADC gain adjustment, 8-bit signed.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="AUXADC_SY_GAIN_ERROR" short_desc="" index_start="0x14" index_end="0x14" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="AUXADC_SY_GAIN_ERROR" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>auxadc_sy_gain_error</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x14" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_AUXADC_SY_OFFSET_ERROR" group_name="OTP_VARS" item_name="AUXADC_SY_OFFSET_ERROR" short_desc="" group_num="0xf2" index_start="0x15" index_end="0x15" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>AuxADC offset adjustment, 8-bit signed.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="AUXADC_SY_OFFSET_ERROR" short_desc="" index_start="0x15" index_end="0x15" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="AUXADC_SY_OFFSET_ERROR" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>auxadc_sy_offset_error</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x15" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_ADC_VOLTAGE_TRIM" group_name="OTP_VARS" item_name="ADC_VOLTAGE_TRIM" short_desc="" group_num="0xf2" index_start="0x16" index_end="0x16" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x0f" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="ADC_VOLTAGE_TRIM" short_desc="" index_start="0x16" index_end="0x16" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="ADC_VOLTAGE_TRIM" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="15" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>adc_voltage_trim</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x16" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_VCO_LOAD5_XO" group_name="OTP_VARS" item_name="VCO_LOAD5_XO" short_desc="" group_num="0xf2" index_start="0x17" index_end="0x17" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="VCO_LOAD5_XO" short_desc="" index_start="0x17" index_end="0x17" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="XO_VPK_LP" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="3" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>xo_vpk low power setting.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x17" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="VCO_LOAD5_HPF" short_desc="" fsize="2" ftype="U8" fformat="hex" value_min="0" value_max="3" value_default="1" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>pro2_sy_vco.r_Iref_tune high performance setting.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x17" parameter_bit_msb="3" fsize="2"/>
              </parameter_set_mapping>
            </field>
            <field name="VCO_LOAD5_LPF" short_desc="" fsize="2" ftype="U8" fformat="hex" value_min="0" value_max="3" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>pro2_sy_vco.r_Iref_tune low power setting.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x17" parameter_bit_msb="1" fsize="2"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_RXFE_LPF" group_name="OTP_VARS" item_name="REG_RXFE_LPF" short_desc="" group_num="0xf2" index_start="0x18" index_end="0x18" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x35" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="REG_RXFE_LPF" short_desc="" index_start="0x18" index_end="0x18" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_RXFE_LPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="53" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_rxfe_lpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x18" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_ADC_LPF" group_name="OTP_VARS" item_name="REG_ADC_LPF" short_desc="" group_num="0xf2" index_start="0x19" index_end="0x19" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x40" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="REG_ADC_LPF" short_desc="" index_start="0x19" index_end="0x19" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_ADC_LPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="64" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_adc_lpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x19" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_CLKGEN_COM_LPF" group_name="OTP_VARS" item_name="REG_CLKGEN_COM_LPF" short_desc="" group_num="0xf2" index_start="0x1a" index_end="0x1a" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x10" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>CLKGEN ACONFIG register value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This is the value that will be used for the CLKGEN ACONFIG register for RX if in LPF and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text> less than FVCO/16.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_CLKGEN_COM_LPF" short_desc="" index_start="0x1a" index_end="0x1a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_CLKGEN_COM_LPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="16" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_clkgen_com_lpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1a" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_FBDIV_LPF" group_name="OTP_VARS" item_name="REG_FBDIV_LPF" short_desc="" group_num="0xf2" index_start="0x1b" index_end="0x1b" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x01" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Low power mode feedback divider regulator settings.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="REG_FBDIV_LPF" short_desc="" index_start="0x1b" index_end="0x1b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_FBDIV_COM_LPF" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>fbdiv setting when in low power mode and not in TX state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1b" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="REG_FBDIV_TX_LPF" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="1" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>fbdiv setting when in low power mode and TX state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1b" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_CLKGEN_TX_LPF" group_name="OTP_VARS" item_name="REG_CLKGEN_TX_LPF" short_desc="" group_num="0xf2" index_start="0x1c" index_end="0x1c" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x10" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>CLKGEN ACONFIG register value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This is the value that will be used for the CLKGEN ACONFIG register for TX if in LPF and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text> less than FVCO/16.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_CLKGEN_TX_LPF" short_desc="" index_start="0x1c" index_end="0x1c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_CLKGEN_TX_LPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="16" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_clkgen_tx_lpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1c" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_CLKGEN_COM_LOW_BAND" group_name="OTP_VARS" item_name="REG_CLKGEN_COM_LOW_BAND" short_desc="" group_num="0xf2" index_start="0x1d" index_end="0x1d" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x10" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>CLKGEN ACONFIG register value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This is the value that will be used for the CLKGEN ACONFIG register for RX and TX if </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text> &gt;= FVCO/16 regardless of LPF/HPF.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_CLKGEN_COM_LOW_BAND" short_desc="" index_start="0x1d" index_end="0x1d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_CLKGEN_COM_LOW_BAND" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="16" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_clkgen_com_low_band</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1d" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_RXFE_HPF" group_name="OTP_VARS" item_name="REG_RXFE_HPF" short_desc="" group_num="0xf2" index_start="0x1e" index_end="0x1e" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x40" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="REG_RXFE_HPF" short_desc="" index_start="0x1e" index_end="0x1e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_RXFE_HPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="64" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_rxfe_hpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1e" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_ADC_HPF" group_name="OTP_VARS" item_name="REG_ADC_HPF" short_desc="" group_num="0xf2" index_start="0x1f" index_end="0x1f" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x40" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="REG_ADC_HPF" short_desc="" index_start="0x1f" index_end="0x1f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_ADC_HPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="64" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_adc_hpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x1f" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_CLKGEN_COM_HPF" group_name="OTP_VARS" item_name="REG_CLKGEN_COM_HPF" short_desc="" group_num="0xf2" index_start="0x20" index_end="0x20" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x30" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>CLKGEN ACONFIG register value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This is the value that will be used for the CLKGEN ACONFIG register for RX if in HPF and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text> less than FVCO/16.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_CLKGEN_COM_HPF" short_desc="" index_start="0x20" index_end="0x20" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_CLKGEN_COM_HPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="48" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_clkgen_com_hpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x20" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_FBDIV_HPF" group_name="OTP_VARS" item_name="REG_FBDIV_HPF" short_desc="" group_num="0xf2" index_start="0x21" index_end="0x21" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x04" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="REG_FBDIV_HPF" short_desc="" index_start="0x21" index_end="0x21" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_FBDIV_COM_HPF" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>fbdiv setting when in high performance and not in TX state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x21" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="REG_FBDIV_TX_HPF" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="4" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>fbdiv setting when in high performance and in TX state.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x21" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_CLKGEN_TX_HPF" group_name="OTP_VARS" item_name="REG_CLKGEN_TX_HPF" short_desc="" group_num="0xf2" index_start="0x22" index_end="0x22" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>CLKGEN ACONFIG register value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This is the value that will be used for the CLKGEN ACONFIG register for TX if in HPF and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text> less than FVCO/16.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_CLKGEN_TX_HPF" short_desc="" index_start="0x22" index_end="0x22" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_CLKGEN_TX_HPF" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="32" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_clkgen_tx_hpf</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x22" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_ETSI_CFG0" group_name="OTP_VARS" item_name="ETSI_CFG0" short_desc="" group_num="0xf2" index_start="0x23" index_end="0x23" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x09" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>ETSI configuration register.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Controls for ETSI mode configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ETSI_CFG0" short_desc="" index_start="0x23" index_end="0x23" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="HVCM_EN" short_desc="" fsize="1" ftype="U8" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects high or low vcm for ETSI 169 mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x23" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
            </field>
            <field name="RFPKD_TH_ETSI_169" short_desc="" fsize="6" ftype="U8" fformat="hex" value_min="" value_max="" value_default="9" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value for rfpkd thresholds thL and thH when in ETSI 169 mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x23" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_ETSI_CFG1" group_name="OTP_VARS" item_name="ETSI_CFG1" short_desc="" group_num="0xf2" index_start="0x24" index_end="0x24" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x40" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>ETSI configuration register.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Controls for ETSI mode configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ETSI_CFG1" short_desc="" index_start="0x24" index_end="0x24" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_FBDIV_COM" short_desc="" fsize="4" ftype="S8" fformat="hex" value_min="0" value_max="16" value_default="4" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>fbdiv setting when in high performance, not in TX state, and in etsi 868 mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x24" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_ETSI_CFG2" group_name="OTP_VARS" item_name="ETSI_CFG2" short_desc="" group_num="0xf2" index_start="0x25" index_end="0x25" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x3c" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>ETSI configuration register.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Controls for ETSI mode configuration.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="ETSI_CFG2" short_desc="" index_start="0x25" index_end="0x25" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RFPKD_TH" short_desc="" fsize="6" ftype="U8" fformat="hex" value_min="" value_max="" value_default="60" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Value for rfpkd thresholds thL and thH when not in ETSI 169 mode.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x25" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_PH_WATERMARK" group_name="OTP_VARS" item_name="PH_WATERMARK" short_desc="" group_num="0xf2" index_start="0x26" index_end="0x26" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x42" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="PH_WATERMARK" short_desc="" index_start="0x26" index_end="0x26" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="RX_WATERMARK" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="1" value_max="8" value_default="4" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the high watermark for the packet handler RX fifo.  The internal firmware will get interrupted when this is crossed.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x26" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="TX_WATERMARK" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="1" value_max="8" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Selects the low watermark for the packet handler TX fifo.  The internal firmware will get interrupted when this is crossed.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x26" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_PROC_MON_RCAL" group_name="OTP_VARS" item_name="PROC_MON_RCAL" short_desc="" group_num="0xf2" index_start="0x27" index_end="0x27" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="PROC_MON_RCAL" short_desc="" index_start="0x27" index_end="0x27" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="PROC_MON_RCAL" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>proc_mon_rcal</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x27" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REF_CAL_BANDGAP" group_name="OTP_VARS" item_name="REF_CAL_BANDGAP" short_desc="" group_num="0xf2" index_start="0x28" index_end="0x28" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>REF_CAL bandgap calibration.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="REF_CAL_BANDGAP" short_desc="" index_start="0x28" index_end="0x28" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REF_CAL_BANDGAP" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>ref_cal_bandgap</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x28" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_VCO_ADJ" group_name="OTP_VARS" item_name="VCO_ADJ" short_desc="" group_num="0xf2" index_start="0x29" index_end="0x29" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary/>
          <descriptions/>
          <comments/>
          <parameter_set name="VCO_ADJ" short_desc="" index_start="0x29" index_end="0x29" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="V1P5_TX_OFFSET" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="15" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>This value is added to the calibrated value for the V1P5 regulator while in TX state  if </text>
          <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
          <text> == FVCO/4 || </text>
          <reference ref_type="ref_prop" ref_text="MODEM_CLKGEN_BAND"/>
          <text>:BAND == FVCO/8.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x29" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_MISC_DELAY" group_name="OTP_VARS" item_name="MISC_DELAY" short_desc="" group_num="0xf2" index_start="0x2a" index_end="0x2a" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Miscellaneous delay values.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="MISC_DELAY" short_desc="" index_start="0x2a" index_end="0x2a" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="DEMOD_RST" short_desc="" fsize="4" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Number of us to delay after turning on the clock to the demod before resetting the demod.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2a" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN" group_name="OTP_VARS" item_name="CAL_MAN" short_desc="" group_num="0xf2" index_start="0x2b" index_end="0x2b" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Controls rssi latching and temperature-based calibration enables (cal_man).</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN" short_desc="" index_start="0x2b" index_end="0x2b" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CONTROL_LOOP_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdb753b-62d6-11e4-a87e-180373e564d0</enum_set_id>
            </field>
            <field name="TEMP_SENSOR_OFFSET_EN" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdb7539-62d6-11e4-b7f9-180373e564d0</enum_set_id>
            </field>
            <field name="RSSI_FIRST_LATCH_ADJ" short_desc="" fsize="3" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="2" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Adjust the Tb to wait before the first RSSI latch.  Max value is 3 for RSSI updated every bit and 6 for RSSI 4 bit averaged.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2b" parameter_bit_msb="2" fsize="3"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_CLKGEN_COM_HPF_HOT" group_name="OTP_VARS" item_name="REG_CLKGEN_COM_HPF_HOT" short_desc="" group_num="0xf2" index_start="0x2c" index_end="0x2c" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Under high temperature, CLKGEN ACONFIG register value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This value is used for the CLKGEN ACONFIG register for RX if in HPF and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text> less than FVCO/16.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_CLKGEN_COM_HPF_HOT" short_desc="" index_start="0x2c" index_end="0x2c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_CLKGEN_COM_HPF_HOT" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_clkgen_com_hpf_hot</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_CLKGEN_COM_HPF_HOT" group_name="OTP_VARS" item_name="REG_CLKGEN_COM_HPF_HOT" short_desc="" group_num="0xf2" index_start="0x2c" index_end="0x2c" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Under high temperature, CLKGEN ACONFIG register value.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This value is used for the CLKGEN ACONFIG register for RX if in HPF and </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_CLKGEN_BAND:BAND"/>
            <text> less than FVCO/16.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_CLKGEN_COM_HPF_HOT" short_desc="" index_start="0x2c" index_end="0x2c" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_CLKGEN_COM_HPF_HOT" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="32" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_clkgen_com_hpf_hot</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2c" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_VTR_VCO_V1P5_TARGET_VOLTAGE_HOT" group_name="OTP_VARS" item_name="VTR_VCO_V1P5_TARGET_VOLTAGE_HOT" short_desc="" group_num="0xf2" index_start="0x2d" index_end="0x2d" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x08" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Under high temperature, VCO v1.5 target voltage.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Under high temperature, this value is used in place of vtr_vco_v1p5_target_voltage.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="VTR_VCO_V1P5_TARGET_VOLTAGE_HOT" short_desc="" index_start="0x2d" index_end="0x2d" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="VTR_VCO_V1P5_TARGET_VOLTAGE_HOT" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="8" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>vtr_vco_v1p5_target_voltage_hot</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2d" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_FBDIV_COM_HOT" group_name="OTP_VARS" item_name="REG_FBDIV_COM_HOT" short_desc="" group_num="0xf2" index_start="0x2e" index_end="0x2e" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVB || feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Under high temperature, this value is used in place of reg_fbdiv_com_.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Under high temperature, this value is used in place of reg_fbdiv_com_xxx.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_FBDIV_COM_HOT" short_desc="" index_start="0x2e" index_end="0x2e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_FBDIV_COM_HPF_HOT" short_desc="" fsize="4" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_fbdiv_com_hpf_hot</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2e" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="REG_FBDIV_COM_LPF_HOT" short_desc="" fsize="4" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Under high temperature, this value is used in place of reg_fbdiv_com_lpf.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2e" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_FBDIV_COM_HOT" group_name="OTP_VARS" item_name="REG_FBDIV_COM_HOT" short_desc="" group_num="0xf2" index_start="0x2e" index_end="0x2e" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x02" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Under high temperature, this value is used in place of reg_fbdiv_com_.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Under high temperature, this value is used in place of reg_fbdiv_com_xxx.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="REG_FBDIV_COM_HOT" short_desc="" index_start="0x2e" index_end="0x2e" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_FBDIV_COM_HPF_HOT" short_desc="" fsize="4" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_fbdiv_com_hpf_hot</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2e" parameter_bit_msb="7" fsize="4"/>
              </parameter_set_mapping>
            </field>
            <field name="REG_FBDIV_COM_LPF_HOT" short_desc="" fsize="4" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="2" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Under high temperature, this value is used in place of reg_fbdiv_com_lpf.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2e" parameter_bit_msb="3" fsize="4"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_REG_DIG_LOAD_ACFG_DIGREG_HOT" group_name="OTP_VARS" item_name="REG_DIG_LOAD_ACFG_DIGREG_HOT" short_desc="" group_num="0xf2" index_start="0x2f" index_end="0x2f" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Under high temperature, this value is used in place of reg_dig_load_acfg_digreg aconfig init value.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="REG_DIG_LOAD_ACFG_DIGREG_HOT" short_desc="" index_start="0x2f" index_end="0x2f" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="REG_DIG_LOAD_ACFG_DIGREG_HOT" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="32" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>reg_dig_load_acfg_digreg_hot</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x2f" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_ONLINE_TEMP_DELTA" group_name="OTP_VARS" item_name="CAL_MAN_ONLINE_TEMP_DELTA" short_desc="" group_num="0xf2" index_start="0x30" index_end="0x30" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x06" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sets limit for online recalibration control loop. A value of 6 equates to 19.16 degrees Celsius.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_ONLINE_TEMP_DELTA" short_desc="" index_start="0x30" index_end="0x30" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_MAN_ONLINE_TEMP_DELTA" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="6" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Temperature sensor divider code difference required to trigger an online recalibration. Setting this to zero causes the radio to continuously recalibrate all blocks every time the 8051 wakes from PCON sleep.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_OFFLINE_TEMP_DELTA" group_name="OTP_VARS" item_name="CAL_MAN_OFFLINE_TEMP_DELTA" short_desc="" group_num="0xf2" index_start="0x30" index_end="0x30" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x05" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sets limit for user interupt meaning it is time to recalibrate offline. A value of 4 equates to ~13 degrees Celsius.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_OFFLINE_TEMP_DELTA" short_desc="" index_start="0x30" index_end="0x30" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_MAN_OFFLINE_TEMP_DELTA" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="5" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Temperature sensor divider code difference required to generate user interrupt</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x30" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_OFFLINE_TEMP_DELTA" group_name="OTP_VARS" item_name="CAL_MAN_OFFLINE_TEMP_DELTA" short_desc="" group_num="0xf2" index_start="0x31" index_end="0x31" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVC0 || feature_REVC1)">
        <changelog/>
        <property_activation default="0x12" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVC0 || feature_REVC1)" endianness="big">
          <summary>
          <text>Sets limit for user interupt meaning it is time to recalibrate offline. A value of 18 equates to 57.49 degrees Celsius.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_OFFLINE_TEMP_DELTA" short_desc="" index_start="0x31" index_end="0x31" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_MAN_OFFLINE_TEMP_DELTA" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="18" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Temperature sensor divider code difference required to generate user interrupt</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x31" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_OFFLINE2_TEMP_DELTA" group_name="OTP_VARS" item_name="CAL_MAN_OFFLINE2_TEMP_DELTA" short_desc="" group_num="0xf2" index_start="0x31" index_end="0x31" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x12" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sets limit for user interupt meaning it is time to recalibrate offline. A value of 18 equates to 57.49 degrees Celsius.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_OFFLINE2_TEMP_DELTA" short_desc="" index_start="0x31" index_end="0x31" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_MAN_OFFLINE2_TEMP_DELTA" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="18" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Temperature sensor divider code difference required to generate user interrupt</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x31" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_LOWER_TEMP_TARGET" group_name="OTP_VARS" item_name="CAL_MAN_LOWER_TEMP_TARGET" short_desc="" group_num="0xf2" index_start="0x32" index_end="0x32" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x14" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sets limit for switching to use lower temperature settings. A value of 20 equates to 89.39 degrees Celsius.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_LOWER_TEMP_TARGET" short_desc="" index_start="0x32" index_end="0x32" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_MAN_LOWER_TEMP_TARGET" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="20" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Temperature sensor divider code to switch into using lower temperature range settings</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_OFFLINE_CAL_VTR" group_name="OTP_VARS" item_name="CAL_MAN_OFFLINE_CAL_VTR" short_desc="" group_num="0xf2" index_start="0x32" index_end="0x32" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x20" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Offline VTR calibration enables.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_OFFLINE_CAL_VTR" short_desc="" index_start="0x32" index_end="0x32" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_EN_VTR_VCO_LADR" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86b7-62d6-11e4-a23d-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_VCO_V1P5" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86b5-62d6-11e4-a35d-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_VCO_V3P3" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="1" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86b3-62d6-11e4-9430-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_SY" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86b1-62d6-11e4-9b52-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_ADC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86af-62d6-11e4-b3a8-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_TX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86ad-62d6-11e4-9f54-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_RX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86ab-62d6-11e4-a4c4-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_VTR_XO" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x32" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdc86a9-62d6-11e4-9767-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_HIGHER_TEMP_TARGET" group_name="OTP_VARS" item_name="CAL_MAN_HIGHER_TEMP_TARGET" short_desc="" group_num="0xf2" index_start="0x33" index_end="0x33" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x16" activation_name="" activation_mode_var_name="" activation_logic="(feature_REVC0 || feature_REVC1) &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Sets limit for switching to use higher temperature settings. A value of 22 equates to 95.78 degrees Celsius.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_HIGHER_TEMP_TARGET" short_desc="" index_start="0x33" index_end="0x33" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_MAN_HIGHER_TEMP_TARGET" short_desc="" fsize="8" ftype="S8" fformat="hex" value_min="-128" value_max="127" value_default="22" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Temperature sensor divider code to switch into using higher temperature range settings</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_CAL_MAN_OFFLINE_CAL" group_name="OTP_VARS" item_name="CAL_MAN_OFFLINE_CAL" short_desc="" group_num="0xf2" index_start="0x33" index_end="0x33" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1 &amp;&amp; (mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Calibration enables.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="CAL_MAN_OFFLINE_CAL" short_desc="" index_start="0x33" index_end="0x33" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="CAL_EN_SPARE7" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="7" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcd4d8-62d6-11e4-bd30-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RFPKD_RECAL_ON_WARM" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="6" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcd4d6-62d6-11e4-9ffb-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RFPKD_RECAL_ON_RX" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="5" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcd4d4-62d6-11e4-b8d9-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RFPKD_FULL" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="4" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcadc4-62d6-11e4-a106-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RC_CAL_FOR_ADC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="3" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcadc2-62d6-11e4-bbef-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_PGA_OFS" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="2" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcadc0-62d6-11e4-a0cc-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_RC_CAL_32K" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="1" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcadbe-62d6-11e4-9809-180373e564d0</enum_set_id>
            </field>
            <field name="CAL_EN_BOOT_OSC" short_desc="" fsize="1" ftype="ENUM" fformat="hex" value_min="" value_max="" value_default="0" unit="" scale="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions/>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x33" parameter_bit_msb="0" fsize="1"/>
              </parameter_set_mapping>
              <enum_set_id>5fdcadbc-62d6-11e4-bdde-180373e564d0</enum_set_id>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_NVM_TIMING" group_name="OTP_VARS" item_name="NVM_TIMING" short_desc="" group_num="0xf2" index_start="0x34" index_end="0x34" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x0b" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>Configure the timing used when copying out of nvm.</text>
        </summary>
          <descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configure the timing used when compying out of nvm.</text>
          </description>
        </descriptions>
          <comments/>
          <parameter_set name="NVM_TIMING" short_desc="" index_start="0x34" index_end="0x34" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="MCU_CLK_PER_100NS" short_desc="" fsize="6" ftype="U8" fformat="hex" value_min="0" value_max="64" value_default="11" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>Define the number of mcu clock cycles that constitutes a 100ns cycle during the nvm read process.</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x34" parameter_bit_msb="5" fsize="6"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_SPARE_35" group_name="OTP_VARS" item_name="SPARE_35" short_desc="" group_num="0xf2" index_start="0x35" index_end="0x35" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>For use in patches.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPARE_35" short_desc="" index_start="0x35" index_end="0x35" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPARE1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spare1</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x35" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
      <property name="OTP_VARS_SPARE_36" group_name="OTP_VARS" item_name="SPARE_36" short_desc="" group_num="0xf2" index_start="0x36" index_end="0x36" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)">
        <changelog/>
        <property_activation default="0x00" activation_name="" activation_mode_var_name="" activation_logic="(mode_PRO2 || mode_IE154 || mode_EZR2)" endianness="big">
          <summary>
          <text>For use in patches.</text>
        </summary>
          <descriptions/>
          <comments/>
          <parameter_set name="SPARE_36" short_desc="" index_start="0x36" index_end="0x36" endianness="big" ps_type="U8">
            <descriptions/>
            <comments/>
            <field name="SPARE1" short_desc="" fsize="8" ftype="U8" fformat="hex" value_min="0" value_max="255" value_default="0" unit="" scale="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="" activation_logic="">
              <changelog/>
              <descriptions>
        <description activation_logic="" visibility_logic="">
          <text>spare1</text>
        </description>
      </descriptions>
              <comments/>
              <parameter_set_mapping>
                <mapping parameter_start_index="0x36" parameter_bit_msb="7" fsize="8"/>
              </parameter_set_mapping>
            </field>
          </parameter_set>
        </property_activation>
      </property>
    </property_group>
  </property_groups>
  <enum_sets>
    <enum_set name="4FSKMAP_ENUM" id="5fcb964c-62d6-11e4-a20c-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`00 `01 `11 `10</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`00 `01 `10 `11</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`00 `11 `01 `10</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`00 `11 `10 `01</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`00 `10 `01 `11</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`00 `10 `11 `01</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`01 `00 `11 `10</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`01 `00 `10 `11</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_8" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`01 `11 `00 `10</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_9" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`01 `11 `10 `00</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_10" short_desc="" value="10" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`01 `10 `00 `11</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_11" short_desc="" value="11" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`01 `10 `11 `00</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_12" short_desc="" value="12" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`11 `00 `01 `10</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_13" short_desc="" value="13" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`11 `00 `10 `01</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_14" short_desc="" value="14" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`11 `01 `00 `10</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_15" short_desc="" value="15" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`11 `01 `10 `00</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_16" short_desc="" value="16" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`11 `10 `00 `01</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_17" short_desc="" value="17" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`11 `10 `01 `00</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_18" short_desc="" value="18" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`10 `00 `01 `11</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_19" short_desc="" value="19" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`10 `00 `11 `01</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_20" short_desc="" value="20" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`10 `01 `00 `11</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_21" short_desc="" value="21" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`10 `01 `11 `00</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_22" short_desc="" value="22" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`10 `11 `00 `01</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_23" short_desc="" value="23" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>`10 `11 `01 `00</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="4FSK_EN_ENUM" id="5fe0cc8a-62d6-11e4-866f-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The modem is not in 4(G)FSK mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The modem is in 4(G)FSK mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="4FSK_ISIS_DISABLE_ENUM" id="5fcb211e-62d6-11e4-8324-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable 4(G)FSK ISI-suppression.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="4FSK_ENUM" id="5f2ce13b-62d6-11e4-a36a-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable 4(G)FSK data processing on this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable 4(G)FSK data processing on this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ACK_IN_FIFO_ENUM" id="5fff78e6-62d6-11e4-a93f-180373e564d0"><enum name="disable" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not put received ACK messages in the RX FIFO.</text>
          </description>
        </descriptions><comments/></enum><enum name="enable" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Put received ACK messages in the RX FIFO.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ADCRST_ENUM" id="5fc79e9c-62d6-11e4-87cd-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC watch dog is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable ADC reset from AGC loop.  If IF-PD's current and previous high threshold exceed,  ADC reset will be generated.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ADCWATCH_ENUM" id="5fc79e9a-62d6-11e4-b9fc-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC watch dog is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC watch dog is enabled. If the invalid preamble is detected and  no 1010 pattern is detected, ADC reset will be generated.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ADC_GAIN_COR_EN_ENUM" id="5fc9e893-62d6-11e4-96fd-180373e564d0"><enum name="ADC_GAIN_DIS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Adjustment of the ADC input gain is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="ADC_GAIN_VIA_AGC" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC input gain is reduced by 6 dB, when the condition of minimum AGC gain is detected.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ADC_GPIO_EN_ENUM" id="602a3379-62d6-11e4-b0c7-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not perform ADC conversion of the voltage applied to the selected GPIO pin.  The reply value in GPIO_ADC will always be 0x000. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform ADC conversion of the voltage applied to the selected GPIO pin.     The reply value in GPIO_ADC will be VGPIO(V) = GPIO_ADC/GPIO_ADC_DIV,     where GPIO_ADC_DIV is an attenuation factor defined by the selection of the GPIO_ATT parameter. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ADC_GPIO_PIN_ENUM" id="602a0c6c-62d6-11e4-a622-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The voltage on GPIO0 will be converted by the ADC. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The voltage on GPIO1 will be converted by the ADC. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The voltage on GPIO2 will be converted by the ADC. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The voltage on GPIO3 will be converted by the ADC. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ADC_HIGH_GAIN_ENUM" id="601fabe2-62d6-11e4-bdfa-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set to nominal gain.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set to high gain.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="AFCDB_ENUM" id="5fc888fd-62d6-11e4-a70d-180373e564d0"><enum name="Disable" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Adaptive RX bandwidth is disabled.      The RX channel filter coefficients specified in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX1_CHFLT_COE"/>
            <text> are used across the entire packet. </text>
          </description>
        </descriptions><comments/></enum><enum name="Enable" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Adaptive RX bandwidth is enabled.     The RX channel filter coefficients specified in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX1_CHFLT_COE"/>
            <text> are used prior to gear switching,    and the coefficients specified in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_CHFLT_RX2_CHFLT_COE"/>
            <text> are used after gear switching.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="AFC_GAIN_DIV_ENUM" id="5fc8b00a-62d6-11e4-a6ac-180373e564d0"><enum name="NO_REDUCTION" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC loop gain is not reduced (normal operation).</text>
          </description>
        </descriptions><comments/></enum><enum name="REDUCTION_BY_HALF" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC loop gain is reduced by half.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="AGCOVPKT_ENUM" id="5fca36b6-62d6-11e4-b7e1-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The full AGC operates only during acquisition of the Preamble.    Gain increases (in the event of a decrease in signal level) over the remainder of packet are not allowed. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AGC function operates over the entire packet.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="AGC_SLOT_ENUM" id="5fc9e897-62d6-11e4-83e5-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal AGC speed.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AGC speed is reduced by a factor of 8.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ALT_CRC_POLYNOMIAL_ENUM" id="5fdef7c1-62d6-11e4-ac3e-180373e564d0"><enum name="NO_CRC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>None</text>
          </description>
        </descriptions><comments/></enum><enum name="ITU_T_CRC8" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ITU-T CRC8:   X8+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="IEC_16" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IEC-16:       X16+X14+X12+X11+X9+X8+X7+X4+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="BAICHEVA_16" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Baicheva-16:  X16+X15+X12+X7+X6+X4+X3+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_IBM" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16 (IBM): X16+X15+X2+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CCITT_16" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CCIT-16:      X16+X12+X5+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_DNP" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16-DNP:   X16+X13+X12+X11+X10+X8+X6+X5+X2+1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ALT_CRC_POLYNOMIAL_ENUM" id="5fdf45e0-62d6-11e4-9748-180373e564d0"><enum name="NO_CRC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>None</text>
          </description>
        </descriptions><comments/></enum><enum name="ITU_T_CRC8" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ITU-T CRC8:   X8+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="IEC_16" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IEC-16:       X16+X14+X12+X11+X9+X8+X7+X4+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="BAICHEVA_16" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Baicheva-16:  X16+X15+X12+X7+X6+X4+X3+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_IBM" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16 (IBM): X16+X15+X2+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CCITT_16" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CCIT-16:      X16+X12+X5+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_DNP" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16-DNP:   X16+X13+X12+X11+X10+X8+X6+X5+X2+1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ALT_CRC_SEED_ENUM" id="5fe11aa9-62d6-11e4-b9c0-180373e564d0"><enum name="ALT_CRC_SEED_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use all 0's for the CRC Seed.</text>
          </description>
        </descriptions><comments/></enum><enum name="ALT_CRC_SEED_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use all 1's for the CRC Seed.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ANTDIV_ENUM" id="5fcea3a3-62d6-11e4-9ce7-180373e564d0"><enum name="RX_AUTO" short_desc="" value="2" activation_logic="feature_REVB" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state: ANTENNA_1_SW and ANTENNA_2_SW = AntDiv algorithm               </text>
            <li/>
            <text>Non-RX state: ANTENNA_1_SW=1 and ANTENNA_2_SW = 0               </text>
            <li/>
            <text>SLEEP state:  ANTENNA_1_SW=0 and ANTENNA_2_SW=0.</text>
          </description>
        </descriptions><comments/></enum><enum name="FIXED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state: ANTENNA_1_SW=1 and ANTENNA_2_SW=0               </text>
            <li/>
            <text>Non-RX state: ANTENNA_1_SW=1 and ANTENNA_2_SW = 0               </text>
            <li/>
            <text>SLEEP state:  ANTENNA_1_SW=0 and ANTENNA_2_SW=0.</text>
          </description>
        </descriptions><comments/></enum><enum name="FIXED_INV" short_desc="" value="1" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state: ANTENNA_1_SW=1 and ANTENNA_2_SW=0
              </text>
            <li/>
            <text>Non-RX state: ANTENNA_1_SW=0 and ANTENNA_2_SW = 1
              </text>
            <li/>
            <text>SLEEP state:  ANTENNA_1_SW=0 and ANTENNA_2_SW=0.</text>
          </description>
        </descriptions><comments/></enum><enum name="AUTO" short_desc="" value="2" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state: ANTENNA_1_SW and ANTENNA_2_SW = AntDiv algorithm
              </text>
            <li/>
            <text>Non-RX state: ANTENNA_1_SW and ANTENNA_2_SW = Selected Antenna
              </text>
            <li/>
            <text>SLEEP state:  ANTENNA_1_SW=0 and ANTENNA_2_SW=0.</text>
          </description>
        </descriptions><comments/></enum><enum name="AUTO_INV" short_desc="" value="3" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state: ANTENNA_1_SW and ANTENNA_2_SW = AntDiv algorithm
              </text>
            <li/>
            <text>Non-RX state: ANTENNA_1_SW and ANTENNA_2_SW = Inverse of selected Antenna
              </text>
            <li/>
            <text>SLEEP state:  ANTENNA_1_SW=0 and ANTENNA_2_SW=0.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="APPLY_CAL_ENUM" id="60204832-62d6-11e4-b5ff-180373e564d0"><enum name="APPLY" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Apply amplitude calibration value.</text>
          </description>
        </descriptions><comments/></enum><enum name="SKIP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not apply amplitude calibration value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="APPLY_CAL_ENUM" id="60206f43-62d6-11e4-a082-180373e564d0"><enum name="APPLY" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Apply phase calibration value.</text>
          </description>
        </descriptions><comments/></enum><enum name="SKIP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not apply phase calibration value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="AVERAGE_ENUM" id="5fcf66fe-62d6-11e4-b699-180373e564d0"><enum name="AVERAGE4" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RSSI value is updated at 1*Tb bit period intervals but always reflects the average value over the previous 4*Tb bit periods. </text>
          </description>
        </descriptions><comments/></enum><enum name="AVERAGE2" short_desc="" value="1" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RSSI value is updated at 1*Tb bit period intervals but always reflects the average value over the previous 2*Tb bit periods.</text>
          </description>
        </descriptions><comments/></enum><enum name="BIT1" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RSSI value is updated every 1*Tb bit period.</text>
          </description>
        </descriptions><comments/></enum><enum name="SAMPLE1" short_desc="" value="3" activation_logic="feature_REVC &amp;&amp; feature_FAST_RSSI" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RSSI value is updated every 1*Ts period (where Ts is the period of the RXDATA oversampling clock). When selected, the latching               instant is no longer set by the LATCH field but instead specified by the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_FAST_RSSI_DELAY"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="BAND_ENUM" id="5fd13bc8-62d6-11e4-be27-180373e564d0"><enum name="FVCO_DIV_4" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/4.</text>
          </description>
        </descriptions><comments/></enum><enum name="FVCO_DIV_6" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/6.</text>
          </description>
        </descriptions><comments/></enum><enum name="FVCO_DIV_8" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/8.</text>
          </description>
        </descriptions><comments/></enum><enum name="FVCO_DIV_12" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/12.</text>
          </description>
        </descriptions><comments/></enum><enum name="FVCO_DIV_16" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/16.</text>
          </description>
        </descriptions><comments/></enum><enum name="FVCO_DIV_24" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/24.</text>
          </description>
        </descriptions><comments/></enum><enum name="FVCO_DIV_24_2" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/24.</text>
          </description>
        </descriptions><comments/></enum><enum name="FVCO_DIV_24_3" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Output is FVCO/24.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="BATTERY_VOLTAGE_EN_ENUM" id="602a5a89-62d6-11e4-8946-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not perform ADC conversion of the battery voltage.  The reply value in BATTERY_ADC will always be 0x000.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform ADC conversion of the battery voltage.  The reply value in BATTERY_ADC will be VBAT(V) = 3*BATTERY_ADC/1280.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="BCRFBBYP_ENUM" id="5fc70255-62d6-11e4-8f10-180373e564d0"><enum name="ENABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Feedback of the compensation term to the BCR tracking loop is enabled (normal operation). </text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Feedback of the compensation term to the BCR tracking loop is bypassed (disabled).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="BCR_ALIGN_EN_ENUM" id="5fd22632-62d6-11e4-a4b8-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Allow BCR tracking prior to signal arrival.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable BCR tracking only after signal arrival.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="BIT_ORDER_ENUM" id="5fe0575e-62d6-11e4-999d-180373e564d0"><enum name="MSBIT_FIRST" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>MSB first for all bytes in data fields (big-endian). Bit 7 is transmitted/received first, time-wise.</text>
          </description>
        </descriptions><comments/></enum><enum name="LSBIT_FIRST" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>LSB first for all bytes in data fields (little-endian). Bit 0 is transmitted/received first, time-wise.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="BYP1P5_ENUM" id="5fce5582-62d6-11e4-9262-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bias = 0 dB (2</text>
            <sup text="nd"/>
            <text> antenna will be selected if its signal strength exceeds the 1</text>
            <sup text="st"/>
            <text> antenna by any amount).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bias = 1.5 dB (2</text>
            <sup text="nd"/>
            <text> antenna will be selected if its signal strength exceeds the 1</text>
            <sup text="st"/>
            <text> antenna by more than 1.5 dB).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_BOOT_OSC_ENUM" id="5fdcadbc-62d6-11e4-bdde-180373e564d0"/>
    <enum_set name="CAL_EN_BOOT_OSC_ENUM" id="5fd867e9-62d6-11e4-846a-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform boot osc calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_PGA_OFS_ENUM" id="5fdcadc0-62d6-11e4-a0cc-180373e564d0"/>
    <enum_set name="CAL_EN_PGA_OFS_ENUM" id="5fd867ed-62d6-11e4-8ca3-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform pga ofs calibration on every entry into RX.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_RC_CAL_32K_ENUM" id="5fdcadbe-62d6-11e4-9809-180373e564d0"/>
    <enum_set name="CAL_EN_RC_CAL_32K_ENUM" id="5fd867eb-62d6-11e4-b798-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform rc32k calibration on every warm boot.  Always performed at cold boot and on CAL timer expiration.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_RC_CAL_FOR_ADC_ENUM" id="5fd88ef7-62d6-11e4-88ff-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform rc32k calibration for adc on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_RC_CAL_FOR_ADC_ENUM" id="5fdcadc2-62d6-11e4-bbef-180373e564d0"/>
    <enum_set name="CAL_EN_RFPKD_FULL_ENUM" id="5fd88ef9-62d6-11e4-905b-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform full RF peak detector calibration on every warm boot.  Full Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_RFPKD_FULL_ENUM" id="5fdcadc4-62d6-11e4-a106-180373e564d0"/>
    <enum_set name="CAL_EN_RFPKD_RECAL_ON_RX_ENUM" id="5fdcd4d4-62d6-11e4-b8d9-180373e564d0"/>
    <enum_set name="CAL_EN_RFPKD_RECAL_ON_RX_ENUM" id="5fd88efb-62d6-11e4-b278-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform fast RF peak detector calibration on every entry into RX.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_RFPKD_RECAL_ON_WARM_ENUM" id="5fd88efd-62d6-11e4-b21b-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform RF peak detector calibration on every warm boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_RFPKD_RECAL_ON_WARM_ENUM" id="5fdcd4d6-62d6-11e4-9ffb-180373e564d0"/>
    <enum_set name="CAL_EN_SPARE7_ENUM" id="5fdcd4d8-62d6-11e4-bd30-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_ADC_ENUM" id="5fd840d9-62d6-11e4-9e08-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR ADC calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_ADC_ENUM" id="5fdc86af-62d6-11e4-b3a8-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_RX_ENUM" id="5fd819c1-62d6-11e4-abf3-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR RX calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_RX_ENUM" id="5fdc86ab-62d6-11e4-a4c4-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_SY_ENUM" id="5fdc86b1-62d6-11e4-9b52-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_SY_ENUM" id="5fd840db-62d6-11e4-905b-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR SY calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_TX_ENUM" id="5fd819c3-62d6-11e4-ba42-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR TX calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_TX_ENUM" id="5fdc86ad-62d6-11e4-9f54-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_VCO_LADR_ENUM" id="5fd840e1-62d6-11e4-a0fa-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR VCO ladr calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_VCO_LADR_ENUM" id="5fdc86b7-62d6-11e4-a23d-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_VCO_V1P5_ENUM" id="5fd840df-62d6-11e4-99e3-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR VCO v1p5 calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_VCO_V1P5_ENUM" id="5fd88eff-62d6-11e4-aa75-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VCO v1p5 calibration on every warm boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_VCO_V1P5_ENUM" id="5fdc86b5-62d6-11e4-a35d-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_VCO_V3P3_ENUM" id="5fd840dd-62d6-11e4-8635-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR VCO v3p3 calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_VCO_V3P3_ENUM" id="5fdc86b3-62d6-11e4-9430-180373e564d0"/>
    <enum_set name="CAL_EN_VTR_XO_ENUM" id="5fd819bf-62d6-11e4-b176-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform VTR XO calibration on every warm boot.  Always performed at cold boot.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_EN_VTR_XO_ENUM" id="5fdc86a9-62d6-11e4-9767-180373e564d0"/>
    <enum_set name="CAL_EN_ENUM" id="5fbbde7a-62d6-11e4-a0d1-180373e564d0"><enum name="DISABLE_CAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable the 32K R-C Oscillator calibration timer.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE_CAL" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable the 32K R-C Oscillator calibration timer.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_STATE_ENUM" id="601fd2f6-62d6-11e4-9e52-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Not in proc.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>PH fine stepping.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AMP fine stepping.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>PH coarse stepping.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AMP coarse stepping.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_STATUS_ENUM" id="600ce6bb-62d6-11e4-aef0-180373e564d0"><enum name="OFFLINE_CAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Offline calibration.</text>
          </description>
        </descriptions><comments/></enum><enum name="OFFLINE2_CAL" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Offline2 calibration.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CAL_STATUS_ENUM" id="60299740-62d6-11e4-86e7-180373e564d0"><enum name="OFFLINE_CAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Offline calibration.</text>
          </description>
        </descriptions><comments/></enum><enum name="OFFLINE2_CAL" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Offline2 calibration.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CCA_METHOD_ENUM" id="5fffc705-62d6-11e4-8fe3-180373e564d0"><enum name="CSMA_CA" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configure CCA algorithm to CSMA_CA</text>
          </description>
        </descriptions><comments/></enum><enum name="LBT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configure CCA algorithm to Listen Before Talk</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CHECK_THRESH_AT_LATCH_ENUM" id="5fcf8e0b-62d6-11e4-a050-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable RSSI threshold check after latch.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable RSSI threshold check after latch.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CHFLT_LOPW_ENUM" id="5fc5c9c2-62d6-11e4-ae73-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal mode (27 tap filter)</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Low power mode with reduced performance (15 tap filter)</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CLK_32K_SEL_ENUM" id="5fbacd00-62d6-11e4-8749-180373e564d0"><enum name="OFF" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>32 kHz clock is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="RC" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>32 kHz clock is driven by internal RC oscillator.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRYSTAL" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>32 kHz clock is driven by internal crystal oscillator operating with external 32K crystal blank across GPIO0 and GPIO1 pins.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CLK_DUTY_ENUM" id="5fdde645-62d6-11e4-be36-180373e564d0"><enum name="DIFF_50" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Complementary drive signals, 50% duty cycle.    Recommended for use with Si4463/Si4464 high-power (e.g., +20dBm)applications,    and as an option for Si4461 medium-power (e.g., +13 to +16 dBm) applications.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIFF_25" short_desc="" value="1" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Complementary drive signals, 25% duty cycle. </text>
          </description>
        </descriptions><comments/></enum><enum name="SINGLE_50" short_desc="" value="2" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Single-ended drive signal, 50% duty cycle. </text>
          </description>
        </descriptions><comments/></enum><enum name="SINGLE_25" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Single-ended drive signal, 25% duty cycle.     Recommended for use with Si4460 low-power (e.g., +10 to +13 dBm, or lower) applications,    and as an option for Si4461 medium-power (e.g., +13 to +16 dBm) applications.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CLOSE_SHUNT_SWITCH_ENUM" id="601f5dc4-62d6-11e4-9a94-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Open LNA input shunt switch.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Close Open LNA input shunt switch.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CMD_ERR_STATUS_ENUM" id="60297028-62d6-11e4-852b-180373e564d0"><enum name="CMD_ERROR_NONE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>No error.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_BAD_COMMAND" short_desc="" value="16" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bad command issued.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_BAD_ARG" short_desc="" value="17" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Argment(s) in issued command were invalid.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_COMMAND_BUSY" short_desc="" value="18" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Command was issued before previous command was completed.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_INVALID_STATE" short_desc="" value="19" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Command issued was not allowed while in the current device state.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_BAD_NVM" short_desc="" value="32" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bad NVM detected.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_BAD_PATCH" short_desc="" value="48" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bad patch detected.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_BAD_BOOTMODE" short_desc="" value="49" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Invalid bootmode supplied.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_BAD_PROPERTY" short_desc="" value="64" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bad Property ID was provided.</text>
          </description>
        </descriptions><comments/></enum><enum name="CMD_ERROR_INTERNAL_PH_FIFO" short_desc="" value="240" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Occurs when the internal packet handler FIFOs underflow or overflow.  Can be caused by a user FIFO underflow on TX or the firmware not keeping up with the datarate.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CODEC_ENUM" id="5ffc92a2-62d6-11e4-8d83-180373e564d0"><enum name="RAW" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>No added encoding or decoding. Data is treated as NRZ.</text>
          </description>
        </descriptions><comments/></enum><enum name="MANCHESTER" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmit data will be manchester encoded before transmit, and decoded after receive.</text>
          </description>
        </descriptions><comments/></enum><enum name="3_OF_6" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmit data will be 3/6 encoded before transmit, and decoded after receive.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CONFIG_INDEX_ENUM" id="5fb7236a-62d6-11e4-bee5-180373e564d0"><enum name="NONE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Select none</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>001_Fc283-350MHz_2GFSK_loPPM_2.4kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>002_Fc283-350MHz_2GFSK_loPPM_4.8kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>003_Fc283-350MHz_2GFSK_loPPM_5.0kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>004_Fc283-350MHz_2GFSK_loPPM_9.6kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>005_Fc283-350MHz_2GFSK_loPPM_10.0kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>006_Fc283-350MHz_2GFSK_loPPM_15.0kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>007_Fc283-350MHz_2GFSK_loPPM_19.2kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_8" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>008_Fc283-350MHz_2GFSK_loPPM_20.0kbps_BW76kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_9" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>009_Fc283-350MHz_2GFSK_loPPM_38.4kbps_BW92kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_10" short_desc="" value="10" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>010_Fc283-350MHz_2GFSK_loPPM_40.0kbps_BW92kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_11" short_desc="" value="11" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>011_Fc283-350MHz_2GFSK_loPPM_50.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_12" short_desc="" value="12" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>012_Fc283-350MHz_2GFSK_loPPM_96.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_13" short_desc="" value="13" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>013_Fc283-350MHz_2GFSK_loPPM_100.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_14" short_desc="" value="14" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>014_Fc283-350MHz_2GFSK_loPPM_128.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_15" short_desc="" value="15" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>015_Fc283-350MHz_2GFSK_hiPPM_2.4kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_16" short_desc="" value="16" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>016_Fc283-350MHz_2GFSK_hiPPM_4.8kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_17" short_desc="" value="17" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>017_Fc283-350MHz_2GFSK_hiPPM_5.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_18" short_desc="" value="18" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>018_Fc283-350MHz_2GFSK_hiPPM_9.6kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_19" short_desc="" value="19" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>019_Fc283-350MHz_2GFSK_hiPPM_10.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_20" short_desc="" value="20" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>020_Fc283-350MHz_2GFSK_hiPPM_15.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_21" short_desc="" value="21" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>021_Fc283-350MHz_2GFSK_hiPPM_19.2kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_22" short_desc="" value="22" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>022_Fc283-350MHz_2GFSK_hiPPM_20.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_23" short_desc="" value="23" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>023_Fc283-350MHz_2GFSK_hiPPM_38.4kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_24" short_desc="" value="24" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>024_Fc283-350MHz_2GFSK_hiPPM_40.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_25" short_desc="" value="25" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>025_Fc283-350MHz_2GFSK_hiPPM_50.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_26" short_desc="" value="26" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>026_Fc283-350MHz_2GFSK_hiPPM_96.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_27" short_desc="" value="27" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>027_Fc283-350MHz_2GFSK_hiPPM_100.0kbps_BW228kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_28" short_desc="" value="28" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>028_Fc283-350MHz_2GFSK_hiPPM_128.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_29" short_desc="" value="29" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>029_Fc283-350MHz_OOK_0.5kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_30" short_desc="" value="30" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>030_Fc283-350MHz_OOK_1.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_31" short_desc="" value="31" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>031_Fc283-350MHz_OOK_2.4kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_32" short_desc="" value="32" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>032_Fc283-350MHz_OOK_4.8kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_33" short_desc="" value="33" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>033_Fc283-350MHz_OOK_5.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_34" short_desc="" value="34" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>034_Fc283-350MHz_OOK_9.6kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_35" short_desc="" value="35" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>035_Fc283-350MHz_OOK_10.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_36" short_desc="" value="36" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>036_Fc283-350MHz_OOK_15.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_37" short_desc="" value="37" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>037_Fc283-350MHz_OOK_19.2kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_38" short_desc="" value="38" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>038_Fc283-350MHz_OOK_20.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_39" short_desc="" value="39" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>039_Fc283-350MHz_OOK_38.4kbps_BW123kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_40" short_desc="" value="40" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>040_Fc283-350MHz_OOK_40.0kbps_BW123kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_41" short_desc="" value="41" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>041_Fc425-525MHz_2GFSK_loPPM_2.4kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_42" short_desc="" value="42" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>042_Fc425-525MHz_2GFSK_loPPM_4.8kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_43" short_desc="" value="43" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>043_Fc425-525MHz_2GFSK_loPPM_5.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_44" short_desc="" value="44" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>044_Fc425-525MHz_2GFSK_loPPM_9.6kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_45" short_desc="" value="45" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>045_Fc425-525MHz_2GFSK_loPPM_10.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_46" short_desc="" value="46" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>046_Fc425-525MHz_2GFSK_loPPM_15.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_47" short_desc="" value="47" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>047_Fc425-525MHz_2GFSK_loPPM_19.2kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_48" short_desc="" value="48" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>048_Fc425-525MHz_2GFSK_loPPM_20.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_49" short_desc="" value="49" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>049_Fc425-525MHz_2GFSK_loPPM_38.4kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_50" short_desc="" value="50" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>050_Fc425-525MHz_2GFSK_loPPM_40.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_51" short_desc="" value="51" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>051_Fc425-525MHz_2GFSK_loPPM_50.0kbps_BW114kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_52" short_desc="" value="52" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>052_Fc425-525MHz_2GFSK_loPPM_96.0kbps_BW245kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_53" short_desc="" value="53" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>053_Fc425-525MHz_2GFSK_loPPM_100.0kbps_BW245kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_54" short_desc="" value="54" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>054_Fc425-525MHz_2GFSK_loPPM_128.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_55" short_desc="" value="55" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>055_Fc425-525MHz_2GFSK_hiPPM_2.4kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_56" short_desc="" value="56" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>056_Fc425-525MHz_2GFSK_hiPPM_4.8kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_57" short_desc="" value="57" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>057_Fc425-525MHz_2GFSK_hiPPM_5.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_58" short_desc="" value="58" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>058_Fc425-525MHz_2GFSK_hiPPM_9.6kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_59" short_desc="" value="59" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>059_Fc425-525MHz_2GFSK_hiPPM_10.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_60" short_desc="" value="60" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>060_Fc425-525MHz_2GFSK_hiPPM_15.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_61" short_desc="" value="61" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>061_Fc425-525MHz_2GFSK_hiPPM_19.2kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_62" short_desc="" value="62" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>062_Fc425-525MHz_2GFSK_hiPPM_20.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_63" short_desc="" value="63" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>063_Fc425-525MHz_2GFSK_hiPPM_38.4kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_64" short_desc="" value="64" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>064_Fc425-525MHz_2GFSK_hiPPM_40.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_65" short_desc="" value="65" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>065_Fc425-525MHz_2GFSK_hiPPM_50.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_66" short_desc="" value="66" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>066_Fc425-525MHz_2GFSK_hiPPM_96.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_67" short_desc="" value="67" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>067_Fc425-525MHz_2GFSK_hiPPM_100.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_68" short_desc="" value="68" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>068_Fc425-525MHz_2GFSK_hiPPM_128.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_69" short_desc="" value="69" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>069_Fc425-525MHz_OOK_0.5kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_70" short_desc="" value="70" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>070_Fc425-525MHz_OOK_1.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_71" short_desc="" value="71" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>071_Fc425-525MHz_OOK_2.4kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_72" short_desc="" value="72" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>072_Fc425-525MHz_OOK_4.8kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_73" short_desc="" value="73" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>073_Fc425-525MHz_OOK_5.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_74" short_desc="" value="74" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>074_Fc425-525MHz_OOK_9.6kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_75" short_desc="" value="75" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>075_Fc425-525MHz_OOK_10.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_76" short_desc="" value="76" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>076_Fc425-525MHz_OOK_15.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_77" short_desc="" value="77" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>077_Fc425-525MHz_OOK_19.2kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_78" short_desc="" value="78" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>078_Fc425-525MHz_OOK_20.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_79" short_desc="" value="79" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>079_Fc425-525MHz_OOK_38.4kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_80" short_desc="" value="80" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>080_Fc425-525MHz_OOK_40.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_81" short_desc="" value="81" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>081_Fc850-950MHz_2GFSK_loPPM_2.4kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_82" short_desc="" value="82" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>082_Fc850-950MHz_2GFSK_loPPM_4.8kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_83" short_desc="" value="83" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>083_Fc850-950MHz_2GFSK_loPPM_5.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_84" short_desc="" value="84" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>084_Fc850-950MHz_2GFSK_loPPM_9.6kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_85" short_desc="" value="85" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>085_Fc850-950MHz_2GFSK_loPPM_10.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_86" short_desc="" value="86" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>086_Fc850-950MHz_2GFSK_loPPM_15.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_87" short_desc="" value="87" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>087_Fc850-950MHz_2GFSK_loPPM_19.2kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_88" short_desc="" value="88" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>088_Fc850-950MHz_2GFSK_loPPM_20.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_89" short_desc="" value="89" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>089_Fc850-950MHz_2GFSK_loPPM_38.4kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_90" short_desc="" value="90" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>090_Fc850-950MHz_2GFSK_loPPM_40.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_91" short_desc="" value="91" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>091_Fc850-950MHz_2GFSK_loPPM_50.0kbps_BW185kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_92" short_desc="" value="92" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>092_Fc850-950MHz_2GFSK_loPPM_96.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_93" short_desc="" value="93" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>093_Fc850-950MHz_2GFSK_loPPM_100.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_94" short_desc="" value="94" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>094_Fc850-950MHz_2GFSK_loPPM_128.0kbps_BW305kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_95" short_desc="" value="95" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>095_Fc850-950MHz_2GFSK_hiPPM_2.4kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_96" short_desc="" value="96" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>096_Fc850-950MHz_2GFSK_hiPPM_4.8kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_97" short_desc="" value="97" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>097_Fc850-950MHz_2GFSK_hiPPM_5.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_98" short_desc="" value="98" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>098_Fc850-950MHz_2GFSK_hiPPM_9.6kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_99" short_desc="" value="99" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>099_Fc850-950MHz_2GFSK_hiPPM_10.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_100" short_desc="" value="100" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>100_Fc850-950MHz_2GFSK_hiPPM_15.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_101" short_desc="" value="101" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>101_Fc850-950MHz_2GFSK_hiPPM_19.2kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_102" short_desc="" value="102" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>102_Fc850-950MHz_2GFSK_hiPPM_20.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_103" short_desc="" value="103" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>103_Fc850-950MHz_2GFSK_hiPPM_38.4kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_104" short_desc="" value="104" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>104_Fc850-950MHz_2GFSK_hiPPM_40.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_105" short_desc="" value="105" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>105_Fc850-950MHz_2GFSK_hiPPM_50.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_106" short_desc="" value="106" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>106_Fc850-950MHz_2GFSK_hiPPM_96.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_107" short_desc="" value="107" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>107_Fc850-950MHz_2GFSK_hiPPM_100.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_108" short_desc="" value="108" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>108_Fc850-950MHz_2GFSK_hiPPM_128.0kbps_BW593kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_109" short_desc="" value="109" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>109_Fc850-950MHz_OOK_0.5kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_110" short_desc="" value="110" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>110_Fc850-950MHz_OOK_1.0kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_111" short_desc="" value="111" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>111_Fc850-950MHz_OOK_2.4kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_112" short_desc="" value="112" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>112_Fc850-950MHz_OOK_4.8kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_113" short_desc="" value="113" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>113_Fc850-950MHz_OOK_5.0kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_114" short_desc="" value="114" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>114_Fc850-950MHz_OOK_9.6kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_115" short_desc="" value="115" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>115_Fc850-950MHz_OOK_10.0kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_116" short_desc="" value="116" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>116_Fc850-950MHz_OOK_15.0kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_117" short_desc="" value="117" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>117_Fc850-950MHz_OOK_19.2kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_118" short_desc="" value="118" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>118_Fc850-950MHz_OOK_20.0kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_119" short_desc="" value="119" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>119_Fc850-950MHz_OOK_38.4kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum><enum name="CONFIG_INDEX_120" short_desc="" value="120" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>120_Fc850-950MHz_OOK_40.0kbps_BW370kHz</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CONSCHK_BYP_ENUM" id="5fcdb942-62d6-11e4-baa5-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If unstdpk is '1', and conschk_byp= '0', the  consecutive '1' or '0' of payload data during 'Sch_Period' will stop the mean  value being updated.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CONTROL_LOOP_EN_ENUM" id="5fdb753b-62d6-11e4-a87e-180373e564d0"><enum name="ASSERT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable/disable all automatic recalibrations due to temperature change.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CP_FF_CUR_TEST_ENUM" id="5ffb0bf2-62d6-11e4-b560-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not increase charge pump current.  Use value defined in CP_FF_CUR.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Increase charge pump current defined in CP_FF_CUR by 160 uA.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CP_FF_CUR_ENUM" id="5ffb0bf4-62d6-11e4-96a9-180373e564d0"><enum name="enum_32" short_desc="" value="32" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>0 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_33" short_desc="" value="33" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>5 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_64" short_desc="" value="63" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>155 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>160 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>165 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_31" short_desc="" value="31" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>315 uA.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CP_INT_CUR_ENUM" id="5ffb3302-62d6-11e4-8773-180373e564d0"><enum name="enum_8" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>0 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_9" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>5 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_10" short_desc="" value="10" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>10 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_11" short_desc="" value="11" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>15 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_12" short_desc="" value="12" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>20 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_13" short_desc="" value="13" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>25 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_14" short_desc="" value="14" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>30 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_15" short_desc="" value="15" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>35 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>40 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>45 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>50 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>55 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>60 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>65 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>70 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Maximum 75 uA.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_BIT_ENDIAN_ENUM" id="5fe0f39c-62d6-11e4-aa00-180373e564d0"><enum name="MSBIT_FIRST" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC is transmitted most significant bit first. Bit 7 transmitted first timewise.</text>
          </description>
        </descriptions><comments/></enum><enum name="LSBIT_FIRST" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC is transmitted least significant bit first. Bit 0 transmitted first timewise.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_ENDIAN_ENUM" id="5fe07e68-62d6-11e4-b7f1-180373e564d0"><enum name="LSBYTE_FIRST" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The CRC bytes are received/transmitted in the order: lowest byte to highest byte.</text>
          </description>
        </descriptions><comments/></enum><enum name="MSBYTE_FIRST" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The CRC bytes are received/transmitted in the order: highest byte to lowest byte.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_INVERT_ENUM" id="5fe07e6a-62d6-11e4-bacb-180373e564d0"><enum name="NO_INVERT" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmit/receive each CRC checksum bit with non-inverted polarity.</text>
          </description>
        </descriptions><comments/></enum><enum name="INVERT_CRC" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>In TX mode, calculate the CRC checksum and then invert the polarity of each checksum bit before transmission.     In RX mode, invert the polarity of each received CRC checksum bit prior to comparison.     In both modes, the data in the FIFOs remains unaltered.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_PADDING_ENUM" id="5fe11aa7-62d6-11e4-bd90-180373e564d0"><enum name="NO_PADDING" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC engine does not pad if message length is less than 32 bits.</text>
          </description>
        </descriptions><comments/></enum><enum name="PAD_ZEROS" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC engine pads zeros if the message length is less than 32 bits.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_POLYNOMIAL_ENUM" id="5fdef7bf-62d6-11e4-91e0-180373e564d0"><enum name="NO_CRC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>None</text>
          </description>
        </descriptions><comments/></enum><enum name="ITU_T_CRC8" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ITU-T CRC8:   X8+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="IEC_16" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IEC-16:       X16+X14+X12+X11+X9+X8+X7+X4+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="BAICHEVA_16" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Baicheva-16:  X16+X15+X12+X7+X6+X4+X3+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_IBM" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16 (IBM): X16+X15+X2+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CCITT_16" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CCIT-16:      X16+X12+X5+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="KOOPMAN" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Koopman:      X32+X30+X29+X28+X26+X20+X19+X17+X16+X15+X11+X10+X7+X6+X4+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="IEEE_802_3" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IEEE 802.3:   X32+X26+X23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CASTAGNOLI" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Castagnoli:   X32+X28+X27+X26+X25+X23+X22+X20+X19+X18+X14+X13+X11+X10+X9+X8+X6+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_DNP" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16-DNP:   X16+X13+X12+X11+X10+X8+X6+X5+X2+1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_POLYNOMIAL_ENUM" id="5fdf45de-62d6-11e4-b425-180373e564d0"><enum name="NO_CRC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>None</text>
          </description>
        </descriptions><comments/></enum><enum name="ITU_T_CRC8" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ITU-T CRC8:   X8+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="IEC_16" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IEC-16:       X16+X14+X12+X11+X9+X8+X7+X4+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="BAICHEVA_16" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Baicheva-16:  X16+X15+X12+X7+X6+X4+X3+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_IBM" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16 (IBM): X16+X15+X2+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CCITT_16" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CCIT-16:      X16+X12+X5+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="KOOPMAN" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Koopman:      X32+X30+X29+X28+X26+X20+X19+X17+X16+X15+X11+X10+X7+X6+X4+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="IEEE_802_3" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IEEE 802.3:   X32+X26+X23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CASTAGNOLI" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Castagnoli:   X32+X28+X27+X26+X25+X23+X22+X20+X19+X18+X14+X13+X11+X10+X9+X8+X6+1.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_16_DNP" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CRC-16-DNP:   X16+X13+X12+X11+X10+X8+X6+X5+X2+1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_SEED_ENUM" id="5fdf6cef-62d6-11e4-9a0c-180373e564d0"><enum name="CRC_SEED_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use all 0's for the CRC Seed.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_SEED_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use all 1's for the CRC Seed.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_SEED_ENUM" id="5fdf1ecd-62d6-11e4-9910-180373e564d0"><enum name="CRC_SEED_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use all 0's for the CRC Seed.</text>
          </description>
        </descriptions><comments/></enum><enum name="CRC_SEED_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use all 1's for the CRC Seed.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRGAINIX2_ENUM" id="5fc75070-62d6-11e4-9835-180373e564d0"><enum name="NORMAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>BCR loop gain is not doubled (normal operation).</text>
          </description>
        </descriptions><comments/></enum><enum name="DOUBLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>BCR loop gain is doubled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DC_FOLLOW_ENUM" id="5fd09f86-62d6-11e4-844e-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>No effect.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DC Following is turned on. In this mode,  when a valid sync word is detected, the current DC offset is saved,     this value is then used as the initial DC offset for next RX.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DC_FREEZ_ENUM" id="5fd09f82-62d6-11e4-b995-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>No effect.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>freeze estimated DC value to the current filter output.         If both dc-rst and dc-frz are set, the digital DC cancellation filter is skipped.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DC_RST_ENUM" id="5fd09f84-62d6-11e4-a778-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>No effect.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reset DC value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DETECTOR_ENUM" id="5fcca7c7-62d6-11e4-ba14-180373e564d0"><enum name="ma_pk" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Both the peak detector and the moving average filter detector are used; the outputs of the two detectors are logically AND'ed together to provide the final RX data stream.  This option is applicable only when demodulating an OOK signal.</text>
          </description>
        </descriptions><comments/></enum><enum name="pk" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>PThe peak detector is selected to establish the slicing threshold level.  Selection of the peak detector is only applicable when demodulating an OOK signal.  The attack and decay times of the peak detector are controlled through the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_OOK_PDTC"/>
            <text> property.</text>
          </description>
        </descriptions><comments/></enum><enum name="ma" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The moving average filter detector is selected to establish the slicing threshold level.  Selection of the MA filter detector is appropriate for demodulation of either an OOK signal or a (G)FSK signal with an unconventional (i.e., "legacy") packet structure.  The MA filter window length is configured through the MODEM_RAW_SEARCH property. </text>
          </description>
        </descriptions><comments/></enum><enum name="mean" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The min-max detector is selected to establish the slicing threshold level as the mid-point between the measured extreme frequency deviation levels.  Selection of the min-max detector is applicable when demodulating a (G)FSK signal with an unconventional (i.e., "legacy") packet structure.  The search window length (over which the min-max frequency values are measured) is configured through the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RAW_SEARCH"/>
            <text> property.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIG_PWR_SEQ_ENUM" id="5fdd9824-62d6-11e4-842a-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable digital power sequencing.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable digital power sequencing.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DISTOGG_ENUM" id="5fc79e9e-62d6-11e4-bd46-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enabled. If the phase differential output is zero,  the discriminator output will be toggling.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIS_LNA_AGC_ENUM" id="601aa2b5-62d6-11e4-b51e-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use hardware AGC to control the LNA gain.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable hardware AGC control of the LNA, and manually set the LNA gain according to the LNA_GAIN_CFG parameter. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIS_MIDPT_ENUM" id="5fc75072-62d6-11e4-b278-180373e564d0"><enum name="ENABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Correction of a BCR mid-point phase sampling condition by resetting the NCO is enabled (normal operation).</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Correction of a BCR mid-point phase sampling condition by resetting the NCO is disabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIS_PGA_AGC_ENUM" id="601ac9c3-62d6-11e4-afd2-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use hardware AGC to control the PGA gain.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable hardware AGC  control of the PGA, and manually set the PGA gain according to the PGA_GAIN_CFG parameter.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIVIDED_BUFCLK_MODE_ENUM" id="5fbd3e18-62d6-11e4-a679-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Divided buffered clock is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="SOUTH_AND_GPIO" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Divided buffered clock is enabled, and routed to the south and gpio pads.</text>
          </description>
        </descriptions><comments/></enum><enum name="NORTH_SOUTH_AND_GPIO" short_desc="" value="2" activation_logic="!feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Divided buffered clock is enabled, and routed to the north, south, and gpio pads.</text>
          </description>
        </descriptions><comments/></enum><enum name="NORTH" short_desc="" value="3" activation_logic="!feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Divided buffered clock is enabled, and routed to the north pad.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIVIDED_CLK_EN_ENUM" id="5fbaf40d-62d6-11e4-826e-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Divided system clock output is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Divided system clock output is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIVIDED_CLK_SEL_ENUM" id="5fbacd02-62d6-11e4-993c-180373e564d0"><enum name="DIV_1" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_2" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 2.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_3" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 3.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_7_5" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 7.5.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_10" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 10.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_15" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 15.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_30" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 30.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DIV_MODE_ENUM" id="5fbd6526-62d6-11e4-8808-180373e564d0"><enum name="DIV_1" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_1_5" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 1.5.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divided by 2.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_X" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clock output is system clock divider comes from a formula based on the number in DIVX.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DROOPFLTBYP_ENUM" id="5fc5a2b8-62d6-11e4-962d-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enables the droop compensation filter.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bypass the droop compensation filter.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSA_BCR_RST_ENUM" id="5fc7c5ad-62d6-11e4-9ed9-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable BCR reset from phase difference zero checking block.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable BCR reset from phase difference zero checking block.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSA_EN_ENUM" id="5fd3faf7-62d6-11e4-b223-180373e564d0"><enum name="disabled" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable Signal Arrival Detection algorithm</text>
          </description>
        </descriptions><comments/></enum><enum name="enabled" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable Signal Arrival Detection algorithm</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSA_EN_ENUM" id="5fd3acd8-62d6-11e4-a8dc-180373e564d0"><enum name="disabled" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable Signal Arrival Detection algorithm</text>
          </description>
        </descriptions><comments/></enum><enum name="enabled" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable Signal Arrival Detection algorithm</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSMCLK_SEL_ENUM" id="5fc24741-62d6-11e4-9223-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DSM clock comes from 30 MHz PLL feedback clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DSM clock comes from 30 MHz crystal clock.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSMDTTP_ENUM" id="5fc22031-62d6-11e4-b50f-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>+1/0 is added to DSM input LSB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>+1/-1 is added to DSM input LSB.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSMDT_EN_ENUM" id="5fc22033-62d6-11e4-9d88-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DSM dithering is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DSM dithering is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSM_LSB_ENUM" id="5fc1f922-62d6-11e4-870f-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The LSB of the DSM input is unaltered</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The LSB of the DSM input is internally forced high (i.e., the frequency control word is forced to always be an odd value).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSM_MODE_ENUM" id="5fc22035-62d6-11e4-a6a0-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>MASH 1-1-1 DSM will be selected.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>A single loop DSM will be selected.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSM_ORDER_ENUM" id="5fc1f920-62d6-11e4-bba0-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>0 order, with 0 output continuously.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>1st order, with no noise shaping.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2nd order, MASH 1-1.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>3rd order, MASH 1-1-1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DSM_RST_ENUM" id="5fc1f924-62d6-11e4-813b-180373e564d0"><enum name="Enable" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DSM is in operational state (reset is not active).</text>
          </description>
        </descriptions><comments/></enum><enum name="Reset" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DSM will be in reset state until it is clear.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DST_FIELD_ENUM" id="5fe141b8-62d6-11e4-95e1-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disables variable length packet mode;    the chip receives fixed-length packets with the field lengths specified by the PKT_FIELD_X_LENGTH properties,     or specified by the packet length value passed to the </text>
            <reference ref_type="ref_cmd" ref_text="START_RX"/>
            <text> command.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disallowed value (Field 1 may not be configured as a variable length field).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 2 is configured as the variable length field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 3 is configured as the variable length field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 4 is configured as the variable length field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 5 is configured as the variable length field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disables variable length packet mode; the chip receives fixed-length packets     with the field lengths specified by the PKT_FIELD_X_LENGTH properties.     However, the received field length value is captured from the specified SRC_FIELD and may be retrieved with the PKT_INFO command. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disables variable length packet mode;     the chip receives fixed-length packets with the field lengths specified by the PKT_FIELD_X_LENGTH properties.     However, the received field length value is captured from the specified SRC_FIELD and may be retrieved with the PKT_INFO command. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DUAL_SYNC_EN_ENUM" id="5ff8e90c-62d6-11e4-8b1c-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Dual sync word disabled. Only the value in </text>
            <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
            <text> is used</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Dual sync word enabled. Both </text>
            <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
            <text> and </text>
            <reference ref_type="ref_prop" ref_text="SYNC_BITS2"/>
            <text> properties are used. The length is defined in the LENGTH field of SYNC_CONFIG and SYNC_CONFIG2.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DUMMY_ENUM" id="5ffcb9ad-62d6-11e4-849a-180373e564d0"><enum name="DUMMY_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Used for dummy</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DWN2BYP_ENUM" id="5fc5a2b4-62d6-11e4-bf37-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Select the decimate-by-2 polyphase filter.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bypass the decimate-by-2 polyphase filter.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DWN3BYP_ENUM" id="5fc5a2b6-62d6-11e4-8cd1-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enables the decimate-by-3 polyphase filter</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bypass the decimate-by-3 polyphase filter.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EN2TB_EST_ENUM" id="5fc92542-62d6-11e4-a199-180373e564d0"><enum name="AFC_COR_MA" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC correction uses the frequency estimation developed by the Moving Average or Min-Max detector in the Asynchronous Demodulator.</text>
          </description>
        </descriptions><comments/></enum><enum name="AFC_COR_2TB" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC correction uses the frequency estimation developed by the 2*Tb estimator in the Synchronous Demodulator.  This bit must be set for proper reception of a standard packet using the Synchronous Demodulator.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENAFCFRZ_ENUM" id="5fc8fe32-62d6-11e4-89d7-180373e564d0"><enum name="AFC_PKT" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC will operate over the entire packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="AFC_FRZN_AFTER_GEAR_SW" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC will be frozen after the gear switching.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENAFC_CLKSW_ENUM" id="5fc92546-62d6-11e4-8f2e-180373e564d0"><enum name="NO_CLK_SW" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The clock source for the 2*Tb frequency estimator is not switched.</text>
          </description>
        </descriptions><comments/></enum><enum name="CLK_SW_TO_BCR_BCLK" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The clock source for the 2*Tb frequency estimator is switched to the BCR's bit clock upon detection of PREAMBLE_VALID.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENAFC_ENUM" id="5fc88900-62d6-11e4-bc45-180373e564d0"><enum name="Disable" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Estimation of frequency error is disabled.  This effectively disables all forms of AFC (both PLL-based AFC as well as Slicer and BCR compensation).</text>
          </description>
        </descriptions><comments/></enum><enum name="Enable" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Estimation of frequency error is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENDIAN_ENUM" id="5fe18fe5-62d6-11e4-9a43-180373e564d0"><enum name="LITTLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The received field length value is least significant byte first.</text>
          </description>
        </descriptions><comments/></enum><enum name="BIG" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The received field length value is most significant byte first.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENFPLL_ENUM" id="5fc8fe34-62d6-11e4-b5b2-180373e564d0"><enum name="DISABLE_AFC_COR_PLL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable AFC correction value feedback to the PLL.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE_AFC_COR_PLL" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable AFC correction value feedback to the PLL.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENFZPMEND_ENUM" id="5fc92544-62d6-11e4-9ab5-180373e564d0"><enum name="NO_AFC_FRZN" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC will not be frozen at the end of the Preamble.</text>
          </description>
        </descriptions><comments/></enum><enum name="AFC_FRZN_PREAMBLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC will be frozen at the end of the Preamble.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENINV_ADCQ_ENUM" id="5fc15ce1-62d6-11e4-96fb-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not invert ADC Q channel.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Invert ADC Q channel.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENINV_FD_ENUM" id="5fc183ee-62d6-11e4-96d0-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not invert the polarity of the frequency deviation.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Invert the polarity of the frequency deviation.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENINV_RXBIT_ENUM" id="5fc1ab00-62d6-11e4-a5c7-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not invert RX data bits.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Invert RX data bits.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENINV_TXBIT_ENUM" id="5fc183f0-62d6-11e4-bad0-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not invert TX data bits.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Invert TX data bits.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENJMPRX_ENUM" id="5fcfdc2e-62d6-11e4-a34d-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state machine will not be reset upon RSSI Jump Detect.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state machine will be reset upon RSSI Jump Detect. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENMATCH_ENUM" id="5fc1ab02-62d6-11e4-b5b4-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not adjust Sync Word timeout for Manchester coding. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Adjust Sync Word timeout for Manchester coding. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENRSSIJMP_ENUM" id="5fcfdc32-62d6-11e4-9ab8-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RSSI Jump Detection is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RSSI Jump Detection is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EN_3_OF_6_ENUM" id="5fe11aab-62d6-11e4-926b-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Data encoding 3 of 6 is disabled. </text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Data encoding 3 of 6 is enabled. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EN_DRST_ENUM" id="5fc9c182-62d6-11e4-905a-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text> Disable direct reset by modem.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable direct reset by modem.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EN_HRMNIC_GEN_ENUM" id="601f84d5-62d6-11e4-9c77-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Not enable.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ESC_MIDPT_ENUM" id="5fc77789-62d6-11e4-9831-180373e564d0"><enum name="ESCAPE_1CLK" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Upon detection of a BCR mid-point phase sampling condition, the NCO will stop running for one sample clock to escape.</text>
          </description>
        </descriptions><comments/></enum><enum name="ESCAPE_PHASE_ERR" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Upon detection of a BCR mid-point phase sampling condition, the current phase error is added to the NCO to escape.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EST_OSR_EN_ENUM" id="5fd24d3f-62d6-11e4-8479-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable data rate error measurement and compensation upon signal arrival detection.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable data rate error measurement and compensation upon signal arrival detection.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ETSI_MODE_ENUM" id="5fc49148-62d6-11e4-bc7e-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disables ETSI mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="ETSI_868" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enables ETSI mode for the 868 MHz frequency band low phase noise.</text>
          </description>
        </descriptions><comments/></enum><enum name="ETSI_169" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enables ETSI mode for the 169 MHz frequency band without SAW.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EXT_PA_RAMP_ENUM" id="5fdd9826-62d6-11e4-abf1-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable external TX ramp signal.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable external TX ramp signal.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EYEXEST_FAST_ENUM" id="5fd53382-62d6-11e4-9e35-180373e564d0"><enum name="WINDOW4" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use a 4-bit observation window for eye-opening measurement in time domain.</text>
          </description>
        </descriptions><comments/></enum><enum name="WINDOW8" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use a 8-bit observation window for eye-opening measurement in time domain.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FEILD_NUM_ENUM" id="60248e0e-62d6-11e4-bbe4-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not override the length of any data fields.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Override the programmed value of PKT_FIELD_1_LENGTH, or the value of RX_LEN in the START_RX command.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Override the programmed value of PKT_FIELD_2_LENGTH. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Override the programmed value of PKT_FIELD_3_LENGTH. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Override the programmed value of PKT_FIELD_4_LENGTH. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="16" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Override the programmed value of PKT_FIELD_5_LENGTH. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FIFO_MODE_ENUM" id="5fbb423b-62d6-11e4-b6fc-180373e564d0"><enum name="SPLIT_FIFO" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX and RX FIFO are independent, 64-byte size for each other.</text>
          </description>
        </descriptions><comments/></enum><enum name="HALF_DUPLEX_FIFO" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX/RX FIFO are sharing with 129-byte size buffer.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FIFO_SRC_SEL_ENUM" id="5fc44322-62d6-11e4-976a-180373e564d0"><enum name="PH" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>FIFO contents come from the packet handler.</text>
          </description>
        </descriptions><comments/></enum><enum name="PHASE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>FIFO contents are phase samples taken on the oversampled bit clock.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FIXIF_ENUM" id="5fc4914a-62d6-11e4-83aa-180373e564d0"><enum name="scaled" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Scaled-IF mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="fixed" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Fixed-IF mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FORCE_ADC_GAIN_LOW_ENUM" id="5fc9e895-62d6-11e4-9f45-180373e564d0"><enum name="DO_NOTHING" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Does not modify the ADC GAIN.</text>
          </description>
        </descriptions><comments/></enum><enum name="FORCE_LOW" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC input gain reduced by 6dB.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FORCE_SY_RECAL_ENUM" id="5fd162d5-62d6-11e4-a3d5-180373e564d0"><enum name="FORCE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Force Recalibration.</text>
          </description>
        </descriptions><comments/></enum><enum name="SKIP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Skip recalibration if frequency is not changed.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FORMAT_ENUM" id="5ffc92a0-62d6-11e4-b103-180373e564d0"><enum name="FORMAT_RAW" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>No frame formatting.</text>
          </description>
        </descriptions><comments/></enum><enum name="FORMAT_A" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Frame format A.</text>
          </description>
        </descriptions><comments/></enum><enum name="FORMAT_B" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Frame format B.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FSK_MOD_DLY_ENUM" id="5fde3466-62d6-11e4-894b-180373e564d0"><enum name="2_US" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 2sec</text>
          </description>
        </descriptions><comments/></enum><enum name="6_US" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 6sec</text>
          </description>
        </descriptions><comments/></enum><enum name="10_US" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 10sec</text>
          </description>
        </descriptions><comments/></enum><enum name="14_US" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 14sec</text>
          </description>
        </descriptions><comments/></enum><enum name="18_US" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 18sec</text>
          </description>
        </descriptions><comments/></enum><enum name="22_US" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 22sec</text>
          </description>
        </descriptions><comments/></enum><enum name="26_US" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 26sec</text>
          </description>
        </descriptions><comments/></enum><enum name="30_US" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start of (G)FSK modulation is delayed by an additional 30sec</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="GEAR_SW_ENUM" id="5fc813c8-62d6-11e4-8f92-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Preamble detection - switch gears after detection of Preamble.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync word detection - switch gears after detection of Sync Word.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Mid-Point frequency error detection - switch gears when the estimated frequency error of the Min-Max detector in the Asynchronous     Demodulator is less than the half eye-threshold for a consecutive number of search periods.     NOTE: The consecutive number of search periods is defined </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH:SCH_FRZTH"/>
            <text>,    while the length of each search period (in bits) is defined by </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RAW_SEARCH:SCHPRD_HI"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Preamble detection - switch gears after detection of Preamble (same as gear_sw = 0)</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="GPIO_ATT_ENUM" id="602a819d-62d6-11e4-8d94-180373e564d0"><enum name="0P8" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC measurement range is 0 to 0.8 V.  GPIO_ADC_DIV = 2560.</text>
          </description>
        </descriptions><comments/></enum><enum name="1P6" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC measurement range is 0 to 1.6 V.  GPIO_ADC_DIV = 1280.</text>
          </description>
        </descriptions><comments/></enum><enum name="3P2" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC measurement range is 0 to 3.2 V.  GPIO_ADC_DIV = 640.</text>
          </description>
        </descriptions><comments/></enum><enum name="2P4" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC measurement range is 0 to 2.4 V.  GPIO_ADC_DIV = 853.33.</text>
          </description>
        </descriptions><comments/></enum><enum name="3P6" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC measurement range is 0 to 3.6 V.  GPIO_ADC_DIV = 426.66.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="HGAIN_ENUM" id="5fc9c184-62d6-11e4-977b-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Adds 12 dB gain to ADC input for IR calibration.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="HIGH_CURR_CHOP_ENUM" id="5fd92b3b-62d6-11e4-9ac6-180373e564d0"><enum name="CHOP_DIS_HI_DIS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Chop disabled, High current mode disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="CHOP_EN_HI_DIS" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Chop enabled, High current mode disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="CHOP_DIS_HI_EN" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Chop disabled, High current mode enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="CHOP_EN_HI_EN" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Chop enabled, High current mode enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="HIGH_TEMP_ENUM" id="601a0678-62d6-11e4-8bc4-180373e564d0"><enum name="LOW_TEMP" short_desc="" value="0" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configure the part for -40 to 85C operation.</text>
          </description>
        </descriptions><comments/></enum><enum name="HIGH_TEMP" short_desc="" value="1" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Configure the part for -40 to 135C operation</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="HOP_EN_ENUM" id="5fef4bdf-62d6-11e4-a0e7-180373e564d0"><enum name="HOP_DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Hop disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="HOP_PM_TO" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Hop on INVALID_PREAMBLE event (i.e., RX Preamble timeout)    The possible actions of the chip are:
    a)Hop if no PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period (set in the </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_CONFIG_STD_2"/>
            <text> property).
    b)Remain on the channel if PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period. </text>
          </description>
        </descriptions><comments/></enum><enum name="HOP_RSSI_PM_TO" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Hop on INVALID_PREAMBLE or RSSI Timeout event(s).    The possible actions of the chip are:
    a)Hop if no PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period,    or if the measured Current RSSI level does not exceed the RSSI threshold value     (set in the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text> property) before expiration of the RSSI Timeout period     (whichever occurs first).
    b)Remain on the channel if PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period,    and the Current RSSI level exceeds the RSSI threshold level before expiration of the RSSI Timeout period. </text>
          </description>
        </descriptions><comments/></enum><enum name="HOP_PM_SYNC_TO" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Hop on INVALID_PREAMBLE or invalid Sync Word event(s).    The possible actions of the chip are:
    a)Hop if no PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period, or if a valid Sync Word is not detected.
    b)Remain on the channel if PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period, and a valid Sync Word is detected.
</text>
          </description>
        </descriptions><comments/></enum><enum name="HOP_RSSI_PM_SYNC_TO" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Hop on INVALID_PREAMBLE or RSSI Timeout or invalid Sync Word event(s).    The possible actions of the chip are:
    a)Hop if no PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period,    or if the measured Current RSSI level does not exceed the RSSI threshold value before expiration of the RSSI Timeout period,    or if a valid Sync Word is not detected.
    b)Remain on the channel if PREAMBLE_VALID signal is detected before expiration of the RX Preamble Timeout period,     and the Current RSSI level exceeds the RSSI threshold level before expiration of the RSSI Timeout period, and a valid Sync Word is detected. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="IFPDSLOW_ENUM" id="5fca36b4-62d6-11e4-a313-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The IF programmable gain loop will perform the first required gain decrease in a -3 dB step,    but if further gain reductions are required (due to successive indications of the signal level exceeding the peak detector threshold)    will switch to -6 dB steps.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The IF programmable gain loop will always perform gain decreases in -3 dB steps.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="INC_STEP_SIZE_ENUM" id="5fdea9a4-62d6-11e4-8af3-180373e564d0"><enum name="STEP_SIZE_1" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Digital power sequenecing step size of 1 DDAC level.</text>
          </description>
        </descriptions><comments/></enum><enum name="STEP_SIZE_2" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Digital power sequencing step size of 2 DDAC levels.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="INFINITE_LEN_ENUM" id="5fe18fe7-62d6-11e4-8e3b-180373e564d0"><enum name="NORMAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal length packet handler mode.  Total packet length is a sum of all lengths specified in the fields.</text>
          </description>
        </descriptions><comments/></enum><enum name="INFINITE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Infinite length packet rx active.  The fields will be repeated continuously until RX is manually exited.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="INITAL_PH_AMP_ENUM" id="601ee893-62d6-11e4-91e3-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use zero for phase and amplitude values as starting values.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use previous calibration values as starting values.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="INV_DATA_ENUM" id="6037ef70-62d6-11e4-8076-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Not invert SDI data.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SDI data will be inverted prior to be shift in.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="IN_FIFO_ENUM" id="5fe168d3-62d6-11e4-b4a6-180373e564d0"><enum name="CUT_OUT" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The received data bytes containing the length field value are not put in the RX FIFO.</text>
          </description>
        </descriptions><comments/></enum><enum name="LEAVE_IN" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The received data bytes containing the field length value are put in the RX FIFO.  The stored value represents the value of the received length data bytes, prior to adjustment by the LEN_ADJUST value (if applicable).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="IRCLKDIV_ENUM" id="601f84d3-62d6-11e4-97cc-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set to nominal gain.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Harmonics at N x 30 MHz.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="JMPDLYLEN_ENUM" id="5fcfdc30-62d6-11e4-b373-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RSSI Jump Detection is measured between time intervals of 2*Tb.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RSSI Jump Detection is measured between time intervals of 4*Tb.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="KV_DIR_ENUM" id="5ffb812f-62d6-11e4-b6c9-180373e564d0"><enum name="GND" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets the feed-forward (i.e., direct) path tuning varactor input port of the
                                        VCO to GND (used only for testing purposes).</text>
          </description>
        </descriptions><comments/></enum><enum name="HALF" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets kv_dir to 1/2 of its maximum value.</text>
          </description>
        </descriptions><comments/></enum><enum name="MAX" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets kv_dir to its maximum value.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets kv_dir to its maximum value (same as kv_dir = 2).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="KV_INT_ENUM" id="5ffb812d-62d6-11e4-8f20-180373e564d0"><enum name="GND" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets the integral path tuning varactor input port of the VCO to GND (used only for testing purposes).</text>
          </description>
        </descriptions><comments/></enum><enum name="33PERCENT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets kv_int to 1/3 of its maximum value.</text>
          </description>
        </descriptions><comments/></enum><enum name="66PENCENT" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets kv_int to 2/3 of its maximum value.</text>
          </description>
        </descriptions><comments/></enum><enum name="MAX" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sets kv_int to its maximum value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LADR_SELECT_ENUM" id="5ffc6b91-62d6-11e4-9120-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable VCO ladder.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable VCO ladder.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LARGE_FREQ_ERR_ENUM" id="5fc97363-62d6-11e4-9abc-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Expected range of frequency error is normal (less than 12*Symbol_Rate)</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Expected range of frequency error is large (greater than 12*Symbol_Rate)</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LATCH_POINT_ENUM" id="6031fbde-62d6-11e4-b7d2-180373e564d0"><enum name="ENERGY4" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches energy at 4*Tb after RX is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENERGY8" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches energy at 8*Tb after RX is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENERGY12" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches energy at 12*Tb after RX is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENERGY16" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches energy at 16*Tb after RX is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENERGY20" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches energy at 20*Tb after RX is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LATCH_ENUM" id="5fcf66fc-62d6-11e4-aac8-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latch is disabled.  The returned value of the Latched RSSI will always read 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="PREAMBLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches RSSI at Preamble detect.</text>
          </description>
        </descriptions><comments/></enum><enum name="SYNC" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches RSSI at Sync Word detect.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_STATE1" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latches RSSI at 4*Tb after RX is enabled (7*Tb if AVERAGE = 0).</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_STATE2" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>(only with AVERAGE=0) Latches RSSI at 11*Tb after RX is enabled. (3*Tb garbage + 8*Tb)</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_STATE3" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>  (only with AVERAGE=0) Latches RSSI at 15*Tb after RX is enabled. (3*Tb garbage + 12*Tb)</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_STATE4" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>(only with AVERAGE=0) Latches RSSI at 19*Tb after RX is enabled. (3*Tb garbage + 16*Tb)</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_STATE5" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>(only with AVERAGE=0) Latches RSSI at 23*Tb after RX is enabled. (3*Tb garbage + 20*Tb)</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LDC_MAX_PERIODS_ENUM" id="5fbcc8e7-62d6-11e4-a109-180373e564d0"><enum name="FOREVER" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Wait forever for an incoming packet.  User must abort reception if desired.</text>
          </description>
        </descriptions><comments/></enum><enum name="TWO" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Wait for a max of 2 LDC periods after preamble or sync is received.</text>
          </description>
        </descriptions><comments/></enum><enum name="FOUR" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Wait for a max of 4 LDC periods after preamble or sync is received.</text>
          </description>
        </descriptions><comments/></enum><enum name="EIGHT" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Wait for a max of 8 LDC periods after preamble or sync is received.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LENGTH2_ENUM" id="5ff8e90a-62d6-11e4-ad0f-180373e564d0"><enum name="SUB_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use the sync length as defined in </text>
            <reference ref_type="ref_prop" ref_text="SYNC_CONFIG"/>
            <text> directly, without adjustment.</text>
          </description>
        </descriptions><comments/></enum><enum name="SUB_2" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Subract 2 bits from the sync length.</text>
          </description>
        </descriptions><comments/></enum><enum name="SUB_4" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Subract 4 bits from the sync length.</text>
          </description>
        </descriptions><comments/></enum><enum name="SUB_6" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Subract 6 bits from the sync length.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LENGTH_CONFIG_ENUM" id="5fee3a63-62d6-11e4-9b74-180373e564d0"><enum name="NIBBLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
            <text> property are in nibbles.</text>
          </description>
        </descriptions><comments/></enum><enum name="BYTE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The units of the </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
            <text> property are in bytes.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LENGTH_ENUM" id="5ff873db-62d6-11e4-87d8-180373e564d0"><enum name="LEN_1_BYTES" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word is 1-byte (8 bits) in length.  Sync Word byte 3 [31:24] is used, with its value defined in the </text>
            <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
            <text> property.</text>
          </description>
        </descriptions><comments/></enum><enum name="LEN_2_BYTES" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word is 2-bytes (16 bits) in length.  Sync Word bytes 3 and 2 [31:16] are used (in descending order), with their values defined in the </text>
            <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
            <text> property.</text>
          </description>
        </descriptions><comments/></enum><enum name="LEN_3_BYTES" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word is 3-bytes (24 bits) in length.  Sync Word bytes 3, 2, and 1 [31:8] are used (in descending order), with their values defined in the </text>
            <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
            <text> property.</text>
          </description>
        </descriptions><comments/></enum><enum name="LEN_4_BYTES" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word is 4-bytes (32 bits) in length.  Sync Word bytes 3, 2, 1, and 0 [31:0] are used (in descending order), with their values defined in the </text>
            <reference ref_type="ref_prop" ref_text="SYNC_BITS"/>
            <text> property.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LNA_GAIN_CFG_ENUM" id="601a7ba8-62d6-11e4-bc3b-180373e564d0"><enum name="maximum" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum - 3dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum - 6dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum - 9dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum - 12dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum - 15dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum - 18dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set LNA gain = maximum - 21dB.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LOCATION" id="60096436-62d6-11e4-b839-180373e564d0"><enum name="TAG" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Built from a SVN Tag.</text>
          </description>
        </descriptions><comments/></enum><enum name="BRANCH" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Built from a SVN Branch. MAJOR, MINOR and BUILD will be 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="TRUNK" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Built from the SVN Trunk. MAJOR, MINOR and BUILD will be 0.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LPF_FF_BIAS_ENUM" id="5ffc4482-62d6-11e4-a3ea-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>25 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>34 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>50 uA.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>100 uA.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LPF_FF_C1_ENUM" id="5ffc1d6f-62d6-11e4-a094-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 4.55 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 4.93 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 5.31 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 5.69 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 6.07 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 6.45 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 6.83 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C1 = 7.21 pF.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LPF_FF_C2_ENUM" id="5ffbcf50-62d6-11e4-8b89-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C2 = 877 fF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="31" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C2 = 11.25 pF.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LPF_FF_C3" id="5ffbf65f-62d6-11e4-b6bb-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C3 =  9 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C3 = 10 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C3 = 11 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>C3 = 12 pF.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LPF_FF_R2_ENUM" id="5ffba840-62d6-11e4-a345-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 18 k</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 36 k</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 54 k</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 72 k</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 90 k</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 108 k</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 126 k</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>R2 = 144 k</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LPF_F_C1_CODE_ENUM" id="5ffc1d6d-62d6-11e4-adb9-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>delta C1 = 0 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>delta C1 = 1 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>delta C1 = 2 pF.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>delta C1 = 3 pF.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MAIN_STATE_ENUM" id="601b17eb-62d6-11e4-bf9d-180373e564d0"><enum name="SLEEP" short_desc="" value="1" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>(Not Applicable)</text>
          </description>
        </descriptions><comments/></enum><enum name="SPI_ACTIVE" short_desc="" value="2" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SPI_ACTIVE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY" short_desc="" value="3" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY2" short_desc="" value="4" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Another enumeration for READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX_TUNE" short_desc="" value="5" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_TUNE" short_desc="" value="6" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX" short_desc="" value="7" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX" short_desc="" value="8" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MANCH_POL_ENUM" id="5fe0a578-62d6-11e4-a068-180373e564d0"><enum name="PATTERN_10" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>0 is encoded to/decoded from a 10 Manchester pattern, and a 1 is encoded to/decoded from a 01 Manchester pattern.</text>
          </description>
        </descriptions><comments/></enum><enum name="PATTERN_01" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>0 is encoded to/decoded from a 01 Manchester pattern, and a 1 is encoded to/decoded from a 10 Manchester pattern.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MAN_CONST_ENUM" id="5fee1355-62d6-11e4-bbcc-180373e564d0"><enum name="NO_CON" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>When Manchester encoding is enabled across the Preamble field by setting the MAN_ENABLE bit and STANDARD_PREAM=0x2 (i.e., standard preamble pattern is 0101), the post-Manchester transmitted bits will be 10011001.  If STANDARD_PREAM=0x1 (i.e., standard preamble pattern is 1010), the post-Manchester transmitted bits will be 01100110.</text>
          </description>
        </descriptions><comments/></enum><enum name="CONST" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>When Manchester encoding is enabled across the Preamble field by setting the MAN_ENABLE bit and STANDARD_PREAM=0x2, the pre-Manchester preamble pattern will be replaced with a pattern of constant 1's, and the post-Manchester transmitted bits will be 01010101.  If STANDARD_PREAM=0x1, the pre-Manchester pattern will be replaced with a pattern of constant 0's, and the post-Manchester transmitted bits will be 10101010.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MAN_ENABLE_ENUM" id="5fee1353-62d6-11e4-bb00-180373e564d0"><enum name="NO_MAN" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Preamble field is not Manchester encoded/decoded.</text>
          </description>
        </descriptions><comments/></enum><enum name="EN_MAN" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Preamble field is Manchester encoded/decoded.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MATAP_ENUM" id="5fcecaaf-62d6-11e4-aaf4-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Moving average filter tap length is 8*Tb prior to acquisition of the first PREAMBLE_VALID signal, and 4*Tb thereafter. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Moving average filter tap length is 8*Tb. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MATCH_EN_ENUM" id="5fc04b69-62d6-11e4-90b9-180373e564d0"><enum name="MATCH_DISABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable packet match functionality.</text>
          </description>
        </descriptions><comments/></enum><enum name="MATCH_ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable packet match functionality.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODE_TYPE_ENUM" id="5fb6d54a-62d6-11e4-85ef-180373e564d0"><enum name="CW" short_desc="" value="0" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CW.</text>
          </description>
        </descriptions><comments/></enum><enum name="OOK" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>OOK.</text>
          </description>
        </descriptions><comments/></enum><enum name="2FSK" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2FSK.</text>
          </description>
        </descriptions><comments/></enum><enum name="2GFSK" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2GFSK.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MOD_TYPE_ENUM" id="5fc10eb8-62d6-11e4-9c39-180373e564d0"><enum name="CW" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>CW.</text>
          </description>
        </descriptions><comments/></enum><enum name="OOK" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>OOK.</text>
          </description>
        </descriptions><comments/></enum><enum name="2FSK" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2FSK.</text>
          </description>
        </descriptions><comments/></enum><enum name="2GFSK" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2GFSK.</text>
          </description>
        </descriptions><comments/></enum><enum name="4FSK" short_desc="" value="4" activation_logic="feature_4FSK" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>4FSK.</text>
          </description>
        </descriptions><comments/></enum><enum name="4GFSK" short_desc="" value="5" activation_logic="feature_4FSK" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>4GFSK.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MSB_FIRST_ENUM" id="6037c866-62d6-11e4-9535-180373e564d0"><enum name="LSB_FIRST" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>LSB first.</text>
          </description>
        </descriptions><comments/></enum><enum name="MSB_FIRST" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>MSB first.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MUTE_RSSI_SEL_ENUM" id="5fd2c270-62d6-11e4-8932-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RSSI is enabled immediately upon entering RX mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable RSSI only after delay period expires.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NDEC0_ENUM" id="5fc52d88-62d6-11e4-a80f-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 2.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 4.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 8.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 16.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 32.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 64.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 128.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NDEC2GAIN_EUNM" id="5fc5f0e2-62d6-11e4-87ed-180373e564d0"><enum name="NDEC2_GAIN0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Second state CIC filter decimation gain is 0dB and AGC filter is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="NDEC2_GAIN12" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Second state CIC filter decimation gain is 12dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="NDEC2_GAIN24" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Second state CIC filter decimation gain is 24dB</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NDEC3_ENUM" id="5fc5f0e0-62d6-11e4-8d51-180373e564d0"><enum name="NDEC3_1" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimation Ratio is 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="NDEC3_2" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimation Ratio is 2</text>
          </description>
        </descriptions><comments/></enum><enum name="NDEC3_4" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimation Ratio is 4.</text>
          </description>
        </descriptions><comments/></enum><enum name="NDEC3_8" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimation Ratio is 8</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NDEC_ENUM" id="5fc52d8a-62d6-11e4-8d09-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 2.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 4.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Decimate by 8.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NEW_STATE_ENUM" id="6019913e-62d6-11e4-bd36-180373e564d0"><enum name="NOCHANGE" short_desc="" value="0" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>No change, remain in current state.</text>
          </description>
        </descriptions><comments/></enum><enum name="SLEEP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_GLOBAL_GRP" visibility_logic="">
            <text>SLEEP or STANDBY state, according to the mode of operation of the 32K R-C Osc selected                           by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:CLK_32K_SEL"/>
            <text>.</text>
          </description>
          <description activation_logic="!feature_GLOBAL_GRP" visibility_logic="">
            <text>SLEEP state.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPI_ACTIVE" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SPI_ACTIVE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY2" short_desc="" value="4" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Another enumeration for READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX_TUNE" short_desc="" value="5" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_TUNE" short_desc="" value="6" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX" short_desc="" value="7" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX" short_desc="" value="8" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NEXT_ENUM" id="60313893-62d6-11e4-8e44-180373e564d0"><enum name="abort" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Abort the automatic acknowledge, for this packet only.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NON_FRZEN_ENUM" id="5fc94c55-62d6-11e4-8c4f-180373e564d0"><enum name="AFC_FRZN_CONSEC_BITS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC correction of the PLL will be frozen if a consecutive string of 1's or 0's that exceed the search period is encountered.</text>
          </description>
        </descriptions><comments/></enum><enum name="AFC_ALWAYS_EN" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AFC correction of the PLL will remain enabled if a consecutive string of 1's or 0's that exceed the search period is encountered.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="OFFLINE_CAL" id="601a067a-62d6-11e4-b451-180373e564d0"><enum name="OFFLINE_CAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform an offline cal.</text>
          </description>
        </descriptions><comments/></enum><enum name="OFFLINE2_CAL" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Perform an offline2 cal.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="OOKFASTMA_ENUM" id="5fcc59a8-62d6-11e4-9e86-180373e564d0"><enum name="NORMAL_MA_WINDOW" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal.</text>
          </description>
        </descriptions><comments/></enum><enum name="LONG_MA_WINDOW" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Deploy longer MA filter window.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="OOKFRZEN_ENUM" id="5fcc3298-62d6-11e4-8f8c-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AGC and OOK moving average detector's  threshold output will be frozen after the preamble is detected.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="OOK_DISCHG_DIV_ENUM" id="5fcc80bb-62d6-11e4-a08f-180373e564d0"><enum name="NO_DISCHG_DIV" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Does not affect OOK decay rate specified in decay[3:0] in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_OOK_PDTC"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISCHG_HALF" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>OOK PK Detector discharges at half of the OOK decay rate specified in decay[3:0] in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_OOK_PDTC"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISCHG_QUARTER" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>OOK PK Detector discharges at a quarter of the OOK decay rate specified in decay[3:0] in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_OOK_PDTC"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISCHG_EIGHTH" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>OOK PK Detector discharges at an 8th of the decay rate specified in decay[3:0] in </text>
            <reference ref_type="ref_prop" ref_text="MODEM_OOK_PDTC"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="OOK_LIMIT_DISCHG_ENUM" id="5fcc80b7-62d6-11e4-87da-180373e564d0"><enum name="ALWAYS_DISCHG" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Peak detector discharges always.</text>
          </description>
        </descriptions><comments/></enum><enum name="LIMIT_DISCHG" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Peak detector discharge is disabled when the detected peak is lower than the input signal for low input levels.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="OOK_ZEROG_ENUM" id="5fc94c53-62d6-11e4-b8ca-180373e564d0"><enum name="FSK_MOD" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>FSK modulation will be added to the RX LO in OOK zero-IF mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="GFSK_LO_MOD" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>GFSK LO modulation will be added to the RX LO in OOK zero-IF mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PATCH_ENUM" id="6002ad44-62d6-11e4-bfcb-180373e564d0"><enum name="NO_PATCH" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Power up into functional mode specified by FUNC parameter.</text>
          </description>
        </descriptions><comments/></enum><enum name="PATCH" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Indicates a patch has been applied.  Validate patch matches the function selected (indicated by the FUNC parameter) and boot the device.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PA_MODE_ENUM" id="5fdd4a04-62d6-11e4-9e9a-180373e564d0"><enum name="CLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switching-Amplifier Mode (for Class-E or Square Wave match).</text>
          </description>
        </descriptions><comments/></enum><enum name="SWC" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switched Current Mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PA_OV_CLAMP" id="5fdd7115-62d6-11e4-a5df-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Over-voltage detection and clamping disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Over-voltage detection and clamping enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PA_SEL_ENUM" id="5fdd7117-62d6-11e4-b955-180373e564d0"><enum name="HP_FINE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Si4463/64: lower maximum power but with finer step size (~2x). </text>
          </description>
        </descriptions><comments>
          <text>Selects HPA0 1 group on (pa.pdo.pdo = 1_HPA_ON = 0x3e)</text>
        </comments></enum><enum name="HP_COARSE" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Si4463/64: higher maximum power but with larger step size. </text>
          </description>
        </descriptions><comments>
          <text>Selects HPA0 2 groups on (pa.pdo.pdo = 2_HPA_ON = 0x3C)</text>
        </comments></enum><enum name="LP" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Si4460: lower-power applications.</text>
          </description>
        </descriptions><comments>
          <text>Selects MPAN 1 group on (pa.pdo.pdo = MPA_N_ON = 0x2f)</text>
        </comments></enum><enum name="MP" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Si4461: medium-power applications.</text>
          </description>
        </descriptions><comments>
          <text>Selects HPA1 1 group on (pa.pdo.pdo = 1_HPA1_ON = 0x3b)</text>
        </comments></enum></enum_set>
    <enum_set name="PGA_GAIN_CFG_ENUM" id="601aa2b7-62d6-11e4-b52a-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set PGA gain = 6dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set PGA gain = 9dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set PGA gain = 12dB. (maximum)</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set PGA gain = 0dB. (minimum)</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Set PGA gain = 3dB.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PGA_GAIN_ENUM" id="601f5dc2-62d6-11e4-ad28-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>6 dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>9 dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>12 dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>6 dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>6 dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>6 dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>0 dB.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>3 dB.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PH0SIZE_ENUM" id="5fc7c5a9-62d6-11e4-b627-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>5 consecutive zeros of phase differential output will cause RX machine reset.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>3 consecutive zeros of phase differential output will cause RX machine reset.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PH_FIELD_SPLIT_ENUM" id="5fe0cc8e-62d6-11e4-b034-180373e564d0"><enum name="FIELD_SHARED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field level properties are shared between TX and RX modes (defined in property addresses 0x120D to 0x1220).</text>
          </description>
        </descriptions><comments/></enum><enum name="FIELD_SPLIT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field level properties are split between TX and RX modes.  TX field-level properties are defined from property address 0x120D to 0x1220, RX field-level properties from 0x1221 to 0x1234.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PH_RX_DISABLE_ENUM" id="5fe0cc8c-62d6-11e4-b504-180373e564d0"><enum name="RX_ENABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet Handler is enabled in RX mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_DISABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet Handler is disabled in RX mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PH_SRC_SEL_ENUM" id="5fc44320-62d6-11e4-8ba9-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Input from phase computer output.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Input from detector's output.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PKT_VALID_ON_POSTAMBLE_ENUM" id="5feed6a3-62d6-11e4-92f4-180373e564d0"><enum name="FALSE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reception of the packet will continue after detection of Postamble.     However, a POSTAMBLE_DETECT interrupt event is still generated and may be used to notify the host MCU.</text>
          </description>
        </descriptions><comments/></enum><enum name="TRUE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet reception will stop upon detection of Postamble and the part will transition to the state specified by </text>
            <reference ref_type="ref_cmd_arg" ref_text="START_RX:RXVALID_STATE"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PM_PATTERN_ENUM" id="5fcdb944-62d6-11e4-a4bd-180373e564d0"><enum name="1010" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If preamble has '1010' pattern, modem  is recommended to work on standard packet mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="consecutive_one" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If preamble has more than 32-bit  consecutive '1' pattern, modem is recommended  to work on un-standard packet mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="consecutive_zero" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If preamble has more than 32-bit  consecutive '0' pattern, modem is recommended  work on un-standard packet mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="random" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If preamble is random data, modem is  recommended to work on un-standard packet mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PN_DIRECTION_ENUM" id="5fe03049-62d6-11e4-b6c1-180373e564d0"><enum name="same" short_desc="" value="1" activation_logic="feature_REVC0 || feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Data bits are shifted from bit 7 down to bit 0, in the same direction the polynomial bits are shifted from bit 8 down to bit 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="forward" short_desc="" value="0" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Data bits are shifted from bit 7 down to bit 0, in the same direction the polynomial bits are shifted from bit 8 down to bit 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="reverse" short_desc="" value="0" activation_logic="feature_REVC0 || feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Data bits are shifted from bit 0 up to bit 7, in the opposite direction the polynomial bits are shifted from bit 8 down to bit 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="reversed" short_desc="" value="1" activation_logic="feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Data bits are shifted from bit 0 up to bit 7, in the opposite direction the polynomial bits are shifted from bit 8 down to bit 0.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="POSTABLE_SIZE_ENUM" id="5feeaf94-62d6-11e4-9d0b-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Postamble word is 8 bits, with the bit pattern defined in </text>
            <reference ref_type="ref_prop" ref_text="POSTAMBLE_PATTERN"/>
            <text>[31:24].</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Postamble word is 16 bits, with the bit pattern defined in </text>
            <reference ref_type="ref_prop" ref_text="POSTAMBLE_PATTERN"/>
            <text>[31:16].</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Postamble word is 24 bits, with the bit pattern defined in </text>
            <reference ref_type="ref_prop" ref_text="POSTAMBLE_PATTERN"/>
            <text>[31:8].</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Postamble word is 32 bits, with the bit pattern defined in </text>
            <reference ref_type="ref_prop" ref_text="POSTAMBLE_PATTERN"/>
            <text>[31:0].</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="POSTAMBLE_ENABLE_ENUM" id="5feed6a5-62d6-11e4-9c34-180373e564d0"><enum name="FALSE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disables detection of a Postamble.</text>
          </description>
        </descriptions><comments/></enum><enum name="TRUE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enables detection of a Postamble.  Detection of a Postamble will generate a POSTAMBLE_DETECT interrupt event.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="POWER_MODE_ENUM" id="5fbb1b24-62d6-11e4-a342-180373e564d0"><enum name="HIGH_PERF" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>High performance mode for RX and TX.</text>
          </description>
        </descriptions><comments/></enum><enum name="LOW_POWER" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Low power mode for RX and TX.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PREAM_FIRST_1_OR_0_ENUM" id="5fee3a65-62d6-11e4-a07f-180373e564d0"><enum name="FIRST_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>First transmitted bit in the packet is 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="FIRST_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>First transmitted bit in the packet is 1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PTI_EN_ENUM" id="6001e9f9-62d6-11e4-bd66-180373e564d0"><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable Logging to the packet trace interface.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable Logging to the packet trace interface.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PTI_EN_ENUM" id="60021107-62d6-11e4-9951-180373e564d0"><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable Logging to the packet trace interface.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable Logging to the packet trace interface.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="QUAL_SOURCE_ENUM" id="5fd385c0-62d6-11e4-baad-180373e564d0"><enum name="eye_qual" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Spike Detection Qualifier</text>
          </description>
        </descriptions><comments/></enum><enum name="adj_samp_qual" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Spike Detection and Eye Opening Qualifier</text>
          </description>
        </descriptions><comments/></enum><enum name="rssi_qual" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RSSI Qualifier</text>
          </description>
        </descriptions><comments/></enum><enum name="eye_rssi_qual" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Eye-Opening and RSSI to qualify signal</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="QUAL_SOURCE_ENUM" id="5fd3d3e9-62d6-11e4-bc89-180373e564d0"><enum name="SPIKE_QUAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Spike Detection Qualifier</text>
          </description>
        </descriptions><comments/></enum><enum name="SPIKE_EYE_QUAL" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Spike Detection and Eye Opening Qualifier</text>
          </description>
        </descriptions><comments/></enum><enum name="RSSI_QUAL" short_desc="" value="2" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RSSI Qualifier</text>
          </description>
        </descriptions><comments/></enum><enum name="EYE_RSSI_QUAL" short_desc="" value="3" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Eye-Opening and RSSI to qualify signal</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RAM_TEST_PASS_ENUM" id="600397b6-62d6-11e4-ba89-180373e564d0"><enum name="FAILED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RAM Test Failed.</text>
          </description>
        </descriptions><comments/></enum><enum name="PASSED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RAM Test Passed.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="REALADC_ENUM" id="5fc99a76-62d6-11e4-902f-180373e564d0"><enum name="COMPLEX" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC complex mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="REAL" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ADC real mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="REPLACE_PREAMBLE_ENUM" id="5fd4491d-62d6-11e4-b7d8-180373e564d0"><enum name="QUAL_ONLY" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Signal Arrival Detection algorithm helps qualify preamble detection.</text>
          </description>
        </descriptions><comments/></enum><enum name="REPLACE_PREAMBLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Signal Arrival Detection algorithm replaces modem preamble detection</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RESULT_ENUM" id="60375336-62d6-11e4-b2fc-180373e564d0"><enum name="VALID" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>EZConfig array is valid. The chip is now in normal operating state.</text>
          </description>
        </descriptions><comments/></enum><enum name="BAD_CHECKSUM" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>EZConfig array is invalid.  EZConfig state re-started.</text>
          </description>
        </descriptions><comments/></enum><enum name="INVALID_STATE" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The chip was not in the EZConfig state at the time the EZCONFIG_CHECK command was issued.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RES_LOCKUP_BYP_ENUM" id="5fc7c5ab-62d6-11e4-bc4e-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable lockup detector.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable lockup detector.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RETRANSMIT_ENUM" id="6021328e-62d6-11e4-9eee-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Send data that has been written to the TX FIFO.  If the TX FIFO is empty, a FIFO underflow interrupt will occur.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Send last packet again.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RFPDSLOW_ENUM" id="5fca0fa5-62d6-11e4-80e0-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RF programmable gain loop will perform the first required gain decrease in a -3 dB step,     but if further gain reductions are required (due to successive indications of the signal level exceeding the peak detector threshold) will switch to -6 dB steps.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The RF programmable gain loop will always perform gain decreases in -3 dB steps. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RF_SOURCE_PWR_ENUM" id="601f5dc6-62d6-11e4-b6c6-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>smallest.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>small.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>big.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>biggest.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RSSIJMP_DWN_ENUM" id="5fd0033d-62d6-11e4-9430-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Detection of RSSI Jump-Down is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Detection of RSSI Jump-Down is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RSSIJMP_UP_ENUM" id="5fd0033b-62d6-11e4-8091-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Detection of RSSI Jump-Up is disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Detection of RSSI Jump-Up is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RSSI_COARSE_AVG_ENUM" id="601ee899-62d6-11e4-8a05-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>1 measurement.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2 measurements.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>4 measurements.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>8 measurements.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RSSI_FINE_AVG_ENUM" id="601f0fa7-62d6-11e4-974a-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>1 measurement.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2 measurements.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>4 measurements.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>8 measurements.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RSSI_READ_DELAY_ENUM" id="601fabe4-62d6-11e4-8628-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2 + 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2 + 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="15" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2 + 15.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RST_PKDT_PERIOD_ENUM" id="5fc9c189-62d6-11e4-8247-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The peak detectors are reset only when a change in gain is indicated by the peak detector output. </text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The peak detectors are reset on each and every cycle of the AGC algorithm. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RXCOMP_LAT_ENUM" id="5fc7506e-62d6-11e4-9011-180373e564d0"><enum name="SAMP_PREAMBLE_END" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>BCR NCO compensation is sampled upon detection of the end of the Preamble (i.e., boundary between Preamble and Sync Word).</text>
          </description>
        </descriptions><comments/></enum><enum name="SAMP_PREAMBLE_VALID" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>BCR NCO compensation is sampled upon detection of PREAMBLE_VALID.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RXGAINX2_ENUM" id="5fc57ba6-62d6-11e4-9154-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Normal decimate-by-8 filter gain.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Doubel the decimate-by-8 filter gain</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RXINVALID_STATE_ENUM" id="602614b7-62d6-11e4-8456-180373e564d0"><enum name="REMAIN" short_desc="" value="0" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Remain in RX state (but do not re-arm to acquire another packet).</text>
          </description>
        </descriptions><comments/></enum><enum name="SLEEP" short_desc="" value="1" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SLEEP or STANDBY state, according to the mode of operotion of the 32K R-C Osc selected by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:CLK_32K_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPI_ACTIVE" short_desc="" value="2" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SPI ACTIVE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY" short_desc="" value="3" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY2" short_desc="" value="4" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Another enumeration for READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX_TUNE" short_desc="" value="5" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_TUNE" short_desc="" value="6" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX" short_desc="" value="7" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX" short_desc="" value="8" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state (briefly exit and re-enter RX state to re-arm for acquisition of another packet).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RXNCOCOMP_ENUM" id="5fc72960-62d6-11e4-8df9-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Compensation of the BCR NCO frequency is disabled (normal operation).</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Compensation of the BCR NCO frequency is enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RXTIMEOUT_STATE_ENUM" id="60259f7e-62d6-11e4-a4d4-180373e564d0"><enum name="NOCHANGE" short_desc="" value="0" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Remain in RX state if RXTIMEOUT occurs.</text>
          </description>
        </descriptions><comments/></enum><enum name="SLEEP" short_desc="" value="1" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SLEEP or STANDBY state, according to the mode of operation of the 32K R-C Osc selected by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:CLK_32K_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPI_ACTIVE" short_desc="" value="2" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SPI ACTIVE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY" short_desc="" value="3" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY2" short_desc="" value="4" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Another enumeration for READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX_TUNE" short_desc="" value="5" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_TUNE" short_desc="" value="6" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX" short_desc="" value="7" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX" short_desc="" value="8" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state (briefly exit and re-enter RX state to re-arm for acquisition of another packet).</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_IDLE" short_desc="" value="9" activation_logic="feature_RX &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX_IDLE state.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RXVALID_STATE_ENUM" id="6025c68f-62d6-11e4-8d31-180373e564d0"><enum name="REMAIN" short_desc="" value="0" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Remain in RX state (but do not re-arm to acquire another packet).</text>
          </description>
        </descriptions><comments/></enum><enum name="SLEEP" short_desc="" value="1" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SLEEP or STANDBY state, according to the mode of operotion of the 32K R-C Osc selected by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:CLK_32K_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPI_ACTIVE" short_desc="" value="2" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SPI ACTIVE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY" short_desc="" value="3" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY2" short_desc="" value="4" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Another enumeration for READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX_TUNE" short_desc="" value="5" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_TUNE" short_desc="" value="6" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX" short_desc="" value="7" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX" short_desc="" value="8" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state (briefly exit and re-enter RX state to re-arm for acquisition of another packet).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RX_COMPLET_MODE_ENUM" id="602c0844-62d6-11e4-9e1a-180373e564d0"><enum name="SLEEP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switch to sleep mode</text>
          </description>
        </descriptions><comments/></enum><enum name="IDLE" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switch to idle mode</text>
          </description>
        </descriptions><comments/></enum><enum name="LISTEN" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switch to RX mode</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RX_MULTI_PKT_ENUM" id="5fe0a57a-62d6-11e4-a0e9-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Turn off receive chain after packet is received.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Leave receive chain enabled after packet is received for acquisition of additional packets.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RX_PREAM_SRC_ENUM" id="5fee3a67-62d6-11e4-9d42-180373e564d0"><enum name="STANDARD_PREAM" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The preamble detection source is determined by </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG:STANDARD_PREAM"/>
            <text>. If </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_DSA_CTRL1:DSA_EN"/>
            <text> is enabled, the signal arrival block will help qualify preamble detect.</text>
          </description>
        </descriptions><comments/></enum><enum name="DSA_ONLY" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Signal Arrival Detector is used for preamble detection in RX. Ignores setting in </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG:STANDARD_PREAM"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RX_UPDATE_ENUM" id="60255161-62d6-11e4-943c-180373e564d0"><enum name="UPDATE" short_desc="" value="1" activation_logic="mode_PRO2 &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Update RX parameters (to be used by a subsequent packet) but do not enter RX mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="USE" short_desc="" value="0" activation_logic="mode_PRO2 &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use RX parameters to enter RX mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RX_ENUM" id="600ff413-62d6-11e4-9e8a-180373e564d0"><enum name="FALSE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not reset the RX data FIFO.</text>
          </description>
        </descriptions><comments/></enum><enum name="TRUE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reset the RX data FIFO.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="S2P_MAP_ENUM" id="5fcc329a-62d6-11e4-a1c0-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>S2p_mapping 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>S2p_mapping 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>S2p_mapping 2.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>S2p_mapping 3.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SCALE_FACTOR_ENUM" id="6037c868-62d6-11e4-adc3-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This sampled data X1.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This sampled data X2.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This sampled data X4.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This sampled data X8.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SEQUENCER_MODE_ENUM" id="5fbb6948-62d6-11e4-bfec-180373e564d0"><enum name="GUARANTEED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enter TX mode upon expiration of a guaranteed time period after nSEL (associated with a START_TX command) goes high.  The time period depends on the current chip state.</text>
          </description>
        </descriptions><comments/></enum><enum name="FAST" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enter TX mode as quickly as possible after receipt of a START_TX command.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SGI_N_ENUM" id="5fca0fa3-62d6-11e4-8acc-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AGC gain increases during signal reductions are prevented.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>AGC gain increases during signal reductions are allowed.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SIGN_ENUM" id="60204830-62d6-11e4-833b-180373e564d0"><enum name="POS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Positive calibration value.</text>
          </description>
        </descriptions><comments/></enum><enum name="NEG" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Negative calibration value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SIGN_ENUM" id="6020bd5c-62d6-11e4-a8f9-180373e564d0"><enum name="POS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Positive calibration value.</text>
          </description>
        </descriptions><comments/></enum><enum name="NEG" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Negative calibration value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SIGN_ENUM" id="60206f41-62d6-11e4-93eb-180373e564d0"><enum name="POS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Positive calibration value.</text>
          </description>
        </descriptions><comments/></enum><enum name="NEG" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Negative calibration value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SIGN_ENUM" id="6020bd63-62d6-11e4-8156-180373e564d0"><enum name="POS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Positive calibration value.</text>
          </description>
        </descriptions><comments/></enum><enum name="NEG" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Negative calibration value.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SIZE_ENUM" id="5fe18fe3-62d6-11e4-b3fd-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The received field length value is one byte in length.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The received field length value is two bytes in length.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SKIP2PHTH_ENUM" id="5fce2e73-62d6-11e4-bba6-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>16 dB threshold is set for skipping 2</text>
            <sup text="nd"/>
            <text> phase antenna detection.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>11 dB threshold is set for skipping 2</text>
            <sup text="nd"/>
            <text> phase antenna detection.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SKIP2PH_ENUM" id="5fce5580-62d6-11e4-ad36-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The AntDiv algorithm always evaluates the signal strength on both antennas.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The AntDiv algorithm evaluates the signal strength on the initial antenna     (i.e., the antenna on which a PREAMBLE_VALID signal is first detected),    but skips evaluation of the alternate antenna when the relative signal strength     (above background noise level) exceeds the threshold specified in SKIP2PHTH.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SKIP_CAL_ENUM" id="601f0fa5-62d6-11e4-adba-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>do calibration and then revert parameters.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>skip calibration and reverting parameters.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SKIP_INIT_SEARCH_STAT_ENUM" id="601f36b4-62d6-11e4-b687-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start a new search.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Continue to search.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SKIP_SYNC_TIMEOUT_ENUM" id="5fed7708-62d6-11e4-b70c-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If Sync Word is not found the system will timeout and return to searching for Preamble.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word search timeout is ignored and the chip remains continuously searching for Sync Word.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SKIP_TX_ENUM" id="5ff89aea-62d6-11e4-9f66-180373e564d0"><enum name="SYNC_XMIT" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word is transmitted.  The number of bytes comprising the Sync Word is defined by the LENGTH field within this same property.</text>
          </description>
        </descriptions><comments/></enum><enum name="NO_SYNC_XMIT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word is not transmitted.  NOTE:  the SKIP_TX bit only affects TX operation, and does not affect reception of the Sync Word.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SLICEFBBYP_ENUM" id="5fc7295e-62d6-11e4-94f4-180373e564d0"><enum name="ENABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Feedback of the compensation term to the slicer is enabled (normal operation). </text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Feedback of the compensation term to the slicer is bypassed (disabled).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SLICER_FAST_ENUM" id="5fcc0b8c-62d6-11e4-9e1c-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Discriminator's slicer output is  de-glitched by bit clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Discriminator's slicer output is  de-glitched by sample clock to reduce  turn-around time.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SPIKE_DETECT_EN_ENUM" id="5fd1b0f8-62d6-11e4-b494-180373e564d0"><enum name="disabled" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable (G)FSK Spike Removal Function.</text>
          </description>
        </descriptions><comments/></enum><enum name="enabled" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable (G)FSK Spike Removal Function.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SPIKE_REMOVAL_EN_ENUM" id="5fd1ff16-62d6-11e4-9b5c-180373e564d0"><enum name="disabled" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable (G)FSK Spike Removal Function.</text>
          </description>
        </descriptions><comments/></enum><enum name="enabled" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable (G)FSK Spike Removal Function.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SQUELCH_ENUM" id="5fcc0b8a-62d6-11e4-901a-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Squelch function is off.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>When no signal is received, there is  no toggling of RX data output.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>When PM is not detected, there is no  toggling of RX data output.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>When no signal or PM is not detected,  there is no toggling of RX data output.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SRC_FIELD_ENUM" id="5fe1b6f8-62d6-11e4-8689-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 1 is processed as containing the packet length byte(s).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 1 is processed as containing the packet length byte(s).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 2 is processed as containing the packet length byte(s).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 3 is processed as containing the packet length byte(s).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Field 4 is processed as containing the packet length byte(s).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disallowed value (Field 5 may not be configured as containing the packet length bytes).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="STANDARD_PREAM_ENUM" id="5fedec43-62d6-11e4-8fa6-180373e564d0"><enum name="PRE_NS" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Mode:  Transmit the Non-Standard Preamble (defined in PREAMBLE_PATTERN_XX) as a repetitive pattern until reaching the number of nibbles/bytes defined in </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
            <text>.</text>
            <li/>
            <text>RX Mode:  Expects to receive the Non-Standard Preamble pattern (defined in PREAMBLE_PATTERN_XX) at least once, and generates a PREAMBLE_VALID signal/interrupt upon the first detection of the number of pattern bits specified by PATTERN_LENGTH.</text>
          </description>
        </descriptions><comments/></enum><enum name="PRE_1010" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Mode:  Transmit a Standard 1010 preamble until reaching the number of nibbles/bytes defined in </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
            <text>.</text>
            <li/>
            <text>RX Mode:  Expects to receive a Standard 1010 or 0101 preamble.  In RX mode, a value of 0x1 or 0x2 in this field results in identical operation.</text>
          </description>
        </descriptions><comments/></enum><enum name="PRE_0101" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Mode:  Transmit a Standard 0101 preamble until reaching the number of nibbles/bytes defined in </text>
            <reference ref_type="ref_prop" ref_text="PREAMBLE_TX_LENGTH"/>
            <text>.</text>
            <li/>
            <text>RX Mode:  Expects to receive a Standard 1010 or 0101 preamble.  In RX mode, a value of 0x1 or 0x2 in this field results in identical operation.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="STEP_BY_STEP_ENUM" id="601f36b6-62d6-11e4-9bb2-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do automatic searching.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Only search one step.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SWANT_TIMER_ENUM" id="5fce7c91-62d6-11e4-bed8-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>9 bit periods (MATAP = 0), 13 bit periods (MATAP = 1)</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>11 bit periods (MATAP = 0), 15 bit periods (MATAP = 1)</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>13 bit periods (MATAP = 0), 17 bit periods (MATAP = 1)</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>15 bit periods (MATAP = 0), 19 bit periods (MATAP = 1)</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SW_CRC_CTRL_ENUM" id="5fe0304b-62d6-11e4-91fd-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable the software based CRC engine.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable the software based CRC engine.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SW_WHT_CTRL_ENUM" id="5fe0304d-62d6-11e4-a73e-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable the software based data whitening algorithm.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable the software based data whitening algorithm.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SYNC_ERROR_ONLY_BEGIN_ENUM" id="5ffa96c4-62d6-11e4-b829-180373e564d0"><enum name="SYNC_ERROR_RAND" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Allow errors to be randomly distributed throughout the Sync.</text>
          </description>
        </descriptions><comments/></enum><enum name="SYNC_ERROR_BEGIN" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Allow errors to only be at the beginning of the sync word.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SYNC_TIMEOUT_RST_ENUM" id="5ffa96c2-62d6-11e4-843c-180373e564d0"><enum name="SYNC_TIMEOUT_MODEM" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync word timeout in modem resets RX state machine.</text>
          </description>
        </descriptions><comments/></enum><enum name="SYNC_TIMEOUT_PH" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync word timeout in packet handler resets RX state machine.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SYNC_TRIGGER_ENUM" id="600cbfb1-62d6-11e4-a37b-180373e564d0"><enum name="SYNC_1" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word 1 triggered sync detected.</text>
          </description>
        </descriptions><comments/></enum><enum name="SYNC_2" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word 2 triggered sync detected.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SYNC_TRIGGER_ENUM" id="60243fe7-62d6-11e4-8f7d-180373e564d0"><enum name="SYNC_1" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word 1 triggered sync detected.</text>
          </description>
        </descriptions><comments/></enum><enum name="SYNC_2" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revC2A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync Word 2 triggered sync detected.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SY_SEL_ENUM" id="5fd13bca-62d6-11e4-bada-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Low-power mode (fixed prescaler = Div-by-4).         Approximately 200 uA less current than High Performance mode, but with coarser tuning resolution of the PLL Synthesizer.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>High Performance mode (fixed prescaler = Div-by-2).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TCXO_ENUM" id="6002d456-62d6-11e4-a509-180373e564d0"><enum name="XTAL" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reference signal is derived from the internal crystal oscillator.</text>
          </description>
        </descriptions><comments/></enum><enum name="TCXO" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reference signal is derived from an external TCXO. </text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TEMPERATURE_EN_ENUM" id="602a5a8b-62d6-11e4-8488-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not perform ADC conversion of the temperature.  The reply value in TEMP_ADC will always be 0x000.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="access_PUBLIC">
            <text>Perform ADC conversion of the temperature.     The reply value in TEMP_ADC will be TEMP(degC) = (899/4096)*TEMP_ADC - 293.</text>
          </description>
        </descriptions><comments>
          <text>Perform ADC conversion of the temperature.     The reply value in TEMP_ADC will be TEMP(degC) = ((800 + TEMP_SLOPE)/4096) * TEMP_ADC - (TEMP_INTERCEPT/2 + 256),    where TEMP_SLOPE and TEMP_INTERCEPT are defined in the OTP variable space (and also returned in the GET_ADC_READING reply stream).</text>
        </comments></enum></enum_set>
    <enum_set name="TEMP_SENSOR_OFFSET_EN_ENUM" id="5fdb7539-62d6-11e4-b7f9-180373e564d0"><enum name="ASSERT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Uses otp_var_auxadc_sy_offset to determine and account for temperature sensor offset in absolute temperature measurement.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TUNE_VALE_ENUM" id="5fb85bf7-62d6-11e4-b65c-180373e564d0"><enum name="FASTEST_FREQUENCY" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Lowest capacitance (i.e., highest oscillation frequency).</text>
          </description>
        </descriptions><comments/></enum><enum name="SLOWEST_FREQUENCY" short_desc="" value="127" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Highest capacitance (i.e., lowest oscillation frequency).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TUNE_VALUE_ENUM" id="5fbaa5f0-62d6-11e4-a7e5-180373e564d0"><enum name="FASTEST_FREQUENCY" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Lowest capacitance (i.e., highest oscillation frequency)</text>
          </description>
        </descriptions><comments/></enum><enum name="SLOWEST_FREQUENCY" short_desc="" value="127" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Highest capacitance (i.e., lowest oscillation frequency)</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TXCOMPLETE_STATE_ENUM" id="6021599c-62d6-11e4-abaf-180373e564d0"><enum name="NOCHANGE" short_desc="" value="0" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not change from previously sent TXCOMPLETE_STATE. (No Change does not have the effect of remaining in TX mode.)</text>
          </description>
        </descriptions><comments/></enum><enum name="SLEEP" short_desc="" value="1" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SLEEP or STANDBY state, according to the mode of operotion of the 32K R-C Osc selected by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:CLK_32K_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPI_ACTIVE" short_desc="" value="2" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SPI ACTIVE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY" short_desc="" value="3" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="READY2" short_desc="" value="4" activation_logic="feature_COMMON" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Another enumeration for READY state.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX_TUNE" short_desc="" value="5" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_TUNE" short_desc="" value="6" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX_TUNE state.</text>
          </description>
        </descriptions><comments/></enum><enum name="Reserved" short_desc="" value="7" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved, do not use.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX" short_desc="" value="8" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>RX state.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TXOSR_ENUM" id="5fc2bc72-62d6-11e4-856e-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Gaussian filter oversampling ratio is 10x.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Gaussian filter oversampling ratio is 40x.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Gaussian filter oversampling ratio is 20x.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reserved, do not use.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_COMPLET_MODE_ENUM" id="602bba22-62d6-11e4-8a73-180373e564d0"><enum name="SLEEP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switch to sleep mode</text>
          </description>
        </descriptions><comments/></enum><enum name="IDLE" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switch to idle mode</text>
          </description>
        </descriptions><comments/></enum><enum name="LISTEN" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Switch to listen mode</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_DIRCET_MODE_GPIO_ENUM" id="5fc10ebb-62d6-11e4-814f-180373e564d0"><enum name="GPIO0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX direct mode uses GPIO0 as data source.</text>
          </description>
        </descriptions><comments/></enum><enum name="GPIO1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX direct mode uses GPIO1 as data source.</text>
          </description>
        </descriptions><comments/></enum><enum name="GPIO2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX direct mode uses GPIO2 as data source.</text>
          </description>
        </descriptions><comments/></enum><enum name="GPIO3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX direct mode uses GPIO3 as data source.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_DIRCET_MODE_TYPE_ENUM" id="5fc135c9-62d6-11e4-9a7a-180373e564d0"><enum name="SYNC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Direct mode operates in synchronous mode, applies to TX only.</text>
          </description>
        </descriptions><comments/></enum><enum name="ASYNC" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Direct mode operates in asynchronous mode, applies to TX only.  GFSK is not supported.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_DIRECT_MODE_GPIO_ENUM" id="5fb6d54d-62d6-11e4-affd-180373e564d0"><enum name="GPIO0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use GPIO0 as the data source in TX Direct mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="GPIO1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use GPIO1 as the data source in TX Direct mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="GPIO2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use GPIO2 as the data source in TX Direct mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="GPIO3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use GPIO3 as the data source in TX Direct mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_DIRECT_MODE_TYPE_ENUM" id="5fb6fc5a-62d6-11e4-bdee-180373e564d0"><enum name="SYNC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Direct Synchronous mode</text>
          </description>
        </descriptions><comments/></enum><enum name="ASYNC" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>TX Direct Asynchronous mode</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_UPDATE_ENUM" id="60213290-62d6-11e4-9b28-180373e564d0"><enum name="UPDATE" short_desc="" value="1" activation_logic="mode_PRO2 &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Update TX parameters (to be used by a subsequent packet) but do not enter TX mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="USE" short_desc="" value="0" activation_logic="mode_PRO2 &amp;&amp; feature_REVC &amp;&amp; !feature_REVC0 &amp;&amp; !feature_REVC1" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Use TX parameters to enter TX mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_ENUM" id="600ff411-62d6-11e4-8b93-180373e564d0"><enum name="FALSE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not reset the TX data FIFO.</text>
          </description>
        </descriptions><comments/></enum><enum name="TRUE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Reset the TX data FIFO.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="UNSTDPK_ENUM" id="5fcdb940-62d6-11e4-8492-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Standard packet mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>MA or mean frequency error estimator.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WAIT_FOR_ACK_ENUM" id="602b6c07-62d6-11e4-bfd4-180373e564d0"><enum name="dont_wait" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Don't wait for Acknowledge after transmission</text>
          </description>
        </descriptions><comments/></enum><enum name="wait" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Wait for Acknowledge after transmission</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WHITEN_ENUM" id="5f2ce13a-62d6-11e4-8088-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable data whitening/de-whitening on this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable data whitening/de-whitening on this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WHT_BIT_NUM_ENUM" id="5fe00939-62d6-11e4-aaca-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 0 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 1 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 2 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 3 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_4" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 4 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_5" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 5 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_6" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 6 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_7" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 7 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_8" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 8 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_9" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 9 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_10" short_desc="" value="10" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 10 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_11" short_desc="" value="11" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 11 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_12" short_desc="" value="12" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 12 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_13" short_desc="" value="13" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 13 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_14" short_desc="" value="14" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 14 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_15" short_desc="" value="15" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Bit 15 is selected as the output bit for data whitening.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WUT_CAL_PERIOD_ENUM" id="5fbc058c-62d6-11e4-8b50-180373e564d0"><enum name="1_SEC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>1 sec.</text>
          </description>
        </descriptions><comments/></enum><enum name="2_SEC" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>2 sec.</text>
          </description>
        </descriptions><comments/></enum><enum name="4_SEC" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>4 sec.</text>
          </description>
        </descriptions><comments/></enum><enum name="8_SEC" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>8 sec.</text>
          </description>
        </descriptions><comments/></enum><enum name="16_SEC" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>16 sec.</text>
          </description>
        </descriptions><comments/></enum><enum name="32_SEC" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>32 sec.</text>
          </description>
        </descriptions><comments/></enum><enum name="64_SEC" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>64 sec.</text>
          </description>
        </descriptions><comments/></enum><enum name="128_SEC" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>128 sec.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WUT_EN_ENUM" id="5fbc0588-62d6-11e4-bf4c-180373e564d0"><enum name="DISABLE_WUT" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable wake up timer.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE_WUT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable wake up timer.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WUT_LBD_EN_ENUM" id="5fbc058a-62d6-11e4-93c3-180373e564d0"><enum name="DISABLE_LBD" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable the LBD functionality.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE_LBD" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable the LBD functionality.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WUT_LDC_EN_ENUM" id="5fbc2c99-62d6-11e4-a77d-180373e564d0"><enum name="DISABLE_LDC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable LDC operation.</text>
          </description>
        </descriptions><comments/></enum><enum name="RX_LDC" short_desc="" value="1" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>LDC RX Mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="TX_LDC" short_desc="" value="2" activation_logic="feature_REVC &amp;&amp; feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>LDC TX Mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WUT_SLEEP_ENUM" id="5fbca1c8-62d6-11e4-9a6b-180373e564d0"><enum name="READY" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Go to SPI_ACTIVE state after WUT.</text>
          </description>
        </descriptions><comments/></enum><enum name="SLEEP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Go to Sleep state after WUT.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="WUT_SLEEP_ENUM" id="5fbcc8e5-62d6-11e4-a5c8-180373e564d0"><enum name="READY" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Go to SPI_ACTIVE state after WUT.</text>
          </description>
        </descriptions><comments/></enum><enum name="SLEEP" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Go to Sleep state after WUT.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="XTAL_TICK_UNTIS_ENUM" id="5fd337a5-62d6-11e4-a6f2-180373e564d0"><enum name="DIV_1" short_desc="" value="0" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>XTAL tick unit time is crystal tick divided by 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_256" short_desc="" value="1" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>XTAL tick unit time is crystal tick divided by 256.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ZEROIF_ENUM" id="5fc4b854-62d6-11e4-9171-180373e564d0"><enum name="normal" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Non zero-IF mode (i.e., fixed IF or scalable IF mode).</text>
          </description>
        </descriptions><comments/></enum><enum name="zero" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Zero-IF mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ALT_CRC_ENABLE" id="5f2c931d-62d6-11e4-8b65-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable ALT CRC calculation over this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable ALT CRC calculation over this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ALT_CRC_START" id="5f2cba2f-62d6-11e4-85d5-180373e564d0"><enum name="Continue" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Continue 16-bit CRC calculation using the last state from the previous packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="Load" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Load 16-bit CRC engine with seed value at the start of this field using </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="APPEND_CRC" id="5ffd07d8-62d6-11e4-bcd2-180373e564d0"><enum name="dont_append_crc" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Don't append CRC</text>
          </description>
        </descriptions><comments/></enum><enum name="append_crc" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Append CRC</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="AUTO_ACK_DEFAULT_VALUE" id="5ffedca0-62d6-11e4-979b-180373e564d0"><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If the packet, passes filtering, requests an ACK, and has a valid CRC, The ACK message is transmitted at the time specified by </text>
            <reference ref_type="ref_prop" ref_text="IE154_RX_BACKOFF_TURNAROUND_TIME"/>
            <text>.                Before the ACK is transmitted this behavior can be modified using </text>
            <reference ref_type="ref_cmd" ref_text="IE154_OVERRIDE_NEXT_ACK"/>
            <text>
              </text>
            <li/>
            <text>After the ACK is transmitted the chip will transition to </text>
            <reference ref_type="ref_cmd_arg_field" ref_text="IE154_START_RX:NEXT_MODE:RX_COMPLETE_MODE"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Automatic acknowledge will not be transmitted.                </text>
            <li/>
            <text>After packet reception the chip will transition to  </text>
            <reference ref_type="ref_cmd_arg_field" ref_text="IE154_START_RX:NEXT_MODE:RX_COMPLETE_MODE"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CHECK_ALT_CRC" id="5f2c931c-62d6-11e4-9214-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not check ALT CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Check ALT CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CHECK_CRC" id="5f2c931f-62d6-11e4-b09c-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not check CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Check CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CHECK_CRC" id="5ffce0ca-62d6-11e4-95ad-180373e564d0"><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enables CRC validation in the transceiver.  The CRC will not be placed into the RX FIFO.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable CRC validation in the transceiver.  The CRC will be placed into the RX FIFO for host validation.
             </text>
            <li/>
            <text>This bit does not control auto ack functionality therefore the radio could mistakenly ACK a crc invalid packet.                  This feature is controlled by </text>
            <reference ref_type="ref_prop_field" ref_text="IE154_RX_FLAGS:AUTO_ACK"/>
            <text> and it is recommended to disable auto ack in this mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CODING" id="5ffd07da-62d6-11e4-9d42-180373e564d0"><enum name="2fsk" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet is 2FSK encoded</text>
          </description>
        </descriptions><comments/></enum><enum name="4fsk" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet is 4FSK encoded</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="CRC_START" id="5f2c931e-62d6-11e4-90e3-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Continue CRC calculation using the last state from the previous packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Load the CRC engine with the seed value at the start of this field using </text>
            <reference ref_type="ref_prop_field" ref_text="PKT_CRC_CONFIG:CRC_SEED"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="DRIVE_STRENGTH" id="5f345b7e-62d6-11e4-94cd-180373e564d0"><enum name="HIGH" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>GPIOs configured as outputs will have the highest drive strength.</text>
          </description>
        </descriptions><comments/></enum><enum name="MED_HIGH" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>GPIOs configured as outputs will have a medium drive strength.</text>
          </description>
        </descriptions><comments/></enum><enum name="MED_LOW" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>GPIOs configured as outputs will have a medium drive strength.</text>
          </description>
        </descriptions><comments/></enum><enum name="LOW" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>GPIOs configured as outputs will have the lowest drive strength.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd50c6d-62d6-11e4-82c4-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable DSA replacing RSSI above threshold detection interrupt for clear channel assessment..</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable DSA replacing RSSI above threshold detection interrupt for clear channel assessment..</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd0eda6-62d6-11e4-bf06-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable raw data filter to use the 4-tap MA filter..</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable raw data filter to use the 4-tap MA filter..</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd4be4b-62d6-11e4-bea0-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable MA filter on Eye Qualifier signal path.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable MA filter on Eye Qualifier signal path.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd4491b-62d6-11e4-b879-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable BCR to switch from fast to middle gear after sync word detect.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable BCR to switch from fast to middle gear after sync word detect.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fcb482e-62d6-11e4-891b-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable phase compenstation for 2fsk..</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="feature_REVC" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable phase compenstation for 2fsk..</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd50c6f-62d6-11e4-90a3-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable eye opening measurement in time domain as a factor of signal arrival detection..</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable eye opening measurement in time domain as a factor of signal arrival detection..</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd44919-62d6-11e4-b993-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable Signal Arrival Detection algorithm to qualify sync word.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable Signal Arrival Detection algorithm to qualify sync word.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd2744d-62d6-11e4-8f66-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable MA filter for frequency error estimator.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable MA filter for frequency error estimator.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd4e55d-62d6-11e4-9e6d-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable squelch function which replaces RSSI above threshold interrupt.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable squelch function which replaces RSSI above threshold interrupt.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fcc80ba-62d6-11e4-93d5-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable OOK Squelch functionality..</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable OOK Squelch functionality..</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd49738-62d6-11e4-b3f0-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable BCR gear-shifting to middle gear upon DSA qualification.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable BCR gear-shifting to middle gear upon DSA qualification.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd4220e-62d6-11e4-998d-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable Signal Arrival Detection algorithm to qualify preamble.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable Signal Arrival Detection algorithm to qualify preamble.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fc617ee-62d6-11e4-8d54-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable automatic control of the second stage CIC filter's gain..</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable automatic control of the second stage CIC filter's gain..</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="ENABLE_DISABLE" id="5fd22631-62d6-11e4-ae53-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable One shot AFC function.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable One shot AFC function.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="EZCONFIG_PKT_CRC_EN" id="5fb834e8-62d6-11e4-a802-180373e564d0"><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>DISABLE - CRC will not be automatically transmitted, and will not be checked on receive.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>ENABLE - CRC will be appended to the end of the transmitted packet and will be checked on receive.  If a CRC error occurs the CRC .</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FILTERING" id="5ffedca2-62d6-11e4-b972-180373e564d0"><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable address filtering.  Packet will be validated based on data length (as defined in </text>
            <reference ref_type="ref_prop" ref_text="IE154_RX_MAX_PAYLOAD_SIZE"/>
            <text>)               FCF, and destination address.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable address filtering.  Packet will be validated based on data length (as defined in </text>
            <reference ref_type="ref_prop" ref_text="IE154_RX_MAX_PAYLOAD_SIZE"/>
            <text>)               FCF.
             </text>
            <li/>
            <text>This bit does not control auto ack functionality therefore the radio could mistakenly ACK a packet not addressed to it.                  This feature is controlled by </text>
            <reference ref_type="ref_prop_field" ref_text="IE154_RX_FLAGS:AUTO_ACK"/>
            <text> and it is recommended to disable auto ack in this mode.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FRAME_VERSION_FILTER" id="5ffcb9b4-62d6-11e4-a03d-180373e564d0"><enum name="2003" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Accept only 2003 frame type.</text>
          </description>
        </descriptions><comments/></enum><enum name="2006" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Accept 2006 and 2003 frame types.</text>
          </description>
        </descriptions><comments/></enum><enum name="2012" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Accept 2012, 2006, and 2003 frame types.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="FRR" id="5f4aa334-62d6-11e4-94ec-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disabled.  Will always read back 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_STATUS" short_desc="" value="1" activation_logic="mode_PRO2 || mode_EZR2" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Global status.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_PEND" short_desc="" value="2" activation_logic="mode_PRO2 || mode_EZR2" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Global interrupt pending.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_PH_STATUS" short_desc="" value="3" activation_logic="mode_PRO2 || mode_EZR2" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet Handler status.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_IE154_TX_STATUS" short_desc="" value="3" activation_logic="mode_IE154 &amp;&amp; feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154 TX interrupt status.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_PH_PEND" short_desc="" value="4" activation_logic="mode_PRO2 || mode_EZR2" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet Handler interrupt pending.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_IE154_TX_PEND" short_desc="" value="4" activation_logic="mode_IE154 &amp;&amp; feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154 TX interrupt pending.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_MODEM_STATUS" short_desc="" value="5" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Modem status.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_IE154_RX_STATUS" short_desc="" value="5" activation_logic="mode_IE154 &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154 RX interrupt status.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_MODEM_PEND" short_desc="" value="6" activation_logic="(mode_PRO2 || mode_EZR2) &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Modem interrupt pending.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_IE154_RX_PEND" short_desc="" value="6" activation_logic="mode_IE154 &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154 RX interrupt pending.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_CHIP_STATUS" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Chip status.</text>
          </description>
        </descriptions><comments/></enum><enum name="INT_CHIP_PEND" short_desc="" value="8" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Chip status interrupt pending.</text>
          </description>
        </descriptions><comments/></enum><enum name="CURRENT_STATE" short_desc="" value="9" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Current state.</text>
          </description>
        </descriptions><comments/></enum><enum name="LATCHED_RSSI" short_desc="" value="10" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Latched RSSI value as defined in </text>
            <reference ref_type="ref_prop_field" ref_text="MODEM_RSSI_CONTROL:LATCH"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPARE0" short_desc="" value="11" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Currently unused.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPARE1" short_desc="" value="12" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Currently unused.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPARE2" short_desc="" value="13" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Currently unused.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPARE3" short_desc="" value="14" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Currently unused.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPARE4" short_desc="" value="15" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Currently unused.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPARE5" short_desc="" value="16" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Currently unused.</text>
          </description>
        </descriptions><comments/></enum><enum name="SPARE6" short_desc="" value="17" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Currently unused.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="GPIO_MODE" id="5f32adc6-62d6-11e4-b15d-180373e564d0"><enum name="donothing" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Behavior of this pin is not modified.</text>
          </description>
        </descriptions><comments/></enum><enum name="tristate" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Input and output drivers disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="drive0" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS output and driven low.</text>
          </description>
        </descriptions><comments/></enum><enum name="drive1" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS output and driven high.</text>
          </description>
        </descriptions><comments/></enum><enum name="input" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS input. This is used for all GPIO functions that require the pin to be an input (e.g., TXDATA input for TX Direct Mode).     However, configuration of this pin as an input does NOT additionally select which internal circuit receives that input;     that functionality is controlled by other properties, as appropriate.</text>
          </description>
        </descriptions><comments/></enum><enum name="32k_clk" short_desc="" value="5" activation_logic="feature_32K_CLK" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_GLOBAL_GRP" visibility_logic="">
            <text>Outputs 32 kHz clock selected using </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:CLK_32K_SEL"/>
            <text>.                            Output low if the 32 kHz clock is not enabled.</text>
          </description>
          <description activation_logic="!feature_GLOBAL_GRP" visibility_logic="">
            <text>Outputs 32 kHz clock selected using.  Output low if the 32 kHz clock is not enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="boot_clk" short_desc="" value="6" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the boot clock signal. This signal will only be present when the chip is in the SPI_ACTIVE state as               that is the only state in which the boot clock is active. </text>
          </description>
        </descriptions><comments/></enum><enum name="div_clk" short_desc="" value="7" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the divided clock signal (or the divided boot clock signal in SPI ACTIVE state).  This output is               low while the chip is in SLEEP state as the source (e.g., the Xtal Oscillator) for the divided clock               signal is not running, and outputs the divided XtalOsc signal in all other states.               The divider is configured using the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:DIVIDED_CLK_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="cts" short_desc="" value="8" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clear To Send signal.  This output goes high when the command handler is able to receive a new command, and is low otherwise.</text>
          </description>
        </descriptions><comments/></enum><enum name="inv_cts" short_desc="" value="9" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Inverted Clear To Send signal.  This output goes low when clear to send a new command, and is high otherwise.</text>
          </description>
        </descriptions><comments/></enum><enum name="cmd_overlap" short_desc="" value="10" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output is low unless a command overlap occurs (i.e., another command is sent before the command handler completes processing a previous command). When command overlap occurs, this output goes high until the rising edge of CTS.</text>
          </description>
        </descriptions><comments/></enum><enum name="sdo" short_desc="" value="11" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the Serial Data Out (SDO) signal for the SPI bus.</text>
          </description>
        </descriptions><comments/></enum><enum name="por" short_desc="" value="12" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes low during Power-On Reset and goes high upon completion of POR.</text>
          </description>
        </descriptions><comments/></enum><enum name="cal_wut" short_desc="" value="13" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output is normally low, and pulses high for one cycle of the 32 kHz clock upon expiration of the Calibration Timer. The 32 kHz clock must be enabled in order to use the Calibration Timer. The Calibration Timer period is configured using </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_CAL_PERIOD"/>
            <text> and enabled by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:CAL_EN"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="wut" short_desc="" value="14" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output is normally low, and pulses high for 2</text>
            <sup text="(WUT_R+1)"/>
            <text> cycles of the 32 kHz clock upon expiration of the Wake-Up Timer (WUT). The 32 kHz clock must be enabled in order to use the WUT.  The period of the WUT is configured using </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_M"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_R"/>
            <text> and enabled by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_EN"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="en_pa" short_desc="" value="15" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when the internal PA is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_data_clk" short_desc="" value="16" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the TX Data Clock signal.  This signal is a square wave at the selected TX data rate, and is intended for use in TX Direct Synchronous Mode (i.e., in conjunction with a pin configured for TX Data Input).</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_data_clk" short_desc="" value="17" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the RX Data CLK signal.  This signal is nominally a square wave that is synchronized to the received data rate, and is typically used to latch the RX Data signal into the host MCU. </text>
          </description>
        </descriptions><comments/></enum><enum name="en_lna" short_desc="" value="18" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes low when the internal LNA is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_data" short_desc="" value="19" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the TX data bits pulled from the TX FIFO and sent to the TX modulator.  This is an output signal (primarily for diagnostic purposes) and is NOT used as an input for TX Direct Sync/Async mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_data" short_desc="" value="20" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the demodulated RX Data stream, after synchronization and re-timing by the local RX Data Clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_raw_data" short_desc="" value="21" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the demodulated RX Raw Data stream, prior to synchronization and re-timing by the local RX Data Clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="antenna_1_sw" short_desc="" value="22" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Antenna-1 Switch signal used for control of an RF switch during Antenna Diversity operation.  This signal normally assumes the complementary polarity of the Antenna-2 Switch signal (except during SLEEP state).</text>
          </description>
        </descriptions><comments/></enum><enum name="antenna_2_sw" short_desc="" value="23" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Antenna-2 Switch signal used for control of an RF switch during Antenna Diversity operation.  This signal normally assumes the complementary polarity of the Antenna-1 Switch signal (except during SLEEP state).</text>
          </description>
        </descriptions><comments/></enum><enum name="valid_preamble" short_desc="" value="24" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when a valid preamble is detected, and returns low after the packet is received or Sync Word timeout occurs.</text>
          </description>
        </descriptions><comments/></enum><enum name="invalid_preamble" short_desc="" value="25" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_PREAMBLE_GRP" visibility_logic="">
            <text>Output low normally, pulses output high when the preamble is not                           detected within a period time (determined by </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_STD_2:RX_PREAMBLE_TIMEOUT"/>
            <text>)                           after the demodulator is enabled.</text>
          </description>
          <description activation_logic="!feature_PREAMBLE_GRP" visibility_logic="">
            <text>Output low normally, pulses output high when the preamble is not                           detected within a period time after the demodulator is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="sync_word_detect" short_desc="" value="26" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when a Sync Word is detected, and returns low after the packet is received. </text>
          </description>
        </descriptions><comments/></enum><enum name="cca" short_desc="" value="27" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_MODEM_GRP" visibility_logic="">
            <text>Clear Channel Assessment.  This output goes high when the Current RSSI signal exceeds the threshold                           value set by the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text> property, and is low when the Current RSSI is below threshold.                            This is a real-time (non-latched) signal.</text>
          </description>
          <description activation_logic="!feature_MODEM_GRP" visibility_logic="">
            <text>Clear Channel Assessment.  This output goes high when the Current RSSI signal exceeds the threshold,                           and is low when the Current RSSI is below threshold.                            This is a real-time (non-latched) signal.</text>
          </description>
        </descriptions><comments/></enum><enum name="in_sleep" short_desc="" value="28" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when the chip is NOT in SLEEP state, and goes low when in SLEEP state.</text>
          </description>
        </descriptions><comments/></enum><enum name="pkt_trace" short_desc="" value="29" activation_logic="(feature_REVC &amp;&amp; feature_PTI)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs packet trace data when not in sleep state.  Output low when in sleep state.</text>
          </description>
        </descriptions><comments/></enum><enum name="bufdiv_clk" short_desc="" value="30" activation_logic="(feature_REVC &amp;&amp; feature_CLK_BUFF)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Only available on GPIO_0.  Outputs buffered version of divided clock, making it sinusoidal.  Output low while in SLEEP state and SPI_ACTIVE states as the divided clock source is not running, and output divided XTAL in all other states.  The divider is configured using </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:DIVIDED_BUFCLK_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_rx_data_clk" short_desc="" value="31" activation_logic="(!mode_EZR2 &amp;&amp; feature_REVC &amp;&amp; feature_TX &amp;&amp; feature_RX)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs TX or RX data CLK to be used in conjunction with TX or RX Data pin depending on the current power state.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_state" short_desc="" value="32" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output is set high while in TX state and is low otherwise.  The TX_STATE and RX_STATE signals are typically used for control of peripheral circuits (e.g., a T/R Switch).</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_state" short_desc="" value="33" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output is set high while in RX state and is low otherwise. The TX_STATE and RX_STATE signals are typically used for control of peripheral circuits (e.g., a T/R Switch).</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_fifo_full" short_desc="" value="34" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="!mode_EZR2" visibility_logic="">
            <text>This output is high while the number of bytes stored in the RX FIFO exceeds the threshold value set by the </text>
            <reference ref_type="ref_prop" ref_text="PKT_RX_THRESHOLD"/>
            <text> property, and is low otherwise.</text>
          </description>
          <description activation_logic="mode_EZR2" visibility_logic="">
            <text>This output is high while the number of bytes stored in the RX FIFO exceeds the threshold value set by the ezconfig array, and is low otherwise.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_fifo_empty" short_desc="" value="35" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="!mode_EZR2" visibility_logic="">
            <text>This output is high while the number of bytes of empty space in the TX FIFO exceeds the threshold value set by the </text>
            <reference ref_type="ref_prop" ref_text="PKT_TX_THRESHOLD"/>
            <text> property, and is low otherwise.</text>
          </description>
          <description activation_logic="mode_EZR2" visibility_logic="">
            <text>This output is high while the number of bytes of empty space in the TX FIFO exceeds the threshold value set by the ezconfig array, and is low otherwise.</text>
          </description>
        </descriptions><comments/></enum><enum name="low_batt" short_desc="" value="36" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output is high while the battery voltage drops below the threshold value set by the GLOBAL_LOW_BATT_THRESH property, and is low otherwise.</text>
          </description>
        </descriptions><comments/></enum><enum name="cca_latch" short_desc="" value="37" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_MODEM_GRP" visibility_logic="">
            <text>This output goes high if the Current RSSI signal exceeds the threshold                           value set by the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text> property and remains high (i.e., is latched)                           even if the Current RSSI signal subsequently drops below the threshold value.  The signal                           returns low upon detection of the Sync Word or upon exiting RX state.</text>
          </description>
          <description activation_logic="!feature_MODEM_GRP" visibility_logic="">
            <text>This output goes high if the Current RSSI signal exceeds the threshold                           and remains high (i.e., is latched) even if the Current RSSI signal subsequently drops
                          below the threshold value.  The signal returns low upon detection of the Sync Word or upon                           exiting RX state.</text>
          </description>
        </descriptions><comments/></enum><enum name="hopped" short_desc="" value="38" activation_logic="mode_PRO2 &amp;&amp; feature_RX &amp;&amp; feature_RX_HOP_GRP" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output toggles (i.e., switches from low to high, or high to low) whenever an automatic hop within the RX Hop Table occurs.  This signal is not affected by a manual hop initiated through the </text>
            <reference ref_type="ref_cmd" ref_text="RX_HOP"/>
            <text> command.</text>
          </description>
        </descriptions><comments/></enum><enum name="hop_table_wrap" short_desc="" value="39" activation_logic="mode_PRO2 &amp;&amp; feature_RX &amp;&amp; feature_RX_HOP_GRP" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output toggles (i.e., switches from low to high, or high to low) whenever the automatic hop table wraps.  This signal is not affected by a manual hop initiated through the </text>
            <reference ref_type="ref_cmd" ref_text="RX_HOP"/>
            <text> command.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="GPIO_PIN_STATE" id="5f345b81-62d6-11e4-8bd2-180373e564d0"><enum name="inactive" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin was read back as a 0.</text>
          </description>
        </descriptions><comments/></enum><enum name="active" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin was read back as a 1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="GPIO_PULL_CTL" id="5f345b80-62d6-11e4-8531-180373e564d0"><enum name="pull_dis" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable pull-up resistor (recommended setting if the pin is driven from an external source, other than an open-drain source).</text>
          </description>
        </descriptions><comments/></enum><enum name="pull_en" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable pull-up resistor.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="IE154_INT_CTL_CHIP_INT_STATUS_EN" id="6000ff8e-62d6-11e4-b8eb-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable pending interrupts in the Chip Status group from asserting nNIRQ.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable pending interrupts in the Chip Status group to assert nNIRQ.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="IE154_STATUS" id="5f27ff1e-62d6-11e4-9a69-180373e564d0"><enum name="status_success" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The operation completed successfully.</text>
          </description>
        </descriptions><comments/></enum><enum name="status_ack_timing_invalid" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Command issued at innappropriate time, either after the auto ACK has been sent or before starting to receive a valid packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="status_sequence_number_invalid" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Command issued at an appropriate time, but with the wrong sequence number.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="INT_CTL_ENABLE_CHIP_INT_STATUS_EN" id="5fbdb345-62d6-11e4-8ee3-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable pending interrupts in the Chip Status group from asserting nNIRQ.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable pending interrupts in the Chip Status group to assert nNIRQ.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="LOGIC" id="5fbffd4b-62d6-11e4-ae6c-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Logical result from this Match byte is AND'ed with the logical result from previous MATCH field(s).</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Logical result from this Match byte is OR'ed with the logical result from previous MATCH field(s).</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MANCHESTER" id="5fe93135-62d6-11e4-8b7e-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable Manchester decoding on this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable Manchester decoding on this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MOD_SOURCE" id="5f2c6c0a-62d6-11e4-a498-180373e564d0"><enum name="PACKET" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The modulation is sourced from the TX FIFO in the packet handler.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIRECT" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The modulation is sourced in real-time (i.e., TX Direct Mode) from a GPIO pin, as selected by the TX_DIRECT_MODE_GPIO field.</text>
          </description>
        </descriptions><comments/></enum><enum name="PSEUDO" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>The modulation is sourced from the internal pseudo-random generator.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODE" id="60324a0c-62d6-11e4-8580-180373e564d0"><enum name="busy" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Channel is busy</text>
          </description>
        </descriptions><comments/></enum><enum name="clear" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Channel is clear</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODEM_INT_STATUS_EN" id="5f2cba2d-62d6-11e4-b885-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable pending interrupts in rx mode group from asserting nNIRQ.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable pending interrupts in rx mode group to assert nNIRQ.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODEM_RAW_SEARCH2_SCHPRD_HI" id="5fd0eda7-62d6-11e4-b791-180373e564d0"><enum name="SEARCH_2TB" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 2*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_3TB" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 3*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_4TB" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 4*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_5TB" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 5*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_8TB" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 8*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_12TB" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 12*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_14TB" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 14*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_16TB" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 16*TB</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODEM_RAW_SEARCH2_SCHPRD_LOW" id="5fd114b4-62d6-11e4-94a5-180373e564d0"><enum name="SEARCH_2TB" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 2*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_3TB" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 3*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_4TB" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 4*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_5TB" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 5*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_8TB" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 8*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_12TB" short_desc="" value="5" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 12*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_14TB" short_desc="" value="6" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 14*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_16TB" short_desc="" value="7" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 16*TB</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODEM_RAW_SEARCH_SCHPRD_HI" id="5fcd1cf6-62d6-11e4-9e82-180373e564d0"><enum name="SEARCH_2TB" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 2*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_4TB" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 4*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_8TB" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 8*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_16TB" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 16*TB</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODEM_RAW_SEARCH_SCHPRD_HI" id="5fcd6b18-62d6-11e4-8703-180373e564d0"><enum name="SEARCH_2TB" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 2*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_4TB" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 4*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_8TB" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 8*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_16TB" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 16*TB</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODEM_RAW_SEARCH_SCHPRD_LOW" id="5fcd9230-62d6-11e4-a4a4-180373e564d0"><enum name="SEARCH_2TB" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 2*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_4TB" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 4*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_8TB" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 8*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_16TB" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 16*TB</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="MODEM_RAW_SEARCH_SCHPRD_LOW" id="5fcd1cf8-62d6-11e4-9b42-180373e564d0"><enum name="SEARCH_2TB" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 2*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_4TB" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 4*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_8TB" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 8*TB</text>
          </description>
        </descriptions><comments/></enum><enum name="SEARCH_16TB" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Search window period = 16*TB</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="NIRQ_MODE" id="5f33711c-62d6-11e4-ab41-180373e564d0"><enum name="donothing" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Behavior of this pin is not modified.</text>
          </description>
        </descriptions><comments/></enum><enum name="tristate" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Input and output drivers disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="drive0" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS output and driven low.</text>
          </description>
        </descriptions><comments/></enum><enum name="drive1" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS output and driven high.</text>
          </description>
        </descriptions><comments/></enum><enum name="input" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS input. This is used for all GPIO functions that require the pin to be an input (e.g., TXDATA input for TX Direct Mode).     However, configuration of this pin as an input does NOT additionally select which internal circuit receives that input;     that functionality is controlled by other properties, as appropriate.</text>
          </description>
        </descriptions><comments/></enum><enum name="div_clk" short_desc="" value="7" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the divided clock signal (or the divided boot clock signal in SPI ACTIVE state).  This output is               low while the chip is in SLEEP state as the source (e.g., the Xtal Oscillator) for the divided clock               signal is not running, and outputs the divided XtalOsc signal in all other states.               The divider is configured using the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:DIVIDED_CLK_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="cts" short_desc="" value="8" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clear To Send signal.  This output goes high when the command handler is able to receive a new command, and is low otherwise.</text>
          </description>
        </descriptions><comments/></enum><enum name="sdo" short_desc="" value="11" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the Serial Data Out (SDO) signal for the SPI bus.</text>
          </description>
        </descriptions><comments/></enum><enum name="por" short_desc="" value="12" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes low during Power-On Reset and goes high upon completion of POR.</text>
          </description>
        </descriptions><comments/></enum><enum name="en_pa" short_desc="" value="15" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when the internal PA is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_data_clk" short_desc="" value="16" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the TX Data Clock signal.  This signal is a square wave at the selected TX data rate, and is intended for use in TX Direct Synchronous Mode (i.e., in conjunction with a pin configured for TX Data Input).</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_data_clk" short_desc="" value="17" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the RX Data CLK signal.  This signal is nominally a square wave that is synchronized to the received data rate, and is typically used to latch the RX Data signal into the host MCU. </text>
          </description>
        </descriptions><comments/></enum><enum name="en_lna" short_desc="" value="18" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes low when the internal LNA is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_data" short_desc="" value="19" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the TX data bits pulled from the TX FIFO and sent to the TX modulator.  This is an output signal (primarily for diagnostic purposes) and is NOT used as an input for TX Direct Sync/Async mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_data" short_desc="" value="20" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the demodulated RX Data stream, after synchronization and re-timing by the local RX Data Clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_raw_data" short_desc="" value="21" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the demodulated RX Raw Data stream, prior to synchronization and re-timing by the local RX Data Clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="antenna_1_sw" short_desc="" value="22" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Antenna-1 Switch signal used for control of an RF switch during Antenna Diversity operation.  This signal normally assumes the complementary polarity of the Antenna-2 Switch signal (except during SLEEP state).</text>
          </description>
        </descriptions><comments/></enum><enum name="antenna_2_sw" short_desc="" value="23" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Antenna-2 Switch signal used for control of an RF switch during Antenna Diversity operation.  This signal normally assumes the complementary polarity of the Antenna-1 Switch signal (except during SLEEP state).</text>
          </description>
        </descriptions><comments/></enum><enum name="valid_preamble" short_desc="" value="24" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when a valid preamble is detected, and returns low after the packet is received or Sync Word timeout occurs.</text>
          </description>
        </descriptions><comments/></enum><enum name="invalid_preamble" short_desc="" value="25" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_PREAMBLE_GRP" visibility_logic="">
            <text>Output low normally, pulses output high when the preamble is not                           detected within a period time (determined by </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_STD_2:RX_PREAMBLE_TIMEOUT"/>
            <text>)                           after the demodulator is enabled.</text>
          </description>
          <description activation_logic="!feature_PREAMBLE_GRP" visibility_logic="">
            <text>Output low normally, pulses output high when the preamble is not                           detected within a period time after the demodulator is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="sync_word_detect" short_desc="" value="26" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when a Sync Word is detected, and returns low after the packet is received. </text>
          </description>
        </descriptions><comments/></enum><enum name="cca" short_desc="" value="27" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_MODEM_GRP" visibility_logic="">
            <text>Clear Channel Assessment.  This output goes high when the Current RSSI signal exceeds the threshold                           value set by the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text> property, and is low when the Current RSSI is below threshold.                            This is a real-time (non-latched) signal.</text>
          </description>
          <description activation_logic="!feature_MODEM_GRP" visibility_logic="">
            <text>Clear Channel Assessment.  This output goes high when the Current RSSI signal exceeds the threshold,                           and is low when the Current RSSI is below threshold.                            This is a real-time (non-latched) signal.</text>
          </description>
        </descriptions><comments/></enum><enum name="pkt_trace" short_desc="" value="29" activation_logic="(feature_REVC &amp;&amp; feature_PTI)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs packet trace data when not in sleep state.  Output low when in sleep state.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_rx_data_clk" short_desc="" value="31" activation_logic="(!mode_EZR2 &amp;&amp; feature_REVC &amp;&amp; feature_TX &amp;&amp; feature_RX)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs TX or RX data CLK to be used in conjunction with TX or RX Data pin depending on the current power state.</text>
          </description>
        </descriptions><comments/></enum><enum name="nirq" short_desc="" value="39" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revBlA"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Active low interrupt signal.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PATCH_IMAGE_FUNC_ENUM" id="6003e5d6-62d6-11e4-a6f9-180373e564d0"><enum name="BOOT" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Boot Loader - No image is loaded.</text>
          </description>
        </descriptions><comments/></enum><enum name="TRX" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transceiver.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PH_INT_STATUS_EN" id="5f2cba2e-62d6-11e4-bcb1-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable pending interrupts in tx mode group from asserting nNIRQ.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable pending interrupts in tx mode group to assert nNIRQ.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PHY" id="5ffd07dc-62d6-11e4-b8ec-180373e564d0"><enum name="std" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>802.15.4 standard phy</text>
          </description>
        </descriptions><comments/></enum><enum name="g" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>802.15.4g phy</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PKT_CONFIG_MANCH_ENUM" id="5fe38bc1-62d6-11e4-b486-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable manchester encoding/decoding on this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable manchester encoding/decoding on this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PKT_CRC_EN" id="5f2c9320-62d6-11e4-b5ad-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable CRC calculation over this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable CRC calculation over this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PN_START" id="5f2cba30-62d6-11e4-a244-180373e564d0"><enum name="enum_0" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Continue PN generation using last state from previous packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Load PN engine with the seed value at the start of Field 1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="POLARITY" id="5fbffd4a-62d6-11e4-8e32-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Logical result is TRUE if the comparison matches.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Logical result is TRUE if the comparison does not match.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="POWER_UP_FUNC_ENUM" id="6002ad42-62d6-11e4-8fa6-180373e564d0"><enum name="BOOT" short_desc="" value="0" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Stay in boot mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="PRO" short_desc="" value="1" activation_logic="mode_PRO2" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Power the chip up into EZRadio PRO functional mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154" short_desc="" value="2" activation_logic="mode_PRO2 &amp;&amp; mode_IE154" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Power the chip up into IEEE 802.15.4 functional mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="MBUS" short_desc="" value="3" activation_logic="mode_PRO2 &amp;&amp; mode_IE154 &amp;&amp; mode_MBUS" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Power the chip up into MBUS functional mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="EZRADIO" short_desc="" value="1" activation_logic="mode_EZR2" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Power the chip up into EZRadio functional mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="LOADED" short_desc="" value="63" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Firmware image already loaded, just complete booting the device.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PROTOCOL" id="5f2cba31-62d6-11e4-be56-180373e564d0"><enum name="GENERIC" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet format is generic, no dynamic reprogramming of packet handler properties.</text>
          </description>
        </descriptions><comments/></enum><enum name="ie154G" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Packet format is IEEE802.15.4g compliant. The following properties are overriden: PKT_CRC_CONFIG, CRC_ENDIAN/BIT_ORDER in PKT_CONFG1 for TX and RX, PKT_FIELD_1_CRC_CONFIG for RX. Other applicable properties in the packet handler group still need to be programmed. Field 1 should have the length of 16 bits to contain the PHR with PKT_LEN_FIELD_SOURCE set to 1 for RX. PSDU field shall use Field 2 with variable length. Field 2 length should be set to the maximum allowed including the anticipated FCS length. It is anticipated that the FCS will be calculated by the host and transmitted over the air.  PHR and FCS will be put in the FIFO for the host to retrieve and check. Therefore, CRC shouldn't be enabled.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="PTI_EN" id="6001c2e8-62d6-11e4-9788-180373e564d0"><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Enable PTI signal to GPIO.  GPIO must be configured using </text>
            <reference ref_type="ref_cmd" ref_text="GPIO_PIN_CFG"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Disable PTI signal to GPIO.  GPIO must be configured using </text>
            <reference ref_type="ref_cmd" ref_text="GPIO_PIN_CFG"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RADIO_OPERATING_MODE_PHASE" id="60329829-62d6-11e4-b5bd-180373e564d0"><enum name="IE154_MODE_IDLE" short_desc="" value="512" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154_IDLE_MODE</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_EXIT" short_desc="" value="768" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154_TX_MODE</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_EXIT" short_desc="" value="1024" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154_RX_MODE</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_RECV_IDLE" short_desc="" value="1025" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Waiting for the preamble of an ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_RECV_PHY_HDR" short_desc="" value="1026" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Phy Header of the ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_RECV_MAC_HDR_FCF" short_desc="" value="1027" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Frame Control Field of the ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_RECV_MAC_HDR_SEQ_NUM" short_desc="" value="1028" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Sequence Number of the ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_RECV_MAC_HDR_DEST_ADDR" short_desc="" value="1029" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Destination Address of an ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_RECV_MAC_HDR_SRC_ADDR" short_desc="" value="1030" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Source Address of an ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_RECV_PKT" short_desc="" value="1031" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the packet payload of the ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_XMIT_WAIT_FOR_RAMP" short_desc="" value="1040" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Waiting for PA to ramp to transmit packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_TX_PHASE_XMIT_PKT" short_desc="" value="1041" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmitting packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_RECV_IDLE" short_desc="" value="769" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Waiting for the preamble of an packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_RECV_PHY_HDR" short_desc="" value="770" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Phy Header of the packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_RECV_MAC_HDR_FCF" short_desc="" value="771" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Frame Control Field of the packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_RECV_MAC_HDR_SEQ_NUM" short_desc="" value="772" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Sequence Number of the packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_RECV_MAC_HDR_DEST_ADDR" short_desc="" value="773" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Destination Address of an packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_RECV_MAC_HDR_SRC_ADDR" short_desc="" value="774" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the Source Address of an packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_RECV_PKT" short_desc="" value="775" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Receiving the packet payload of the packet.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_XMIT_WAIT_FOR_RAMP" short_desc="" value="784" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Waiting for PA to ramp to transmit the ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_RX_PHASE_XMIT_PKT" short_desc="" value="785" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmitting the ACK.</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_CCA_PHASE_TEST_CHANNEL_CLEAR" short_desc="" value="16385" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154_CCA_MODE_PHASE_TEST_CHANNEL_CLEAR</text>
          </description>
        </descriptions><comments/></enum><enum name="IE154_MODE_ED_PHASE_ENERGY_DETECT" short_desc="" value="1281" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>IE154_ED_MODE_PHASE_ENERGY_DETECT</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RAWGAIN" id="5fcde052-62d6-11e4-a66d-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Gain = 8.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Gain = 4.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_2" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Gain = 2.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_3" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Gain = 1.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="RX_START_ENUM" id="6025515f-62d6-11e4-bc56-180373e564d0"><enum name="immediate" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start RX immediately.</text>
          </description>
        </descriptions><comments/></enum><enum name="wut" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start RX when wake up timer expires.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SCH_FRZEN" id="5f2cba2c-62d6-11e4-a520-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not freeze the Moving Average or Min-Max slicing threshold search engine upon switching to low gear.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Freeze the Moving Average or Min-Max slicing threshold search engine upon switching to low gear.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SDO_MODE" id="5f33e64c-62d6-11e4-9528-180373e564d0"><enum name="donothing" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Behavior of this pin is not modified.</text>
          </description>
        </descriptions><comments/></enum><enum name="tristate" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Input and output drivers disabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="drive0" short_desc="" value="2" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS output and driven low.</text>
          </description>
        </descriptions><comments/></enum><enum name="drive1" short_desc="" value="3" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS output and driven high.</text>
          </description>
        </descriptions><comments/></enum><enum name="input" short_desc="" value="4" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Pin is configured as a CMOS input. This is used for all GPIO functions that require the pin to be an input (e.g., TXDATA input for TX Direct Mode).     However, configuration of this pin as an input does NOT additionally select which internal circuit receives that input;     that functionality is controlled by other properties, as appropriate.</text>
          </description>
        </descriptions><comments/></enum><enum name="32k_clk" short_desc="" value="5" activation_logic="feature_32K_CLK" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_GLOBAL_GRP" visibility_logic="">
            <text>Outputs 32 kHz clock selected using </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:CLK_32K_SEL"/>
            <text>.                            Output low if the 32 kHz clock is not enabled.</text>
          </description>
          <description activation_logic="!feature_GLOBAL_GRP" visibility_logic="">
            <text>Outputs 32 kHz clock selected using.  Output low if the 32 kHz clock is not enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="div_clk" short_desc="" value="7" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the divided clock signal (or the divided boot clock signal in SPI ACTIVE state).  This output is               low while the chip is in SLEEP state as the source (e.g., the Xtal Oscillator) for the divided clock               signal is not running, and outputs the divided XtalOsc signal in all other states.               The divider is configured using the </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_CLK_CFG:DIVIDED_CLK_SEL"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="cts" short_desc="" value="8" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Clear To Send signal.  This output goes high when the command handler is able to receive a new command, and is low otherwise.</text>
          </description>
        </descriptions><comments/></enum><enum name="sdo" short_desc="" value="11" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the Serial Data Out (SDO) signal for the SPI bus.</text>
          </description>
        </descriptions><comments/></enum><enum name="por" short_desc="" value="12" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes low during Power-On Reset and goes high upon completion of POR.</text>
          </description>
        </descriptions><comments/></enum><enum name="wut" short_desc="" value="14" activation_logic="(mode_PRO2)" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output is normally low, and pulses high for 2</text>
            <sup text="(WUT_R+1)"/>
            <text> cycles of the 32 kHz clock upon expiration of the Wake-Up Timer (WUT). The 32 kHz clock must be enabled in order to use the WUT.  The period of the WUT is configured using </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_M"/>
            <text>, and </text>
            <reference ref_type="ref_prop" ref_text="GLOBAL_WUT_R"/>
            <text> and enabled by </text>
            <reference ref_type="ref_prop_field" ref_text="GLOBAL_WUT_CONFIG:WUT_EN"/>
            <text>.</text>
          </description>
        </descriptions><comments/></enum><enum name="en_pa" short_desc="" value="15" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when the internal PA is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_data_clk" short_desc="" value="16" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the TX Data Clock signal.  This signal is a square wave at the selected TX data rate, and is intended for use in TX Direct Synchronous Mode (i.e., in conjunction with a pin configured for TX Data Input).</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_data_clk" short_desc="" value="17" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the RX Data CLK signal.  This signal is nominally a square wave that is synchronized to the received data rate, and is typically used to latch the RX Data signal into the host MCU. </text>
          </description>
        </descriptions><comments/></enum><enum name="en_lna" short_desc="" value="18" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes low when the internal LNA is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="tx_data" short_desc="" value="19" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the TX data bits pulled from the TX FIFO and sent to the TX modulator.  This is an output signal (primarily for diagnostic purposes) and is NOT used as an input for TX Direct Sync/Async mode.</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_data" short_desc="" value="20" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the demodulated RX Data stream, after synchronization and re-timing by the local RX Data Clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="rx_raw_data" short_desc="" value="21" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Outputs the demodulated RX Raw Data stream, prior to synchronization and re-timing by the local RX Data Clock.</text>
          </description>
        </descriptions><comments/></enum><enum name="antenna_1_sw" short_desc="" value="22" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Antenna-1 Switch signal used for control of an RF switch during Antenna Diversity operation.  This signal normally assumes the complementary polarity of the Antenna-2 Switch signal (except during SLEEP state).</text>
          </description>
        </descriptions><comments/></enum><enum name="antenna_2_sw" short_desc="" value="23" activation_logic="feature_ANT_DIVERSITY &amp;&amp; feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Antenna-2 Switch signal used for control of an RF switch during Antenna Diversity operation.  This signal normally assumes the complementary polarity of the Antenna-1 Switch signal (except during SLEEP state).</text>
          </description>
        </descriptions><comments/></enum><enum name="valid_preamble" short_desc="" value="24" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when a valid preamble is detected, and returns low after the packet is received or Sync Word timeout occurs.</text>
          </description>
        </descriptions><comments/></enum><enum name="invalid_preamble" short_desc="" value="25" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_PREAMBLE_GRP" visibility_logic="">
            <text>Output low normally, pulses output high when the preamble is not                           detected within a period time (determined by </text>
            <reference ref_type="ref_prop_field" ref_text="PREAMBLE_CONFIG_STD_2:RX_PREAMBLE_TIMEOUT"/>
            <text>)                           after the demodulator is enabled.</text>
          </description>
          <description activation_logic="!feature_PREAMBLE_GRP" visibility_logic="">
            <text>Output low normally, pulses output high when the preamble is not                           detected within a period time after the demodulator is enabled.</text>
          </description>
        </descriptions><comments/></enum><enum name="sync_word_detect" short_desc="" value="26" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>This output goes high when a Sync Word is detected, and returns low after the packet is received. </text>
          </description>
        </descriptions><comments/></enum><enum name="cca" short_desc="" value="27" activation_logic="feature_RX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="feature_MODEM_GRP" visibility_logic="">
            <text>Clear Channel Assessment.  This output goes high when the Current RSSI signal exceeds the threshold                           value set by the </text>
            <reference ref_type="ref_prop" ref_text="MODEM_RSSI_THRESH"/>
            <text> property, and is low when the Current RSSI is below threshold.                            This is a real-time (non-latched) signal.</text>
          </description>
          <description activation_logic="!feature_MODEM_GRP" visibility_logic="">
            <text>Clear Channel Assessment.  This output goes high when the Current RSSI signal exceeds the threshold,                           and is low when the Current RSSI is below threshold.                            This is a real-time (non-latched) signal.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SEND_ALT_CRC" id="5fe6c020-62d6-11e4-9ff1-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not Transmit ALT CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmit ALT CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SEND_ALT_CRC" id="5fe51269-62d6-11e4-a804-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not Transmit ALT CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmit ALT CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SEND_CRC" id="5fe6c01f-62d6-11e4-ba72-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not Transmit CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmit CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SEND_CRC" id="5fe51268-62d6-11e4-95a6-180373e564d0"><enum name="enum_0" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Do not Transmit CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum><enum name="enum_1" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Transmit CRC at the end of this field.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SRC_ADDR_EVENT_DELAY" id="5ffedc9e-62d6-11e4-b6d9-180373e564d0"><enum name="NONE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SRC_ADDR events post normally.</text>
          </description>
        </descriptions><comments/></enum><enum name="MAC_CMD_BYTE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>If a SRC_ADDR event occurs, the event will post one byte later after receiving the MAC command byte.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SRC_ADDR_EVENT_ONLY_ON_ACK_REQUESTS" id="5ffeb595-62d6-11e4-af8a-180373e564d0"><enum name="ENABLE" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SRC_ADDR events will only be posted for incoming frames which have the ACK Requested bit set in their Frame Control Field.</text>
          </description>
        </descriptions><comments/></enum><enum name="DISABLE" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>SRC_ADDR events will be posted for all incoming frame with a source address field available to read from the Rx FIFO.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="SYNC_CONFIG_MANCH_ENUM" id="5ff873dd-62d6-11e4-8feb-180373e564d0"><enum name="DISABLED" short_desc="" value="0" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync word is not manchester encoded.</text>
          </description>
        </descriptions><comments/></enum><enum name="ENABLED" short_desc="" value="1" activation_logic="" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Sync word is manchester encoded.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="TX_START_ENUM" id="6021328c-62d6-11e4-a705-180373e564d0"><enum name="IMMEDIATE" short_desc="" value="0" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start TX immediately.</text>
          </description>
        </descriptions><comments/></enum><enum name="WUT" short_desc="" value="1" activation_logic="feature_TX" visibility_logic="access_PUBLIC" status="complete" status_detail="" release_detail="revB1A"><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>Start TX upon expiration of the Wake-Up Timer.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
    <enum_set name="XTAL_TICK_UNITS" id="5ffd55fa-62d6-11e4-845d-180373e564d0"><enum name="DIV_1" short_desc="" value="0" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>XTAL tick unit time is crystal tick divided by 1.</text>
          </description>
        </descriptions><comments/></enum><enum name="DIV_256" short_desc="" value="1" activation_logic="" visibility_logic="access_FACTORY" status="complete" status_detail="" release_detail=""><changelog/><descriptions>
          <description activation_logic="" visibility_logic="">
            <text>XTAL tick unit time is crystal tick divided by 256.</text>
          </description>
        </descriptions><comments/></enum></enum_set>
  </enum_sets>
</root>
