Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Jun 13 16:36:44 2018
| Host         : hover running 64-bit Arch Linux
| Command      : report_methodology -file lab3_3_divider_methodology_drc_routed.rpt -pb lab3_3_divider_methodology_drc_routed.pb -rpx lab3_3_divider_methodology_drc_routed.rpx
| Design       : lab3_3_divider
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell                          | 4          |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 2          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin sub_pipe3b/q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin sub_pipe3b/q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin sub_pipe3b/q2_reg_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin sub_pipe3b/sig_syn_reg/C is not reached by a timing clock
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: /home/wings/OneDrive/Labs/DigitalCircuitLabs/lab3/DigitalCircuit_Lab3/DigitalCircuit_Lab3.srcs/constrs_1/Nexys4_Master.xdc (Line: 10))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: /home/wings/OneDrive/Labs/DigitalCircuitLabs/lab3/DigitalCircuit_Lab3/DigitalCircuit_Lab3.srcs/constrs_1/new/lab3_3.xdc (Line: 10))
Related violations: <none>

XDCC-4#2 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: /home/wings/OneDrive/Labs/DigitalCircuitLabs/lab3/DigitalCircuit_Lab3/DigitalCircuit_Lab3.srcs/constrs_1/new/lab3_3.xdc (Line: 10))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: /home/wings/OneDrive/Labs/DigitalCircuitLabs/lab3/DigitalCircuit_Lab3/DigitalCircuit_Lab3.srcs/constrs_1/new/lab3_1b.xdc (Line: 14))
Related violations: <none>


