set_property PACKAGE_PIN M11 [get_ports rst]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property PACKAGE_PIN F23 [get_ports clk_p]
set_property PACKAGE_PIN E23 [get_ports clk_n]
set_property IOSTANDARD LVDS [get_ports clk_p]
set_property IOSTANDARD LVDS [get_ports clk_n]

#====================  Row 0, Col 0: C[0][0][0..4]  ====================
set_property PACKAGE_PIN H14 [get_ports {C[0][0][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][0][0]}]

set_property PACKAGE_PIN D9 [get_ports {C[0][0][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][0][1]}]

set_property PACKAGE_PIN B20 [get_ports {C[0][0][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][0][2]}]

set_property PACKAGE_PIN A6 [get_ports {C[0][0][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][0][3]}]

set_property PACKAGE_PIN L13 [get_ports {C[0][0][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][0][4]}]

#====================  Row 0, Col 1: C[0][1][0..4]  ====================
set_property PACKAGE_PIN M13 [get_ports {C[0][1][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][1][0]}]

set_property PACKAGE_PIN J10 [get_ports {C[0][1][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][1][1]}]

set_property PACKAGE_PIN K10 [get_ports {C[0][1][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][1][2]}]

set_property PACKAGE_PIN L10 [get_ports {C[0][1][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][1][3]}]

set_property PACKAGE_PIN J11 [get_ports {C[0][1][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][1][4]}]

#====================  Row 0, Col 2: C[0][2][0..4]  ====================
set_property PACKAGE_PIN B21 [get_ports {C[0][2][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][2][0]}]

set_property PACKAGE_PIN K12 [get_ports {C[0][2][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][2][1]}]

set_property PACKAGE_PIN B14 [get_ports {C[0][2][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][2][2]}]

set_property PACKAGE_PIN K14 [get_ports {C[0][2][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][2][3]}]

set_property PACKAGE_PIN K13 [get_ports {C[0][2][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][2][4]}]

#====================  Row 0, Col 3: C[0][3][0..4]  ====================
set_property PACKAGE_PIN L14 [get_ports {C[0][3][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][3][0]}]

set_property PACKAGE_PIN F7 [get_ports {C[0][3][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][3][1]}]

set_property PACKAGE_PIN C8 [get_ports {C[0][3][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][3][2]}]

set_property PACKAGE_PIN B15 [get_ports {C[0][3][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][3][3]}]

set_property PACKAGE_PIN A22 [get_ports {C[0][3][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[0][3][4]}]

#====================  Row 1, Col 0: C[1][0][0..4]  ====================
set_property PACKAGE_PIN E7 [get_ports {C[1][0][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][0][0]}]

set_property PACKAGE_PIN F10 [get_ports {C[1][0][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][0][1]}]

set_property PACKAGE_PIN E9 [get_ports {C[1][0][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][0][2]}]

set_property PACKAGE_PIN G9 [get_ports {C[1][0][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][0][3]}]

set_property PACKAGE_PIN H9 [get_ports {C[1][0][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][0][4]}]

#====================  Row 1, Col 1: C[1][1][0..4]  ====================
set_property PACKAGE_PIN B19 [get_ports {C[1][1][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][1][0]}]

set_property PACKAGE_PIN B18 [get_ports {C[1][1][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][1][1]}]

set_property PACKAGE_PIN H11 [get_ports {C[1][1][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][1][2]}]

set_property PACKAGE_PIN E10 [get_ports {C[1][1][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][1][3]}]

set_property PACKAGE_PIN F12 [get_ports {C[1][1][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][1][4]}]

#====================  Row 1, Col 2: C[1][2][0..4]  ====================
set_property PACKAGE_PIN A20 [get_ports {C[1][2][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][2][0]}]

set_property PACKAGE_PIN D10 [get_ports {C[1][2][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][2][1]}]

set_property PACKAGE_PIN D12 [get_ports {C[1][2][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][2][2]}]

set_property PACKAGE_PIN C11 [get_ports {C[1][2][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][2][3]}]

set_property PACKAGE_PIN C9 [get_ports {C[1][2][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][2][4]}]

#====================  Row 1, Col 3: C[1][3][0..4]  ====================
set_property PACKAGE_PIN B9 [get_ports {C[1][3][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][3][0]}]

set_property PACKAGE_PIN B8 [get_ports {C[1][3][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][3][1]}]

set_property PACKAGE_PIN A9 [get_ports {C[1][3][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][3][2]}]

set_property PACKAGE_PIN C18 [get_ports {C[1][3][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][3][3]}]

set_property PACKAGE_PIN A10 [get_ports {C[1][3][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[1][3][4]}]

#====================  Row 2, Col 0: C[2][0][0..4]  ====================
set_property PACKAGE_PIN B10 [get_ports {C[2][0][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][0][0]}]

set_property PACKAGE_PIN A7 [get_ports {C[2][0][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][0][1]}]

set_property PACKAGE_PIN A5 [get_ports {C[2][0][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][0][2]}]

set_property PACKAGE_PIN A11 [get_ports {C[2][0][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][0][3]}]

set_property PACKAGE_PIN B11 [get_ports {C[2][0][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][0][4]}]

#====================  Row 2, Col 1: C[2][1][0..4]  ====================
set_property PACKAGE_PIN A15 [get_ports {C[2][1][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][1][0]}]

set_property PACKAGE_PIN D7 [get_ports {C[2][1][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][1][1]}]

set_property PACKAGE_PIN G13 [get_ports {C[2][1][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][1][2]}]

set_property PACKAGE_PIN L11 [get_ports {C[2][1][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][1][3]}]

set_property PACKAGE_PIN L12 [get_ports {C[2][1][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][1][4]}]

#====================  Row 2, Col 2: C[2][2][0..4]  ====================
set_property PACKAGE_PIN E14 [get_ports {C[2][2][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][2][0]}]

set_property PACKAGE_PIN E15 [get_ports {C[2][2][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][2][1]}]

set_property PACKAGE_PIN C19 [get_ports {C[2][2][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][2][2]}]

set_property PACKAGE_PIN F15 [get_ports {C[2][2][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][2][3]}]

set_property PACKAGE_PIN F18 [get_ports {C[2][2][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][2][4]}]

#====================  Row 2, Col 3: C[2][3][0..4]  ====================
set_property PACKAGE_PIN F13 [get_ports {C[2][3][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][3][0]}]

set_property PACKAGE_PIN G16 [get_ports {C[2][3][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][3][1]}]

set_property PACKAGE_PIN H17 [get_ports {C[2][3][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][3][2]}]

set_property PACKAGE_PIN A13 [get_ports {C[2][3][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][3][3]}]

set_property PACKAGE_PIN H18 [get_ports {C[2][3][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[2][3][4]}]

#====================  Row 3, Col 0: C[3][0][0..4]  ====================
set_property PACKAGE_PIN A19 [get_ports {C[3][0][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][0][0]}]

set_property PACKAGE_PIN J16 [get_ports {C[3][0][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][0][1]}]

set_property PACKAGE_PIN K20 [get_ports {C[3][0][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][0][2]}]

set_property PACKAGE_PIN A18 [get_ports {C[3][0][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][0][3]}]

set_property PACKAGE_PIN J19 [get_ports {C[3][0][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][0][4]}]

#====================  Row 3, Col 1: C[3][1][0..4]  ====================
set_property PACKAGE_PIN K17 [get_ports {C[3][1][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][1][0]}]

set_property PACKAGE_PIN L15 [get_ports {C[3][1][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][1][1]}]

set_property PACKAGE_PIN G26 [get_ports {C[3][1][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][1][2]}]

set_property PACKAGE_PIN K19 [get_ports {C[3][1][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][1][3]}]

set_property PACKAGE_PIN G25 [get_ports {C[3][1][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][1][4]}]

#====================  Row 3, Col 2: C[3][2][0..4]  ====================
set_property PACKAGE_PIN C12 [get_ports {C[3][2][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][2][0]}]

set_property PACKAGE_PIN A12 [get_ports {C[3][2][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][2][1]}]

set_property PACKAGE_PIN C14 [get_ports {C[3][2][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][2][2]}]

set_property PACKAGE_PIN E13 [get_ports {C[3][2][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][2][3]}]

set_property PACKAGE_PIN J20 [get_ports {C[3][2][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][2][4]}]

#====================  Row 3, Col 3: C[3][3][0..4]  ====================
set_property PACKAGE_PIN A16 [get_ports {C[3][3][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][3][0]}]

set_property PACKAGE_PIN A17 [get_ports {C[3][3][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][3][1]}]

set_property PACKAGE_PIN B16 [get_ports {C[3][3][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][3][2]}]

set_property PACKAGE_PIN A14 [get_ports {C[3][3][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][3][3]}]

set_property PACKAGE_PIN B13 [get_ports {C[3][3][4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {C[3][3][4]}]



