

================================================================
== Vitis HLS Report for 'MLP_batch_nodes_600_300_s'
================================================================
* Date:           Mon Apr 12 19:27:01 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      622|      622|  6.220 us|  6.220 us|  606|  606|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%do_relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_relu" [GIN_compute.cpp:113]   --->   Operation 36 'read' 'do_relu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_out_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %d_out" [GIN_compute.cpp:113]   --->   Operation 37 'read' 'd_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%do_relu_c84 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 38 'alloca' 'do_relu_c84' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_out_c83 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 39 'alloca' 'd_out_c83' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c82 = alloca i64 1"   --->   Operation 40 'alloca' 'mlp_2_bias_V_load_loc_c82' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%do_relu_c81 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 41 'alloca' 'do_relu_c81' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%d_out_c80 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 42 'alloca' 'd_out_c80' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c79 = alloca i64 1"   --->   Operation 43 'alloca' 'mlp_2_bias_V_load_loc_c79' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%do_relu_c78 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 44 'alloca' 'do_relu_c78' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%d_out_c77 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 45 'alloca' 'd_out_c77' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c76 = alloca i64 1"   --->   Operation 46 'alloca' 'mlp_2_bias_V_load_loc_c76' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%do_relu_c75 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 47 'alloca' 'do_relu_c75' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%d_out_c74 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 48 'alloca' 'd_out_c74' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c73 = alloca i64 1"   --->   Operation 49 'alloca' 'mlp_2_bias_V_load_loc_c73' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%do_relu_c72 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 50 'alloca' 'do_relu_c72' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%d_out_c71 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 51 'alloca' 'd_out_c71' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c70 = alloca i64 1"   --->   Operation 52 'alloca' 'mlp_2_bias_V_load_loc_c70' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%do_relu_c69 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 53 'alloca' 'do_relu_c69' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%d_out_c68 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 54 'alloca' 'd_out_c68' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c67 = alloca i64 1"   --->   Operation 55 'alloca' 'mlp_2_bias_V_load_loc_c67' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%do_relu_c66 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 56 'alloca' 'do_relu_c66' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%d_out_c65 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 57 'alloca' 'd_out_c65' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c64 = alloca i64 1"   --->   Operation 58 'alloca' 'mlp_2_bias_V_load_loc_c64' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%do_relu_c63 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 59 'alloca' 'do_relu_c63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%d_out_c62 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 60 'alloca' 'd_out_c62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c61 = alloca i64 1"   --->   Operation 61 'alloca' 'mlp_2_bias_V_load_loc_c61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%do_relu_c60 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 62 'alloca' 'do_relu_c60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%d_out_c59 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 63 'alloca' 'd_out_c59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c58 = alloca i64 1"   --->   Operation 64 'alloca' 'mlp_2_bias_V_load_loc_c58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%do_relu_c57 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 65 'alloca' 'do_relu_c57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%d_out_c56 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 66 'alloca' 'd_out_c56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c55 = alloca i64 1"   --->   Operation 67 'alloca' 'mlp_2_bias_V_load_loc_c55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%do_relu_c54 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 68 'alloca' 'do_relu_c54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%d_out_c53 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 69 'alloca' 'd_out_c53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c52 = alloca i64 1"   --->   Operation 70 'alloca' 'mlp_2_bias_V_load_loc_c52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%do_relu_c51 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 71 'alloca' 'do_relu_c51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%d_out_c50 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 72 'alloca' 'd_out_c50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c49 = alloca i64 1"   --->   Operation 73 'alloca' 'mlp_2_bias_V_load_loc_c49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%do_relu_c48 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 74 'alloca' 'do_relu_c48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%d_out_c47 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 75 'alloca' 'd_out_c47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c46 = alloca i64 1"   --->   Operation 76 'alloca' 'mlp_2_bias_V_load_loc_c46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%do_relu_c45 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 77 'alloca' 'do_relu_c45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%d_out_c44 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 78 'alloca' 'd_out_c44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c43 = alloca i64 1"   --->   Operation 79 'alloca' 'mlp_2_bias_V_load_loc_c43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%do_relu_c42 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 80 'alloca' 'do_relu_c42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%d_out_c41 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 81 'alloca' 'd_out_c41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c40 = alloca i64 1"   --->   Operation 82 'alloca' 'mlp_2_bias_V_load_loc_c40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_load_loc_c = alloca i64 1"   --->   Operation 83 'alloca' 'mlp_2_bias_V_load_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%d_out_c39 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 84 'alloca' 'd_out_c39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%do_relu_c = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 85 'alloca' 'do_relu_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%d_out_c38 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 86 'alloca' 'd_out_c38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%d_out_c = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 87 'alloca' 'd_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_0_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 88 'alloca' 'mlp_weight_fifo_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_1_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 89 'alloca' 'mlp_weight_fifo_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_2_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 90 'alloca' 'mlp_weight_fifo_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_3_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 91 'alloca' 'mlp_weight_fifo_3_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_4_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 92 'alloca' 'mlp_weight_fifo_4_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_5_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 93 'alloca' 'mlp_weight_fifo_5_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_6_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 94 'alloca' 'mlp_weight_fifo_6_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_7_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 95 'alloca' 'mlp_weight_fifo_7_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_8_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 96 'alloca' 'mlp_weight_fifo_8_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_9_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 97 'alloca' 'mlp_weight_fifo_9_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_10_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 98 'alloca' 'mlp_weight_fifo_10_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_11_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 99 'alloca' 'mlp_weight_fifo_11_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_12_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 100 'alloca' 'mlp_weight_fifo_12_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_13_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 101 'alloca' 'mlp_weight_fifo_13_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_14_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 102 'alloca' 'mlp_weight_fifo_14_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_15_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 103 'alloca' 'mlp_weight_fifo_15_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (1.35ns)   --->   "%call_ln113 = call void @MLP_batch_nodes<600, 300>.entry162, i9 %d_out_read, i1 %do_relu_read, i9 %d_out_c, i9 %d_out_c38, i1 %do_relu_c" [GIN_compute.cpp:113]   --->   Operation 104 'call' 'call_ln113' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln108 = call void @load_mlp_weight_vector<600, 300>, i32 %mlp_weight_fifo_0_V_V, i9 %d_out_c, i9 %d_out_c39, i32 %mlp_2_weights_V" [GIN_compute.cpp:108]   --->   Operation 105 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_batch_nodes<600, 300>_Block_.split13_proc, i9 %d_out_c38, i32 %mlp_2_bias_V_load_loc_c, i32 %mlp_2_bias_V" [GIN_compute.cpp:113]   --->   Operation 106 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln108 = call void @load_mlp_weight_vector<600, 300>, i32 %mlp_weight_fifo_0_V_V, i9 %d_out_c, i9 %d_out_c39, i32 %mlp_2_weights_V" [GIN_compute.cpp:108]   --->   Operation 107 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_batch_nodes<600, 300>_Block_.split13_proc, i9 %d_out_c38, i32 %mlp_2_bias_V_load_loc_c, i32 %mlp_2_bias_V" [GIN_compute.cpp:113]   --->   Operation 108 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>58, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_2_bias_V_load_loc_c, i31 %mlp_in_local, i32 %mlp_out_local, i9 %d_out_c39, i1 %do_relu_c, i32 %mlp_2_bias_V_load_loc_c40, i9 %d_out_c41, i1 %do_relu_c42" [GIN_compute.cpp:113]   --->   Operation 109 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>58, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_2_bias_V_load_loc_c, i31 %mlp_in_local, i32 %mlp_out_local, i9 %d_out_c39, i1 %do_relu_c, i32 %mlp_2_bias_V_load_loc_c40, i9 %d_out_c41, i1 %do_relu_c42" [GIN_compute.cpp:113]   --->   Operation 110 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>59, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_2_bias_V_load_loc_c40, i31 %mlp_in_local1, i32 %mlp_out_local16, i9 %d_out_c41, i1 %do_relu_c42, i32 %mlp_2_bias_V_load_loc_c43, i9 %d_out_c44, i1 %do_relu_c45" [GIN_compute.cpp:113]   --->   Operation 111 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>59, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_2_bias_V_load_loc_c40, i31 %mlp_in_local1, i32 %mlp_out_local16, i9 %d_out_c41, i1 %do_relu_c42, i32 %mlp_2_bias_V_load_loc_c43, i9 %d_out_c44, i1 %do_relu_c45" [GIN_compute.cpp:113]   --->   Operation 112 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>60, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_2_bias_V_load_loc_c43, i31 %mlp_in_local2, i32 %mlp_out_local17, i9 %d_out_c44, i1 %do_relu_c45, i32 %mlp_2_bias_V_load_loc_c46, i9 %d_out_c47, i1 %do_relu_c48" [GIN_compute.cpp:113]   --->   Operation 113 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>60, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_2_bias_V_load_loc_c43, i31 %mlp_in_local2, i32 %mlp_out_local17, i9 %d_out_c44, i1 %do_relu_c45, i32 %mlp_2_bias_V_load_loc_c46, i9 %d_out_c47, i1 %do_relu_c48" [GIN_compute.cpp:113]   --->   Operation 114 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>61, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_2_bias_V_load_loc_c46, i31 %mlp_in_local3, i32 %mlp_out_local18, i9 %d_out_c47, i1 %do_relu_c48, i32 %mlp_2_bias_V_load_loc_c49, i9 %d_out_c50, i1 %do_relu_c51" [GIN_compute.cpp:113]   --->   Operation 115 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>61, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_2_bias_V_load_loc_c46, i31 %mlp_in_local3, i32 %mlp_out_local18, i9 %d_out_c47, i1 %do_relu_c48, i32 %mlp_2_bias_V_load_loc_c49, i9 %d_out_c50, i1 %do_relu_c51" [GIN_compute.cpp:113]   --->   Operation 116 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>62, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_2_bias_V_load_loc_c49, i31 %mlp_in_local4, i32 %mlp_out_local19, i9 %d_out_c50, i1 %do_relu_c51, i32 %mlp_2_bias_V_load_loc_c52, i9 %d_out_c53, i1 %do_relu_c54" [GIN_compute.cpp:113]   --->   Operation 117 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>62, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_2_bias_V_load_loc_c49, i31 %mlp_in_local4, i32 %mlp_out_local19, i9 %d_out_c50, i1 %do_relu_c51, i32 %mlp_2_bias_V_load_loc_c52, i9 %d_out_c53, i1 %do_relu_c54" [GIN_compute.cpp:113]   --->   Operation 118 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>63, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_2_bias_V_load_loc_c52, i31 %mlp_in_local5, i32 %mlp_out_local20, i9 %d_out_c53, i1 %do_relu_c54, i32 %mlp_2_bias_V_load_loc_c55, i9 %d_out_c56, i1 %do_relu_c57" [GIN_compute.cpp:113]   --->   Operation 119 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>63, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_2_bias_V_load_loc_c52, i31 %mlp_in_local5, i32 %mlp_out_local20, i9 %d_out_c53, i1 %do_relu_c54, i32 %mlp_2_bias_V_load_loc_c55, i9 %d_out_c56, i1 %do_relu_c57" [GIN_compute.cpp:113]   --->   Operation 120 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>64, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_2_bias_V_load_loc_c55, i31 %mlp_in_local6, i32 %mlp_out_local21, i9 %d_out_c56, i1 %do_relu_c57, i32 %mlp_2_bias_V_load_loc_c58, i9 %d_out_c59, i1 %do_relu_c60" [GIN_compute.cpp:113]   --->   Operation 121 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>64, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_2_bias_V_load_loc_c55, i31 %mlp_in_local6, i32 %mlp_out_local21, i9 %d_out_c56, i1 %do_relu_c57, i32 %mlp_2_bias_V_load_loc_c58, i9 %d_out_c59, i1 %do_relu_c60" [GIN_compute.cpp:113]   --->   Operation 122 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>65, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_2_bias_V_load_loc_c58, i31 %mlp_in_local7, i32 %mlp_out_local22, i9 %d_out_c59, i1 %do_relu_c60, i32 %mlp_2_bias_V_load_loc_c61, i9 %d_out_c62, i1 %do_relu_c63" [GIN_compute.cpp:113]   --->   Operation 123 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>65, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_2_bias_V_load_loc_c58, i31 %mlp_in_local7, i32 %mlp_out_local22, i9 %d_out_c59, i1 %do_relu_c60, i32 %mlp_2_bias_V_load_loc_c61, i9 %d_out_c62, i1 %do_relu_c63" [GIN_compute.cpp:113]   --->   Operation 124 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>66, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_2_bias_V_load_loc_c61, i31 %mlp_in_local8, i32 %mlp_out_local23, i9 %d_out_c62, i1 %do_relu_c63, i32 %mlp_2_bias_V_load_loc_c64, i9 %d_out_c65, i1 %do_relu_c66" [GIN_compute.cpp:113]   --->   Operation 125 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>66, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_2_bias_V_load_loc_c61, i31 %mlp_in_local8, i32 %mlp_out_local23, i9 %d_out_c62, i1 %do_relu_c63, i32 %mlp_2_bias_V_load_loc_c64, i9 %d_out_c65, i1 %do_relu_c66" [GIN_compute.cpp:113]   --->   Operation 126 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>67, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_2_bias_V_load_loc_c64, i31 %mlp_in_local9, i32 %mlp_out_local24, i9 %d_out_c65, i1 %do_relu_c66, i32 %mlp_2_bias_V_load_loc_c67, i9 %d_out_c68, i1 %do_relu_c69" [GIN_compute.cpp:113]   --->   Operation 127 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>67, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_2_bias_V_load_loc_c64, i31 %mlp_in_local9, i32 %mlp_out_local24, i9 %d_out_c65, i1 %do_relu_c66, i32 %mlp_2_bias_V_load_loc_c67, i9 %d_out_c68, i1 %do_relu_c69" [GIN_compute.cpp:113]   --->   Operation 128 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>68, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_2_bias_V_load_loc_c67, i31 %mlp_in_local10, i32 %mlp_out_local25, i9 %d_out_c68, i1 %do_relu_c69, i32 %mlp_2_bias_V_load_loc_c70, i9 %d_out_c71, i1 %do_relu_c72" [GIN_compute.cpp:113]   --->   Operation 129 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>68, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_2_bias_V_load_loc_c67, i31 %mlp_in_local10, i32 %mlp_out_local25, i9 %d_out_c68, i1 %do_relu_c69, i32 %mlp_2_bias_V_load_loc_c70, i9 %d_out_c71, i1 %do_relu_c72" [GIN_compute.cpp:113]   --->   Operation 130 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>69, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_2_bias_V_load_loc_c70, i31 %mlp_in_local11, i32 %mlp_out_local26, i9 %d_out_c71, i1 %do_relu_c72, i32 %mlp_2_bias_V_load_loc_c73, i9 %d_out_c74, i1 %do_relu_c75" [GIN_compute.cpp:113]   --->   Operation 131 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>69, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_2_bias_V_load_loc_c70, i31 %mlp_in_local11, i32 %mlp_out_local26, i9 %d_out_c71, i1 %do_relu_c72, i32 %mlp_2_bias_V_load_loc_c73, i9 %d_out_c74, i1 %do_relu_c75" [GIN_compute.cpp:113]   --->   Operation 132 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 133 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>70, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_2_bias_V_load_loc_c73, i31 %mlp_in_local12, i32 %mlp_out_local27, i9 %d_out_c74, i1 %do_relu_c75, i32 %mlp_2_bias_V_load_loc_c76, i9 %d_out_c77, i1 %do_relu_c78" [GIN_compute.cpp:113]   --->   Operation 133 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>70, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_2_bias_V_load_loc_c73, i31 %mlp_in_local12, i32 %mlp_out_local27, i9 %d_out_c74, i1 %do_relu_c75, i32 %mlp_2_bias_V_load_loc_c76, i9 %d_out_c77, i1 %do_relu_c78" [GIN_compute.cpp:113]   --->   Operation 134 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>71, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_2_bias_V_load_loc_c76, i31 %mlp_in_local13, i32 %mlp_out_local28, i9 %d_out_c77, i1 %do_relu_c78, i32 %mlp_2_bias_V_load_loc_c79, i9 %d_out_c80, i1 %do_relu_c81" [GIN_compute.cpp:113]   --->   Operation 135 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>71, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_2_bias_V_load_loc_c76, i31 %mlp_in_local13, i32 %mlp_out_local28, i9 %d_out_c77, i1 %do_relu_c78, i32 %mlp_2_bias_V_load_loc_c79, i9 %d_out_c80, i1 %do_relu_c81" [GIN_compute.cpp:113]   --->   Operation 136 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>72, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c79, i31 %mlp_in_local14, i32 %mlp_out_local29, i9 %d_out_c80, i1 %do_relu_c81, i32 %mlp_2_bias_V_load_loc_c82, i9 %d_out_c83, i1 %do_relu_c84" [GIN_compute.cpp:113]   --->   Operation 137 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>72, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c79, i31 %mlp_in_local14, i32 %mlp_out_local29, i9 %d_out_c80, i1 %do_relu_c81, i32 %mlp_2_bias_V_load_loc_c82, i9 %d_out_c83, i1 %do_relu_c84" [GIN_compute.cpp:113]   --->   Operation 138 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>73, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c82, i31 %mlp_in_local15, i32 %mlp_out_local30, i9 %d_out_c83, i1 %do_relu_c84" [GIN_compute.cpp:113]   --->   Operation 139 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 140 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_32"   --->   Operation 140 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_0_V_V"   --->   Operation 141 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_1_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_1_V_V"   --->   Operation 143 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_1_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 145 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_2_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_2_V_V"   --->   Operation 145 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_3_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_3_V_V"   --->   Operation 147 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_4_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_4_V_V"   --->   Operation 149 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_4_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_5_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_5_V_V"   --->   Operation 151 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_5_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 153 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_6_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_6_V_V"   --->   Operation 153 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_6_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_7_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_7_V_V"   --->   Operation 155 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_7_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_8_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_8_V_V"   --->   Operation 157 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_8_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 159 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_9_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_9_V_V"   --->   Operation 159 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_9_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 161 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_10_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_10_V_V"   --->   Operation 161 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_10_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 163 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_11_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_11_V_V"   --->   Operation 163 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_11_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 165 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_12_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_12_V_V"   --->   Operation 165 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_12_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_13_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_13_V_V"   --->   Operation 167 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_13_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 169 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_14_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_14_V_V"   --->   Operation 169 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_14_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 171 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_15_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_weight_fifo_15_V_V"   --->   Operation 171 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_15_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 173 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c, i9 %d_out_c" [GIN_compute.cpp:113]   --->   Operation 173 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 174 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c38_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c38, i9 %d_out_c38" [GIN_compute.cpp:113]   --->   Operation 175 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c38, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 176 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %do_relu_c, i1 %do_relu_c" [GIN_compute.cpp:113]   --->   Operation 177 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 178 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c39_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c39, i9 %d_out_c39" [GIN_compute.cpp:113]   --->   Operation 179 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c39, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 180 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c, i32 %mlp_2_bias_V_load_loc_c"   --->   Operation 181 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 183 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c40_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c40, i32 %mlp_2_bias_V_load_loc_c40"   --->   Operation 183 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c40, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c41_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c41, i9 %d_out_c41" [GIN_compute.cpp:113]   --->   Operation 185 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c41, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 186 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c42_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c42, i1 %do_relu_c42" [GIN_compute.cpp:113]   --->   Operation 187 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c42, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 188 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c43_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c43, i32 %mlp_2_bias_V_load_loc_c43"   --->   Operation 189 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c43, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c44_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c44, i9 %d_out_c44" [GIN_compute.cpp:113]   --->   Operation 191 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c44, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 192 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c45_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c45, i1 %do_relu_c45" [GIN_compute.cpp:113]   --->   Operation 193 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c45, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 194 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c46_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c46, i32 %mlp_2_bias_V_load_loc_c46"   --->   Operation 195 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c46, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c47_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c47, i9 %d_out_c47" [GIN_compute.cpp:113]   --->   Operation 197 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c47, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 198 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c48_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c48, i1 %do_relu_c48" [GIN_compute.cpp:113]   --->   Operation 199 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c48, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 200 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c49_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c49, i32 %mlp_2_bias_V_load_loc_c49"   --->   Operation 201 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c49, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c50_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c50, i9 %d_out_c50" [GIN_compute.cpp:113]   --->   Operation 203 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c50, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 204 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c51_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c51, i1 %do_relu_c51" [GIN_compute.cpp:113]   --->   Operation 205 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c51, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 206 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 207 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c52_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c52, i32 %mlp_2_bias_V_load_loc_c52"   --->   Operation 207 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c52, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 209 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c53_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c53, i9 %d_out_c53" [GIN_compute.cpp:113]   --->   Operation 209 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c53, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 210 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c54_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c54, i1 %do_relu_c54" [GIN_compute.cpp:113]   --->   Operation 211 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c54, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 212 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c55_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c55, i32 %mlp_2_bias_V_load_loc_c55"   --->   Operation 213 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c55, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c56_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c56, i9 %d_out_c56" [GIN_compute.cpp:113]   --->   Operation 215 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c56, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 216 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c57_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c57, i1 %do_relu_c57" [GIN_compute.cpp:113]   --->   Operation 217 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c57, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 218 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c58_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c58, i32 %mlp_2_bias_V_load_loc_c58"   --->   Operation 219 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c58, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c59_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c59, i9 %d_out_c59" [GIN_compute.cpp:113]   --->   Operation 221 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c59, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 222 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c60_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c60, i1 %do_relu_c60" [GIN_compute.cpp:113]   --->   Operation 223 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c60, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 224 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 225 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c61_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c61, i32 %mlp_2_bias_V_load_loc_c61"   --->   Operation 225 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c61, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c62_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c62, i9 %d_out_c62" [GIN_compute.cpp:113]   --->   Operation 227 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c62, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 228 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c63_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c63, i1 %do_relu_c63" [GIN_compute.cpp:113]   --->   Operation 229 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c63, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 230 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c64_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c64, i32 %mlp_2_bias_V_load_loc_c64"   --->   Operation 231 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c64, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (0.00ns)   --->   "%empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c65_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c65, i9 %d_out_c65" [GIN_compute.cpp:113]   --->   Operation 233 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c65, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 234 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c66_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c66, i1 %do_relu_c66" [GIN_compute.cpp:113]   --->   Operation 235 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c66, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 236 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c67_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c67, i32 %mlp_2_bias_V_load_loc_c67"   --->   Operation 237 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c67, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 239 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c68_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c68, i9 %d_out_c68" [GIN_compute.cpp:113]   --->   Operation 239 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c68, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 240 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c69_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c69, i1 %do_relu_c69" [GIN_compute.cpp:113]   --->   Operation 241 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 242 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c70_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c70, i32 %mlp_2_bias_V_load_loc_c70"   --->   Operation 243 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c70, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 245 [1/1] (0.00ns)   --->   "%empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c71_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c71, i9 %d_out_c71" [GIN_compute.cpp:113]   --->   Operation 245 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c71, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 246 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c72_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c72, i1 %do_relu_c72" [GIN_compute.cpp:113]   --->   Operation 247 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c72, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 248 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.00ns)   --->   "%empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c73_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c73, i32 %mlp_2_bias_V_load_loc_c73"   --->   Operation 249 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c73, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c74_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c74, i9 %d_out_c74" [GIN_compute.cpp:113]   --->   Operation 251 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c74, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 252 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 253 [1/1] (0.00ns)   --->   "%empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c75_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c75, i1 %do_relu_c75" [GIN_compute.cpp:113]   --->   Operation 253 'specchannel' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c75, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 254 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c76_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c76, i32 %mlp_2_bias_V_load_loc_c76"   --->   Operation 255 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c76, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 257 [1/1] (0.00ns)   --->   "%empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c77_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c77, i9 %d_out_c77" [GIN_compute.cpp:113]   --->   Operation 257 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c77, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 258 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 259 [1/1] (0.00ns)   --->   "%empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c78_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c78, i1 %do_relu_c78" [GIN_compute.cpp:113]   --->   Operation 259 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c78, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 260 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 261 [1/1] (0.00ns)   --->   "%empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c79_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c79, i32 %mlp_2_bias_V_load_loc_c79"   --->   Operation 261 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c79, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 263 [1/1] (0.00ns)   --->   "%empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c80_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c80, i9 %d_out_c80" [GIN_compute.cpp:113]   --->   Operation 263 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c80, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 264 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 265 [1/1] (0.00ns)   --->   "%empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c81_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c81, i1 %do_relu_c81" [GIN_compute.cpp:113]   --->   Operation 265 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c81, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 266 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c82_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c82, i32 %mlp_2_bias_V_load_loc_c82"   --->   Operation 267 'specchannel' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c82, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 269 [1/1] (0.00ns)   --->   "%empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c83_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c83, i9 %d_out_c83" [GIN_compute.cpp:113]   --->   Operation 269 'specchannel' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c83, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 270 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c84_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c84, i1 %do_relu_c84" [GIN_compute.cpp:113]   --->   Operation 271 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c84, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 272 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<600, 300>73, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c82, i31 %mlp_in_local15, i32 %mlp_out_local30, i9 %d_out_c83, i1 %do_relu_c84" [GIN_compute.cpp:113]   --->   Operation 273 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [GIN_compute.cpp:115]   --->   Operation 274 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	wire read on port 'do_relu' (GIN_compute.cpp:113) [39]  (0 ns)
	'call' operation ('call_ln113', GIN_compute.cpp:113) to 'MLP_batch_nodes<600, 300>.entry162' [146]  (1.35 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
