INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cole/Documents/SoC/SoC.ip_user_files/ip/main_memory/sim/main_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cole/Documents/SoC/SoC.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/soc_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swag_cpu_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swag_cpu_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swagcore
WARNING: [VRFC 10-3380] identifier 's4_alu_result_reg' is used before its declaration [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore.sv:150]
WARNING: [VRFC 10-3380] identifier 's4_alu_result_reg' is used before its declaration [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore.sv:156]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swagcore_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swagcore_decode
WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore_decode.sv:63]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sim_1/new/top_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cole/Documents/SoC/SoC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
