Release 12.2 - xst M.63c (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: button_press_unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "button_press_unit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "button_press_unit"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : button_press_unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ff_lib.v" in library work
Module <dff> compiled
Module <dffr> compiled
Compiling verilog file "one_pulse.v" in library work
Module <dffre> compiled
Compiling verilog file "debouncer.v" in library work
Module <one_pulse> compiled
Compiling verilog file "brute_force_synchronizer.v" in library work
Module <debouncer> compiled
Compiling verilog file "button_press_unit.v" in library work
Module <brute_force_synchronizer> compiled
Module <button_press_unit> compiled
No errors in compilation
Analysis of file <"button_press_unit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <button_press_unit> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <brute_force_synchronizer> in library <work>.

Analyzing hierarchy for module <debouncer> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <one_pulse> in library <work>.

Analyzing hierarchy for module <dff> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <dffr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <button_press_unit>.
	WIDTH = 32'sb00000000000000000000000000010100
Module <button_press_unit> is correct for synthesis.
 
Analyzing module <brute_force_synchronizer> in library <work>.
Module <brute_force_synchronizer> is correct for synthesis.
 
Analyzing module <dff> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <dff> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010100
Module <debouncer> is correct for synthesis.
 
Analyzing module <dffr.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010100
Module <dffr.1> is correct for synthesis.
 
Analyzing module <dffr.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <dffr.2> is correct for synthesis.
 
Analyzing module <one_pulse> in library <work>.
Module <one_pulse> is correct for synthesis.
 
Analyzing module <dffr.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <dffr.3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dff>.
    Related source file is "ff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <dffr_1>.
    Related source file is "ff_lib.v".
    Found 20-bit register for signal <q>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <dffr_1> synthesized.


Synthesizing Unit <dffr_2>.
    Related source file is "ff_lib.v".
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr_2> synthesized.


Synthesizing Unit <dffr_3>.
    Related source file is "ff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_3> synthesized.


Synthesizing Unit <brute_force_synchronizer>.
    Related source file is "brute_force_synchronizer.v".
Unit <brute_force_synchronizer> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "debouncer.v".
    Found 4x1-bit ROM for signal <out>.
    Found 20-bit adder for signal <$add0000> created at line 22.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
Unit <debouncer> synthesized.


Synthesizing Unit <one_pulse>.
    Related source file is "one_pulse.v".
Unit <one_pulse> synthesized.


Synthesizing Unit <button_press_unit>.
    Related source file is "button_press_unit.v".
Unit <button_press_unit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 4
 2-bit register                                        : 1
 20-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <button_press_unit> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block button_press_unit, actual ratio is 0.

Final Macro Processing ...

Processing Unit <button_press_unit> :
	Found 3-bit shift register for signal <sync/ff3/q_0>.
Unit <button_press_unit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : button_press_unit.ngr
Top Level Output File Name         : button_press_unit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 74
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 19
#      LUT2                        : 3
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT6                        : 8
#      MUXCY                       : 19
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 24
#      FDE                         : 1
#      FDR                         : 23
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  69120     0%  
 Number of Slice LUTs:                   34  out of  69120     0%  
    Number used as Logic:                33  out of  69120     0%  
    Number used as Memory:                1  out of  17920     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     34
   Number with an unused Flip Flop:      10  out of     34    29%  
   Number with an unused LUT:             0  out of     34     0%  
   Number of fully used LUT-FF pairs:    24  out of     34    70%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    640     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.023ns (Maximum Frequency: 330.797MHz)
   Minimum input arrival time before clock: 2.421ns
   Maximum output required time after clock: 3.929ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.023ns (frequency: 330.797MHz)
  Total number of paths / destination ports: 318 / 44
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 3)
  Source:            debounce/counter/q_17 (FF)
  Destination:       debounce/state/q_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: debounce/counter/q_17 to debounce/state/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   1.080  debounce/counter/q_17 (debounce/counter/q_17)
     LUT6:I0->O            1   0.094   0.710  debounce/next_state_d<1>128 (debounce/next_state_d<1>128)
     LUT6:I3->O            1   0.094   0.480  debounce/next_state_d<1>2691 (debounce/next_state_d<1>269)
     LUT6:I5->O            1   0.094   0.000  debounce/state/q_1_rstpot (debounce/state/q_1_rstpot)
     FDR:D                    -0.018          debounce/state/q_1
    ----------------------------------------
    Total                      3.023ns (0.753ns logic, 2.270ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.421ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       debounce/counter/q_19 (FF)
  Destination Clock: clk rising

  Data Path: reset to debounce/counter/q_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.818   0.496  reset_IBUF (reset_IBUF)
     LUT4:I3->O           20   0.094   0.440  debounce/_or00001 (debounce/_or0000)
     FDR:R                     0.573          debounce/counter/q_0
    ----------------------------------------
    Total                      2.421ns (1.485ns logic, 0.936ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.929ns (Levels of Logic = 2)
  Source:            one_pulse/last_value_storage/q_0 (FF)
  Destination:       out (PAD)
  Source Clock:      clk rising

  Data Path: one_pulse/last_value_storage/q_0 to out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.576  one_pulse/last_value_storage/q_0 (one_pulse/last_value_storage/q_0)
     LUT2:I0->O            1   0.094   0.336  one_pulse/out1 (out_OBUF)
     OBUF:I->O                 2.452          out_OBUF (out)
    ----------------------------------------
    Total                      3.929ns (3.017ns logic, 0.912ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.61 secs
 
--> 


Total memory usage is 167700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

