{
  "module_name": "nuvoton,npcm7xx-reset.h",
  "hash_id": "76dbef4624ccce38b64670280a9e5654f483254fc24353478207152ca5bbc59c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/nuvoton,npcm7xx-reset.h",
  "human_readable_source": " \n\n\n#ifndef _DT_BINDINGS_NPCM7XX_RESET_H\n#define _DT_BINDINGS_NPCM7XX_RESET_H\n\n#define NPCM7XX_RESET_IPSRST1\t\t0x20\n#define NPCM7XX_RESET_IPSRST2\t\t0x24\n#define NPCM7XX_RESET_IPSRST3\t\t0x34\n\n \n#define NPCM7XX_RESET_FIU3\t\t1\n#define NPCM7XX_RESET_UDC1\t\t5\n#define NPCM7XX_RESET_EMC1\t\t6\n#define NPCM7XX_RESET_UART_2_3\t\t7\n#define NPCM7XX_RESET_UDC2\t\t8\n#define NPCM7XX_RESET_PECI\t\t9\n#define NPCM7XX_RESET_AES\t\t10\n#define NPCM7XX_RESET_UART_0_1\t\t11\n#define NPCM7XX_RESET_MC\t\t12\n#define NPCM7XX_RESET_SMB2\t\t13\n#define NPCM7XX_RESET_SMB3\t\t14\n#define NPCM7XX_RESET_SMB4\t\t15\n#define NPCM7XX_RESET_SMB5\t\t16\n#define NPCM7XX_RESET_PWM_M0\t\t18\n#define NPCM7XX_RESET_TIMER_0_4\t\t19\n#define NPCM7XX_RESET_TIMER_5_9\t\t20\n#define NPCM7XX_RESET_EMC2\t\t21\n#define NPCM7XX_RESET_UDC4\t\t22\n#define NPCM7XX_RESET_UDC5\t\t23\n#define NPCM7XX_RESET_UDC6\t\t24\n#define NPCM7XX_RESET_UDC3\t\t25\n#define NPCM7XX_RESET_ADC\t\t27\n#define NPCM7XX_RESET_SMB6\t\t28\n#define NPCM7XX_RESET_SMB7\t\t29\n#define NPCM7XX_RESET_SMB0\t\t30\n#define NPCM7XX_RESET_SMB1\t\t31\n\n \n#define NPCM7XX_RESET_MFT0\t\t0\n#define NPCM7XX_RESET_MFT1\t\t1\n#define NPCM7XX_RESET_MFT2\t\t2\n#define NPCM7XX_RESET_MFT3\t\t3\n#define NPCM7XX_RESET_MFT4\t\t4\n#define NPCM7XX_RESET_MFT5\t\t5\n#define NPCM7XX_RESET_MFT6\t\t6\n#define NPCM7XX_RESET_MFT7\t\t7\n#define NPCM7XX_RESET_MMC\t\t8\n#define NPCM7XX_RESET_SDHC\t\t9\n#define NPCM7XX_RESET_GFX_SYS\t\t10\n#define NPCM7XX_RESET_AHB_PCIBRG\t11\n#define NPCM7XX_RESET_VDMA\t\t12\n#define NPCM7XX_RESET_ECE\t\t13\n#define NPCM7XX_RESET_VCD\t\t14\n#define NPCM7XX_RESET_OTP\t\t16\n#define NPCM7XX_RESET_SIOX1\t\t18\n#define NPCM7XX_RESET_SIOX2\t\t19\n#define NPCM7XX_RESET_3DES\t\t21\n#define NPCM7XX_RESET_PSPI1\t\t22\n#define NPCM7XX_RESET_PSPI2\t\t23\n#define NPCM7XX_RESET_GMAC2\t\t25\n#define NPCM7XX_RESET_USB_HOST\t\t26\n#define NPCM7XX_RESET_GMAC1\t\t28\n#define NPCM7XX_RESET_CP\t\t31\n\n \n#define NPCM7XX_RESET_PWM_M1\t\t0\n#define NPCM7XX_RESET_SMB12\t\t1\n#define NPCM7XX_RESET_SPIX\t\t2\n#define NPCM7XX_RESET_SMB13\t\t3\n#define NPCM7XX_RESET_UDC0\t\t4\n#define NPCM7XX_RESET_UDC7\t\t5\n#define NPCM7XX_RESET_UDC8\t\t6\n#define NPCM7XX_RESET_UDC9\t\t7\n#define NPCM7XX_RESET_PCI_MAILBOX\t9\n#define NPCM7XX_RESET_SMB14\t\t12\n#define NPCM7XX_RESET_SHA\t\t13\n#define NPCM7XX_RESET_SEC_ECC\t\t14\n#define NPCM7XX_RESET_PCIE_RC\t\t15\n#define NPCM7XX_RESET_TIMER_10_14\t16\n#define NPCM7XX_RESET_RNG\t\t17\n#define NPCM7XX_RESET_SMB15\t\t18\n#define NPCM7XX_RESET_SMB8\t\t19\n#define NPCM7XX_RESET_SMB9\t\t20\n#define NPCM7XX_RESET_SMB10\t\t21\n#define NPCM7XX_RESET_SMB11\t\t22\n#define NPCM7XX_RESET_ESPI\t\t23\n#define NPCM7XX_RESET_USB_PHY_1\t\t24\n#define NPCM7XX_RESET_USB_PHY_2\t\t25\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}