// Seed: 428003796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(1 or 1 << 1) begin
    if (id_3) begin
      id_4 <= 1;
    end
  end
  reg id_4 = id_2;
  initial begin
    id_2 <= id_4;
    id_1 <= id_3;
  end
endmodule
