
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001349                       # Number of seconds simulated
sim_ticks                                  1348943652                       # Number of ticks simulated
final_tick                                 1348943652                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 231503                       # Simulator instruction rate (inst/s)
host_op_rate                                   231503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              111229848                       # Simulator tick rate (ticks/s)
host_mem_usage                                 695112                       # Number of bytes of host memory used
host_seconds                                    12.13                       # Real time elapsed on the host
sim_insts                                     2807554                       # Number of instructions simulated
sim_ops                                       2807554                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             624192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        75520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           75520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data            107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         91520502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        280444627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8824683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5361232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          3321117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4127674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           474445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3795563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            47445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4032785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1138669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4981676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           189778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4270008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1138669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4270008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           521890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5076565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           237223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3416006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          3510895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4364897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           474445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4507231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           806557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4697009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           332112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4934231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          2277338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4222563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           427001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4981676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             462726519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     91520502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8824683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      3321117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       474445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        47445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1138669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       189778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1138669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       521890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       237223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      3510895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       474445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       806557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       332112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      2277338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       427001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115242768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55984548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55984548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55984548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        91520502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       280444627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8824683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5361232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         3321117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4127674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          474445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3795563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           47445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4032785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1138669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4981676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          189778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4270008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1138669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4270008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          521890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5076565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          237223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3416006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         3510895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4364897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          474445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4507231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          806557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4697009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          332112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4934231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         2277338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4222563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          427001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4981676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            518711066                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132173                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73641                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5645                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86932                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66205                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.157226                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26381                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               78                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3624                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2885                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            739                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     179772                       # DTB read hits
system.cpu00.dtb.read_misses                      627                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180399                       # DTB read accesses
system.cpu00.dtb.write_hits                    127565                       # DTB write hits
system.cpu00.dtb.write_misses                    1082                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128647                       # DTB write accesses
system.cpu00.dtb.data_hits                     307337                       # DTB hits
system.cpu00.dtb.data_misses                     1709                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309046                       # DTB accesses
system.cpu00.itb.fetch_hits                    148749                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                148904                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               3717                       # Number of system calls
system.cpu00.numCycles                         983509                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            81376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1187503                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132173                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95471                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      695179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12648                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                571                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         5954                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          582                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148749                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2562                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           789986                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.503195                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.755401                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 572915     72.52%     72.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16357      2.07%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17278      2.19%     76.78% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16798      2.13%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37780      4.78%     83.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15691      1.99%     85.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18715      2.37%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11285      1.43%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83167     10.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             789986                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.134389                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.207414                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  88780                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              533785                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  130064                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32770                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4587                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26442                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1782                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123747                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7342                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4587                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 104457                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 80361                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       213726                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147286                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              239569                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104640                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2593                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21824                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1990                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               205096                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            756923                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1367676                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1209580                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155809                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668969                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  87954                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4016                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1654                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  145545                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179145                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135149                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31901                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12094                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2733                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950253                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1678                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         99885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          355                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       789986                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.202873                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.957946                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            493824     62.51%     62.51% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             72763      9.21%     71.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             59991      7.59%     79.32% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45071      5.71%     85.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43482      5.50%     90.52% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28259      3.58%     94.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             27113      3.43%     97.53% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11470      1.45%     98.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8013      1.01%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        789986                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5005     16.41%     16.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.43%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  65      0.21%     30.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     30.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     30.05% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5908     19.37%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9478     31.07%     80.48% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                5954     19.52%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550802     57.96%     57.96% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12788      1.35%     59.31% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35719      3.76%     63.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37108      3.91%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183586     19.32%     86.30% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130226     13.70%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950253                       # Type of FU issued
system.cpu00.iq.rate                         0.966186                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30507                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032104                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2479498                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          946975                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813160                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243179                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123292                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116955                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               855852                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124908                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21048                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18138                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15621                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          221                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4587                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21973                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               51289                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1077548                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1591                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179145                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135149                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1566                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  111                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               51092                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1544                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3118                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4662                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              942654                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180418                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7599                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107584                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309074                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110322                       # Number of branches executed
system.cpu00.iew.exec_stores                   128656                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.958460                       # Inst execution rate
system.cpu00.iew.wb_sent                       933773                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930115                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545430                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  776990                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.945711                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701978                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        103879                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3908                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       773711                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.252070                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.336350                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       525638     67.94%     67.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51304      6.63%     74.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51247      6.62%     81.19% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30119      3.89%     85.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35312      4.56%     89.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8864      1.15%     90.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12876      1.66%     92.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5047      0.65%     93.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53304      6.89%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       773711                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968740                       # Number of instructions committed
system.cpu00.commit.committedOps               968740                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280535                       # Number of memory references committed
system.cpu00.commit.loads                      161007                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100164                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792204                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22224                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98662     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503378     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162045     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119529     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968740                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53304                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1789048                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2161629                       # The number of ROB writes
system.cpu00.timesIdled                          1449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        193523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     102598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870078                       # Number of Instructions Simulated
system.cpu00.committedOps                      870078                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.130369                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.130369                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.884667                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.884667                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138677                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612453                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151790                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102916                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5091                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2255                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11249                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.480197                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229851                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11377                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.203129                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        86323968                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.480197                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.972502                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.972502                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096375                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096375                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142250                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142250                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85381                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85381                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          956                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          956                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227631                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227631                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227631                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227631                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8208                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8208                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33023                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33023                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          236                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41231                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41231                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41231                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41231                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    412976178                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    412976178                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5423349134                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5423349134                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2573424                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2573424                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       468234                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       468234                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5836325312                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5836325312                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5836325312                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5836325312                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150458                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150458                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268862                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268862                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268862                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268862                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054553                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054553                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278901                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278901                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.197987                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.197987                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153354                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153354                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153354                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153354                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 50313.861842                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 50313.861842                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 164229.450201                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 164229.450201                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10904.338983                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10904.338983                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 21283.363636                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 21283.363636                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 141551.873881                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 141551.873881                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 141551.873881                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 141551.873881                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       148972                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2548                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    58.466248                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8373                       # number of writebacks
system.cpu00.dcache.writebacks::total            8373                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2842                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2842                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26736                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26736                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          128                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29578                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29578                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29578                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29578                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5366                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5366                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6287                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6287                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11653                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11653                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11653                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11653                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    237871566                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    237871566                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1148764167                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1148764167                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1045764                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1045764                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       440910                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       440910                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1386635733                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1386635733                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1386635733                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1386635733                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035664                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035664                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053098                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053098                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043342                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043342                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043342                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043342                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 44329.401044                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 44329.401044                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 182720.560999                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 182720.560999                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data         9683                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9683                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 20041.363636                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 20041.363636                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 118993.884236                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 118993.884236                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 118993.884236                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 118993.884236                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7362                       # number of replacements
system.cpu00.icache.tags.tagsinuse         473.594070                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            139839                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7874                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.759589                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       802358082                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   473.594070                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.924988                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.924988                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305354                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305354                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       139839                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        139839                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       139839                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         139839                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       139839                       # number of overall hits
system.cpu00.icache.overall_hits::total        139839                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8901                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8901                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8901                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8901                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8901                       # number of overall misses
system.cpu00.icache.overall_misses::total         8901                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    675859126                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    675859126                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    675859126                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    675859126                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    675859126                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    675859126                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148740                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148740                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148740                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148740                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148740                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148740                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059843                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059843                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059843                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059843                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059843                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059843                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 75930.696102                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 75930.696102                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 75930.696102                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 75930.696102                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 75930.696102                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 75930.696102                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1061                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    44.208333                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7362                       # number of writebacks
system.cpu00.icache.writebacks::total            7362                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1027                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1027                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1027                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1027                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1027                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1027                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7874                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7874                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7874                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7874                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7874                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7874                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    491915200                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    491915200                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    491915200                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    491915200                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    491915200                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    491915200                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052938                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052938                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052938                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052938                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052938                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052938                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 62473.355347                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 62473.355347                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 62473.355347                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 62473.355347                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 62473.355347                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 62473.355347                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 41147                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           31865                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1538                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              28451                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 21583                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           75.860251                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  4156                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            114                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      34911                       # DTB read hits
system.cpu01.dtb.read_misses                      470                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  35381                       # DTB read accesses
system.cpu01.dtb.write_hits                     11009                       # DTB write hits
system.cpu01.dtb.write_misses                      26                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 11035                       # DTB write accesses
system.cpu01.dtb.data_hits                      45920                       # DTB hits
system.cpu01.dtb.data_misses                      496                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  46416                       # DTB accesses
system.cpu01.itb.fetch_hits                     37363                       # ITB hits
system.cpu01.itb.fetch_misses                      67                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 37430                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         166875                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       237669                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     41147                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            25752                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       76567                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3375                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        49325                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2044                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   37363                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 599                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           141821                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.675838                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.685964                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  94262     66.47%     66.47% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2113      1.49%     67.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   4113      2.90%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   7256      5.12%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  11735      8.27%     84.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1370      0.97%     85.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6707      4.73%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2590      1.83%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  11675      8.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             141821                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.246574                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.424234                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14346                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               37446                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   36552                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2979                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1173                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               4378                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 528                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               219313                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2199                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1173                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  16261                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  9253                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        24248                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   37469                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                4092                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               213533                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 297                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  862                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1624                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  429                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            140954                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              256047                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         243309                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12731                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              113288                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  27666                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              799                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          782                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   11131                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              36678                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             13411                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            4408                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           4131                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   182655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1464                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  175453                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             468                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         31585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        16443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          337                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       141821                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.237144                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.063692                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             94218     66.43%     66.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6706      4.73%     71.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              9121      6.43%     77.59% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              8788      6.20%     83.79% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              6338      4.47%     88.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              5036      3.55%     91.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              8853      6.24%     98.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1597      1.13%     99.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1164      0.82%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        141821                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1228     23.12%     23.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     23.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     23.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  77      1.45%     24.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                317      5.97%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     30.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 2387     44.94%     75.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1302     24.52%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              122592     69.87%     69.87% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                193      0.11%     69.98% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.98% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2930      1.67%     71.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     71.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     71.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.10%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              36356     20.72%     93.47% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             11450      6.53%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               175453                       # Type of FU issued
system.cpu01.iq.rate                         1.051404                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      5311                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.030270                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           475072                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          202290                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       161116                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23434                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13456                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10372                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               168717                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12043                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1068                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5826                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3754                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1173                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4590                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1287                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            206890                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             307                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               36678                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              13411                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              742                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1247                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          373                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          802                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1175                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              173490                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               35381                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1963                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       22771                       # number of nop insts executed
system.cpu01.iew.exec_refs                      46416                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  34631                       # Number of branches executed
system.cpu01.iew.exec_stores                    11035                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.039640                       # Inst execution rate
system.cpu01.iew.wb_sent                       172453                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      171488                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   96040                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  117923                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.027643                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.814430                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         33260                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1024                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        87633                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.964477                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.809231                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        47249     53.92%     53.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        10738     12.25%     66.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4433      5.06%     71.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2565      2.93%     74.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         3320      3.79%     77.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         5366      6.12%     84.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          825      0.94%     85.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5302      6.05%     91.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         7835      8.94%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        87633                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             172153                       # Number of instructions committed
system.cpu01.commit.committedOps               172153                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        40509                       # Number of memory references committed
system.cpu01.commit.loads                       30852                       # Number of loads committed
system.cpu01.commit.membars                       544                       # Number of memory barriers committed
system.cpu01.commit.branches                    31093                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  146904                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2787                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        19623     11.40%     11.40% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         106547     61.89%     73.29% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.07%     73.36% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.36% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.67%     75.03% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.03% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.03% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.12%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         31396     18.24%     94.38% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         9674      5.62%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          172153                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                7835                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     283768                       # The number of ROB reads
system.cpu01.rob.rob_writes                    415684                       # The number of ROB writes
system.cpu01.timesIdled                           247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         25054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     919231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    152534                       # Number of Instructions Simulated
system.cpu01.committedOps                      152534                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.094018                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.094018                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.914061                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.914061                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 222003                       # number of integer regfile reads
system.cpu01.int_regfile_writes                121434                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11121                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8147                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1192                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  377                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             683                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          38.767831                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             39167                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             798                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           49.081454                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    38.767831                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.302874                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.302874                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          172945                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         172945                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        30564                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         30564                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         8207                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         8207                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          132                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          100                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        38771                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          38771                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        38771                       # number of overall hits
system.cpu01.dcache.overall_hits::total         38771                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2469                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2469                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1280                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1280                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           61                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           67                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3749                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3749                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3749                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3749                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    140249124                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    140249124                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     94739683                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     94739683                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       675648                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       675648                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       676890                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       676890                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        89424                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        89424                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    234988807                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    234988807                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    234988807                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    234988807                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        33033                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        33033                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         9487                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         9487                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        42520                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        42520                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        42520                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        42520                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.074743                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.074743                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.134921                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.134921                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.316062                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.316062                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.401198                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.401198                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.088170                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.088170                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.088170                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.088170                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 56804.019441                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 56804.019441                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 74015.377344                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 74015.377344                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 11076.196721                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 11076.196721                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10102.835821                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10102.835821                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 62680.396639                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 62680.396639                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 62680.396639                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 62680.396639                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2196                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.146789                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          279                       # number of writebacks
system.cpu01.dcache.writebacks::total             279                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1267                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1267                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          700                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          700                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            7                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1967                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1967                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1202                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1202                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          580                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          580                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           54                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           65                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1782                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1782                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1782                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1782                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     40099212                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     40099212                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     29401853                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     29401853                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       434700                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       434700                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       599886                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       599886                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        85698                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        85698                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     69501065                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     69501065                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     69501065                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     69501065                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.036388                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.036388                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.061136                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.061136                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.279793                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.279793                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.389222                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.389222                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.041910                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.041910                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.041910                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.041910                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 33360.409318                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 33360.409318                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 50692.850000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 50692.850000                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         8050                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8050                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9229.015385                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9229.015385                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 39001.719978                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 39001.719978                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 39001.719978                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 39001.719978                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             576                       # number of replacements
system.cpu01.icache.tags.tagsinuse         131.086937                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             36072                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1061                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           33.998115                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   131.086937                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.256029                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.256029                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           75781                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          75781                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        36072                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         36072                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        36072                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          36072                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        36072                       # number of overall hits
system.cpu01.icache.overall_hits::total         36072                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1288                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1288                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1288                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1288                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1288                       # number of overall misses
system.cpu01.icache.overall_misses::total         1288                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     89057609                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     89057609                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     89057609                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     89057609                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     89057609                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     89057609                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        37360                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        37360                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        37360                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        37360                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        37360                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        37360                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.034475                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.034475                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.034475                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.034475                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.034475                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.034475                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 69144.106366                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 69144.106366                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 69144.106366                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 69144.106366                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 69144.106366                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 69144.106366                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          576                       # number of writebacks
system.cpu01.icache.writebacks::total             576                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          227                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          227                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          227                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          227                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          227                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1061                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1061                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1061                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1061                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1061                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1061                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     65463335                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     65463335                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     65463335                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     65463335                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     65463335                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     65463335                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.028399                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.028399                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.028399                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.028399                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.028399                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.028399                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 61699.655985                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 61699.655985                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 61699.655985                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 61699.655985                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 61699.655985                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 61699.655985                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 24223                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           20034                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             888                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              18620                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 12280                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           65.950591                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1829                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      21428                       # DTB read hits
system.cpu02.dtb.read_misses                      345                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  21773                       # DTB read accesses
system.cpu02.dtb.write_hits                      7394                       # DTB write hits
system.cpu02.dtb.write_misses                      27                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  7421                       # DTB write accesses
system.cpu02.dtb.data_hits                      28822                       # DTB hits
system.cpu02.dtb.data_misses                      372                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  29194                       # DTB accesses
system.cpu02.itb.fetch_hits                     20746                       # ITB hits
system.cpu02.itb.fetch_misses                      70                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 20816                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          74526                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             6804                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       147403                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     24223                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            14110                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       53472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1967                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2026                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   20746                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 411                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            63473                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.322295                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.985253                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  34916     55.01%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1078      1.70%     56.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2320      3.66%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   4674      7.36%     67.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   6498     10.24%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    599      0.94%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   3090      4.87%     83.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   2248      3.54%     87.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   8050     12.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              63473                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.325028                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.977873                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   9189                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               30250                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   21238                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2127                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  659                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1916                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 333                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               137044                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1297                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  659                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  10436                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6908                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        20714                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   22048                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2698                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               134215                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  318                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  753                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  240                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             90580                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              169189                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         156337                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12846                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               76386                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  14194                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              572                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          548                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    8037                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              21777                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              8392                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            2851                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           3050                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   116948                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1007                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  114646                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             306                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         15413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         7687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        63473                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.806217                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.310053                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             33459     52.71%     52.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              4044      6.37%     59.08% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              4661      7.34%     66.43% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              5689      8.96%     75.39% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              4144      6.53%     81.92% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              3446      5.43%     87.35% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              6508     10.25%     97.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               817      1.29%     98.89% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               705      1.11%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         63473                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1009     22.41%     22.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     22.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     22.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  72      1.60%     24.01% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     24.01% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     24.01% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                336      7.46%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     31.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 2103     46.70%     78.17% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 983     21.83%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               79519     69.36%     69.36% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                183      0.16%     69.52% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.52% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2938      2.56%     72.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1929      1.68%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              22480     19.61%     93.38% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              7593      6.62%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               114646                       # Type of FU issued
system.cpu02.iq.rate                         1.538336                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4503                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.039277                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           273666                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          119722                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       101448                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23908                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13666                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               106845                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12300                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            257                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2452                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1523                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          794                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  659                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2089                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1365                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            130539                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             166                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               21777                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               8392                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              539                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1350                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          152                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          527                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                679                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              113482                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               21773                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1164                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       12584                       # number of nop insts executed
system.cpu02.iew.exec_refs                      29194                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  21009                       # Number of branches executed
system.cpu02.iew.exec_stores                     7421                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.522717                       # Inst execution rate
system.cpu02.iew.wb_sent                       112488                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      111864                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   61998                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   76912                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.501006                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.806090                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         15558                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           928                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             564                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        61096                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.869599                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.712205                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        33809     55.34%     55.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         6934     11.35%     66.69% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2977      4.87%     71.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1692      2.77%     74.33% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         3470      5.68%     80.01% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         3376      5.53%     85.53% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          698      1.14%     86.68% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         3807      6.23%     92.91% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4333      7.09%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        61096                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             114225                       # Number of instructions committed
system.cpu02.commit.committedOps               114225                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        26194                       # Number of memory references committed
system.cpu02.commit.loads                       19325                       # Number of loads committed
system.cpu02.commit.membars                       441                       # Number of memory barriers committed
system.cpu02.commit.branches                    19320                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   97035                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1377                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        11687     10.23%     10.23% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          70987     62.15%     72.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.10%     72.48% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     72.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      2.52%     75.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.68%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         19766     17.30%     93.98% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         6872      6.02%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          114225                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4333                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     185532                       # The number of ROB reads
system.cpu02.rob.rob_writes                    261922                       # The number of ROB writes
system.cpu02.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         11053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     964255                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    102542                       # Number of Instructions Simulated
system.cpu02.committedOps                      102542                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.726785                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.726785                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.375922                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.375922                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 147918                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 76716                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8174                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   285                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   93                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             348                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          37.067505                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             25335                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             462                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           54.837662                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    37.067505                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.289590                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.289590                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          109881                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         109881                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        19071                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         19071                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         5638                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         5638                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           43                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           20                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        24709                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          24709                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        24709                       # number of overall hits
system.cpu02.dcache.overall_hits::total         24709                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1327                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1327                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1191                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1191                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           16                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           18                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2518                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2518                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2518                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2518                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     94849056                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     94849056                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     92518997                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     92518997                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       298080                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       298080                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       199962                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       199962                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        28566                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        28566                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    187368053                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    187368053                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    187368053                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    187368053                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        20398                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        20398                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         6829                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         6829                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        27227                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        27227                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        27227                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        27227                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.065055                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.065055                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.174403                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.174403                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.271186                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.271186                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.473684                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.473684                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.092482                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.092482                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.092482                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.092482                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 71476.304446                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 71476.304446                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 77681.777498                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 77681.777498                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        18630                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        18630                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        11109                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        11109                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 74411.458697                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 74411.458697                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 74411.458697                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 74411.458697                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2097                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    19.598131                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          195                       # number of writebacks
system.cpu02.dcache.writebacks::total             195                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          864                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          864                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          728                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          728                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            8                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1592                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1592                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1592                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1592                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          463                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          463                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          463                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           18                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          926                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          926                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          926                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          926                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     27899046                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     27899046                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     25944124                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     25944124                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        65826                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        65826                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       178848                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       178848                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        27324                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        27324                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     53843170                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     53843170                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     53843170                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     53843170                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022698                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022698                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.067799                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.067799                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.135593                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.135593                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.473684                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.473684                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.034010                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.034010                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.034010                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.034010                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 60257.118790                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 60257.118790                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 56034.825054                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 56034.825054                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  8228.250000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8228.250000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9936                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9936                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 58145.971922                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 58145.971922                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 58145.971922                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 58145.971922                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             250                       # number of replacements
system.cpu02.icache.tags.tagsinuse         124.154606                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             19908                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             709                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           28.078984                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   124.154606                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.242489                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.242489                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           42195                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          42195                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        19908                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         19908                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        19908                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          19908                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        19908                       # number of overall hits
system.cpu02.icache.overall_hits::total         19908                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          835                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          835                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          835                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          835                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          835                       # number of overall misses
system.cpu02.icache.overall_misses::total          835                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     48516243                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     48516243                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     48516243                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     48516243                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     48516243                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     48516243                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        20743                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        20743                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        20743                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        20743                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        20743                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        20743                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.040255                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.040255                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.040255                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.040255                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.040255                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.040255                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 58103.285030                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 58103.285030                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 58103.285030                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 58103.285030                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 58103.285030                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 58103.285030                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          250                       # number of writebacks
system.cpu02.icache.writebacks::total             250                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          126                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          126                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          126                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          709                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          709                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          709                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          709                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          709                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          709                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     35660301                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     35660301                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     35660301                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     35660301                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     35660301                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     35660301                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.034180                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.034180                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.034180                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.034180                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.034180                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.034180                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 50296.616361                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 50296.616361                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 50296.616361                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 50296.616361                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 50296.616361                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 50296.616361                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7181                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5664                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             667                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5819                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1895                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           32.565733                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   565                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6112                       # DTB read hits
system.cpu03.dtb.read_misses                      334                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6446                       # DTB read accesses
system.cpu03.dtb.write_hits                      3235                       # DTB write hits
system.cpu03.dtb.write_misses                      26                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3261                       # DTB write accesses
system.cpu03.dtb.data_hits                       9347                       # DTB hits
system.cpu03.dtb.data_misses                      360                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9707                       # DTB accesses
system.cpu03.itb.fetch_hits                      5954                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  6024                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          81582                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        55697                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7181                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2460                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       19405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1495                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        47485                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1968                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5954                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 274                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            74450                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.748113                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.170261                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  65240     87.63%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    523      0.70%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    639      0.86%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    748      1.00%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1155      1.55%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    303      0.41%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    428      0.57%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    363      0.49%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5051      6.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              74450                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.088022                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.682712                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6834                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12462                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    6001                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1158                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  510                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                616                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 245                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47613                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1010                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  510                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   7515                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6832                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3930                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6412                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1766                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45636                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 258                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  418                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  696                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  143                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33696                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               65148                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          52281                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12863                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22216                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11480                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              103                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4205                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6242                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              4022                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             255                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            115                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    41043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               100                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38721                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             255                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        74450                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.520094                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.567342                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             64798     87.04%     87.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1794      2.41%     89.45% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1362      1.83%     91.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1064      1.43%     92.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1350      1.81%     94.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               903      1.21%     95.73% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1809      2.43%     98.16% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               718      0.96%     99.12% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               652      0.88%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         74450                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   964     49.54%     49.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  77      3.96%     53.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                349     17.93%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     71.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  436     22.40%     93.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 120      6.17%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23609     60.97%     60.98% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                186      0.48%     61.46% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2937      7.59%     69.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.05% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1928      4.98%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.03% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6684     17.26%     91.29% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3373      8.71%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38721                       # Type of FU issued
system.cpu03.iq.rate                         0.474627                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1946                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050257                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           130111                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           39806                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25952                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23982                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13630                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28313                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12350                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1785                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1207                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          828                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  510                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1932                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1661                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42640                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             165                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6242                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               4022                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1632                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          116                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          406                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                522                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37833                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6446                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             888                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1497                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9707                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4907                       # Number of branches executed
system.cpu03.iew.exec_stores                     3261                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.463742                       # Inst execution rate
system.cpu03.iew.wb_sent                        36916                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36366                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21516                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30493                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.445760                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.705605                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12450                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             430                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        25085                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.186805                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.491483                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18841     75.11%     75.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          899      3.58%     78.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1157      4.61%     83.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          611      2.44%     85.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          633      2.52%     88.26% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          239      0.95%     89.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          211      0.84%     90.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          220      0.88%     90.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2274      9.07%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        25085                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29771                       # Number of instructions committed
system.cpu03.commit.committedOps                29771                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7272                       # Number of memory references committed
system.cpu03.commit.loads                        4457                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                     3530                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24222                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                219                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          905      3.04%      3.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16666     55.98%     59.02% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.67%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.45%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4473     15.02%     90.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2816      9.46%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29771                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2274                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      64200                       # The number of ROB reads
system.cpu03.rob.rob_writes                     86310                       # The number of ROB writes
system.cpu03.timesIdled                           114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1004524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28870                       # Number of Instructions Simulated
system.cpu03.committedOps                       28870                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.825840                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.825840                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.353877                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.353877                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44355                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20199                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   105                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             303                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          35.179518                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6175                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             412                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           14.987864                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    35.179518                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.274840                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.274840                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           32398                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          32398                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3896                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3896                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2288                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2288                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           12                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6184                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6184                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6184                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6184                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1248                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1248                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          505                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          505                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           10                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1753                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1753                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1753                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1753                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    106980912                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    106980912                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     69753132                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     69753132                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       165186                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       165186                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       101844                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       101844                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    176734044                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    176734044                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    176734044                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    176734044                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5144                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5144                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7937                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7937                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7937                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7937                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.242613                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.242613                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.180809                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.180809                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.220864                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.220864                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.220864                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.220864                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 85721.884615                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 85721.884615                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 138125.013861                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 138125.013861                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 41296.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 41296.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 10184.400000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 10184.400000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 100818.051341                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 100818.051341                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 100818.051341                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 100818.051341                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2213                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.485437                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          161                       # number of writebacks
system.cpu03.dcache.writebacks::total             161                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          895                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          895                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          383                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          383                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1278                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1278                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1278                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1278                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          353                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          122                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          475                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          475                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     27350082                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     27350082                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     17261298                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     17261298                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        89424                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        89424                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     44611380                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     44611380                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     44611380                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     44611380                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.068624                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.068624                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.043681                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.043681                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.059846                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.059846                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.059846                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.059846                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 77478.985836                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 77478.985836                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 141486.049180                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 141486.049180                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  8942.400000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  8942.400000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 93918.694737                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 93918.694737                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 93918.694737                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 93918.694737                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         112.653785                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5393                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.212058                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   112.653785                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.220027                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.220027                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12383                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12383                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5393                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5393                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5393                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5393                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5393                       # number of overall hits
system.cpu03.icache.overall_hits::total          5393                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          558                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          558                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          558                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          558                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          558                       # number of overall misses
system.cpu03.icache.overall_misses::total          558                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     27670517                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     27670517                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     27670517                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     27670517                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     27670517                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     27670517                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5951                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5951                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5951                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5951                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5951                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5951                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.093766                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.093766                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.093766                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.093766                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.093766                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.093766                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 49588.740143                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 49588.740143                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 49588.740143                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 49588.740143                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 49588.740143                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 49588.740143                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           77                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           77                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           77                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          481                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          481                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          481                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     21763565                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     21763565                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     21763565                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     21763565                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     21763565                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     21763565                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.080827                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.080827                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.080827                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.080827                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.080827                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.080827                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 45246.496881                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 45246.496881                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 45246.496881                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 45246.496881                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 45246.496881                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 45246.496881                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7174                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5695                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             623                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5818                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1916                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           32.932279                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   563                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6077                       # DTB read hits
system.cpu04.dtb.read_misses                      306                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6383                       # DTB read accesses
system.cpu04.dtb.write_hits                      3183                       # DTB write hits
system.cpu04.dtb.write_misses                      25                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3208                       # DTB write accesses
system.cpu04.dtb.data_hits                       9260                       # DTB hits
system.cpu04.dtb.data_misses                      331                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9591                       # DTB accesses
system.cpu04.itb.fetch_hits                      5892                       # ITB hits
system.cpu04.itb.fetch_misses                      70                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5962                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          81590                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4073                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        55221                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7174                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2479                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1405                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        48473                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2098                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5892                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 240                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            75354                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.732821                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.146852                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  66169     87.81%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    548      0.73%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    630      0.84%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    760      1.01%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1159      1.54%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    318      0.42%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    440      0.58%     92.93% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    373      0.49%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4957      6.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              75354                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.087927                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.676811                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6271                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               13072                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5868                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1185                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  485                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                593                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 225                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                47072                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 943                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  485                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   6962                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6790                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4280                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6298                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2066                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45118                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 337                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  763                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  980                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   93                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33397                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64537                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51906                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12627                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11311                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4521                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6088                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3916                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             261                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            127                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38390                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             255                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         12008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        75354                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.509462                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.550942                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             65751     87.26%     87.26% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1794      2.38%     89.64% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1346      1.79%     91.42% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1098      1.46%     92.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1358      1.80%     94.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               859      1.14%     95.82% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1797      2.38%     98.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               707      0.94%     99.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               644      0.85%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         75354                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   963     49.01%     49.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  79      4.02%     53.03% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.03% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.03% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                361     18.37%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     71.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  450     22.90%     94.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 112      5.70%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23440     61.06%     61.07% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                197      0.51%     61.58% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.58% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2904      7.56%     69.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1927      5.02%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.17% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6611     17.22%     91.39% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3307      8.61%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38390                       # Type of FU issued
system.cpu04.iq.rate                         0.470523                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1965                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.051185                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           130559                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39453                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25697                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23795                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13270                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10365                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28090                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12261                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1675                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1126                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  485                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1855                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1163                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42161                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6088                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3916                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1142                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          369                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                486                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37568                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6383                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             822                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1466                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9591                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4854                       # Number of branches executed
system.cpu04.iew.exec_stores                     3208                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.460449                       # Inst execution rate
system.cpu04.iew.wb_sent                        36582                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36062                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21393                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30357                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.441990                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.704714                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12157                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             406                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        25032                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.181048                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.482905                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18823     75.20%     75.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          880      3.52%     78.71% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1152      4.60%     83.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          627      2.50%     85.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          618      2.47%     88.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          264      1.05%     89.34% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          206      0.82%     90.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          225      0.90%     91.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2237      8.94%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        25032                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29564                       # Number of instructions committed
system.cpu04.commit.committedOps                29564                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7203                       # Number of memory references committed
system.cpu04.commit.loads                        4413                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     3498                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          881      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16552     55.99%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.73%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.49%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4430     14.98%     90.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29564                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2237                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      63710                       # The number of ROB reads
system.cpu04.rob.rob_writes                     85278                       # The number of ROB writes
system.cpu04.timesIdled                           114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1004516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu04.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.844145                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.844145                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.351599                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.351599                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44113                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20048                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11109                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8119                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   108                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             298                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          32.220601                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6142                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             404                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.202970                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    32.220601                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.251723                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.251723                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           31785                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          31785                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3878                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3878                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2268                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2268                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           23                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           13                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6146                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6146                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6146                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6146                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1141                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1141                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          500                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          500                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            4                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            9                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1641                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1641                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1641                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1641                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    124135416                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    124135416                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     71550308                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     71550308                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       289386                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       289386                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       194994                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       194994                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    195685724                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    195685724                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    195685724                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    195685724                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5019                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5019                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7787                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7787                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7787                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7787                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.227336                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.227336                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.180636                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.180636                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.210736                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.210736                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.210736                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.210736                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 108795.281332                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 108795.281332                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 143100.616000                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 143100.616000                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 72346.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 72346.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data        21666                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total        21666                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 119247.851310                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 119247.851310                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 119247.851310                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 119247.851310                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2458                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    22.759259                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          142                       # number of writebacks
system.cpu04.dcache.writebacks::total             142                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          795                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          795                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          386                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          386                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1181                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1181                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1181                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1181                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          346                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          114                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          114                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            9                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          460                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          460                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     31218912                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     31218912                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17815234                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17815234                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       183816                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       183816                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     49034146                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     49034146                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     49034146                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     49034146                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.068938                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.068938                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041185                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041185                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.059073                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.059073                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.059073                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.059073                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 90228.069364                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 90228.069364                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 156273.982456                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 156273.982456                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data        20424                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total        20424                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 106595.969565                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 106595.969565                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 106595.969565                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 106595.969565                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              54                       # number of replacements
system.cpu04.icache.tags.tagsinuse         102.488576                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5400                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.442396                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   102.488576                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.200173                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.200173                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12218                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12218                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5400                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5400                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5400                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5400                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5400                       # number of overall hits
system.cpu04.icache.overall_hits::total          5400                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          492                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          492                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          492                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          492                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          492                       # number of overall misses
system.cpu04.icache.overall_misses::total          492                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     20805984                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     20805984                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     20805984                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     20805984                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     20805984                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     20805984                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5892                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5892                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5892                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5892                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5892                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5892                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.083503                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.083503                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.083503                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.083503                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.083503                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.083503                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 42288.585366                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 42288.585366                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 42288.585366                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 42288.585366                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 42288.585366                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 42288.585366                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu04.icache.writebacks::total              54                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           58                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           58                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           58                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          434                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          434                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     16507422                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     16507422                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     16507422                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     16507422                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     16507422                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     16507422                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.073659                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.073659                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.073659                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.073659                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.073659                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.073659                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 38035.534562                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 38035.534562                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 38035.534562                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 38035.534562                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 38035.534562                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 38035.534562                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 36440                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           27713                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1497                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              25197                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 18643                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           73.988967                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  3838                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           131                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            120                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      31161                       # DTB read hits
system.cpu05.dtb.read_misses                      435                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  31596                       # DTB read accesses
system.cpu05.dtb.write_hits                     10157                       # DTB write hits
system.cpu05.dtb.write_misses                      35                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                 10192                       # DTB write accesses
system.cpu05.dtb.data_hits                      41318                       # DTB hits
system.cpu05.dtb.data_misses                      470                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  41788                       # DTB accesses
system.cpu05.itb.fetch_hits                     33566                       # ITB hits
system.cpu05.itb.fetch_misses                      76                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 33642                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         136146                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             9699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       212248                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     36440                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            22492                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       65914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3291                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        48143                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2177                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   33566                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 545                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           127804                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.660730                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.687742                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  85517     66.91%     66.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   1957      1.53%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   3541      2.77%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   6407      5.01%     76.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  10274      8.04%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1358      1.06%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   6041      4.73%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1816      1.42%     91.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  10893      8.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             127804                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.267654                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.558973                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  12719                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               30597                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   32565                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2661                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1119                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               4110                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 543                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               194481                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2357                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1119                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  14476                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  8266                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        18651                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   33358                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                3791                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               189106                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 261                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  491                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1698                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  416                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            125239                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              226265                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         213579                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12679                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               98440                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  26799                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              648                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          626                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    9253                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              32721                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             12306                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            3678                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           3128                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   161790                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              1184                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  154826                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             442                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         30600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        15745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          300                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       127804                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.211433                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.062968                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             85946     67.25%     67.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              5962      4.66%     71.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              8068      6.31%     78.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              7771      6.08%     84.31% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              5411      4.23%     88.54% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              4209      3.29%     91.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              7539      5.90%     97.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1692      1.32%     99.06% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1206      0.94%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        127804                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1205     26.23%     26.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  76      1.65%     27.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     27.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     27.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                324      7.05%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     34.94% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1908     41.53%     76.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                1081     23.53%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              106712     68.92%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                180      0.12%     69.04% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     69.04% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2922      1.89%     70.93% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     70.93% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     70.93% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1933      1.25%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.18% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              32479     20.98%     93.16% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             10596      6.84%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               154826                       # Type of FU issued
system.cpu05.iq.rate                         1.137206                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4594                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.029672                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           418713                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          180257                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       140403                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23779                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13362                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               147192                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12224                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           1156                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         5679                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3585                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1119                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  4034                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1343                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            182821                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             278                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               32721                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              12306                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              595                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1307                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          343                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          807                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1150                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              152955                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               31596                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1871                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       19847                       # number of nop insts executed
system.cpu05.iew.exec_refs                      41788                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  30154                       # Number of branches executed
system.cpu05.iew.exec_stores                    10192                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.123463                       # Inst execution rate
system.cpu05.iew.wb_sent                       151737                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      150813                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   84999                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  104929                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.107730                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.810062                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         32166                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           884                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             971                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        74985                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.988811                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.848367                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        40613     54.16%     54.16% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         8907     11.88%     66.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3855      5.14%     71.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         2195      2.93%     74.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2545      3.39%     77.50% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         4554      6.07%     83.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          656      0.87%     84.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         4237      5.65%     90.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         7423      9.90%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        74985                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             149131                       # Number of instructions committed
system.cpu05.commit.committedOps               149131                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        35763                       # Number of memory references committed
system.cpu05.commit.loads                       27042                       # Number of loads committed
system.cpu05.commit.membars                       429                       # Number of memory barriers committed
system.cpu05.commit.branches                    26710                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  126989                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               2535                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        16761     11.24%     11.24% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          91248     61.19%     72.43% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.08%     72.50% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     72.50% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      1.93%     74.43% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.43% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.43% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.29%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         27471     18.42%     94.14% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         8738      5.86%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          149131                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                7423                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     247468                       # The number of ROB reads
system.cpu05.rob.rob_writes                    367265                       # The number of ROB writes
system.cpu05.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          8342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     949960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    132374                       # Number of Instructions Simulated
system.cpu05.committedOps                      132374                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.028495                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.028495                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.972294                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.972294                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 193188                       # number of integer regfile reads
system.cpu05.int_regfile_writes                105773                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11147                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8158                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  1031                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  370                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             696                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          31.573515                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             34379                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             811                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           42.390875                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    31.573515                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.246668                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.246668                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          153189                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         153189                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        26683                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         26683                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         7527                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         7527                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          141                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          106                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          106                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        34210                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          34210                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        34210                       # number of overall hits
system.cpu05.dcache.overall_hits::total         34210                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2372                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2372                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1023                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1023                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           51                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           65                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3395                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3395                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3395                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3395                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    120226842                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    120226842                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     84658383                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     84658383                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       592434                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       592434                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       748926                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       748926                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    204885225                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    204885225                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    204885225                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    204885225                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        29055                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        29055                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         8550                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         8550                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        37605                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        37605                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        37605                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        37605                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.081638                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.081638                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.119649                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.119649                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.265625                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.265625                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.380117                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.380117                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.090281                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.090281                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.090281                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.090281                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 50685.852445                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 50685.852445                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 82755.017595                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 82755.017595                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 11616.352941                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 11616.352941                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 11521.938462                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 11521.938462                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 60349.108984                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 60349.108984                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 60349.108984                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 60349.108984                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3089                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    25.957983                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          275                       # number of writebacks
system.cpu05.dcache.writebacks::total             275                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1262                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1262                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          592                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          592                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            6                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1854                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1854                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1854                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1854                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1110                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1110                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          431                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          431                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           45                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           65                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1541                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1541                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1541                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1541                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     36653904                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     36653904                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     23984248                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     23984248                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       387504                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       387504                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       668196                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       668196                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     60638152                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     60638152                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     60638152                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     60638152                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.038203                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.038203                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.050409                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.050409                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.234375                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.234375                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.380117                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.380117                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.040979                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.040979                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.040979                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.040979                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 33021.535135                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 33021.535135                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 55647.907193                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 55647.907193                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  8611.200000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8611.200000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 10279.938462                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 10279.938462                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 39349.871512                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 39349.871512                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 39349.871512                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 39349.871512                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             595                       # number of replacements
system.cpu05.icache.tags.tagsinuse         114.055394                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             32323                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1080                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           29.928704                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   114.055394                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.222764                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.222764                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           68204                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          68204                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        32323                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         32323                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        32323                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          32323                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        32323                       # number of overall hits
system.cpu05.icache.overall_hits::total         32323                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1239                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1239                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1239                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1239                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1239                       # number of overall misses
system.cpu05.icache.overall_misses::total         1239                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     39295637                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     39295637                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     39295637                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     39295637                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     39295637                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     39295637                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        33562                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        33562                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        33562                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        33562                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        33562                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        33562                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.036917                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.036917                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.036917                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.036917                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.036917                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.036917                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 31715.606941                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 31715.606941                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 31715.606941                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 31715.606941                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 31715.606941                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 31715.606941                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          595                       # number of writebacks
system.cpu05.icache.writebacks::total             595                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          159                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          159                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          159                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1080                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1080                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1080                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1080                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1080                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1080                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     30591701                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     30591701                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     30591701                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     30591701                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     30591701                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     30591701                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.032179                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.032179                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.032179                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.032179                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.032179                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.032179                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 28325.649074                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 28325.649074                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 28325.649074                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 28325.649074                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 28325.649074                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 28325.649074                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  9355                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            7401                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             702                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7530                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2910                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           38.645418                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   751                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       6746                       # DTB read hits
system.cpu06.dtb.read_misses                      340                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   7086                       # DTB read accesses
system.cpu06.dtb.write_hits                      3382                       # DTB write hits
system.cpu06.dtb.write_misses                      31                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3413                       # DTB write accesses
system.cpu06.dtb.data_hits                      10128                       # DTB hits
system.cpu06.dtb.data_misses                      371                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  10499                       # DTB accesses
system.cpu06.itb.fetch_hits                      6956                       # ITB hits
system.cpu06.itb.fetch_misses                      67                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  7023                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          85208                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             5032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        64912                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      9355                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3662                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       20712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1581                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        49530                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2185                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    6956                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 290                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            78460                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.827326                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.252304                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  67453     85.97%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    743      0.95%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    842      1.07%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    840      1.07%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1521      1.94%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    330      0.42%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    465      0.59%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    687      0.88%     92.89% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5579      7.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              78460                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.109790                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.761806                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   7259                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               12381                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    7570                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1175                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  545                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                816                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 254                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                56099                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1070                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  545                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   7976                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  5962                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         3786                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    7963                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2698                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                53893                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 320                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  352                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1553                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  244                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             39271                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               75465                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          62639                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12821                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               26952                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  12319                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              120                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4206                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6873                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              4145                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             309                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            188                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    48261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               126                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   45691                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         13142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         6607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        78460                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.582348                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.644531                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             67260     85.73%     85.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1840      2.35%     88.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1655      2.11%     90.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1096      1.40%     91.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1602      2.04%     93.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1411      1.80%     95.42% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              2047      2.61%     98.03% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               884      1.13%     99.15% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               665      0.85%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         78460                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   996     49.36%     49.36% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     49.36% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  74      3.67%     53.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     53.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     53.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                336     16.65%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     69.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  472     23.39%     93.06% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 140      6.94%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               29781     65.18%     65.19% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                183      0.40%     65.59% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     65.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2941      6.44%     72.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1929      4.22%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.25% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               7339     16.06%     92.31% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3514      7.69%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                45691                       # Type of FU issued
system.cpu06.iq.rate                         0.536229                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2018                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.044166                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           148156                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           47995                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        32853                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23976                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13558                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10407                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                35366                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12339                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            207                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1902                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1205                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  545                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1808                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 771                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             50716                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             139                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6873                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               4145                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               96                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 757                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          122                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          425                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                547                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               44817                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                7086                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             874                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        2329                       # number of nop insts executed
system.cpu06.iew.exec_refs                      10499                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   6695                       # Number of branches executed
system.cpu06.iew.exec_stores                     3413                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.525972                       # Inst execution rate
system.cpu06.iew.wb_sent                        43830                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       43260                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   25756                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   35999                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.507699                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.715464                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         13366                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             457                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        26910                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.372241                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.616737                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        19209     71.38%     71.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1          977      3.63%     75.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1501      5.58%     80.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          623      2.32%     82.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          960      3.57%     86.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          250      0.93%     87.40% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          367      1.36%     88.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          397      1.48%     90.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2626      9.76%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        26910                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              36927                       # Number of instructions committed
system.cpu06.commit.committedOps                36927                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7911                       # Number of memory references committed
system.cpu06.commit.loads                        4971                       # Number of loads committed
system.cpu06.commit.membars                        21                       # Number of memory barriers committed
system.cpu06.commit.branches                     5215                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   30576                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                391                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         1686      4.57%      4.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          22398     60.65%     65.22% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.31%     65.53% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     65.53% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      7.79%     73.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     73.32% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      5.20%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.52% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4992     13.52%     92.04% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2940      7.96%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           36927                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2626                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      73680                       # The number of ROB reads
system.cpu06.rob.rob_writes                    102598                       # The number of ROB writes
system.cpu06.timesIdled                           135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    1000898                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     35245                       # Number of Instructions Simulated
system.cpu06.committedOps                       35245                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.417591                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.417591                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.413635                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.413635                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  54161                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 25347                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11147                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8158                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   127                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             286                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          30.384602                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6697                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           16.954430                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    30.384602                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.237380                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.237380                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           35204                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          35204                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4500                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4500                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2374                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2374                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           33                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6874                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6874                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6874                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6874                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1212                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          540                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          540                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            6                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           12                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         1752                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1752                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         1752                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1752                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    105434622                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    105434622                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     74189557                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     74189557                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       157734                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       157734                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       180090                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       180090                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        37260                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        37260                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    179624179                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    179624179                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    179624179                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    179624179                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5712                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5712                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8626                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8626                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8626                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8626                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.212185                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.212185                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.185312                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.185312                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.203107                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.203107                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.203107                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.203107                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 86992.262376                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 86992.262376                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 137388.068519                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 137388.068519                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        26289                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        26289                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 15007.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 15007.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 102525.216324                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 102525.216324                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 102525.216324                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 102525.216324                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3208                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    29.703704                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          146                       # number of writebacks
system.cpu06.dcache.writebacks::total             146                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          866                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          417                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          417                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            4                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1283                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1283                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1283                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1283                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          346                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          123                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           12                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          469                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          469                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     29738448                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     29738448                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     17427730                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     17427730                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       166428                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       166428                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        36018                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        36018                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     47166178                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     47166178                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     47166178                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     47166178                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.060574                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.060574                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.042210                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.042210                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.051282                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.051282                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.054371                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.054371                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.054371                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.054371                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 85949.271676                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 85949.271676                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 141688.861789                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 141688.861789                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data        13869                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total        13869                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 100567.543710                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 100567.543710                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 100567.543710                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 100567.543710                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             108                       # number of replacements
system.cpu06.icache.tags.tagsinuse          99.948214                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              6365                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             514                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           12.383268                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    99.948214                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.195211                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.195211                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           14416                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          14416                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         6365                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          6365                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         6365                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           6365                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         6365                       # number of overall hits
system.cpu06.icache.overall_hits::total          6365                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          586                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          586                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          586                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          586                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          586                       # number of overall misses
system.cpu06.icache.overall_misses::total          586                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     23898563                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     23898563                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     23898563                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     23898563                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     23898563                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     23898563                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         6951                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         6951                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         6951                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         6951                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         6951                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         6951                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.084304                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.084304                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.084304                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.084304                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.084304                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.084304                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 40782.530717                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 40782.530717                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 40782.530717                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 40782.530717                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 40782.530717                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 40782.530717                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          108                       # number of writebacks
system.cpu06.icache.writebacks::total             108                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           72                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           72                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           72                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          514                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          514                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          514                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     19232369                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     19232369                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     19232369                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     19232369                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     19232369                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     19232369                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.073946                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.073946                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.073946                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.073946                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.073946                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.073946                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 37417.060311                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 37417.060311                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 37417.060311                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 37417.060311                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 37417.060311                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 37417.060311                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 58767                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           42948                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1882                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              38252                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 31192                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           81.543449                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  7108                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               22                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           164                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               36                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            128                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      50604                       # DTB read hits
system.cpu07.dtb.read_misses                      446                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  51050                       # DTB read accesses
system.cpu07.dtb.write_hits                     17317                       # DTB write hits
system.cpu07.dtb.write_misses                      40                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 17357                       # DTB write accesses
system.cpu07.dtb.data_hits                      67921                       # DTB hits
system.cpu07.dtb.data_misses                      486                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  68407                       # DTB accesses
system.cpu07.itb.fetch_hits                     53900                       # ITB hits
system.cpu07.itb.fetch_misses                      74                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 53974                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         173056                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            12270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       333203                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     58767                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            38336                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       99292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  4139                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        48975                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2195                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   53900                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 616                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           164852                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.021225                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.798441                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  97083     58.89%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   3410      2.07%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   5683      3.45%     64.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  10254      6.22%     70.63% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  17239     10.46%     81.08% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   2672      1.62%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   9900      6.01%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2939      1.78%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  15672      9.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             164852                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.339584                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.925406                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  15171                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               42224                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   53244                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3792                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1446                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               7685                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 653                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               309027                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2869                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1446                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  17706                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9814                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        28497                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   54379                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                4035                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               301512                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 301                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  646                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1329                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  344                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            196710                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              352252                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         339393                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12852                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              161977                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  34733                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             1017                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          996                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   12996                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              52761                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             20171                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            6445                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           4738                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   256263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1952                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  247632                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             549                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         39863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        19997                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          406                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       164852                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.502147                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.194425                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             97838     59.35%     59.35% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              9249      5.61%     64.96% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             12983      7.88%     72.84% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             12772      7.75%     80.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              8815      5.35%     85.93% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              7025      4.26%     90.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             11403      6.92%     97.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              2838      1.72%     98.83% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1929      1.17%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        164852                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1450     21.34%     21.34% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    1      0.01%     21.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  84      1.24%     22.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                310      4.56%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     27.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 2936     43.21%     70.37% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                2013     29.63%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              172224     69.55%     69.55% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                183      0.07%     69.62% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.62% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2926      1.18%     70.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     70.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     70.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1930      0.78%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.58% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              52356     21.14%     92.73% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             18009      7.27%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               247632                       # Type of FU issued
system.cpu07.iq.rate                         1.430936                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      6794                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.027436                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           643787                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          284765                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       232156                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23672                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13394                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10379                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               242248                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12174                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2543                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         7255                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         5318                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1446                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  5207                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1484                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            292514                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             366                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               52761                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              20171                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              961                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1427                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          494                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          998                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1492                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              245030                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               51052                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2602                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       34299                       # number of nop insts executed
system.cpu07.iew.exec_refs                      68410                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  50096                       # Number of branches executed
system.cpu07.iew.exec_stores                    17358                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.415900                       # Inst execution rate
system.cpu07.iew.wb_sent                       243760                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      242535                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  135552                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  166394                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.401483                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.814645                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         42471                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          1546                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1259                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples       109746                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.261540                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.953754                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        53351     48.61%     48.61% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        14245     12.98%     61.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         6245      5.69%     67.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         3513      3.20%     70.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         4387      4.00%     74.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         7132      6.50%     80.98% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1325      1.21%     82.19% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         6621      6.03%     88.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        12927     11.78%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total       109746                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             248195                       # Number of instructions committed
system.cpu07.commit.committedOps               248195                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        60359                       # Number of memory references committed
system.cpu07.commit.loads                       45506                       # Number of loads committed
system.cpu07.commit.membars                       772                       # Number of memory barriers committed
system.cpu07.commit.branches                    45496                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  212451                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               5246                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        29847     12.03%     12.03% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         152276     61.35%     73.38% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.05%     73.42% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.42% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.16%     74.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      0.77%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         46278     18.65%     94.00% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        14883      6.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          248195                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               12927                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     385990                       # The number of ROB reads
system.cpu07.rob.rob_writes                    587472                       # The number of ROB writes
system.cpu07.timesIdled                           132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     913050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    218352                       # Number of Instructions Simulated
system.cpu07.committedOps                      218352                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.792555                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.792555                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.261742                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.261742                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 311915                       # number of integer regfile reads
system.cpu07.int_regfile_writes                173865                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8149                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1931                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  824                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1038                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          29.454564                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             58435                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1160                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           50.375000                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    29.454564                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.230114                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.230114                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          250698                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         250698                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        43865                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         43865                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        13172                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        13172                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          321                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          251                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          251                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        57037                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          57037                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        57037                       # number of overall hits
system.cpu07.dcache.overall_hits::total         57037                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         3039                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         3039                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1296                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1296                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data          110                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data          131                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         4335                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4335                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         4335                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4335                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    107127468                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    107127468                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     88247761                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     88247761                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1076814                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1076814                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data      1440720                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total      1440720                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        44712                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        44712                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    195375229                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    195375229                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    195375229                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    195375229                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        46904                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        46904                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        14468                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        14468                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        61372                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        61372                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        61372                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        61372                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.064792                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.064792                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.089577                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.089577                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.255220                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.255220                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.342932                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.342932                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.070635                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.070635                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.070635                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.070635                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 35250.894373                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 35250.894373                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 68092.408179                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 68092.408179                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  9789.218182                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  9789.218182                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10997.862595                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10997.862595                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 45069.256978                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 45069.256978                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 45069.256978                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 45069.256978                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         1999                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    19.221154                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          278                       # number of writebacks
system.cpu07.dcache.writebacks::total             278                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1384                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1384                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          695                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          695                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2079                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2079                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2079                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2079                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1655                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1655                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          601                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          601                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           99                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data          129                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total          129                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         2256                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         2256                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         2256                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         2256                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     36453942                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     36453942                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     26182589                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     26182589                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       719118                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       719118                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data      1282986                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total      1282986                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        42228                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        42228                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     62636531                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     62636531                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     62636531                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     62636531                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.035285                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.035285                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.041540                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.041540                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.229698                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.229698                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.337696                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.337696                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.036759                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.036759                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.036759                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.036759                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 22026.551057                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 22026.551057                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 43565.039933                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 43565.039933                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  7263.818182                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7263.818182                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9945.627907                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9945.627907                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 27764.419770                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 27764.419770                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 27764.419770                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 27764.419770                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             873                       # number of replacements
system.cpu07.icache.tags.tagsinuse         102.893780                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             52362                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1341                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           39.046980                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   102.893780                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.200964                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.200964                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          109141                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         109141                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        52362                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         52362                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        52362                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          52362                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        52362                       # number of overall hits
system.cpu07.icache.overall_hits::total         52362                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1538                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1538                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1538                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1538                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1538                       # number of overall misses
system.cpu07.icache.overall_misses::total         1538                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     44249975                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     44249975                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     44249975                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     44249975                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     44249975                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     44249975                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        53900                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        53900                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        53900                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        53900                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        53900                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        53900                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.028534                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.028534                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.028534                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.028534                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.028534                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.028534                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 28771.115085                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 28771.115085                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 28771.115085                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 28771.115085                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 28771.115085                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 28771.115085                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          873                       # number of writebacks
system.cpu07.icache.writebacks::total             873                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          197                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          197                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          197                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          197                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          197                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1341                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1341                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1341                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1341                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1341                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1341                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     34058123                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     34058123                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     34058123                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     34058123                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     34058123                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     34058123                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.024879                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.024879                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.024879                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.024879                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.024879                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.024879                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 25397.556301                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 25397.556301                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 25397.556301                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 25397.556301                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 25397.556301                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 25397.556301                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 56768                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           42499                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1961                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              37341                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 29977                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           80.279050                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  6415                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           181                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               38                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            143                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      48655                       # DTB read hits
system.cpu08.dtb.read_misses                      463                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  49118                       # DTB read accesses
system.cpu08.dtb.write_hits                     16249                       # DTB write hits
system.cpu08.dtb.write_misses                      36                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 16285                       # DTB write accesses
system.cpu08.dtb.data_hits                      64904                       # DTB hits
system.cpu08.dtb.data_misses                      499                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  65403                       # DTB accesses
system.cpu08.itb.fetch_hits                     51967                       # ITB hits
system.cpu08.itb.fetch_misses                      78                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 52045                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         123631                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            11878                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       322438                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     56768                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            36430                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       99370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  4279                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2165                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   51967                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 663                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           115711                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.786580                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.949157                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  50338     43.50%     43.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   3136      2.71%     46.21% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   5598      4.84%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   9801      8.47%     59.52% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  16760     14.48%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   2240      1.94%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   9488      8.20%     84.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   3265      2.82%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  15085     13.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             115711                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.459173                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.608068                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  15245                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               43937                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   51249                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                3783                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1487                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               6826                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 672                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               298709                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2934                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1487                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  17769                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 11087                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        29088                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   52367                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3903                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               291357                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 311                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  577                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  713                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  753                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            191073                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              344243                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         331460                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12775                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              155249                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  35824                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              987                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          957                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   12837                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              50800                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             19119                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            5989                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           4663                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   248111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1873                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  238939                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             604                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         40625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        21116                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          368                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       115711                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.064964                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.327088                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             50813     43.91%     43.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              9096      7.86%     51.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             12645     10.93%     62.70% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             12075     10.44%     73.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              8537      7.38%     80.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              7020      6.07%     86.58% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             11383      9.84%     96.42% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              2354      2.03%     98.45% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1788      1.55%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        115711                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1442     21.22%     21.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     21.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  78      1.15%     22.37% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     22.37% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     22.37% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                312      4.59%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     26.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 3038     44.71%     71.67% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1925     28.33%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              166444     69.66%     69.66% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                195      0.08%     69.74% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.74% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2925      1.22%     70.97% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     70.97% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     70.97% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1926      0.81%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              50494     21.13%     92.91% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             16951      7.09%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               238939                       # Type of FU issued
system.cpu08.iq.rate                         1.932679                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      6795                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.028438                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           577083                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          277124                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       223184                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23905                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13558                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               233435                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12295                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2336                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         7451                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         5209                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1487                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  5469                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1747                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            281980                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             358                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               50800                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              19119                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              926                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   39                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1697                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect         1029                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1554                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              236219                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               49119                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2720                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       31996                       # number of nop insts executed
system.cpu08.iew.exec_refs                      65404                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  47980                       # Number of branches executed
system.cpu08.iew.exec_stores                    16285                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.910678                       # Inst execution rate
system.cpu08.iew.wb_sent                       234773                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      233577                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  130524                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  160396                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.889308                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813761                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         42971                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          1505                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1309                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples       109460                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.167595                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.906558                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        54788     50.05%     50.05% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        14233     13.00%     63.06% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         5981      5.46%     68.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         3414      3.12%     71.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         4258      3.89%     75.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         7117      6.50%     82.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         1188      1.09%     83.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         6765      6.18%     89.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        11716     10.70%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total       109460                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             237265                       # Number of instructions committed
system.cpu08.commit.committedOps               237265                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        57259                       # Number of memory references committed
system.cpu08.commit.loads                       43349                       # Number of loads committed
system.cpu08.commit.membars                       739                       # Number of memory barriers committed
system.cpu08.commit.branches                    43451                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  203457                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               4580                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        27910     11.76%     11.76% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         146412     61.71%     73.47% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           117      0.05%     73.52% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.52% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      1.21%     74.73% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.73% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.73% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      0.81%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         44088     18.58%     94.12% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        13940      5.88%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          237265                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               11716                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     376511                       # The number of ROB reads
system.cpu08.rob.rob_writes                    566712                       # The number of ROB writes
system.cpu08.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     913337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    209359                       # Number of Instructions Simulated
system.cpu08.committedOps                      209359                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.590522                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.590522                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.693418                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.693418                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 302528                       # number of integer regfile reads
system.cpu08.int_regfile_writes                167306                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1841                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  729                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             958                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          28.286915                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             54444                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1078                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           50.504638                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    28.286915                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.220992                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.220992                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          239469                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         239469                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        41975                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         41975                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        12043                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        12043                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          270                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          270                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          209                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        54018                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          54018                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        54018                       # number of overall hits
system.cpu08.dcache.overall_hits::total         54018                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         3135                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3135                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1531                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1531                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data          104                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data          120                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         4666                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         4666                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         4666                       # number of overall misses
system.cpu08.dcache.overall_misses::total         4666                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    117125568                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    117125568                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    112577294                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    112577294                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data      1022166                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total      1022166                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data      1317762                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total      1317762                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        29808                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        29808                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    229702862                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    229702862                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    229702862                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    229702862                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        45110                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        45110                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data        13574                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        13574                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          329                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          329                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        58684                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        58684                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        58684                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        58684                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.069497                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.069497                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.112789                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.112789                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.278075                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.278075                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.364742                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.364742                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.079511                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.079511                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.079511                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.079511                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 37360.627751                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 37360.627751                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 73531.870673                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 73531.870673                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  9828.519231                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  9828.519231                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10981.350000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10981.350000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 49229.074582                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 49229.074582                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 49229.074582                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 49229.074582                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2893                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    24.726496                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          281                       # number of writebacks
system.cpu08.dcache.writebacks::total             281                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1521                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1521                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          845                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          845                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data           15                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2366                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2366                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2366                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2366                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1614                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1614                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          686                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          686                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           89                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data          116                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         2300                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         2300                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         2300                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         2300                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     40071888                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     40071888                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     31960371                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     31960371                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       665712                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       665712                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data      1174932                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total      1174932                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        28566                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        28566                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     72032259                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     72032259                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     72032259                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     72032259                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.035779                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.035779                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.050538                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.050538                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.237968                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.237968                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.352584                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.352584                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.039193                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.039193                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.039193                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.039193                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 24827.687732                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 24827.687732                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 46589.462099                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 46589.462099                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7479.910112                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7479.910112                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 10128.724138                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 10128.724138                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 31318.373478                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 31318.373478                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 31318.373478                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 31318.373478                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             843                       # number of replacements
system.cpu08.icache.tags.tagsinuse         100.711395                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             50428                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1336                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           37.745509                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   100.711395                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.196702                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.196702                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          105264                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         105264                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        50428                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         50428                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        50428                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          50428                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        50428                       # number of overall hits
system.cpu08.icache.overall_hits::total         50428                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1536                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1536                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1536                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1536                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1536                       # number of overall misses
system.cpu08.icache.overall_misses::total         1536                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     40273091                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     40273091                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     40273091                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     40273091                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     40273091                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     40273091                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        51964                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        51964                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        51964                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        51964                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        51964                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        51964                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.029559                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.029559                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.029559                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.029559                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.029559                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.029559                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 26219.460286                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 26219.460286                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 26219.460286                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 26219.460286                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 26219.460286                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 26219.460286                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          843                       # number of writebacks
system.cpu08.icache.writebacks::total             843                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          200                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          200                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          200                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          200                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          200                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          200                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1336                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1336                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1336                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1336                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1336                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1336                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     31729373                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     31729373                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     31729373                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     31729373                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     31729373                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     31729373                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.025710                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.025710                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.025710                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.025710                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.025710                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.025710                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 23749.530689                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 23749.530689                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 23749.530689                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 23749.530689                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 23749.530689                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 23749.530689                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  7875                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            6111                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             744                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6421                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2045                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           31.848622                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   645                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           109                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            108                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6483                       # DTB read hits
system.cpu09.dtb.read_misses                      366                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6849                       # DTB read accesses
system.cpu09.dtb.write_hits                      3415                       # DTB write hits
system.cpu09.dtb.write_misses                      35                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3450                       # DTB write accesses
system.cpu09.dtb.data_hits                       9898                       # DTB hits
system.cpu09.dtb.data_misses                      401                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10299                       # DTB accesses
system.cpu09.itb.fetch_hits                      6550                       # ITB hits
system.cpu09.itb.fetch_misses                      85                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  6635                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          83360                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        59469                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      7875                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2691                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       19767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1677                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        48318                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2596                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6550                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 300                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            76924                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.773088                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.200729                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  67063     87.18%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    615      0.80%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    641      0.83%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    803      1.04%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1206      1.57%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    356      0.46%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    491      0.64%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    379      0.49%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5370      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              76924                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.094470                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.713400                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   7985                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               12410                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6446                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1191                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  574                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                716                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 276                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                50570                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1076                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  574                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8690                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6511                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4247                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6860                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1724                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                48350                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 312                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  358                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  730                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   75                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             35766                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               68682                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          55640                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           13033                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12705                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              113                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           93                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4017                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6772                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4195                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             292                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            234                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    43368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               116                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   40613                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             263                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6865                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        76924                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.527963                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.580659                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             66843     86.89%     86.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1849      2.40%     89.30% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1433      1.86%     91.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1101      1.43%     92.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1394      1.81%     94.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5               985      1.28%     95.69% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1834      2.38%     98.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               790      1.03%     99.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               695      0.90%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         76924                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   953     49.30%     49.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  69      3.57%     52.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     52.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     52.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                337     17.43%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     70.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  436     22.56%     92.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 138      7.14%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               24838     61.16%     61.17% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                193      0.48%     61.64% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.64% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2962      7.29%     68.94% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     68.94% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     68.94% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1936      4.77%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7118     17.53%     91.23% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3560      8.77%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                40613                       # Type of FU issued
system.cpu09.iq.rate                         0.487200                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1933                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.047596                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           136461                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           43140                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        27684                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23885                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13825                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10461                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                30264                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12278                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            224                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2030                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1241                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  574                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1923                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1283                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             45010                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             162                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6772                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4195                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               88                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1258                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          126                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          446                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                572                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               39639                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6849                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             974                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        1526                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10299                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   5208                       # Number of branches executed
system.cpu09.iew.exec_stores                     3450                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.475516                       # Inst execution rate
system.cpu09.iew.wb_sent                        38755                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       38145                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22433                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31840                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.457594                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.704554                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13591                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             480                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        26497                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.167944                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.471277                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        19958     75.32%     75.32% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          983      3.71%     79.03% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1203      4.54%     83.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          627      2.37%     85.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          675      2.55%     88.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          250      0.94%     89.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          212      0.80%     90.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          257      0.97%     91.20% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2332      8.80%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        26497                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              30947                       # Number of instructions committed
system.cpu09.commit.committedOps                30947                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7696                       # Number of memory references committed
system.cpu09.commit.loads                        4742                       # Number of loads committed
system.cpu09.commit.membars                        21                       # Number of memory barriers committed
system.cpu09.commit.branches                     3733                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                250                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          922      2.98%      2.98% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          17384     56.17%     59.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           114      0.37%     59.52% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.52% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      9.33%     68.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.01%     68.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      6.21%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4763     15.39%     90.45% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           30947                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2332                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      67741                       # The number of ROB reads
system.cpu09.rob.rob_writes                     91181                       # The number of ROB writes
system.cpu09.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1002746                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu09.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.775983                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.775983                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.360233                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.360233                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  46743                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21522                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11200                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8209                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   130                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             292                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          26.747433                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6725                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             403                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           16.687345                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    26.747433                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.208964                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.208964                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           34543                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          34543                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4401                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4401                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2375                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2375                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           26                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           17                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6776                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6776                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6776                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6776                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1137                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1137                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          554                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          554                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            5                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            8                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1691                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1691                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1691                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1691                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     90962838                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     90962838                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     77111978                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     77111978                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        99360                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        99360                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       156492                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       156492                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    168074816                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    168074816                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    168074816                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    168074816                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5538                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5538                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8467                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8467                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8467                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8467                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.205309                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.205309                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.189143                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.189143                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.320000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.320000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.199717                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.199717                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.199717                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.199717                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 80002.496042                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 80002.496042                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 139191.296029                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 139191.296029                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        19872                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        19872                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 19561.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 19561.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 99393.740982                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 99393.740982                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 99393.740982                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 99393.740982                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2349                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    23.490000                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          151                       # number of writebacks
system.cpu09.dcache.writebacks::total             151                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          791                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          791                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          421                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1212                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1212                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1212                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1212                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          346                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          133                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            8                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          479                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          479                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26385048                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26385048                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     18199010                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     18199010                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       146556                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       146556                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     44584058                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     44584058                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     44584058                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     44584058                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.062477                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.062477                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.045408                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.045408                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.056573                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.056573                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.056573                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.056573                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 76257.364162                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 76257.364162                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 136834.661654                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 136834.661654                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 18319.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 18319.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 93077.365344                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 93077.365344                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 93077.365344                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 93077.365344                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             123                       # number of replacements
system.cpu09.icache.tags.tagsinuse          89.984902                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5918                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.701627                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    89.984902                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.175752                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.175752                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           13649                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          13649                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         5918                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          5918                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         5918                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           5918                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         5918                       # number of overall hits
system.cpu09.icache.overall_hits::total          5918                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          630                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          630                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          630                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          630                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          630                       # number of overall misses
system.cpu09.icache.overall_misses::total          630                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     22206958                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     22206958                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     22206958                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     22206958                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     22206958                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     22206958                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6548                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6548                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6548                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6548                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6548                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6548                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.096213                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.096213                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.096213                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.096213                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.096213                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.096213                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 35249.139683                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 35249.139683                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 35249.139683                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 35249.139683                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 35249.139683                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 35249.139683                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu09.icache.writebacks::total             123                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           77                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           77                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           77                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          553                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          553                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          553                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     18447424                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     18447424                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     18447424                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     18447424                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     18447424                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     18447424                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.084453                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.084453                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.084453                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.084453                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.084453                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.084453                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 33358.813743                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 33358.813743                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 33358.813743                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 33358.813743                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 33358.813743                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 33358.813743                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 47914                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           33786                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1810                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              30478                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 24773                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           81.281580                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  6375                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           131                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               37                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      42161                       # DTB read hits
system.cpu10.dtb.read_misses                      453                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  42614                       # DTB read accesses
system.cpu10.dtb.write_hits                     15289                       # DTB write hits
system.cpu10.dtb.write_misses                      38                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                 15327                       # DTB write accesses
system.cpu10.dtb.data_hits                      57450                       # DTB hits
system.cpu10.dtb.data_misses                      491                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  57941                       # DTB accesses
system.cpu10.itb.fetch_hits                     44505                       # ITB hits
system.cpu10.itb.fetch_misses                      79                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 44584                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         116280                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            13554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       278000                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     47914                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            31185                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       83198                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3991                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2282                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   44505                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 621                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           101164                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.748013                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.959587                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  44775     44.26%     44.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   3137      3.10%     47.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   4695      4.64%     52.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   8290      8.19%     60.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  14029     13.87%     74.06% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   2575      2.55%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   7816      7.73%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   2060      2.04%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  13787     13.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             101164                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.412057                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.390781                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  16312                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               35958                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   44264                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                3305                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1315                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               6827                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 699                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               256322                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                3120                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1315                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  18597                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9637                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        22880                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   45201                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3524                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               250031                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 305                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  508                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1128                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  361                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            164030                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              292583                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         279744                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12832                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps              133244                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  30786                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              796                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          773                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   10568                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              43873                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             17493                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            4996                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2899                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   212053                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              1510                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  205088                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             472                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         34709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        16540                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          265                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       101164                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.027282                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.333842                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             45155     44.64%     44.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              8305      8.21%     52.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             10805     10.68%     63.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             10815     10.69%     74.22% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              7115      7.03%     81.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              5772      5.71%     86.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              8850      8.75%     95.70% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              2468      2.44%     98.14% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1879      1.86%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        101164                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1515     26.80%     26.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  67      1.19%     27.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     27.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     27.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                328      5.80%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     33.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 2180     38.57%     72.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                1562     27.64%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              140340     68.43%     68.43% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                219      0.11%     68.54% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     68.54% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2931      1.43%     69.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     69.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     69.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1932      0.94%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.91% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              43742     21.33%     92.24% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             15920      7.76%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               205088                       # Type of FU issued
system.cpu10.iq.rate                         1.763743                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      5652                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.027559                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           493829                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          234953                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       190021                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23635                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13394                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10399                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               198578                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12158                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2485                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         6199                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         4491                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          718                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1315                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  4566                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1195                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            241531                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             294                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               43873                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              17493                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              744                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   43                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1141                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          431                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          927                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1358                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              202680                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               42614                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2408                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       27968                       # number of nop insts executed
system.cpu10.iew.exec_refs                      57941                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  40504                       # Number of branches executed
system.cpu10.iew.exec_stores                    15327                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.743034                       # Inst execution rate
system.cpu10.iew.wb_sent                       201543                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      200420                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  112089                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  139297                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.723598                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.804676                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         37474                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          1245                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1130                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        95755                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.118438                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.931410                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        50139     52.36%     52.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        10892     11.37%     63.74% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         5666      5.92%     69.65% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2993      3.13%     72.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         3584      3.74%     76.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         5294      5.53%     82.05% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         1106      1.16%     83.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         4442      4.64%     87.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        11639     12.15%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        95755                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             202851                       # Number of instructions committed
system.cpu10.commit.committedOps               202851                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        50676                       # Number of memory references committed
system.cpu10.commit.loads                       37674                       # Number of loads committed
system.cpu10.commit.membars                       606                       # Number of memory barriers committed
system.cpu10.commit.branches                    36415                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  173272                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               4796                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        24001     11.83%     11.83% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         122581     60.43%     72.26% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           155      0.08%     72.34% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     72.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.42%     73.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     73.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     73.76% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      0.95%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.70% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         38280     18.87%     93.57% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite        13036      6.43%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          202851                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               11639                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     322959                       # The number of ROB reads
system.cpu10.rob.rob_writes                    486049                       # The number of ROB writes
system.cpu10.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         15116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     922682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    178854                       # Number of Instructions Simulated
system.cpu10.committedOps                      178854                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.650139                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.650139                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.538132                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.538132                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 255621                       # number of integer regfile reads
system.cpu10.int_regfile_writes                142653                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8156                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  1756                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  811                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            1051                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          25.009732                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             47327                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1171                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           40.415884                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    25.009732                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.195389                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.195389                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          210034                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         210034                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        35900                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         35900                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        11488                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        11488                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          302                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          238                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          238                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        47388                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          47388                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        47388                       # number of overall hits
system.cpu10.dcache.overall_hits::total         47388                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2746                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2746                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1138                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1138                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data          108                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data          133                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3884                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3884                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3884                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3884                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    109017792                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    109017792                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     90501979                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     90501979                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data      1003536                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total      1003536                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data      1592244                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total      1592244                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        68310                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        68310                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    199519771                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    199519771                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    199519771                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    199519771                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        38646                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        38646                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data        12626                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        12626                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        51272                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        51272                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        51272                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        51272                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.071055                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.071055                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.090131                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.090131                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.263415                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.263415                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.358491                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.358491                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.075753                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.075753                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.075753                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.075753                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 39700.579752                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 39700.579752                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 79527.222320                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 79527.222320                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9292                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9292                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 11971.759398                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 11971.759398                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 51369.662976                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 51369.662976                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 51369.662976                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 51369.662976                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2211                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.466019                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu10.dcache.writebacks::total             228                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1242                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1242                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          668                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          668                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1910                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1910                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1504                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1504                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          470                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          470                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           99                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data          131                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total          131                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1974                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1974                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1974                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1974                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     37962972                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     37962972                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     23575627                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     23575627                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       763830                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       763830                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data      1432026                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total      1432026                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        65826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        65826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     61538599                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     61538599                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     61538599                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     61538599                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.038917                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.038917                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.037225                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.037225                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.241463                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.241463                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.353100                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.353100                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.038501                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.038501                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.038501                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.038501                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 25241.337766                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 25241.337766                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 50160.908511                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 50160.908511                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  7715.454545                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7715.454545                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 10931.496183                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 10931.496183                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 31174.568896                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 31174.568896                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 31174.568896                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 31174.568896                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             871                       # number of replacements
system.cpu10.icache.tags.tagsinuse          92.653851                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             42940                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1361                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           31.550331                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    92.653851                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.180965                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.180965                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           90367                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          90367                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        42940                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         42940                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        42940                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          42940                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        42940                       # number of overall hits
system.cpu10.icache.overall_hits::total         42940                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1563                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1563                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1563                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1563                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1563                       # number of overall misses
system.cpu10.icache.overall_misses::total         1563                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     60183594                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     60183594                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     60183594                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     60183594                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     60183594                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     60183594                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        44503                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        44503                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        44503                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        44503                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        44503                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        44503                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.035121                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.035121                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.035121                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.035121                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.035121                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.035121                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 38505.178503                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 38505.178503                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 38505.178503                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 38505.178503                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 38505.178503                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 38505.178503                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs    27.500000                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          871                       # number of writebacks
system.cpu10.icache.writebacks::total             871                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          202                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          202                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          202                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          202                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          202                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          202                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1361                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1361                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1361                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1361                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1361                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1361                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     45772668                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     45772668                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     45772668                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     45772668                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     45772668                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     45772668                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.030582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.030582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.030582                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.030582                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.030582                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.030582                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 33631.644379                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 33631.644379                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 33631.644379                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 33631.644379                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 33631.644379                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 33631.644379                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 45854                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           34337                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1779                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              31029                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 23902                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           77.031164                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  5107                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           149                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               25                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            124                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      38797                       # DTB read hits
system.cpu11.dtb.read_misses                      451                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  39248                       # DTB read accesses
system.cpu11.dtb.write_hits                     12903                       # DTB write hits
system.cpu11.dtb.write_misses                      49                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 12952                       # DTB write accesses
system.cpu11.dtb.data_hits                      51700                       # DTB hits
system.cpu11.dtb.data_misses                      500                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  52200                       # DTB accesses
system.cpu11.itb.fetch_hits                     42445                       # ITB hits
system.cpu11.itb.fetch_misses                      85                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 42530                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         152538                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       262272                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     45854                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            29034                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       80043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3907                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        48799                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2135                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   42445                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 653                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           144490                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.815157                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.732870                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  91478     63.31%     63.31% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2648      1.83%     65.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   4284      2.96%     68.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   8211      5.68%     73.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  13191      9.13%     82.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1967      1.36%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7867      5.44%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   2130      1.47%     91.20% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  12714      8.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             144490                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.300607                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.719388                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  14305                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               35430                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   41488                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                3153                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1315                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               5531                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 663                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               241352                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2819                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1315                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  16407                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  9868                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        21976                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   42419                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3706                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               235128                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 339                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  747                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1415                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  331                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            154337                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              276981                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         264027                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12945                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              123432                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  30905                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              769                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          746                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   10555                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              40754                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             15291                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            4573                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           3481                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   200187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1427                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  192335                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             477                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         35424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        17430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          312                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       144490                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.331130                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.115498                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             92109     63.75%     63.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              7278      5.04%     68.78% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             10439      7.22%     76.01% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             10279      7.11%     83.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              6409      4.44%     87.56% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              5170      3.58%     91.14% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              9308      6.44%     97.58% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1976      1.37%     98.95% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1522      1.05%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        144490                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1481     27.54%     27.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  75      1.39%     28.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     28.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     28.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                317      5.89%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     34.83% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 2122     39.46%     74.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1383     25.72%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              133471     69.40%     69.40% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                196      0.10%     69.50% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     69.50% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2947      1.53%     71.03% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 2      0.00%     71.03% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     71.03% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1938      1.01%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.04% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              40316     20.96%     93.00% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             13461      7.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               192335                       # Type of FU issued
system.cpu11.iq.rate                         1.260899                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      5378                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.027962                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           511357                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          223398                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       177495                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23658                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13701                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10452                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               185548                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12161                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1834                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         6356                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4329                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1315                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  5052                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1351                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            227570                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             298                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               40754                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              15291                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              707                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1292                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          440                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          928                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1368                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              189989                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               39249                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2346                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       25956                       # number of nop insts executed
system.cpu11.iew.exec_refs                      52201                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  38471                       # Number of branches executed
system.cpu11.iew.exec_stores                    12952                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.245519                       # Inst execution rate
system.cpu11.iew.wb_sent                       188991                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      187947                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  105808                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  129587                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.232132                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.816502                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         37504                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          1115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1141                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        90208                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.088518                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.892819                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        47227     52.35%     52.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        10941     12.13%     64.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         4720      5.23%     69.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2724      3.02%     72.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         3088      3.42%     76.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5803      6.43%     82.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          906      1.00%     83.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5347      5.93%     89.52% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         9452     10.48%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        90208                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             188401                       # Number of instructions committed
system.cpu11.commit.committedOps               188401                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        45360                       # Number of memory references committed
system.cpu11.commit.loads                       34398                       # Number of loads committed
system.cpu11.commit.membars                       548                       # Number of memory barriers committed
system.cpu11.commit.branches                    34330                       # Number of branches committed
system.cpu11.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  160644                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               3593                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        22215     11.79%     11.79% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         115325     61.21%     73.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           116      0.06%     73.07% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2887      1.53%     74.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            2      0.00%     74.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1921      1.02%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         34946     18.55%     94.17% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        10989      5.83%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          188401                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                9452                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     305127                       # The number of ROB reads
system.cpu11.rob.rob_writes                    457295                       # The number of ROB writes
system.cpu11.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     933568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    166190                       # Number of Instructions Simulated
system.cpu11.committedOps                      166190                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.917853                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.917853                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.089499                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.089499                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 240165                       # number of integer regfile reads
system.cpu11.int_regfile_writes                133155                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11178                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8197                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  1469                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  601                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             885                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          23.913721                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             43175                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1003                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           43.045862                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    23.913721                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.186826                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.186826                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          191059                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         191059                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        33520                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         33520                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         9529                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         9529                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          214                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          214                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          171                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          171                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        43049                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          43049                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        43049                       # number of overall hits
system.cpu11.dcache.overall_hits::total         43049                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2576                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2576                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         1157                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1157                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           89                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           89                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data          102                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3733                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3733                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3733                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3733                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    116196552                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    116196552                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     92433294                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     92433294                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       983664                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       983664                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data      1167480                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total      1167480                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        70794                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        70794                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    208629846                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    208629846                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    208629846                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    208629846                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        36096                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        36096                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        10686                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        10686                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        46782                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        46782                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        46782                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        46782                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.071365                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.071365                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.108273                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.108273                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.293729                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.293729                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.373626                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.373626                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.079796                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.079796                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.079796                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.079796                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 45107.357143                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 45107.357143                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 79890.487468                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 79890.487468                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 11052.404494                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 11052.404494                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11445.882353                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11445.882353                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 55887.984463                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 55887.984463                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 55887.984463                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 55887.984463                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2040                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    21.030928                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu11.dcache.writebacks::total             245                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1221                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          646                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          646                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           12                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1867                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1867                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1867                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1867                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1355                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1355                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          511                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          511                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           77                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data          102                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1866                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1866                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1866                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1866                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     36935838                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     36935838                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     26321690                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     26321690                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       694278                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       694278                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data      1045764                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total      1045764                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        65826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        65826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     63257528                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     63257528                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     63257528                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     63257528                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.037539                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.037539                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.047820                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.047820                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.254125                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.254125                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.373626                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.373626                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.039887                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.039887                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.039887                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.039887                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 27258.921033                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 27258.921033                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 51510.156556                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 51510.156556                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  9016.597403                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9016.597403                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10252.588235                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10252.588235                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 33900.068596                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 33900.068596                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 33900.068596                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 33900.068596                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             789                       # number of replacements
system.cpu11.icache.tags.tagsinuse          89.518317                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             40960                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1286                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           31.850700                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    89.518317                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.174840                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.174840                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           86170                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          86170                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        40960                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         40960                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        40960                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          40960                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        40960                       # number of overall hits
system.cpu11.icache.overall_hits::total         40960                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1482                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1482                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1482                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1482                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1482                       # number of overall misses
system.cpu11.icache.overall_misses::total         1482                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     38837340                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     38837340                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     38837340                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     38837340                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     38837340                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     38837340                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        42442                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        42442                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        42442                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        42442                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        42442                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        42442                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.034918                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.034918                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.034918                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.034918                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.034918                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.034918                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 26206.032389                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 26206.032389                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 26206.032389                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 26206.032389                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 26206.032389                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 26206.032389                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs     5.500000                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          789                       # number of writebacks
system.cpu11.icache.writebacks::total             789                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          196                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          196                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          196                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1286                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1286                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1286                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1286                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1286                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1286                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     31695840                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     31695840                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     31695840                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     31695840                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     31695840                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     31695840                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.030300                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.030300                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.030300                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.030300                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.030300                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.030300                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 24646.842924                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 24646.842924                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 24646.842924                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 24646.842924                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 24646.842924                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 24646.842924                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 40136                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           30681                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1547                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              27506                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 20940                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           76.128845                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  4169                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           118                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      34209                       # DTB read hits
system.cpu12.dtb.read_misses                      444                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  34653                       # DTB read accesses
system.cpu12.dtb.write_hits                     10941                       # DTB write hits
system.cpu12.dtb.write_misses                      35                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 10976                       # DTB write accesses
system.cpu12.dtb.data_hits                      45150                       # DTB hits
system.cpu12.dtb.data_misses                      479                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  45629                       # DTB accesses
system.cpu12.itb.fetch_hits                     37192                       # ITB hits
system.cpu12.itb.fetch_misses                      75                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 37267                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         140730                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       230322                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     40136                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            25126                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       69746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3403                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        47967                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2228                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   37192                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 602                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           132199                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.742237                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.705188                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  85860     64.95%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2161      1.63%     66.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3593      2.72%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   7425      5.62%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  11557      8.74%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1518      1.15%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   7008      5.30%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1782      1.35%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  11295      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             132199                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.285199                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.636623                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13308                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               30577                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   36477                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2729                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1141                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               4535                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 580                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               212860                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2467                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1141                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  15134                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  8942                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        18283                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   37277                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3455                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               207458                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 325                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  570                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1335                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  366                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            136512                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              245927                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         233175                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12745                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              109213                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  27299                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              646                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          624                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    9268                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              35750                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             13078                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            3871                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           3121                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   176946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              1193                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  170123                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             410                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         31162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        15551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          266                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       132199                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.286871                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.096960                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             86098     65.13%     65.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              6186      4.68%     69.81% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              9314      7.05%     76.85% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              9002      6.81%     83.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              5602      4.24%     87.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              4420      3.34%     91.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              8514      6.44%     97.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1793      1.36%     99.04% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1270      0.96%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        132199                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1322     27.71%     27.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     27.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  76      1.59%     29.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     29.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     29.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                325      6.81%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     36.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1914     40.13%     76.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                1133     23.75%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              118122     69.43%     69.44% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                187      0.11%     69.55% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.55% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2929      1.72%     71.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     71.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     71.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1934      1.14%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.40% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              35548     20.90%     93.30% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             11399      6.70%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               170123                       # Type of FU issued
system.cpu12.iq.rate                         1.208861                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      4770                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.028039                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           453779                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          195919                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       155590                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23846                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13434                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10415                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               162625                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12264                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1376                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         5723                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3727                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          860                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1141                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4307                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1171                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            200705                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             294                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               35750                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              13078                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              588                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1127                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          360                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          815                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1175                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              168125                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               34653                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1998                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       22566                       # number of nop insts executed
system.cpu12.iew.exec_refs                      45629                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  33898                       # Number of branches executed
system.cpu12.iew.exec_stores                    10976                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.194664                       # Inst execution rate
system.cpu12.iew.wb_sent                       166952                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      166005                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   94010                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  114861                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.179599                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.818468                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         32794                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           927                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             987                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        79468                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.092641                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.883312                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        41325     52.00%     52.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         9837     12.38%     64.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         4131      5.20%     69.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2340      2.94%     72.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2691      3.39%     75.91% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         5421      6.82%     82.73% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          743      0.93%     83.67% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         4988      6.28%     89.94% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         7992     10.06%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        79468                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             166298                       # Number of instructions committed
system.cpu12.commit.committedOps               166298                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        39378                       # Number of memory references committed
system.cpu12.commit.loads                       30027                       # Number of loads committed
system.cpu12.commit.membars                       448                       # Number of memory barriers committed
system.cpu12.commit.branches                    30303                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  141584                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               2895                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        19325     11.62%     11.62% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         102213     61.46%     73.08% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.07%     73.15% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.15% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.73%     74.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.15%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.04% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         30475     18.33%     94.36% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         9372      5.64%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          166298                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                7992                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     269177                       # The number of ROB reads
system.cpu12.rob.rob_writes                    402943                       # The number of ROB writes
system.cpu12.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          8531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     945376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    146977                       # Number of Instructions Simulated
system.cpu12.committedOps                      146977                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.957497                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.957497                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.044390                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.044390                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 212203                       # number of integer regfile reads
system.cpu12.int_regfile_writes                116831                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  1186                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  462                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             748                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          22.397150                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             37366                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             863                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           43.297798                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    22.397150                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.174978                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.174978                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          167073                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         167073                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        29536                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         29536                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         8115                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         8115                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          159                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          127                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          127                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        37651                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          37651                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        37651                       # number of overall hits
system.cpu12.dcache.overall_hits::total         37651                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2307                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2307                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         1027                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1027                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           68                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           79                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3334                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3334                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3334                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3334                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    118526544                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    118526544                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     90364120                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     90364120                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       690552                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       690552                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       807300                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       807300                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        64584                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        64584                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    208890664                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    208890664                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    208890664                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    208890664                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        31843                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        31843                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         9142                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         9142                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        40985                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        40985                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        40985                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        40985                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.072449                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.072449                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.112339                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.112339                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.299559                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.299559                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.383495                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.383495                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.081347                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.081347                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.081347                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.081347                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 51376.915475                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 51376.915475                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 87988.432327                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 87988.432327                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 10155.176471                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 10155.176471                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 10218.987342                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10218.987342                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 62654.668266                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 62654.668266                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 62654.668266                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 62654.668266                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2800                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.931624                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu12.dcache.writebacks::total             212                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1148                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1148                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          625                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          625                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            7                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1773                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1773                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1773                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1773                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1159                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1159                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          402                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          402                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           61                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           78                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           78                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1561                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1561                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1561                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1561                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     36590562                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     36590562                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     24187933                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     24187933                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       498042                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       498042                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       715392                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       715392                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        59616                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        59616                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     60778495                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     60778495                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     60778495                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     60778495                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.036397                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.036397                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.043973                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.043973                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.268722                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.268722                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.378641                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.378641                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.038087                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.038087                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.038087                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.038087                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 31570.804142                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 31570.804142                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 60168.987562                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 60168.987562                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  8164.622951                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8164.622951                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9171.692308                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9171.692308                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 38935.614990                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 38935.614990                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 38935.614990                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 38935.614990                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             658                       # number of replacements
system.cpu12.icache.tags.tagsinuse          84.650007                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             35874                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1141                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           31.440841                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    84.650007                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.165332                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.165332                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           75521                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          75521                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        35874                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         35874                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        35874                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          35874                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        35874                       # number of overall hits
system.cpu12.icache.overall_hits::total         35874                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1316                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1316                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1316                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1316                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1316                       # number of overall misses
system.cpu12.icache.overall_misses::total         1316                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     39613590                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     39613590                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     39613590                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     39613590                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     39613590                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     39613590                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        37190                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        37190                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        37190                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        37190                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        37190                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        37190                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.035386                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.035386                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.035386                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.035386                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.035386                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.035386                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 30101.512158                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 30101.512158                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 30101.512158                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 30101.512158                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 30101.512158                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 30101.512158                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          658                       # number of writebacks
system.cpu12.icache.writebacks::total             658                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          175                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          175                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          175                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1141                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1141                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1141                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1141                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1141                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1141                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     31467312                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     31467312                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     31467312                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     31467312                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     31467312                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     31467312                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.030680                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.030680                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.030680                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.030680                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.030680                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.030680                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 27578.713409                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 27578.713409                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 27578.713409                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 27578.713409                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 27578.713409                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 27578.713409                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 56388                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           43475                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1838                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              39413                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 30478                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           77.329815                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5761                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           144                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               35                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      45916                       # DTB read hits
system.cpu13.dtb.read_misses                      449                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  46365                       # DTB read accesses
system.cpu13.dtb.write_hits                     13839                       # DTB write hits
system.cpu13.dtb.write_misses                      41                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 13880                       # DTB write accesses
system.cpu13.dtb.data_hits                      59755                       # DTB hits
system.cpu13.dtb.data_misses                      490                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  60245                       # DTB accesses
system.cpu13.itb.fetch_hits                     53117                       # ITB hits
system.cpu13.itb.fetch_misses                      77                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 53194                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         160127                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       309469                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     56388                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            36274                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       88641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  4027                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        48623                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2123                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   53117                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 640                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           153110                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.021220                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.748776                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  89135     58.22%     58.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2999      1.96%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   4405      2.88%     63.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  11383      7.43%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  16740     10.93%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   2359      1.54%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  11062      7.22%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1832      1.20%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  13195      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             153110                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.352145                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.932647                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  14562                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               33040                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   52306                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                3232                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1347                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               6236                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 689                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               287663                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                3043                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1347                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  16741                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  9573                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        19996                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   53246                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3584                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               281154                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 301                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  533                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1290                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  379                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            182590                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              325500                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         312647                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12846                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              150405                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  32185                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              715                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          686                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   10005                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              47685                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             16248                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            4534                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2702                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   238139                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1351                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  230401                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             518                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         36486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        17683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          271                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       153110                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.504807                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.187096                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             90424     59.06%     59.06% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              7491      4.89%     63.95% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             13811      9.02%     72.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             13588      8.87%     81.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              6444      4.21%     86.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              5249      3.43%     89.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             11978      7.82%     97.31% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2365      1.54%     98.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1760      1.15%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        153110                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1531     29.00%     29.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     29.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     29.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  98      1.86%     30.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     30.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     30.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                328      6.21%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     37.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1919     36.34%     73.41% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1404     26.59%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              163405     70.92%     70.92% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                187      0.08%     71.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     71.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2935      1.27%     72.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1933      0.84%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.12% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              47436     20.59%     93.71% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             14501      6.29%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               230401                       # Type of FU issued
system.cpu13.iq.rate                         1.438864                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      5280                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.022917                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           595856                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          262496                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       215142                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23854                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13550                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               223393                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12284                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2239                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         6434                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         4574                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1347                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  4871                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1001                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            272498                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             316                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               47685                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              16248                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              653                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 949                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          445                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          982                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1427                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              227898                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               46365                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2503                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       33008                       # number of nop insts executed
system.cpu13.iew.exec_refs                      60245                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  48612                       # Number of branches executed
system.cpu13.iew.exec_stores                    13880                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.423233                       # Inst execution rate
system.cpu13.iew.wb_sent                       226653                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      225548                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  129577                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  154657                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.408557                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.837835                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         38701                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          1080                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1172                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        98859                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.346139                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.963498                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        46450     46.99%     46.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        13497     13.65%     60.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         5228      5.29%     65.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2651      2.68%     68.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         3144      3.18%     71.79% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         8622      8.72%     80.51% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         1007      1.02%     81.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         7777      7.87%     89.40% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        10483     10.60%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        98859                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             231937                       # Number of instructions committed
system.cpu13.commit.committedOps               231937                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        52925                       # Number of memory references committed
system.cpu13.commit.loads                       41251                       # Number of loads committed
system.cpu13.commit.membars                       529                       # Number of memory barriers committed
system.cpu13.commit.branches                    44246                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  197575                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               4179                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        28937     12.48%     12.48% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         144599     62.34%     74.82% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.05%     74.87% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.87% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.24%     76.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      0.83%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         41780     18.01%     94.95% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        11708      5.05%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          231937                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               10483                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     357558                       # The number of ROB reads
system.cpu13.rob.rob_writes                    546902                       # The number of ROB writes
system.cpu13.timesIdled                           127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          7017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     925979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    203004                       # Number of Instructions Simulated
system.cpu13.committedOps                      203004                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.788787                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.788787                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.267769                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.267769                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 286804                       # number of integer regfile reads
system.cpu13.int_regfile_writes                160433                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1722                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  782                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1007                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          20.547252                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             49995                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1122                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           44.558824                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    20.547252                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.160525                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.160525                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          220301                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         220301                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        39858                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         39858                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        10245                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        10245                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          275                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          275                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          223                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        50103                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          50103                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        50103                       # number of overall hits
system.cpu13.dcache.overall_hits::total         50103                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2726                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2726                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1070                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1070                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data          116                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          116                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data          128                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          128                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3796                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3796                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3796                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3796                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    118813446                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    118813446                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     86423261                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     86423261                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1140156                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1140156                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data      1490400                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total      1490400                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        58374                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        58374                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    205236707                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    205236707                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    205236707                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    205236707                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        42584                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        42584                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        11315                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        11315                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        53899                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        53899                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        53899                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        53899                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.064015                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.064015                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.094565                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.094565                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.296675                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.296675                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.364672                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.364672                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.070428                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.070428                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.070428                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.070428                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 43585.269993                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 43585.269993                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 80769.402804                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 80769.402804                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  9828.931034                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  9828.931034                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11643.750000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11643.750000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 54066.571918                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 54066.571918                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 54066.571918                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 54066.571918                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2618                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    22.765217                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu13.dcache.writebacks::total             246                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1303                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1303                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          613                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          613                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           17                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1916                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1916                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1916                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1916                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1423                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1423                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          457                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          457                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           99                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data          127                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1880                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1880                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1880                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1880                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     38288376                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     38288376                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     24022750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     24022750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       748926                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       748926                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data      1336392                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total      1336392                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     62311126                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     62311126                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     62311126                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     62311126                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.033416                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.033416                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.040389                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.040389                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.253197                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.253197                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.361823                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.361823                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.034880                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.034880                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.034880                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.034880                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 26906.799719                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 26906.799719                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 52566.192560                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 52566.192560                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7564.909091                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7564.909091                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10522.771654                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10522.771654                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 33144.215957                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 33144.215957                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 33144.215957                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 33144.215957                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             838                       # number of replacements
system.cpu13.icache.tags.tagsinuse          79.661877                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             51603                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1327                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           38.886963                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    79.661877                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.155590                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.155590                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          107557                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         107557                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        51603                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         51603                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        51603                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          51603                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        51603                       # number of overall hits
system.cpu13.icache.overall_hits::total         51603                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1512                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1512                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1512                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1512                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1512                       # number of overall misses
system.cpu13.icache.overall_misses::total         1512                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     37462446                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     37462446                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     37462446                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     37462446                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     37462446                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     37462446                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        53115                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        53115                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        53115                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        53115                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        53115                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        53115                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.028467                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.028467                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.028467                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.028467                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.028467                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.028467                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 24776.750000                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 24776.750000                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 24776.750000                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 24776.750000                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 24776.750000                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 24776.750000                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          838                       # number of writebacks
system.cpu13.icache.writebacks::total             838                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          185                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          185                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          185                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1327                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1327                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1327                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1327                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1327                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1327                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     30397950                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     30397950                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     30397950                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     30397950                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     30397950                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     30397950                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.024984                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.024984                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.024984                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.024984                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.024984                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.024984                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 22907.272042                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 22907.272042                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 22907.272042                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 22907.272042                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 22907.272042                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 22907.272042                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 35762                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           27879                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1416                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              27256                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 18418                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           67.574112                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  3438                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           115                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      28907                       # DTB read hits
system.cpu14.dtb.read_misses                      422                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  29329                       # DTB read accesses
system.cpu14.dtb.write_hits                      8818                       # DTB write hits
system.cpu14.dtb.write_misses                      36                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  8854                       # DTB write accesses
system.cpu14.dtb.data_hits                      37725                       # DTB hits
system.cpu14.dtb.data_misses                      458                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  38183                       # DTB accesses
system.cpu14.itb.fetch_hits                     33224                       # ITB hits
system.cpu14.itb.fetch_misses                      78                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 33302                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         129476                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       201229                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     35762                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            21867                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       56877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3123                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        47818                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2506                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   33224                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 561                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           119486                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.684122                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.670182                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  78919     66.05%     66.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1932      1.62%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2744      2.30%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   6983      5.84%     75.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   9927      8.31%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1429      1.20%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   6651      5.57%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1107      0.93%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   9794      8.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             119486                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.276206                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.554180                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  13023                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               22490                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   32870                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2242                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1043                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               3718                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 534                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               184605                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2239                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1043                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  14517                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8309                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        11722                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   33543                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2534                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               179915                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 324                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  477                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  770                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  422                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            118744                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              213064                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         200160                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12897                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               95346                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  23398                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              426                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          397                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    7075                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              29860                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             10440                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            2221                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1345                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   153629                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               720                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  148318                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             436                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         26090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        12681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          171                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       119486                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.241300                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.084403                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             79547     66.57%     66.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4815      4.03%     70.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              8797      7.36%     77.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              8222      6.88%     84.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              4038      3.38%     88.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              3426      2.87%     91.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              7730      6.47%     97.56% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1707      1.43%     98.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1204      1.01%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        119486                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1274     34.88%     34.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  77      2.11%     36.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     36.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     36.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                316      8.65%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     45.65% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1214     33.24%     78.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 771     21.11%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              103996     70.12%     70.12% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                188      0.13%     70.25% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     70.25% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2920      1.97%     72.22% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     72.22% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     72.22% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1936      1.31%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.52% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              30029     20.25%     93.77% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              9245      6.23%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               148318                       # Type of FU issued
system.cpu14.iq.rate                         1.145525                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3652                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.024623                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           396305                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          166776                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       133944                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23905                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13710                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               139676                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12290                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           1244                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4596                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3022                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1043                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3375                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1462                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            173796                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             248                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               29860                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              10440                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              376                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1427                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          304                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          762                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1066                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              146514                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               29329                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1804                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       19447                       # number of nop insts executed
system.cpu14.iew.exec_refs                      38183                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  30240                       # Number of branches executed
system.cpu14.iew.exec_stores                     8854                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.131592                       # Inst execution rate
system.cpu14.iew.wb_sent                       145242                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      144340                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   83536                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  101197                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.114801                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.825479                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         27163                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           549                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             898                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        67647                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.146185                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.916962                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        34955     51.67%     51.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         8200     12.12%     63.79% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3531      5.22%     69.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1744      2.58%     71.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1883      2.78%     74.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         5191      7.67%     82.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          611      0.90%     82.95% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         4720      6.98%     89.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         6812     10.07%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        67647                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             145183                       # Number of instructions committed
system.cpu14.commit.committedOps               145183                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        32682                       # Number of memory references committed
system.cpu14.commit.loads                       25264                       # Number of loads committed
system.cpu14.commit.membars                       260                       # Number of memory barriers committed
system.cpu14.commit.branches                    27154                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  123224                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               2344                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        16928     11.66%     11.66% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          90384     62.26%     73.91% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.08%     73.99% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.99% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      1.98%     75.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.32%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.30% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         25524     17.58%     94.88% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         7434      5.12%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          145183                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                6812                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     231855                       # The number of ROB reads
system.cpu14.rob.rob_writes                    348705                       # The number of ROB writes
system.cpu14.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          9990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     956630                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    128259                       # Number of Instructions Simulated
system.cpu14.committedOps                      128259                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.009489                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.009489                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.990601                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.990601                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 182441                       # number of integer regfile reads
system.cpu14.int_regfile_writes                100199                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   838                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  390                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             717                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          19.633233                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             30999                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             831                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           37.303249                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    19.633233                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.153385                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.153385                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          138214                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         138214                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        24659                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         24659                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         6390                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         6390                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          152                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          118                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          118                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        31049                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          31049                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        31049                       # number of overall hits
system.cpu14.dcache.overall_hits::total         31049                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1991                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1991                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          848                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          848                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           54                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           59                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2839                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2839                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2839                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2839                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    108445230                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    108445230                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     85454499                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     85454499                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       707940                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       707940                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       660744                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       660744                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        11178                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        11178                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    193899729                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    193899729                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    193899729                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    193899729                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        26650                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        26650                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         7238                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         7238                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          177                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          177                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        33888                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        33888                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        33888                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        33888                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.074709                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.074709                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.117159                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.117159                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.262136                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.262136                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.083776                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.083776                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.083776                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.083776                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 54467.719739                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 54467.719739                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 100771.814858                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 100771.814858                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        13110                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        13110                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 11199.050847                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 11199.050847                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 68298.601268                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 68298.601268                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 68298.601268                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 68298.601268                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2384                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    21.285714                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu14.dcache.writebacks::total             253                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1067                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1067                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          551                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          551                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            7                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1618                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1618                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1618                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1618                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          924                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          924                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          297                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          297                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           47                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           59                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1221                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1221                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1221                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1221                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     34720110                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     34720110                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     21376048                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     21376048                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       357696                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       357696                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       588708                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       588708                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data         9936                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total         9936                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     56096158                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     56096158                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     56096158                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     56096158                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.034672                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.034672                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.041033                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.041033                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.228155                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.228155                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.036030                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.036030                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.036030                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.036030                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 37575.876623                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 37575.876623                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 71973.225589                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 71973.225589                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  7610.553191                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7610.553191                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  9978.101695                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  9978.101695                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 45942.799345                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 45942.799345                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 45942.799345                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 45942.799345                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             613                       # number of replacements
system.cpu14.icache.tags.tagsinuse          74.959451                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             31961                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1089                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           29.348944                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    74.959451                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.146405                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.146405                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           67531                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          67531                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        31961                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         31961                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        31961                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          31961                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        31961                       # number of overall hits
system.cpu14.icache.overall_hits::total         31961                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1260                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1260                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1260                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1260                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1260                       # number of overall misses
system.cpu14.icache.overall_misses::total         1260                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     46670634                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     46670634                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     46670634                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     46670634                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     46670634                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     46670634                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        33221                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        33221                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        33221                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        33221                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        33221                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        33221                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.037928                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.037928                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.037928                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.037928                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.037928                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.037928                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 37040.185714                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 37040.185714                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 37040.185714                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 37040.185714                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 37040.185714                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 37040.185714                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs     8.272727                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          613                       # number of writebacks
system.cpu14.icache.writebacks::total             613                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          171                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          171                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          171                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1089                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1089                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1089                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1089                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     35292672                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     35292672                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     35292672                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     35292672                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     35292672                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     35292672                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.032780                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.032780                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.032780                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.032780                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.032780                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.032780                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 32408.330579                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 32408.330579                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 32408.330579                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 32408.330579                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 32408.330579                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 32408.330579                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 46322                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           35487                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1552                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              31218                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 24300                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           77.839708                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4821                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           141                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               19                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            122                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      40111                       # DTB read hits
system.cpu15.dtb.read_misses                      486                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  40597                       # DTB read accesses
system.cpu15.dtb.write_hits                     13117                       # DTB write hits
system.cpu15.dtb.write_misses                      40                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 13157                       # DTB write accesses
system.cpu15.dtb.data_hits                      53228                       # DTB hits
system.cpu15.dtb.data_misses                      526                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  53754                       # DTB accesses
system.cpu15.itb.fetch_hits                     41465                       # ITB hits
system.cpu15.itb.fetch_misses                      76                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 41541                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         154598                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             9674                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       265312                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     46322                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            29140                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       86582                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3439                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                412                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        47636                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1963                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   41465                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 555                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           148061                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.791910                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.736941                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  94929     64.11%     64.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2272      1.53%     65.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   4742      3.20%     68.85% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   7929      5.36%     74.21% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  13335      9.01%     83.21% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1520      1.03%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   7409      5.00%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   3025      2.04%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  12900      8.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             148061                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.299629                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.716141                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13107                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               41715                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   41115                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                3308                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1180                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               5147                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 557                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               246292                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2421                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1180                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15189                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  9359                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        28723                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   42226                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3748                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               240627                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 326                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  624                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1213                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  231                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            158431                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              286982                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         274164                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12811                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              130787                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  27644                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              902                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          871                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   11515                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              41708                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             15188                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            5169                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           4548                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   205946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1688                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  199490                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             412                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         31434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        15673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          274                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       148061                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.347350                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.114041                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             93710     63.29%     63.29% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              8047      5.43%     68.73% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             10102      6.82%     75.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              9639      6.51%     82.06% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              7631      5.15%     87.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              6180      4.17%     91.39% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              9664      6.53%     97.91% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1790      1.21%     99.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1298      0.88%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        148061                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1259     20.36%     20.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  69      1.12%     21.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     21.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     21.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                323      5.22%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     26.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2884     46.64%     73.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1649     26.67%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              139117     69.74%     69.74% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                187      0.09%     69.83% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     69.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2933      1.47%     71.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1933      0.97%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.27% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              41741     20.92%     93.20% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             13575      6.80%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               199490                       # Type of FU issued
system.cpu15.iq.rate                         1.290379                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      6184                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.030999                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           529738                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          225526                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       184883                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23899                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13600                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10430                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               193379                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12291                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1250                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5631                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3704                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1180                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4486                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1294                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            233759                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             234                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               41708                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              15188                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              843                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1249                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          373                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          828                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1201                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              197440                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               40597                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2050                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       26125                       # number of nop insts executed
system.cpu15.iew.exec_refs                      53754                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  39528                       # Number of branches executed
system.cpu15.iew.exec_stores                    13157                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.277119                       # Inst execution rate
system.cpu15.iew.wb_sent                       196323                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      195313                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  108572                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  133418                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.263360                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.813773                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         32664                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1013                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        95586                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.083663                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.852816                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        48753     51.00%     51.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        12493     13.07%     64.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         5213      5.45%     69.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         3080      3.22%     72.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         4041      4.23%     76.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         5838      6.11%     83.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          911      0.95%     84.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         5866      6.14%     90.18% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         9391      9.82%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        95586                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             199169                       # Number of instructions committed
system.cpu15.commit.committedOps               199169                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        47561                       # Number of memory references committed
system.cpu15.commit.loads                       36077                       # Number of loads committed
system.cpu15.commit.membars                       691                       # Number of memory barriers committed
system.cpu15.commit.branches                    35898                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  170314                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3457                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        22973     11.53%     11.53% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         123010     61.76%     73.30% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.06%     73.35% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.45%     74.80% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      0.96%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         36768     18.46%     94.22% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        11505      5.78%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          199169                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                9391                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     316533                       # The number of ROB reads
system.cpu15.rob.rob_writes                    468506                       # The number of ROB writes
system.cpu15.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          6537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     931508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    176200                       # Number of Instructions Simulated
system.cpu15.committedOps                      176200                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.877401                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.877401                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.139730                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.139730                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 254058                       # number of integer regfile reads
system.cpu15.int_regfile_writes                138904                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11159                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8188                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1448                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  457                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             719                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          18.513962                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             45451                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             835                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           54.432335                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    18.513962                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.144640                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.144640                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          200274                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         200274                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        35080                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         35080                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         9779                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         9779                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          171                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          130                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          130                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        44859                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          44859                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        44859                       # number of overall hits
system.cpu15.dcache.overall_hits::total         44859                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2865                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2865                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1494                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1494                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           68                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           79                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         4359                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         4359                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         4359                       # number of overall misses
system.cpu15.dcache.overall_misses::total         4359                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    134045334                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    134045334                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     95099868                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     95099868                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       730296                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       730296                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       855738                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       855738                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        42228                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        42228                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    229145202                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    229145202                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    229145202                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    229145202                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        37945                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        37945                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        11273                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        11273                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        49218                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        49218                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        49218                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        49218                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.075504                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.075504                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.132529                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.132529                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.284519                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.284519                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.377990                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.377990                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.088565                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.088565                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.088565                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.088565                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 46787.202094                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 46787.202094                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 63654.530120                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 63654.530120                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 10739.647059                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 10739.647059                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 10832.126582                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10832.126582                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 52568.295939                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 52568.295939                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 52568.295939                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 52568.295939                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3169                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.318966                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu15.dcache.writebacks::total             222                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1493                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1493                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          813                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          813                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         2306                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         2306                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         2306                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         2306                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1372                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1372                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          681                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          681                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           59                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           59                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           78                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           78                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         2053                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         2053                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         2053                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         2053                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     39703014                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     39703014                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     29981866                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     29981866                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       491832                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       491832                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       761346                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       761346                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        39744                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        39744                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     69684880                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     69684880                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     69684880                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     69684880                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.036158                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.036158                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.060410                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.060410                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.246862                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.246862                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.373206                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.373206                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.041712                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.041712                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.041712                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.041712                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 28938.056851                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 28938.056851                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 44026.234949                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 44026.234949                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  8336.135593                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8336.135593                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  9760.846154                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  9760.846154                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 33942.951778                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 33942.951778                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 33942.951778                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 33942.951778                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             608                       # number of replacements
system.cpu15.icache.tags.tagsinuse          70.220467                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             40217                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1094                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           36.761426                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    70.220467                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.137149                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.137149                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           84014                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          84014                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        40217                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         40217                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        40217                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          40217                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        40217                       # number of overall hits
system.cpu15.icache.overall_hits::total         40217                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1243                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1243                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1243                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1243                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1243                       # number of overall misses
system.cpu15.icache.overall_misses::total         1243                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     31346837                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     31346837                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     31346837                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     31346837                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     31346837                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     31346837                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        41460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        41460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        41460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        41460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        41460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        41460                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.029981                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.029981                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.029981                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.029981                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.029981                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.029981                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 25218.694288                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 25218.694288                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 25218.694288                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 25218.694288                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 25218.694288                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 25218.694288                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          608                       # number of writebacks
system.cpu15.icache.writebacks::total             608                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          149                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          149                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          149                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1094                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1094                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1094                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1094                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1094                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1094                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     26372627                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     26372627                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     26372627                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     26372627                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     26372627                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     26372627                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.026387                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.026387                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.026387                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.026387                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.026387                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.026387                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 24106.606033                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 24106.606033                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 24106.606033                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 24106.606033                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 24106.606033                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 24106.606033                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1654                       # number of replacements
system.l2.tags.tagsinuse                  4172.450335                       # Cycle average of tags in use
system.l2.tags.total_refs                       43236                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.719057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2293.469055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1217.781216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      488.331112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       62.503364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        7.493288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       10.123977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.153005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.400412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.973385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.153936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        6.767685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        2.719046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.134514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.313267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        6.520179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.649656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.725959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.874854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.793113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.479830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        4.216712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       10.098387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        4.130265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.831888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        4.111287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        2.122146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.528337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.791830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.551167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        5.818972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.916813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.999163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        3.972517                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.139982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.254666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.458252                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    545000                       # Number of tag accesses
system.l2.tags.data_accesses                   545000                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11687                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11687                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6958                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  122                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1886                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           593                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          1013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1258                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          1242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19517                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          431                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9235                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5903                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5463                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 829                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 432                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 593                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 255                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 402                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1013                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 424                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 201                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 551                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1276                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 542                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 219                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1242                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 517                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1227                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1063                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1262                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 495                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1050                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 396                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30638                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5903                       # number of overall hits
system.l2.overall_hits::cpu00.data               5463                       # number of overall hits
system.l2.overall_hits::cpu01.inst                829                       # number of overall hits
system.l2.overall_hits::cpu01.data                432                       # number of overall hits
system.l2.overall_hits::cpu02.inst                593                       # number of overall hits
system.l2.overall_hits::cpu02.data                255                       # number of overall hits
system.l2.overall_hits::cpu03.inst                434                       # number of overall hits
system.l2.overall_hits::cpu03.data                213                       # number of overall hits
system.l2.overall_hits::cpu04.inst                402                       # number of overall hits
system.l2.overall_hits::cpu04.data                213                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1013                       # number of overall hits
system.l2.overall_hits::cpu05.data                424                       # number of overall hits
system.l2.overall_hits::cpu06.inst                461                       # number of overall hits
system.l2.overall_hits::cpu06.data                201                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1258                       # number of overall hits
system.l2.overall_hits::cpu07.data                551                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1276                       # number of overall hits
system.l2.overall_hits::cpu08.data                542                       # number of overall hits
system.l2.overall_hits::cpu09.inst                512                       # number of overall hits
system.l2.overall_hits::cpu09.data                219                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1242                       # number of overall hits
system.l2.overall_hits::cpu10.data                517                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1227                       # number of overall hits
system.l2.overall_hits::cpu11.data                442                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1063                       # number of overall hits
system.l2.overall_hits::cpu12.data                378                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1262                       # number of overall hits
system.l2.overall_hits::cpu13.data                495                       # number of overall hits
system.l2.overall_hits::cpu14.inst                992                       # number of overall hits
system.l2.overall_hits::cpu14.data                380                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1050                       # number of overall hits
system.l2.overall_hits::cpu15.data                396                       # number of overall hits
system.l2.overall_hits::total                   30638                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           333                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data           181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           258                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data           105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data           197                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data           114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           397                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2391                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              193                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5910                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3164                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           62                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1535                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1971                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5931                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               232                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               121                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               119                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                65                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10609                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1971                       # number of overall misses
system.l2.overall_misses::cpu00.data             5931                       # number of overall misses
system.l2.overall_misses::cpu01.inst              232                       # number of overall misses
system.l2.overall_misses::cpu01.data              121                       # number of overall misses
system.l2.overall_misses::cpu02.inst              116                       # number of overall misses
system.l2.overall_misses::cpu02.data               95                       # number of overall misses
system.l2.overall_misses::cpu03.inst               47                       # number of overall misses
system.l2.overall_misses::cpu03.data               82                       # number of overall misses
system.l2.overall_misses::cpu04.inst               32                       # number of overall misses
system.l2.overall_misses::cpu04.data               90                       # number of overall misses
system.l2.overall_misses::cpu05.inst               67                       # number of overall misses
system.l2.overall_misses::cpu05.data              111                       # number of overall misses
system.l2.overall_misses::cpu06.inst               53                       # number of overall misses
system.l2.overall_misses::cpu06.data               98                       # number of overall misses
system.l2.overall_misses::cpu07.inst               83                       # number of overall misses
system.l2.overall_misses::cpu07.data               96                       # number of overall misses
system.l2.overall_misses::cpu08.inst               60                       # number of overall misses
system.l2.overall_misses::cpu08.data              114                       # number of overall misses
system.l2.overall_misses::cpu09.inst               41                       # number of overall misses
system.l2.overall_misses::cpu09.data               80                       # number of overall misses
system.l2.overall_misses::cpu10.inst              119                       # number of overall misses
system.l2.overall_misses::cpu10.data               95                       # number of overall misses
system.l2.overall_misses::cpu11.inst               59                       # number of overall misses
system.l2.overall_misses::cpu11.data              104                       # number of overall misses
system.l2.overall_misses::cpu12.inst               78                       # number of overall misses
system.l2.overall_misses::cpu12.data              108                       # number of overall misses
system.l2.overall_misses::cpu13.inst               65                       # number of overall misses
system.l2.overall_misses::cpu13.data              110                       # number of overall misses
system.l2.overall_misses::cpu14.inst               97                       # number of overall misses
system.l2.overall_misses::cpu14.data              101                       # number of overall misses
system.l2.overall_misses::cpu15.inst               44                       # number of overall misses
system.l2.overall_misses::cpu15.data              109                       # number of overall misses
system.l2.overall_misses::total                 10609                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       229770                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data       124200                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        17388                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        72036                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        18630                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        37260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        36018                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        54648                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        18630                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        70794                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        37260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       716634                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        17388                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        36018                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        18630                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88182                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1117253520                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11749320                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11037654                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      9464040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9251658                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11492226                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      9126216                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11507130                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     14995908                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9044244                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11071188                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11740626                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11736900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     12760308                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11530728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11016540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1284778206                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    429294816                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     48977028                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     23480010                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      8917560                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      4709664                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     12135582                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8563590                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     15326280                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     11358090                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      7250796                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     24807708                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     11370510                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     14759928                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     12066030                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     19240701                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      7941348                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    660199641                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    180761922                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     13375098                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      8921286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      8384742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      9933516                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     12270960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     11401560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      8941158                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      9197010                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7599017                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      9434232                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      9927306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     10882404                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     10863774                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      9267804                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data     12338028                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    333499817                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    429294816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1298015442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     48977028                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     25124418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     23480010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     19958940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      8917560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     17848782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4709664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19185174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     12135582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     23763186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8563590                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     20527776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     15326280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     20448288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     11358090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     24192918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      7250796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     16643261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     24807708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     20505420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     11370510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     21667932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     14759928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     22619304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     12066030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     23624082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     19240701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     20798532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      7941348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     23354568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2278477664                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    429294816                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1298015442                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     48977028                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     25124418                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     23480010                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     19958940                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      8917560                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     17848782                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4709664                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19185174                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     12135582                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     23763186                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8563590                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     20527776                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     15326280                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     20448288                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     11358090                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     24192918                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      7250796                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     16643261                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     24807708                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     20505420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     11370510                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     21667932                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     14759928                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     22619304                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     12066030                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     23624082                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     19240701                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     20798532                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      7941348                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     23354568                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2278477664                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11687                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6958                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          342                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          323                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data          188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data          205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data          122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2513                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            212                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7874                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11394                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1061                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             709                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             295                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             303                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             535                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             514                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1341                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             647                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             612                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1286                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             546                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1327                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             605                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1094                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41247                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7874                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11394                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1061                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            709                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            295                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            303                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            535                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            514                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1341                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            647                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            612                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1286                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            546                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1327                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            605                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1094                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41247                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.361111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.984520                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.962766                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.969925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.970501                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.960976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.934426                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.950980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.843137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.982673                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.951452                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.962963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.911765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.931034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.910377                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.517544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.552083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.477778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.511628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.477876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.517241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.491071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.553846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.478261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.419355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.483333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.487179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.479675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.527778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.444444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.758081                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.250318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.218662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.163611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.097713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.073733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.062037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.103113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.061894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.044910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.074141                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.087436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.045879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.068361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.048983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.089073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.040219                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.139500                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.157834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.141230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.165354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.190244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.211982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.135071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.076636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.079848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.173913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.088115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.107981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.138211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.105809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.117962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.146907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142526                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.250318                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.520537                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.218662                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.218807                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.163611                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.271429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.097713                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.277966                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.073733                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.297030                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.062037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.207477                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.103113                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.327759                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.061894                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.148377                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.044910                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.173780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.074141                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.267559                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.087436                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.155229                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.045879                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.190476                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.068361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.048983                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.089073                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.209979                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.040219                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.215842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257207                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.250318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.520537                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.218662                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.218807                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.163611                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.271429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.097713                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.277966                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.073733                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.297030                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.062037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.207477                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.103113                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.327759                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.061894                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.148377                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.044910                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.173780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.074141                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.267559                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.087436                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.155229                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.045879                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.190476                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.068361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.048983                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.089073                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.209979                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.040219                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.215842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257207                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 17674.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   372.972973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data    54.679245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   397.988950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data    72.209302                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   113.252280                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   343.028571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   277.401015                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   163.421053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   729.835052                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data    93.853904                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   299.721455                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         8694                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data         1566                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data          598                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  1330.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   456.901554                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218811.891892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 199141.016949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 208257.622642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 220093.953488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 210264.954545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       212819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 202804.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 209220.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 208276.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       205551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 212907.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 202424.586207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 205910.526316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 216276.406780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 202293.473684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 211856.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 217390.559391                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 217805.589041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 211107.879310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 202413.879310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 189735.319149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst       147177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 181128.089552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 161577.169811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 184653.975904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 189301.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 176848.682927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 208468.134454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 192720.508475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 189229.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 185631.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 198357.742268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 180485.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 208659.810683                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 219105.360000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 215727.387097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 212411.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 214993.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data       215946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data       215280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 215123.773585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 218077.024390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 218976.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 211083.805556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 219400.744186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data       215811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 213380.470588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 213015.176471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 210631.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216456.631579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217263.724430                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 217805.589041                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218852.713202                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 211107.879310                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 207639.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 202413.879310                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 210094.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 189735.319149                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 217668.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst       147177                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 213168.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 181128.089552                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 214082.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 161577.169811                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 209467.102041                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 184653.975904                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       213003                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 189301.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 212218.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 176848.682927                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 208040.762500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 208468.134454                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 215846.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 192720.508475                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 208345.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 189229.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       209438                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 185631.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 214764.381818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 198357.742268                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 205926.059406                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 180485.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 214262.091743                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214768.372514                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 217805.589041                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218852.713202                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 211107.879310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 207639.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 202413.879310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 210094.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 189735.319149                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 217668.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst       147177                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 213168.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 181128.089552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 214082.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 161577.169811                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 209467.102041                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 184653.975904                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       213003                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 189301.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 212218.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 176848.682927                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 208040.762500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 208468.134454                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 215846.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 192720.508475                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 208345.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 189229.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       209438                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 185631.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 214764.381818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 198357.742268                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 205926.059406                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 180485.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 214262.091743                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214768.372514                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                151                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4900                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        11                       # number of cycles access was blocked
system.l2.blocked::no_targets                      38                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.727273                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   128.947368                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1180                       # number of writebacks
system.l2.writebacks::total                      1180                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           735                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           59                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 794                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                794                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          333                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          318                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data          181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          258                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          329                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data          105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data          197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data          114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          397                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2391                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          193                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5910                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           70                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           74                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2429                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           60                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           55                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1476                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9815                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       174400                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      4727880                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      4508076                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        13566                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data      2572788                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        14138                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      3672370                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      4683942                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        56580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      1490172                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      2808936                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      1621872                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      1374098                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       609982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      5650872                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     33979672                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        27500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       143712                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        30236                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        14118                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data       171916                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        26944                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       373910                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       327520                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        14290                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       440030                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       265746                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       184394                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       381750                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data       138916                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       196776                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2737758                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1095494551                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11495826                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10809676                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      9280728                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      9066126                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     11258649                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8933698                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11274329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     14691238                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8861657                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10845809                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11499063                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11490380                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     12512717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11285637                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10793696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1259593780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    414292520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39929498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     15072148                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2145446                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       214436                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      5168051                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       859178                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      5151810                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      2362640                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1072160                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     15977513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      2144770                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      3668534                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1501676                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     10318251                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      1938101                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    521816732                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176673526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     12892011                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7967091                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7986601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9302013                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data     11392507                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     10601301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      8164676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      8407554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6701530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      9038478                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      9027094                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      9899856                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9889487                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      7964216                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data     11811404                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    317719345                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    414292520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1272168077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39929498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     24387837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     15072148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     18776767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2145446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     17267329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       214436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18368139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      5168051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     22651156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       859178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     19534999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      5151810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     19439005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      2362640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     23098792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1072160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     15563187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     15977513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     19884287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      2144770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     20526157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      3668534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     21390236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1501676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     22402204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     10318251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     19249853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1938101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     22605100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2099129857                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    414292520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1272168077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39929498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     24387837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     15072148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     18776767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2145446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     17267329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       214436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18368139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      5168051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     22651156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       859178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     19534999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      5151810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     19439005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      2362640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     23098792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1072160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     15563187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     15977513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     19884287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      2144770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     20526157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      3668534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     21390236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1501676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     22402204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     10318251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     19249853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1938101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     22605100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2099129857                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.361111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.984520                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.962766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.969925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.970501                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.960976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.934426                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.950980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.843137                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.982673                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.951452                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.962963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.911765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.931034                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.910377                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827955                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.517544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.552083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.477778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.511628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.477876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.517241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.491071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.553846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.478261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.419355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.483333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.487179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.479675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.527778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.758081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.175306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.098731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.020790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.002304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.022222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.007782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.017897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.008234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.009042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.054372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.007776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.014899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.005275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.044077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.008227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107094                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.157069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.136674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.145669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.180488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.198157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.125592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.231132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.071028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.074144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.149758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.086066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.098592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.124661                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.095436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.099196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.141753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137047                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.520186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.175306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.215190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.098731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.257143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.020790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.271186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.002304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.287129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.022222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.007782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.314381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.017897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.143740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.008234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.169207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.009042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.250836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.054372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.153595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.007776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.183150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.014899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.211934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.005275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.173554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.044077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.195426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.008227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.211881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.520186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.175306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.215190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.098731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.257143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.020790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.271186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.002304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.287129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.022222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.007782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.314381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.017897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.143740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.008234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.169207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.009042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.250836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.054372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.153595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.007776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.183150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.014899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.211934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.005275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.173554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.044077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.195426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.008227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.211881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237957                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13415.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14197.837838                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14176.339623                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        13566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 14214.298343                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        14138                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14233.992248                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 14236.905775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        14145                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14192.114286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14258.558376                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14226.947368                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14165.958763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 14185.627907                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14233.934509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14211.489753                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 14371.200000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        15118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        14118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 14326.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        13472                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 14381.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        14240                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        14290                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 14194.516129                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 13986.631579                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 14184.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 14138.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 13891.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 14055.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14185.274611                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214550.440854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 194844.508475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 203956.150943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 215830.883721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 206048.318182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 208493.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 198526.622222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 204987.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 204044.972222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 201401.295455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 208573.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 198259.706897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 201585.614035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212079.949153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 197993.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 207571.076923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213129.235195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214770.616900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214674.720430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215316.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214544.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       214436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 215335.458333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214794.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 214658.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214785.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       214432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215912.337838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       214477                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215796.117647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214525.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214963.562500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215344.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214827.802388                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 215193.088916                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214866.850000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215326.783784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215854.081081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216325.883721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214952.962264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216353.081633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214859.894737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215578.307692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216178.387097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215201.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214930.809524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215214.260870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214988.847826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 215249.081081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214752.800000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215257.008808                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214770.616900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214639.459592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214674.720430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 204939.806723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215316.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 208630.744444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214544.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 215841.612500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       214436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 211128.034483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 215335.458333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 211693.046729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214794.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 207819.138298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 214658.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 209021.559140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214785.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 208097.225225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       214432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 207509.160000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215912.337838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 211534.968085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       214477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 205261.570000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215796.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 207672.194175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214525.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213354.323810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214963.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 204785.670213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215344.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 211262.616822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213869.572797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214770.616900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214639.459592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214674.720430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 204939.806723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215316.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 208630.744444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214544.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 215841.612500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       214436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 211128.034483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 215335.458333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 211693.046729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214794.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 207819.138298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 214658.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 209021.559140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214785.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 208097.225225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       214432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 207509.160000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215912.337838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 211534.968085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       214477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 205261.570000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215796.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 207672.194175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214525.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213354.323810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214963.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 204785.670213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215344.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 211262.616822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213869.572797                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3905                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1180                       # Transaction distribution
system.membus.trans_dist::CleanEvict              273                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3787                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            986                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6018                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3905                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       699712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  699712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2297                       # Total snoops (count)
system.membus.snoop_fanout::samples             17877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17877                       # Request fanout histogram
system.membus.reqLayer0.occupancy            27207881                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48765000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        94091                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        39758                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            212                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          186                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             44069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10064                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3847                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1005                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4852                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8578                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8578                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         3089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         4471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         4493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         4014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                138017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       975104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1265088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       104768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        53248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        61376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        36160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        29184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       107200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        51840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        39808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       141696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        59200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       139456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        59968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       142848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        53760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       132800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        50624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       115136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        44672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       138560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        54464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       108928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        46976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       108928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        46528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4363456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15205                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            59214                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.462576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.760972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25283     42.70%     42.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13734     23.19%     65.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4172      7.05%     72.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2456      4.15%     77.08% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1613      2.72%     79.81% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1444      2.44%     82.25% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1415      2.39%     84.64% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1343      2.27%     86.91% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1331      2.25%     89.15% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1223      2.07%     91.22% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1080      1.82%     93.04% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1123      1.90%     94.94% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   836      1.41%     96.35% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   812      1.37%     97.72% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   828      1.40%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   514      0.87%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     7      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59214                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183980735                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29697800                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43925838                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4029463                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6034118                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2736131                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2760458                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1842842                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1771054                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1664629                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1727210                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          4097403                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          5431162                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1984277                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1749636                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          5109299                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          8069180                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          5060224                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          8024889                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2139473                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1766066                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          5180138                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          7361261                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4860319                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          6712680                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4340362                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          5675852                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          5029264                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          7028390                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4147419                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          4543805                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4135836                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          6867919                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
