

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_3'
================================================================
* Date:           Fri Sep 13 08:29:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |       37|       37|        30|          2|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     24|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|   1411|   1067|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     71|    -|
|Register         |        -|   -|    142|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1553|   1194|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      3|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |sdiv_24ns_16s_16_28_1_U143  |sdiv_24ns_16s_16_28_1  |        0|   0|  1411|  1067|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |Total                       |                       |        0|   0|  1411|  1067|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_91_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln28_fu_85_p2  |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|           7|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_50                  |   9|          2|    3|          6|
    |output_r_address0        |  13|          3|    3|          9|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  71|         16|   13|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_50                            |   3|   0|    3|          0|
    |icmp_ln28_reg_136                  |   1|   0|    1|          0|
    |output_r_addr_reg_140              |   3|   0|    3|          0|
    |sdiv_ln29_reg_150                  |  16|   0|   16|          0|
    |sum_1_cast_cast_reg_131            |  24|   0|   24|          0|
    |output_r_addr_reg_140              |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 142|  32|   81|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_3|  return value|
|output_r_address0  |  out|    3|   ap_memory|                                 output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|                                 output_r|         array|
|output_r_q0        |   in|   16|   ap_memory|                                 output_r|         array|
|sum_1_cast         |   in|   16|     ap_none|                               sum_1_cast|        scalar|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

