patent_id,patent_date,patent_title,patent_num_times_cited_by_us_patents,cpc_subclass_ids
12433175,2025-09-30,Reactor to form films on sidewalls of memory cells,0,C23C|H01L|H10B|H10N
12433009,2025-09-30,Apparatuses including a semiconductor transistor and methods for forming same,0,H01L|H10B|H10D
12432928,2025-09-30,"Vertical transistor, integrated circuitry, method of forming a vertical transistor, and method of forming integrated circuitry",0,H01L|H10B|H10D
12432924,2025-09-30,Integrated circuitry and method used in forming a memory array comprising strings of memory cells,0,H01L|H10B
12432880,2025-09-30,Integrated bracket for enhanced heat dissipation,0,F28D|F28F|G06F|H05K
12432859,2025-09-30,Surface mount device bonded to an inner layer of a multi-layer substrate,0,H01L|H05K
12432071,2025-09-30,Secure serial peripheral interface (SPI) flash,0,G06F|H04L
12431464,2025-09-30,"Microelectronic devices, related electronic systems, and methods of forming microelectronic devices",0,G11C|H01L|H10B|H10D
12431429,2025-09-30,Semiconductor device having plural memory cell mats and multiple voltage lines,0,G11C|H01L|H10B
12431418,2025-09-30,Three dimensional semiconductor trace length matching and associated systems and methods,0,H01L
12431409,2025-09-30,Semiconductor device and method of forming the same,0,H01L
12431407,2025-09-30,Memory device with low density thermal barrier,0,G11C|H01L|H10B|H10N
12431197,2025-09-30,Programming operation using cache register release in a memory sub-system,0,G06F|G11C
12430788,2025-09-30,Object location determination,0,G06T|G06V
12430278,2025-09-30,Memory interconnect switch,0,G06F
12430264,2025-09-30,Selective cache line memory encryption,0,G06F
12430260,2025-09-30,Sorted change log for physical page table compression,0,G06F
12430258,2025-09-30,Padding cached data with valid data for memory flush commands,0,G06F
12430256,2025-09-30,Unloaded cache bypass,0,G06F
12430246,2025-09-30,Out-of-order programming of first wordline in a physical unit of a memory device,0,G06F|G11C
12430243,2025-09-30,Using a common pool of blocks for user data and a system data structure,0,G06F
12430206,2025-09-30,Temperature sensor management during error handling operations in a memory sub-system,0,G06F|G11C
12430074,2025-09-30,Memory device command history management,0,G06F
12430071,2025-09-30,Addressing zone namespace and non-zoned memory based on data characteristics,0,G06F
12430052,2025-09-30,Data age and validity-based memory management,0,G06F
12430045,2025-09-30,Dynamic interval for a memory device to enter a low power state,0,G06F|G11C|Y02D
12430025,2025-09-30,Performance management using intelligent prioritization of memory operations,0,G06F|G11C
12426265,2025-09-23,Method used in forming a memory array comprising strings of memory cells using pillars,0,H01L|H10B
12426239,2025-09-23,"Microelectronic devices, related electronic systems, and methods of forming microelectronic devices",0,H01L|H10B
12425412,2025-09-23,Event-based secured data access authorization system,0,H04L
12424590,2025-09-23,Semiconductor device assemblies and associated methods,0,H01L
12424574,2025-09-23,Polymer coated semiconductor devices and hybrid bonding to form semiconductor assemblies,0,H01L
12424565,2025-09-23,Radiation protection for semiconductor devices and associated systems and methods,0,H01L|H05K
12424553,2025-09-23,Memory device including control gates having tungsten structure,0,H01L|H10B|H10D
12424517,2025-09-23,Monolithic conductive cylinder in a semiconductor device and associated methods,0,H01L
12424516,2025-09-23,Monolithic conductive column in a semiconductor device and associated methods,0,H01L|H05K
12424297,2025-09-23,Error control for memory device,0,G06F|G11C
12424287,2025-09-23,Memory read voltage threshold tracking based on memory device-originated metrics characterizing voltage distributions,0,G06F|G11C
12423253,2025-09-23,Current-controlled buffer using analog bias,0,G06F|G11C
12423232,2025-09-23,Memory device with on-die cache,0,G06F|G11C
12423230,2025-09-23,Controller cache architeture,0,G06F
12423227,2025-09-23,Generating virtual blocks using partial good blocks,0,G06F|G11C
12423175,2025-09-23,Coordinated error protection,0,G06F
12423172,2025-09-23,Retrieval of log information from a memory device,0,G06F|H02J
12423090,2025-09-23,Memory system firmware update using virtual slots,0,G06F
12423027,2025-09-23,Enabling multiple data capacity modes at a memory sub-system,0,G06F
12423013,2025-09-23,Open block family duration limited by temperature variation,0,G01K|G06F|G11C
12423008,2025-09-23,Reading a master boot record for a namespace using a regular read operation,0,G06F
12423002,2025-09-23,Selectively programming retired wordlines of a memory device,0,G06F|G11C
12422987,2025-09-23,Portioned erase operation for a memory system,0,G06F
12422985,2025-09-23,Write quality in memory systems,0,G06F
12419044,2025-09-16,Antifuse device having interconnect jumper,0,H01L|H10B|H10D
12417804,2025-09-16,Low power management for sleep mode operation of a memory device,0,G06F|G11C
12417790,2025-09-16,Dynamic allocation of a capacitive component in a memory device,0,G06F|G11C|Y02D
12417188,2025-09-16,Authenticated reading of memory system data,0,G06F
12417183,2025-09-16,Page request interface (PRI) handler operational support in relation to caching host memory address translation data in a memory sub-system,0,G06F
12417173,2025-09-16,Valid data identification for garbage collection,0,G06F
12417158,2025-09-16,Closing block family based on soft and hard closure criteria,0,G06F
12417101,2025-09-16,Overlay code retrieval from a host system,0,G06F
12417035,2025-09-16,Modified read counter incrementing scheme in a memory sub-system,0,G06F
12417028,2025-09-16,Dynamic erase operation selection using erase policy,0,G06F
12417026,2025-09-16,Adaptive sensing time for memory operations,0,G06F|G11C
12416959,2025-09-16,Temperature-based voltage management,0,G06F|G11C
12412811,2025-09-09,Split via structure for semiconductor device packaging,0,H01L|H05K
12412771,2025-09-09,Methods of detecting process deviations during microelectronic device fabrication and associated tapes and components,0,H01L
12412745,2025-09-09,Electronic systems including two-dimensional material structures,0,H01L|H10D
12412632,2025-09-09,Managing compensation for charge coupling and lateral migration in memory devices,0,G06F|G11C
12412617,2025-09-09,Voltage generation and regulation across multiple dies,0,G11C|H01L|H02M|H10B
12412614,2025-09-09,Row tracking for row hammer mitigation,0,G06F|G11C
12412095,2025-09-09,Cooperative learning neural networks and systems,0,G06N|G08G|H04W
12411997,2025-09-09,Immutable certificate for device identifier composition engine,0,G06F
12411770,2025-09-09,Hybrid parallel programming of single-level cell memory,0,G06F|G11C
12411763,2025-09-09,Data defragmentation control,0,G06F
12411637,2025-09-09,Read broadcast operations associated with a memory device,0,G06F|G11C
12411635,2025-09-09,Partitions within buffer memory,0,G06F
12411631,2025-09-09,Status polling based on die-generated pulsed signal,0,G06F
12411625,2025-09-09,Port arbitration,0,G06F
12411619,2025-09-09,Memory chip test pad access management to facilitate data security,0,G06F
12411618,2025-09-09,Adaptive temperature protection for a memory controller,0,G06F|G11C|Y02D
12408341,2025-09-02,"Memory arrays, and methods of forming memory arrays",0,H01L|H10B|H10D
12408318,2025-09-02,Semiconductor formation using hybrid oxidation,0,H01L|H10B
12407525,2025-09-02,Verifying vehicular identity,0,G08G|H04L|H04W
12407487,2025-09-02,Full duplex device-to-device cooperative communication,0,H04B|H04L|H04W
12406957,2025-09-02,Spacers for semiconductor device assemblies,0,H01L
12406932,2025-09-02,Memory circuitry and method used in forming memory circuitry,0,H01L|H10B
12406926,2025-09-02,Microelectronic devices including stadium structures,0,H01L|H10B
12406919,2025-09-02,"Stack of horizontally extending and vertically overlapping features, methods of forming circuitry components, and methods of forming an array of memory cells",0,G11C|H01L|H10B|H10N
12406886,2025-09-02,"Microelectronic devices including slot structures, and related electronic systems and methods of forming the microelectronic devices",0,H01L|H10B
12406847,2025-09-02,Microelectronic devices and related methods of fabricating microelectronic devices,0,H01L|H10D
12406728,2025-09-02,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",0,G11C|H01L|H10B
12405907,2025-09-02,Multiple channel memory system,0,G06F
12405906,2025-09-02,Combining read requests having spatial locality,0,G06F
12405856,2025-09-02,Memory die fault detection using a calibration pin,0,G06F
12405852,2025-09-02,Decoder for interleaved Reed-Solomon (IRS) with erasure/collaborative,0,G06F|H03M
12405749,2025-09-02,Specifying media type in write commands,0,G06F
12405737,2025-09-02,Adaptive generation of memory partitions,0,G06F|G11C
12405726,2025-09-02,Managing write command execution during a power failure in a memory sub-system,0,G06F
12402242,2025-08-26,Memory sub-system enclosure,0,G06F|H05K
12401550,2025-08-26,"High bandwidth VGA/CTLE receiver with DC gain flattening and common-mode correction across process, voltage, and temperature",0,H04L
12400956,2025-08-26,Reduced pitch memory subsystem for memory device,0,H01L|H10B|H10D
12400877,2025-08-26,Semiconductor devices with flexible reinforcement structure,0,H01L
12400856,2025-08-26,Methods of forming nanostructures including metal oxides using block copolymer materials,0,B81C|C08G|C08L|H01L
12400686,2025-08-26,"Microelectronic devices, and related memory devices and electronic systems",0,G11C|H01L|H10B|H10D
12399827,2025-08-26,Techniques for enhanced system performance after retention loss,0,G06F|G11C
12399819,2025-08-26,Memory system characteristic control,0,G06F
12399777,2025-08-26,Interleaved codeword transmission for a memory device,0,G06F
12399776,2025-08-26,Apparatuses and methods to perform DQ swapping on memory,0,G06F|G11C
12399763,2025-08-26,Persistent health monitoring for volatile memory systems,0,G06F
12399649,2025-08-26,Techniques for four cycle access commands,0,G06F|G11C
12399648,2025-08-26,Die-based rank management,0,G06F|G11C
12399646,2025-08-26,Configurable buffered I/O for memory systems,0,G06F
12399630,2025-08-26,Peak power management priority override,0,G06F
12396097,2025-08-19,Substrates with continuous slot vias,0,H01L|H05K
12395349,2025-08-19,Secure replaceable verification key architecture in a memory sub-system,0,H04L
12394771,2025-08-19,Semiconductor die assemblies with sidewall protection and associated methods and systems,0,H01L
12394765,2025-08-19,Discontinuous patterned bonds for semiconductor devices and associated systems and methods,0,H01L|H10H
12394757,2025-08-19,Semiconductor devices with redistribution structures configured for switchable routing,0,H01L
12394755,2025-08-19,Inter-die signal load reduction technique in multi-die package,0,G11C|H01L
12394750,2025-08-19,Semiconductor assemblies with redistribution structures for die stack signal routing,0,H01L
12394740,2025-08-19,Solder based hybrid bonding for fine pitch and thin BLT interconnection,0,H01L
12394712,2025-08-19,Support structures for three dimensional memory arrays,0,H01L|H10B
12394711,2025-08-19,"Microelectronic devices with staircased stadiums and both through-step and to-step contacts, and related systems and methods",0,H01L|H10B|H10D
12394661,2025-08-19,Shallow trench isolation spacers,0,H01L|H10D
12394481,2025-08-19,"Electronic devices including support pillars in slot regions, and related memory devices, systems, and methods",0,G11C|H01L|H10B
12393526,2025-08-19,NAND page buffer based security operations,0,G06F|G11C
12393524,2025-08-19,Address scrambling by linear maps in Galois fields,0,G06F
12393510,2025-08-19,Namespace management for memory sub-systems,0,G06F
12393428,2025-08-19,Self-scheduling threads in a processor based on a threshold associated with pipeline stages,0,G06F|H01L
12393363,2025-08-19,Voltage bin calibration based on a voltage distribution reference voltage,0,G06F|G11C
12393361,2025-08-19,Memory device region allocation using lifetime hints,0,G06F
12393355,2025-08-19,Combined memory module logic devices for reduced cost and improved functionality,0,G06F|G11C
12393354,2025-08-19,Data masking for memory,0,G06F|G11C
12393352,2025-08-19,Authenticated modification of memory system data,0,G06F|H04L
12393347,2025-08-19,Wear leveling repair in a memory device,0,G06F
12393345,2025-08-19,Maximum row active time enforcement for memory devices,0,G06F|G11C
12393344,2025-08-19,Apparatuses and methods for die replacement in stacked memory,0,G06F|G11C
12393249,2025-08-19,Peak power management with data window reservation,0,G06F|Y02D
12388050,2025-08-12,Apparatuses and methods for coupling a plurality of semiconductor devices,0,H01L
12387981,2025-08-12,"Methods for forming conductive vias, and associated devices and systems",0,H01L
12387780,2025-08-12,Testing memory of wafer-on-wafer bonded memory and logic,0,G06F|G11C|G16B|H01L
12387445,2025-08-12,Three-dimensional models of users wearing clothing items,0,G06Q|G06T|G06V
12386742,2025-08-12,Memory virtualization for accessing heterogeneous memory components,0,G06F
12386702,2025-08-12,Adaptive error recovery when program status failure occurs in a memory device,0,G06F
12386700,2025-08-12,Managing data integrity using a change in a number of data errors and an amount of time in which the change occurred,0,G06F
12386699,2025-08-12,Techniques for indicating a write link error,0,G06F
12386689,2025-08-12,Prioritization of successful read recovery operations for a memory device,0,G06F
12386656,2025-08-12,Dynamic decomposition and thread allocation,0,G06F
12386616,2025-08-12,Detecting infinite loops in a programmable atomic transaction,0,G06F
12386562,2025-08-12,Dynamic status registers array,0,G06F|G11C
12386561,2025-08-12,Reading sequential data using mapping information stored at a host device,0,G06F
12386559,2025-08-12,Access tracking in memory,0,G06F
12386543,2025-08-12,Opportunistic storage of non-write-boosted data in write booster cache memory,0,G06F
12386518,2025-08-12,Write booster pinning,0,G06F
12386515,2025-08-12,Modification of program voltage level with read or program-verify adjustment for improving reliability in memory devices,0,G06F
12386412,2025-08-12,Dynamic low power mode,0,G06F|Y02D
12382630,2025-08-05,Semiconductor assemblies including combination memory and methods of manufacturing the same,0,G11C|H01L|H10B
12381735,2025-08-05,Cloud-based creation of a customer-specific symmetric key activation database,0,H04L
12381717,2025-08-05,Generating a shared secret for an electronic system,0,H04L
12381131,2025-08-05,Front end of line interconnect structures and associated systems and methods,0,H01L|H10B
12380930,2025-08-05,Memory array decoding and interconnects,0,G11C|H01L|H10B|H10D
12380323,2025-08-05,Parallel processing in a spiking neural network,0,G06F|G06N
12379994,2025-08-05,Memory address translation for data protection and recovery,0,G06F
12379993,2025-08-05,Memory bank protection,0,G06F
12379991,2025-08-05,Error detection event mechanism,0,G06F
12379915,2025-08-05,Performing security functions using devices having embedded hardware security modules,0,B60W|G06F|H04W
12379867,2025-08-05,Network-ready storage products with cryptography based access control,0,G06F|H04L
12379864,2025-08-05,Empty page scan operations adjustment,0,G06F|G11C
12379860,2025-08-05,Firmware power up sequencing in memory sub-systems,0,G06F
12379844,2025-08-05,Adjustable timer component for semiconductor devices,0,G06F
12376303,2025-07-29,"Electronic devices including a source seal, and related methods and electronic systems",0,H01L|H10B
12374620,2025-07-29,Memory circuitry and method used in forming memory circuitry,0,H01L|H10B
12374619,2025-07-29,"Microelectronic devices with different staircased stadiums having consistent multi-tier step riser height, and related systems and methods",0,H01L|H10B|H10D
12374612,2025-07-29,Microelectronic device packages and related methods and systems,0,H01L
12374547,2025-07-29,Methods of forming nanostructures utilizing self-assembled nucleic acids,0,B81C|B82Y|H01L
12374408,2025-07-29,Multi-state programming of memory cells,0,G06F|G11C
12373703,2025-07-29,Artificial neural network remapping in memory,0,G06F|G06N
12373675,2025-07-29,Systems and methods for training machine learning models for denoising images,0,G06F|G06N|G06T
12373564,2025-07-29,Secure boot procedure,0,G06F
12373547,2025-07-29,Preventing replacement and clone attacks using a secure processing environment,0,G06F
12373347,2025-07-29,Advanced power off notification for managed memory,0,G01K|G06F|G11C|Y02D
12373294,2025-07-29,Hardware reset management for universal flash storage,0,G06F
12373144,2025-07-29,Addressing in memory with a read identification (rid) number,0,G06F|G11C
12373141,2025-07-29,Command table generator for a memory device,0,G06F
12373138,2025-07-29,Command prioritization techniques for reducing latency in a memory system,0,G06F
12373133,2025-07-29,Determining available resources for storing data,0,G06F
12373132,2025-07-29,Techniques for detecting a state of a bus,0,G06F
12373129,2025-07-29,Encoding and compressing bits with Write-X feature in memory system,0,G06F
12373116,2025-07-29,Dynamic read retry voltage sequences in a memory subsystem,0,G06F
12373111,2025-07-29,Monitoring memory device health according to data storage metrics,0,G06F
12373109,2025-07-29,Validating read level voltage in memory devices,0,G06F|G11C
12373098,2025-07-29,Temporal metric driven media management scheme,0,G06F
12369321,2025-07-22,Memory circuitry and method used in forming memory circuitry,0,H01L|H10B
12368131,2025-07-22,Embedded nanoparticles for on-die thermal enhancement of hybrid bonding and associated systems and methods,0,H01L
12368113,2025-07-22,Methods and apparatus for using spacer-on-spacer design for solder joint reliability improvement in semiconductor devices,0,H01L
12367942,2025-07-22,Trim setting determination for a memory device,0,G06F|G11C
12367939,2025-07-22,Power management,0,G11C|H01L|Y02D
12367287,2025-07-22,Field firmware update,0,G06F|H04L
12367156,2025-07-22,Performing memory access operations with a logical-to-physical mapping table with reduced size,0,G06F
12367148,2025-07-22,Variable execution time atomic operations,0,G06F
12367133,2025-07-22,Apparatuses and methods for training operations,0,G06F|G11C
12367132,2025-07-22,Read control signal generation for memory,0,G06F|G11C
12367087,2025-07-22,Auto-calibration of error detection signals,0,G06F|H04L
12366997,2025-07-22,Storing parity during refresh operations,0,G06F
12366995,2025-07-22,Data layout configurations for access operations,0,G06F
12366979,2025-07-22,Managing a memory sub-system based on composite temperature,0,G01K|G05B|G06F
12366975,2025-07-22,Automated error correction with memory refresh,0,G06F|G11C
12366968,2025-07-22,Host device controlled low temperature thermal throttling,0,G06F
12366967,2025-07-22,Data masking for pulse amplitude modulation,0,G06F|G11C|Y02D
12366959,2025-07-22,Data compression for mapping tables,0,G06F
12363934,2025-07-15,Gate oxide formation for fin field-effect transistor,0,H01L|H10B|H10D
12363915,2025-07-15,On-pitch vias for semiconductor devices and associated devices and systems,0,G11C|H01L|H10B|H10D|H10N
12363895,2025-07-15,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
12363820,2025-07-15,Data throughput using a fin stack,0,G06F|H05K
12362915,2025-07-15,Secure vehicular communication,0,G06K|G07C|G08G|H04L|H04W
12362319,2025-07-15,Cross stack bridge bonding devices and associated methods,0,H01L
12362311,2025-07-15,Anisotropic conductive film with carbon-based conductive regions having void space and related semiconductor device assemblies and methods,0,H01L
12362259,2025-07-15,Management of heat on a semiconductor device and methods for producing the same,0,H01L
12362255,2025-07-15,Apparatus including direct-contact heat paths and methods of manufacturing the same,0,H01L
12362247,2025-07-15,Semiconductor devices with flexible spacer including a support structure and methods of making the same,0,H01L
12362244,2025-07-15,Memory device including circuitry under bond pads,0,G11C|H01L|H03K|H10B
12362243,2025-07-15,Semiconductor device assemblies including TSVs of different lengths and methods of making the same,0,H01L
12362030,2025-07-15,Techniques for retiring blocks of a memory system,0,G06F|G11C
12361247,2025-07-15,Dynamic machine readable code,0,G06K|G09C|H04L
12361177,2025-07-15,Security capsule for enabling restricted features of a memory device,0,G06F
12360941,2025-07-15,Method of notifying a process or programmable atomic operation traps,0,G06F
12360914,2025-07-15,Dynamic updates to logical-to-physical address translation table bitmaps,0,G06F
12360901,2025-07-15,Memory performance during program suspend protocol,0,G06F
12360891,2025-07-15,Memory system host data reset function,0,G06F
12360887,2025-07-15,Techniques for improving host write performance during data folding by writing to another die,0,G06F
12360872,2025-07-15,Performance benchmark for host performance booster,0,G06F
12360848,2025-07-15,Error correction memory device with fast data access,0,G06F|G11C|H03M
12360773,2025-07-15,Thread commencement using a work descriptor packet in a self-scheduling processor,0,G06F|Y02D
12360698,2025-07-15,Implicit ordered command handling,0,G06F
12360691,2025-07-15,Memory device initialization,0,G06F
12360688,2025-07-15,Transistor configurations for vertical memory arrays,0,G06F|G11C|H10B
12360679,2025-07-15,Memory system logical unit number procedures,0,G06F
12360676,2025-07-15,Hardware based status collector acceleration engine for memory sub-system operations,0,G06F
12359978,2025-07-15,Temperature exception tracking in a temperature log for a memory system,0,G01K|G05B|G06F|G11C
12355429,2025-07-08,Digital switching activity sensing,0,G06F|G11C|H03K|H04B
12355167,2025-07-08,Connection designs for memory systems,0,G11C|H01L|H01R|H05K
12354939,2025-07-08,"Multi-role semiconductor device substrates, semiconductor device assemblies employing the same, and methods for forming the same",0,H01L
12354912,2025-07-08,Plasma-doped trenches for memory,0,H01L|H10B
12354707,2025-07-08,Word line structures for three-dimensional memory arrays,0,G11C|H01L|H10B|H10N
12354692,2025-07-08,"Error detection, correction, and media management on a dram device",0,G06F|G11C
12354670,2025-07-08,Dynamic adjustment of offset voltages for reading memory cells in a memory device,0,G06F|G11C
12354658,2025-07-08,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
12354649,2025-07-08,Signal routing between memory die and logic die for performing operations,0,G06F|G11C|G16B|H01L
12354638,2025-07-08,Signaling memory zone ranking information,0,G06F|G11C
12353928,2025-07-08,Method for an internal command from a plurality of processing cores with memory sub-system that cache identifiers for access commands,0,G06F
12353771,2025-07-08,Charge loss mitigation throughout memory device lifecycle by proactive window shift,0,G06F|G11C
12353770,2025-07-08,Adaptive block mapping,0,G06F
12353762,2025-07-08,Signal development caching in a memory device,0,G06F|G11C
12353761,2025-07-08,Memory sub-system transfer queue retention,0,G06F
12353755,2025-07-08,Host verification for a memory device,0,G06F
12353754,2025-07-08,Techniques for enhanced read performance on repurposed blocks of memory cells,0,G06F|G11C
12353753,2025-07-08,Diagonal page mapping in memory systems,0,G06F
12353750,2025-07-08,Idle mode temperature control for memory systems,0,G06F|G11C
12353745,2025-07-08,Configuring partitions of a memory sub-system for different data,0,G06F
12353738,2025-07-08,Techniques for memory system standby mode control,0,G06F
12353736,2025-07-08,Temperature-dependent refresh operations,0,G06F|G11C
12353735,2025-07-08,Memory sub-system dynamic QOS pool,0,G06F
12353729,2025-07-08,Triple activate command row address latching,0,G06F|G11C
12353725,2025-07-08,Verification of a volatile memory using a unique identifier,0,G06F
12353723,2025-07-08,Low-power boot-up for memory systems,0,G06F
12353719,2025-07-08,Thermal duplication of data,0,G06F
12353505,2025-07-08,Methods and apparatus for performing diversity matrix operations within a memory array,0,G06F|G11C|Y02D
12353438,2025-07-08,Instructive actions based on categorization of input data,0,G06F|G06N|H04W
12353360,2025-07-08,Lock release management associated with a key-value database system,0,G06F
12353325,2025-07-08,Host logical-to-physical information refresh,0,G06F|Y02D
12353285,2025-07-08,Fast failure recovery of applications,0,G06F
12347797,2025-07-01,"Apparatus, semiconductor device, and redistribution layer structure thereof",0,H01L
12347737,2025-07-01,Semiconductor device with a porous air vent,0,H01L
12347732,2025-07-01,Systems and methods for mitigating crack propagation in semiconductor die manufacturing,0,H01L
12347731,2025-07-01,Semiconductor components having conductive vias with aligned back side conductors,0,H01L
12347713,2025-07-01,Semiconductor apparatus with an alignment moat,0,H01L|H10D
12347512,2025-07-01,"Error detection, correction, and media management on a memory device",0,G06F|G11C
12347511,2025-07-01,Tracking charge loss in memory sub-systems,0,G06F|G11C
12347503,2025-07-01,Machine learning assisted read verify in a memory sub-system,0,G06F|G06N|G11C
12346790,2025-07-01,Methods and devices for programming a state machine engine,0,G05B|G06F|G06N
12346748,2025-07-01,Determination of workload distribution across processors in a memory system,0,G06F
12346614,2025-07-01,Dynamic rain for zoned storage systems,0,G06F
12346612,2025-07-01,Memory sub-system command fencing,0,G06F
12346609,2025-07-01,Latency reduction of boot procedures for memory systems,0,G06F
12346603,2025-07-01,Interface read after write,0,G06F|G11C
12346597,2025-07-01,Host initiated garbage collection,0,G06F
12346594,2025-07-01,Background memory scan block selection,0,G06F
12346588,2025-07-01,Apparatus with memory cell calibration mechanism and methods for operating the same,0,G06F
12346587,2025-07-01,Techniques for concurrent host system access and data folding,0,G06F
12346586,2025-07-01,Apparatuses and methods for shared row and column address buses,0,G06F
12346584,2025-07-01,Read operations for mixed data,0,G06F
12346582,2025-07-01,Techniques for memory system rebuild,0,G06F
12346574,2025-07-01,Enabling stripe-based operations for error recovery at a memory sub-system,0,G06F
12346263,2025-07-01,Write request with partial translation unit mapped to entries that are linked using a pointer,0,G06F|Y02D
12342542,2025-06-24,Integrated circuitry comprising a memory array comprising strings of memory cells and comprising a stack containing non-stoichiometric silicon nitride,0,H01L|H10B
12342089,2025-06-24,Image compression using integrated circuit devices having analog inference capability,0,G06T|H04N
12341134,2025-06-24,"Microelectronic devices, and methods of forming microelectronic devices",0,G11C|H01L|H10B|H10D
12341128,2025-06-24,Stacked semiconductor dies for semiconductor device assemblies,0,H01L
12341112,2025-06-24,Semiconductor devices comprising steps,0,H01L
12341110,2025-06-24,Methods and apparatus for using structural elements to improve drop/shock resilience in semiconductor devices,0,H01L|H05K
12340861,2025-06-24,Selective per die DRAM PPR for memory device,0,G06F|G11C
12340858,2025-06-24,"Apparatuses, systems, and methods for module level error correction",0,G06F|G11C
12340851,2025-06-24,Memories for performing successive programming operations,0,G06F|G11C
12340846,2025-06-24,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
12340832,2025-06-24,Circuitry borrowing for memory arrays,0,G11C|H01L
12340282,2025-06-24,Anomaly detection and resolution,0,G05B|G05D|G06F|G06N|G06V
12340126,2025-06-24,Workload-based scan optimization,0,G06F
12340125,2025-06-24,Read replacement via data reconstruction based on access patterns,0,G06F
12340117,2025-06-24,Tensor memory access based implementation for massive and ultra-massive MIMO systems,0,G06F|H04B
12340095,2025-06-24,Management of error-handling flows in memory devices using probability data structure,0,G06F
12339967,2025-06-24,Firmware authenticity check,0,G06F|H04L
12339792,2025-06-24,Controlling aggregation for HRAM,0,G06F
12339789,2025-06-24,Memory access determination,0,G06F
12339744,2025-06-24,Dynamic parity scheme,0,G06F
12336134,2025-06-17,Apparatuses including one or more semiconductor devices and related systems,0,G06F|H05K|Y02P
12335374,2025-06-17,Dynamic command extension for a memory sub-system,0,G06F|H04L
12334469,2025-06-17,Piezoelectric materials for on-die thermal enhancement of hybrid bonding and associated systems and methods,0,H01L
12334448,2025-06-17,Front end of line interconnect structures and associated systems and methods,0,H01L|H10B|H10D
12334172,2025-06-17,Link evaluation for a memory device,0,G06F|G11C|H04L
12334154,2025-06-17,Write-once memory encoded data,0,G06F|G11C
12334138,2025-06-17,Dynamic address scramble,0,G06F|G11C
12334137,2025-06-17,Maximum memory clock estimation procedures,0,G06F|G11C
12333304,2025-06-17,"Methods for performing processing-in-memory operations, and related systems",0,G06F|Y02D
12333191,2025-06-17,Apparatus with calibration input mechanism and methods for operating the same,0,G06F
12333186,2025-06-17,Systems and methods for continuous in-memory versioning,0,G06F
12333181,2025-06-17,Source address memory managment,0,G06F
12333165,2025-06-17,Configuring command/address channel for memory,0,G06F|G06N
12333160,2025-06-17,Memory read operation using a voltage pattern based on a read command type,0,G06F|G11C
12333159,2025-06-17,Abrupt power loss management,0,G06F|G11C
12333154,2025-06-17,Reducing bit error rate in memory devices,0,G06F|G11C
12333145,2025-06-17,Peak power management in a memory device during suspend status,0,G06F|Y02D
12333022,2025-06-17,Row access strobe (RAS) clobber and row hammer failure mitigation,0,G06F|G11C
12333016,2025-06-17,Authenticating software images,0,G06F
12333002,2025-06-17,Secure operating system update,0,G06F
12332804,2025-06-17,Zone-aware memory management in memory sub-systems,0,G06F
12332803,2025-06-17,Memory controller architecture,0,G06F
12332786,2025-06-17,Tracking memory modifications at cache line granularity,0,G06F
12332776,2025-06-17,Memory sub-system LUN bypassing,0,G06F|G11C
12332743,2025-06-17,Efficient memory use to support soft information in bit flipping decoders,0,G06F
12332742,2025-06-17,Memory compaction management in memory devices,0,G06F
12328129,2025-06-10,Bypassing iterations in a bit flipping decoder using a least reliable bit energy function,0,G06F|H03M
12327607,2025-06-10,Techniques to mitigate memory die misalignment,0,G06F|G11C
12327175,2025-06-10,Collaborative sensor data processing by deep learning accelerators with integrated random access memory,0,G06F|G06N
12327050,2025-06-10,Emergency data storing operation selection,0,G06F
12327048,2025-06-10,Using duplicate data for improving error correction capability,0,G06F|G11C
12327047,2025-06-10,Managing command completion notification pacing in a memory sub-system,0,G06F
12327024,2025-06-10,Block conversion to preserve memory capacity,0,G06F|G11C
12326807,2025-06-10,Adjustment to granularity of logical-to-physical table,0,G06F
12326782,2025-06-10,Adjustment of code rate as function of memory endurance state metric,0,G06F
12326769,2025-06-10,Selectively using heroic data recovery methods in a memory device,0,G06F
12326599,2025-06-10,Method of forming photonics structures,0,G02B|H01L|H10D|H10F
12324244,2025-06-03,Epitaxial single crystalline silicon growth for memory arrays,0,H01L|H10B|H10D
12323336,2025-06-03,Combined write enable mask and credit return field,0,H04L
12322585,2025-06-03,Sublimation in forming a semiconductor,0,B08B|B81C|H01L
12322468,2025-06-03,Conditional write back scheme for memory,0,G06F|G11C
12322440,2025-06-03,Programming operation of memory device being switched from high-density mode to high speed mode and/or lower power mode,0,G06F|G11C
12321631,2025-06-03,Suspension during a multi-plane write procedure,0,G06F
12321620,2025-06-03,Techniques for memory zone size adjustment,0,G06F
12321616,2025-06-03,Memory systems and devices including examples of accessing memory and generating access codes using an authenticated stream cipher,0,G06F|G11C|H04L
12321613,2025-06-03,Bit flipping decoder with optimized maximum iterations for varied bit flipping thresholds,0,G06F
12321610,2025-06-03,Balanced codewords for reducing a selected state in memory cells,0,G06F|G11C
12321608,2025-06-03,Read cache memory,0,G06F|G11C|Y02D
12321594,2025-06-03,Clustered parity for NAND data placement schema,0,G06F
12321288,2025-06-03,Asymmetric read-write sequence for interconnected dies,0,G06F
12321286,2025-06-03,Memory device with cryptographic kill switch,0,G06F|H04L
12321274,2025-06-03,Recall pending cache line eviction,0,G06F
12321266,2025-06-03,Controlling variation of valid data counts in garbage collection source blocks,0,G06F
12321229,2025-06-03,Burst correction reed solomon decoding for memory applications,0,G06F|H03M
12321228,2025-06-03,"Selectable signal, logging, and state extraction",0,G06F
12317489,2025-05-27,"Devices including a stair step structure adjacent a substantially planar, vertically extending surface of a stack structure",0,H01L|H10B
12316640,2025-05-27,Performing security functions for an in-vehicle internet of things (IoT) network,0,H04L|H04W
12316349,2025-05-27,Iterative decoding technique for correcting DRAM device failures,0,G06F|H03M
12315833,2025-05-27,Conductive buffer layers for semiconductor die assemblies and associated systems and methods,0,H01L
12315813,2025-05-27,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
12315810,2025-05-27,Integrated assemblies having graphene-containing-structures,0,H01L|H10D
12315801,2025-05-27,"Microelectronic devices, and related electronic systems and methods",0,H01L|H10B
12315769,2025-05-27,"Build-up package for integrated circuit devices, and methods of making same",0,H01L
12314608,2025-05-27,Dynamic partition command queues for a memory device,0,G06F
12314593,2025-05-27,Zone block staging component for a memory sub-system with zoned namespace,0,G06F
12314590,2025-05-27,Incomplete superblock management for memory systems,0,G06F
12314582,2025-05-27,Performance control for a memory sub-system,0,G06F
12314580,2025-05-27,Row address latching for multiple activate command protocol,0,G06F|G11C
12314577,2025-05-27,Dynamic memory management operation,0,G06F
12314573,2025-05-27,Two-stage emergency data storing operation,0,G06F
12314566,2025-05-27,Read disturb management for memory,0,G06F
12314549,2025-05-27,Computer-readable media and methods for generating a geospatial image map,0,G06F
12314389,2025-05-27,Progressive detection and response to row hammer attack,0,G06F|G11C
12314386,2025-05-27,Classification and mitigation of compute express link security threats,0,G06F
12314193,2025-05-27,Scheduling of read operations and write operations based on a data bus mode,0,G06F|G11C
12314181,2025-05-27,Data storage device with memory services for storage access queues,0,G06F
12314177,2025-05-27,Managing power loss recovery using a dirty section write policy for an address mapping table in a memory sub-system,0,G06F
12314166,2025-05-27,Mapping descriptors for read operations,0,G06F|Y02D
12310116,2025-05-20,Transistor configurations for multi-deck memory devices,0,G11C|H01L|H10B|H10D
12309254,2025-05-20,Wireless devices and systems including examples of cross correlating wireless transmissions,0,H04L
12308348,2025-05-20,Multi-height interconnect structures and associated systems and methods,0,H01L
12308333,2025-05-20,"Microelectronic devices, related electronic systems, and methods of forming microelectronic devices",0,H01L|H10B
12307128,2025-05-20,Memory activation timing management,0,G06F|G11C
12307121,2025-05-20,Filtering metrics associated with memory,0,G06F|G11C
12307120,2025-05-20,Inter-device communications for memory health monitoring,0,G06F
12307111,2025-05-20,Block family-based error avoidance for memory devices,0,G06F|G11C
12307102,2025-05-20,Apparatus with post-manufacturing data update mechanism and methods for operating the same,0,G06F|G11C
12307098,2025-05-20,Data flush at power loss,0,G06F
12307096,2025-05-20,Zone write operation techniques,0,G06F
12307090,2025-05-20,Memory device programming technique for increased bits per cell,0,G06F
12306731,2025-05-20,Evaluation of memory device health monitoring logic,0,G06F|G11C
12302766,2025-05-13,Sparse piers for three-dimensional memory arrays,0,G11C|H01L|H10B|H10D|H10N
12302623,2025-05-13,Ferroelectric assemblies and methods of forming ferroelectric assemblies,0,G11C|H01L|H10B|H10D
12302545,2025-05-13,Thin film transistor random access memory,0,G11C|H01L|H10B|H10D
12301713,2025-05-13,Combined cryptographic key management services for access control and proof of space,0,G06F|H04L
12301711,2025-05-13,Single-use password generation,0,H04L
12301659,2025-05-13,Inter operating system memory services over communication network connections,0,G06F|H04L
12300765,2025-05-13,Epitaxial formation support structures and associated methods,0,B28B|H01L|H10D|H10H
12300680,2025-05-13,Semiconductor packages having photon integrated circuit (PIC) chips,0,G02B|H01L|H10F
12300647,2025-05-13,Apparatus including integrated pads and methods of manufacturing the same,0,H01L
12300616,2025-05-13,Memory device including staircase structure having conductive pads,0,H01L|H10B
12300597,2025-05-13,Apparatuses including ball grid arrays and associated systems,0,H01L
12300570,2025-05-13,Grindable heat sink for multiple die packaging,0,H01L
12300339,2025-05-13,Performing memory testing using error correction code values,0,G06F|G11C
12300332,2025-05-13,Resumption of program or erase operations in memory,0,G06F|G11C
12300318,2025-05-13,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
12299331,2025-05-13,Managed memory systems with multiple priority queues,0,G06F
12299326,2025-05-13,Adaptive command completion timers,0,G06F
12299325,2025-05-13,Frequency monitoring for memory devices,0,G06F
12299322,2025-05-13,Elastic buffer for media management of a memory sub-system,0,G06F
12299319,2025-05-13,Rating-based mapping of data to memory,0,G06F
12299318,2025-05-13,Data reordering at a memory subsystem,0,G06F
12299315,2025-05-13,Coding for quad-level memory cells having a replacement gate configuration,0,G06F|G11C
12299308,2025-05-13,Managing a memory sub-system using a cross-hatch cursor,0,G06F
12299304,2025-05-13,Automatic wordline status bypass management,0,G06F|G11C
12299291,2025-05-13,Programmable metadata,0,G06F|H03M
12299290,2025-05-13,Headroom management during parallel plane access in a multi-plane memory device,0,G06F|G11C
12299282,2025-05-13,Runtime storage capacity reduction avoidance in sequentially-written memory devices,0,G06F
12299280,2025-05-13,Namespace size adjustment in non-volatile memory devices,0,G06F|Y02D
12299110,2025-05-13,Deep learning access and authentication in a computing architecture,0,G06F|G06N
12298917,2025-05-13,Online security services based on security features implemented in memory devices,0,G06F
12298916,2025-05-13,Page request interface support in handling host submission queues and completion automation associated with caching host memory address translation data,0,G06F
12298852,2025-05-13,Read recovery for redundant array of independent NAND stripes,0,G06F|H03M
12298847,2025-05-13,Tracking host-provided metadata in a memory sub-system,0,G06F
12298838,2025-05-13,Grouping power supplies for a sleep mode,0,G06F|G11C|Y02D
12298835,2025-05-13,Memory device sensors,0,G06F|G11C
12293992,2025-05-06,Semiconductor assemblies with systems and methods for managing high die stack structures,0,H01L
12293798,2025-05-06,Apparatus with circuit management mechanism and methods for operating the same,0,G06F|G11C
12293795,2025-05-06,Managing defective blocks during multi-plane programming operations in memory devices,0,G06F|G11C
12293187,2025-05-06,Efficient processing of nested loops for computing device with multiple configurable processing elements using multiple spoke counts,0,G06F
12293101,2025-05-06,Data relocation operation techniques,0,G06F
12293099,2025-05-06,Open block family duration limited by time and temperature,0,G01K|G06F|G11C|Y02D
12293080,2025-05-06,Multiple memory block erase operation,0,G06F|G11C
12292843,2025-05-06,Transferring data to a memory device based on importance,0,G06F
12292831,2025-05-06,Enhanced data reliability in multi-level memory cells,0,G06F|G11C
12292798,2025-05-06,"Apparatuses, systems, and methods for module level error correction",0,G06F
12292795,2025-05-06,Data recovery using ordered data requests,0,G06F
12292794,2025-05-06,Techniques for managing memory exception handling,0,G06F
12288591,2025-04-29,Memory device having an improved ECC architecture,0,G06F|G11C|Y02D
12288563,2025-04-29,Intelligent microphone having deep learning accelerator and random access memory,0,G06F|G06N|G10L|H04R
12287982,2025-04-29,Host data storage scan data retention rating,0,G06F|G11C
12286126,2025-04-29,Secure deployment of a user profile in a vehicle,0,B60R|B60W|G06F|G06N|G06Q|G07C|H04L|H04N|H04W
12284788,2025-04-22,Apparatus including thermal management mechanism and methods of manufacturing the same,0,G06F|H05K
12284292,2025-04-22,Verification of identity using a secret key,0,G06F|H04L
12282800,2025-04-22,Thread replay to preserve state in a barrel processor,0,G06F|Y02D
12282687,2025-04-22,Prioritization of background media management operations in memory systems,0,G06F
12282684,2025-04-22,Techniques for controlling command order,0,G06F
12282682,2025-04-22,Redundant computing across planes,0,G06F|G11C
12282675,2025-04-22,Copy command for a memory system,0,G06F
12282669,2025-04-22,Prioritized power budget arbitration for multiple concurrent memory access operations,0,G06F|Y02D
12282433,2025-04-22,Cache bypass,0,G06F
12282431,2025-04-22,Flash memory persistent cache techniques,0,G06F
12279468,2025-04-15,Vertical solid-state transducers and high voltage solid-state transducers having buried contacts and associated systems and methods,0,H01L|H10D|H10H
12279423,2025-04-15,Semiconductor devices comprising carbon-doped silicon nitride and related methods,0,H01L|H10B
12278202,2025-04-15,Modular construction of hybrid-bonded semiconductor die assemblies and related systems and methods,0,H01L
12277984,2025-04-15,Block family error avoidance bin designs addressing error correction decoder throughput specifications,0,G06F|G11C
12277979,2025-04-15,NAND data placement schema,0,G06F|G11C|H03K
12277978,2025-04-15,Selective and dynamic deployment of error correction code techniques in integrated circuit memory devices,0,A63B|G06F|G11C
12277760,2025-04-15,Analyzing data using a hierarchical structure,0,G06F|G06N|G06V
12277683,2025-04-15,Modular machine learning models for denoising images and systems and methods for using same,0,G06N|G06T|G06V
12277491,2025-04-15,Encoded host to DLA traffic,0,G06F|G06N|G11C
12277349,2025-04-15,Internal clock signaling,0,G06F|G11C|Y02D
12277081,2025-04-15,Network credit return mechanisms,0,G06F
12277065,2025-04-15,Shared virtual address spaces,0,G06F
12277056,2025-04-15,Memory device interface and method,0,G06F|G11C|H01L
12274057,2025-04-08,Methods of forming integrated circuit structures comprising isolation structures with different depths,0,H01L|H10B|H10D
12273468,2025-04-08,Group digital certificates for device onboarding,0,H04L
12272418,2025-04-08,Performing select gate integrity checks to identify and invalidate defective blocks,0,G06F|G11C
12272412,2025-04-08,Performing selective copyback in memory devices,0,G06F|G11C
12272164,2025-04-08,Automated GUI-driven OpROM validation,0,G06F|G06V
12272154,2025-04-08,Autonomous vehicle object detection,0,G06F|G06V
12272151,2025-04-08,Autonomous vehicle object detection,0,G06F|G06V|H04W
12272030,2025-04-08,Building units for machine learning models for denoising images and systems and methods for using same,0,G06N|G06T
12271623,2025-04-08,Metadata implementation for memory devices,0,G06F
12271620,2025-04-08,Techniques for improved write performance modes,0,G06F
12271618,2025-04-08,Identifying center of valley in memory systems,0,G06F|G11C
12271592,2025-04-08,Independent plane architecture in a memory device,0,G06F
12271513,2025-04-08,Assuring integrity and secure erasure of critical security parameters,0,G06F|G11C
12271317,2025-04-08,Creating high density logical to physical mapping,0,G06F
12271310,2025-04-08,Write width aligned storage device buffer flush,0,G06F|Y02D
12271262,2025-04-08,Data recovery system for memory devices,0,G06F|G11C
12267612,2025-04-01,Methods and apparatus for integrated image signal processing,0,G06T|H04N
12267424,2025-04-01,Ensuring replacement of a memory device key,0,H04L
12267416,2025-04-01,Onboarding software on secure devices to generate device identities for authentication with remote servers,0,G06F|H04L
12266751,2025-04-01,Solid state lighting devices with improved contacts and associated methods of manufacturing,0,H01L|H10H|H10K
12266647,2025-04-01,3D stacked integrated circuits having functional blocks configured to provide redundancy sites,0,G06F|G11C|H01L|H10D
12266569,2025-04-01,"Integrated circuitry, a memory array comprising strings of memory cells, a method used in forming a conductive via, a method used in forming a memory array comprising strings of memory cells",0,H01L|H10B
12266420,2025-04-01,Temperature-compensated time estimate for a block to reach a uniform charge loss state,0,G06F|G11C
12266411,2025-04-01,Apparatus with circuit-locating mechanism,0,G11C|H01L
12266410,2025-04-01,Methods and systems for improving ECC operation of memories,0,G06F|G11C
12266184,2025-04-01,Surveillance cameras implemented using integrated circuit devices having analog inference capability,0,G06V|H04N
12265725,2025-04-01,Accelerated read translation path in memory sub-system,0,G06F
12265717,2025-04-01,Storage access communications and data placement for improved performance and reduced write amplification,0,G06F
12265710,2025-04-01,Memory management procedures for write boost mode,0,G06F
12265630,2025-04-01,Row access strobe (RAS) clobber and row hammer failures using a deterministic protocol,0,G06F|G11C
12265485,2025-04-01,Apparatus including parallel pipelines and methods of manufacturing the same,0,G06F|G11C
12265447,2025-04-01,Memory sub-system with dynamic calibration using component-based function(s),0,G06F|G11C
12265335,2025-04-01,Alignment-overlay mark and method using the same,0,G03F|H01L
12262532,2025-03-25,Microelectronic devices and electronic systems,0,H01L|H10B|H10D
12261810,2025-03-25,Sharing externally captured content in communications,0,B60R|H04L|H04N|H04W
12261155,2025-03-25,Stacked light emitting diode (led) hologram display,0,G02F|G03H|G09G|H01L|H10H
12261111,2025-03-25,Memory devices and related methods of forming a memory device,0,G11C|H01L|H10B
12260908,2025-03-25,Spike current suppression in a memory array,0,G06F|G11C|H10B|H10N
12260313,2025-03-25,Artificial neural network bypass,0,G06N
12260115,2025-03-25,Techniques for temperature-based access operations,0,G06F|G11C
12260114,2025-03-25,Techniques for priority information,0,G06F
12260111,2025-03-25,Reduction of write amplification in sensor data recorders,0,G06F|G07C
12260110,2025-03-25,Managing trim commands in a memory sub-system,0,G06F
12260101,2025-03-25,Read source determination,0,G06F
12260098,2025-03-25,Memory channel disablement,0,G06F
12260097,2025-03-25,Replacing key-value pair sets with new key-value pair sets,0,G06F
12260092,2025-03-25,Systems and methods for generating logical-to-physical tables for wear-leveling,0,G06F
12260088,2025-03-25,Commanded device states for a memory system,0,G06F
12259812,2025-03-25,Center allocation data structure,0,G06F
12259781,2025-03-25,Determining validity of data read from memory by a controller,0,G06F|G06N|H04L
12259257,2025-03-25,Map update using images,0,G01C|G06N|H04W
12256553,2025-03-18,On-die formation of single-crystal semiconductor structures,0,H01L|H10B
12256546,2025-03-18,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
12256541,2025-03-18,Apparatus and method including memory device having 2-transistor vertical memory cell,0,G11C|H01L|H10B|H10D
12256016,2025-03-18,Control of memory devices over computer networks using digital signatures generated by a server system for commands to be executed in the memory devices,0,G06F|H04L
12255994,2025-03-18,Secure data storage with a dynamically generated key,0,H04L
12255984,2025-03-18,Data invalidation for memory,0,G06F|G11C|H04L
12255198,2025-03-18,Layouts of data pads on a semiconductor die,0,G06F|G11C|H01L|H10D
12255163,2025-03-18,Bond pads for semiconductor die assemblies and associated methods and systems,0,H01L
12255143,2025-03-18,"Microelectronic devices including composite pad structures on staircase structures, and related methods, memory devices, and electronic systems",0,H01L|H10B
12255128,2025-03-18,Silicon spacers with improved adhesion and semiconductor device assemblies incorporating the same,0,H01L
12254948,2025-03-18,Standby exit for memory die stack,0,G11C|H01L
12254947,2025-03-18,Semiconductor memories including edge mats having folded digit lines,0,G11C|H01L
12254401,2025-03-18,Artificial neural network model selection,0,G06F|G06N|G06T
12254213,2025-03-18,Write request buffer capable of responding to read requests,0,G06F
12254186,2025-03-18,I/o expanders for supporting peak power management,0,G06F|G11C
12251841,2025-03-18,Apparatuses for handling microelectronic devices,0,B25J|G05B|H01L|H05K
12250812,2025-03-11,Integrated assemblies and methods of forming integrated assemblies,0,G11C|H01L|H10B
12250499,2025-03-11,Capturing video data of events associated with vehicles,0,G07C|H04N
12249598,2025-03-11,Integrated assemblies comprising vertically-stacked decks with interconnected conductive lines,0,G11C|H01L|H10B
12249573,2025-03-11,Semiconductor device having shield patterns,0,H01L|H10B
12249362,2025-03-11,Single plate configuration and memory array operation,0,G06F|G11C
12249189,2025-03-11,Predictive maintenance of automotive lighting,0,B60Q|G06N|G07C
12248790,2025-03-11,Automotive electronic control unit pre-booting for improved man machine interface performance,0,B60R|G06F
12248705,2025-03-11,Dynamic memory address write policy translation based on performance needs,0,G06F|G11C
12248697,2025-03-11,Dynamic read level trim selection for scan operations of memory devices,0,G06F
12248681,2025-03-11,Sequential write operations using multiple memory dies,0,G06F
12248567,2025-03-11,Row hammer interrupts to the operating system,0,G06F
12248412,2025-03-11,Feature dictionary for bandwidth enhancement,0,G06F|G06N|H03M|H04L
12248411,2025-03-11,Data burst queue management,0,G06F
12246736,2025-03-11,Image sensor for processing sensor data to reduce data traffic to host system,0,B60W|G06F|G06N|G06V
12245426,2025-03-04,Staircase formation in a memory array,0,G11C|H01L|H10B
12244324,2025-03-04,Iterative error correction in memory systems,0,G06F|H03K|H03M
12243807,2025-03-04,"Substrates for semiconductor packages, including hybrid substrates for decoupling capacitors, and associated devices, systems, and methods",0,H01L|H05K|H10D|Y02P
12243801,2025-03-04,Substrates for semiconductor device assemblies and systems with improved thermal performance and methods for making the same,0,H01L|H05K
12243620,2025-03-04,Electronic devices comprising air gaps adjacent to bitlines,0,G11C|H01L|H10B|H10D
12243580,2025-03-04,Fin field effect transistor sense amplifier circuitry and related apparatuses and computing systems,0,G11C|H01L|H10B
12242884,2025-03-04,Loop execution in a reconfigurable compute fabric,0,G06F
12242755,2025-03-04,Adaptive enhanced corrective read based on write and read temperature,0,G06F
12242745,2025-03-04,Parameter table protection for a memory system,0,G06F|G11C
12242743,2025-03-04,Adaptive control for in-memory versioning,0,G06F
12242741,2025-03-04,Memory sub-system signature generation,0,G06F
12242734,2025-03-04,Memory pattern management for improved data retention in memory devices,0,G06F
12242726,2025-03-04,Capability messaging for memory operations across banks with multiple page access,0,G06F
12242724,2025-03-04,Conversion of access data based on memory device size,0,G06F
12242722,2025-03-04,Underfill detection for memory systems,0,G06F
12242653,2025-03-04,Domain crossing in executing instructions in computer processors,0,G06F
12242390,2025-03-04,Data security for memory and computing systems,0,G06F
12242388,2025-03-04,Row hammer mitigation using a victim cache,0,G06F
12242385,2025-03-04,Virtual addresses for a memory system,0,G06F|H04N
12242374,2025-03-04,Logical address granularity configurations for logical address space partitions,0,G06F
12242346,2025-03-04,"Global column repair with local column decoder circuitry, and related apparatuses, methods, and computing systems",0,G06F|G11C
12242343,2025-03-04,Command address fault detection using a parity pin,0,G06F
12238924,2025-02-25,Semiconductor device having STI region,0,H01L|H10B|H10D
12238203,2025-02-25,Sharing keys with authorized users,0,H04L
12238015,2025-02-25,Message queue configuration to separate processing paths for control messages and data messages,0,H04L
12237953,2025-02-25,Multi-level signaling in memory with wide system interface,0,G11C|H04L
12237862,2025-02-25,Mixing coefficient data for processing mode selection,0,G06N|H03M|H04B|H04L|H04W
12237846,2025-02-25,Systems for error reduction of encoded data using neural networks,0,G06F|G06N|H03M
12237844,2025-02-25,Error detection and classification at a host device,0,G06F|G11C|H03M
12237301,2025-02-25,Through stack bridge bonding devices and associated methods,0,H01L
12237299,2025-02-25,Systems and methods for direct bonding in semiconductor die manufacturing,0,H01L
12237278,2025-02-25,Active protection circuits for semiconductor devices,0,H01L|H10B|H10D
12237259,2025-02-25,"Electronic devices comprising multilevel bitlines, and related methods and systems",0,H01L|H10B
12237217,2025-02-25,Methods of exposing conductive Vias of semiconductor devices and related semiconductor devices,0,H01L|Y10S
12237189,2025-02-25,Wafer storage devices configured to measure physical properties of wafers stored therein,0,G01N|H01L
12237013,2025-02-25,Integrated assemblies and methods of forming integrated assemblies,0,G11C|H01L|H10B|H10D
12236466,2025-02-25,Size comparison methods including online commerce examples utilizing same,0,G06Q|G06T
12236125,2025-02-25,Performance monitoring for a memory system,0,G06F
12236120,2025-02-25,Method of organizing a programmable atomic unit instruction memory,0,G06F|Y02D
12236118,2025-02-25,Smart swapping and effective encoding of a double word in a memory sub-system,0,G06F
12236090,2025-02-25,Host rate adjustment using free space values,0,G06F
12235800,2025-02-25,Defrag levels to reduce data loss,0,G06F
12235784,2025-02-25,Bus training with interconnected dice,0,G06F
12235783,2025-02-25,Bus training with interconnected dice,0,G06F
12235774,2025-02-25,Parking threads in barrel processor for managing cache eviction requests,0,G06F
12235764,2025-02-25,LBAT bulk update,0,G06F
12235722,2025-02-25,Apparatus for redundant array of independent disks,0,G06F
12235707,2025-02-25,Charge-sharing capacitive monitoring circuit in a multi-chip package to control power,0,G06F|G11C|H01L|Y02D
12231887,2025-02-18,Cellular network authentication using a memory security token,0,H04L|H04W
12230616,2025-02-18,"Solid state transducers with state detection, and associated systems and methods",0,H01L|H05B|H10D|H10H|Y02B
12230608,2025-02-18,Semiconductor assemblies with system and methods for conveying signals using through mold vias,0,H01L
12230583,2025-02-18,Interposers for microelectronic devices,0,H01L|H10D
12230546,2025-02-18,Wafer registration and overlay measurement systems and related methods,0,G03F|H01L
12230232,2025-02-18,Configurable types of write operations,0,G06F|G09G|G11C
12229452,2025-02-18,Read counter for quality of service design,0,G06F
12229451,2025-02-18,Truth table extension for stacked memory systems,0,G06F|H01L
12229444,2025-02-18,Command scheduling for a memory system,0,G06F
12229406,2025-02-18,Speed bins to support memory compatibility,0,G06F
12229327,2025-02-18,System for forensic tracing of memory device content erasure and tampering,0,G06F
12229062,2025-02-18,Erroneous select die access (SDA) detection,0,G06F
12229060,2025-02-18,Memory module with computation capability,0,G06F|G11C
12229044,2025-02-18,Memory devices and methods which may facilitate tensor memory access,0,G06F
12229024,2025-02-18,Memory system failure detection and self recovery of memory dice,0,G06F|G11C
12229000,2025-02-18,Managing error-handling flows in memory devices,0,G06F|G11C
12225130,2025-02-11,Embedded TLS protocol for lightweight devices,0,H04L
12224310,2025-02-11,Single-crystal transistors for memory devices,0,H01L|H10B|H10D
12224275,2025-02-11,TSV check circuit with replica path,0,G11C|H01L
12224240,2025-02-11,"Microelectronic devices including active contacts and support contacts, and related electronic systems and methods",0,H01L|H10B
12224201,2025-02-11,Single crystalline silicon stack formation and bonding to a cmos wafer,0,H01L
12223999,2025-02-11,Synchronous input buffer control using a write shifter,0,G06F|G11C
12223208,2025-02-11,Enhanced write performance utilizing program interleave,0,G06F|G11C
12223204,2025-02-11,Memory-aligned access operations,0,G06F
12223190,2025-02-11,Measurement of representative charge loss in a block to determine charge loss state,0,G06F|G11C
12223184,2025-02-11,Distributed power up for a memory system,0,G06F
12223099,2025-02-11,Unused redundant enable disturb protection circuit,0,G06F|G11C|H03K
12222893,2025-02-11,Connectivity in coarse grained reconfigurable architecture,0,G06F
12222869,2025-02-11,Memory access control through permissions specified in page table entries for execution domains,0,G06F|G11C
12222835,2025-02-11,Systems and methods to manage memory during power down and storage,0,G06F|G11C|Y02D
12222806,2025-02-11,Cache line data protection,0,G06F|H04L
12222805,2025-02-11,Compression-based data operations in a memory device,0,G06F|G11C
12222803,2025-02-11,Intra-controllers for error correction code,0,G06F
12219765,2025-02-04,Three dimensional memory and methods of forming the same,0,G11C|H01L|H10B|H10D|H10N
12219762,2025-02-04,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
12218681,2025-02-04,Bit mask for syndrome decoding operations,0,G06F|G11C|H03M
12218119,2025-02-04,Stacked interposer structures,0,H01L
12218103,2025-02-04,Radiation hardened semiconductor devices and packaging,0,H01L
12218101,2025-02-04,Three-dimensional stacking semiconductor assemblies and methods of manufacturing the same,0,H01L
12218079,2025-02-04,Semiconductor devices with reinforced substrates,0,H01L
12218056,2025-02-04,Component inter-digitated vias and leads,0,G11C|H01L
12218008,2025-02-04,Memory device including self-aligned conductive contacts,0,H01L|H10B
12217816,2025-02-04,Semiconductor wiring device and method,0,G11C|H01L|H10B
12217814,2025-02-04,Remapping bad blocks in a memory sub-system,0,G06F|G11C
12217159,2025-02-04,Fault tolerant artificial neural network computation in deep learning accelerator having integrated random access memory,0,G06F|G06N
12216915,2025-02-04,Adaptive read disturb scan,0,G06F|G11C
12216906,2025-02-04,Host techniques for stacked memory systems,0,G06F|G11C|Y02D
12216905,2025-02-04,Write booster buffer flush operation,0,G06F
12216806,2025-02-04,Semiconductor device with self-lock security and associated methods and systems,0,G06F|G11C
12216586,2025-02-04,Dynamically sized redundant write buffer with sector-based tracking,0,G06F
12216584,2025-02-04,Methods and systems for handling data received by a state machine engine,0,G06F|G06N
12216573,2025-02-04,Memory device with dynamic cache management,0,G06F|G11C
12216572,2025-02-04,Atomic write operations,0,G06F
12216541,2025-02-04,Block failure protection for zone memory system,0,G06F
12216529,2025-02-04,Adaptive frequency control for high-speed memory devices,0,G06F|G11C
12216521,2025-02-04,Common rain buffer for multiple cursors,0,G06F
12213317,2025-01-28,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
12211822,2025-01-28,Stacked semiconductor die assemblies with substrate heat sinks and associated systems and methods,0,H01L
12211814,2025-01-28,"Semiconductor interconnect structures with conductive elements, and associated systems and methods",0,H01L
12211798,2025-01-28,Substrate-free semiconductor device assemblies with multiple semiconductor devices and methods for making the same,0,H01L
12211757,2025-01-28,Semiconductor device and method of forming the same,0,H01L|H10B
12211746,2025-01-28,Methods used in forming a memory array comprising strings of memory cells including forming a pair of elevationally-extending walls that are laterally-spaced relative one another and that are individually horizontally-longitudinally-elongated,0,H01L|H10B
12210962,2025-01-28,Artificial neural networks on a deep learning accelerator,0,G06F|G06N
12210774,2025-01-28,Controlled heating of a memory device,0,G06F|G11C|Y02D
12210771,2025-01-28,Arbitration policy to prioritize read command dequeuing by delaying write command dequeuing,0,G06F
12210769,2025-01-28,Balanced corrective read for addressing cell-to-cell interference,0,G06F|G11C
12210766,2025-01-28,Test mode state machine for a memory device,0,G06F|G11C
12210759,2025-01-28,Threshold voltage bin calibration at memory device power up,0,G06F|G11C
12210752,2025-01-28,Managing a hybrid error recovery process in a memory sub-system,0,G06F
12210750,2025-01-28,Effective access count based media management,0,G06F
12210466,2025-01-28,Compute Express Link memory and storage module,0,G06F
12210460,2025-01-28,Data temperature associated with TLB flush request,0,G06F
12210448,2025-01-28,Virtual indexing in a memory device,0,G06F
12210447,2025-01-28,Managing regions of a memory system,0,G06F
12210413,2025-01-28,Data correction scheme with reduced device overhead,0,G06F
12210411,2025-01-28,Host-based error correction,0,G06F|H03M
12210401,2025-01-28,Temperature based optimization of data storage operations,0,G06F|G06N|G11C
12206046,2025-01-21,Ultrathin solid state dies and methods of manufacturing the same,0,H01L|H10H
12205900,2025-01-21,"Electronic devices comprising a compressive dielectric material, and related systems and methods",0,H01L|H10B
12205865,2025-01-21,Semiconductor device assemblies including monolithic silicon structures for thermal dissipation and methods of making the same,0,H01L
12205846,2025-01-21,"Methods of forming microelectronic devices, and related electronic systems",0,H01L|H10B
12204795,2025-01-21,Error detection and correction in a controller,0,G06F
12204792,2025-01-21,Adaptive throughput monitoring,0,G06F
12204790,2025-01-21,Variable NAND mode with single PLL source,0,G06F|G11C
12204789,2025-01-21,Memory phase monitoring and scheduling system using memory usage statistics,0,G06F
12204780,2025-01-21,Self-refresh arbitration,0,G06F|G11C
12204770,2025-01-21,"Apparatuses, systems, and methods for managing metadata security and access",0,G06F|G11C
12204597,2025-01-21,Look selection based on relationships in a virtual environment,0,G06F|G06N
12204442,2025-01-21,Dynamic voltage supply for memory circuit,0,G06F|G11C|Y02D
12204422,2025-01-21,Multiple plane programming with quick plane programming termination and lagging plane boosting,0,G06F|G11C
12204363,2025-01-21,"System having a hybrid threading processor, a hybrid threading fabric having configurable computing elements, and a hybrid interconnection network",0,G06F
12199182,2025-01-14,"Elevationally-extending transistors, devices comprising elevationally-extending transistors, and methods of forming a device comprising elevationally-extending transistors",0,H01L|H10B|H10D
12199094,2025-01-14,"Apparatuses including Finfets having different gate oxide configurations, and related computing systems",0,H01L|H10B|H10D
12199068,2025-01-14,Methods of forming microelectronic device assemblies and packages,0,H01L|H01Q
12199001,2025-01-14,Semiconductor assemblies including vertically integrated circuits and methods of manufacturing the same,0,H01L|H05K
12197976,2025-01-14,Network storage products with options for external processing,0,G06F
12197772,2025-01-14,Supporting multiple active regions in memory devices,0,G06F
12197766,2025-01-14,Error injection methods using soft post-package repair (sPPR) techniques and memory devices and memory systems employing the same,0,G06F|G11C
12197754,2025-01-14,Random storage access and data erasure for improved performance and reduced write amplification,0,G06F
12197743,2025-01-14,Parity protection in non-volatile memory,0,G06F|G11C
12197742,2025-01-14,Managing error compensation using charge coupling and lateral migration sensitivity,0,G06F|G11C
12197739,2025-01-14,Adaptive bitline voltage for memory operations,0,G06F|G11C
12197733,2025-01-14,Memory system refresh management,0,G06F|G11C
12197631,2025-01-14,Security management of ferroelectric memory device,1,G06F|G11C
12197550,2025-01-14,Providing access to a computing device,0,G06F|G06V
12197510,2025-01-14,Traversal of S portion of a graph problem to be solved using automata processor,0,G06F|H04L
12197351,2025-01-14,Methods and systems for requesting atomic operations in a computing system,0,G06F
12197349,2025-01-14,Command packets for the direct control of non-volatile memory channels within a solid state drive,0,G06F
12197339,2025-01-14,Hold-aside buffer for uncommitted write transactions in a log structured key-value database,0,G06F
12197277,2025-01-14,Classification-based error recovery with reinforcement learning,0,G06F|G06N
12197264,2025-01-14,Power management for a memory device,0,G06F|G11C
12192329,2025-01-07,Multi-factor authentication for a memory system based on internal asymmetric keys,0,H04L
12191354,2025-01-07,Vertical transistors having at least 50% grain boundaries offset between top and bottom source/drain regions and the channel region that is vertically therebetween,0,H01L|H10D
12191298,2025-01-07,Back-to-back solid state lighting devices and associated methods,0,H01L|H05K|H10H
12191284,2025-01-07,"Thermally efficient semiconductor device assemblies including interposers carrying a subset of the external contacts of the assembly, and methods of making the same",0,H01L
12191254,2025-01-07,"Electronic devices including tiered stacks including conductive structures isolated by slot structures, and related systems and methods",0,G11C|H01L|H10B
12191249,2025-01-07,"Microelectronic devices including staircase structures, and related memory devices, electronic systems, and methods",0,G11C|H01L|H10B
12191164,2025-01-07,Hybrid mold chase surface for semiconductor bonding and related systems and methods,0,B29C|H01L
12191162,2025-01-07,Semiconductor device assembly with pillar array,0,H01L
12190993,2025-01-07,Model inversion in integrated circuit devices having analog inference capability,0,G06F|G11C
12190987,2025-01-07,Method for configuring multiple input-output channels,0,G06F|G11C|H01L
12190970,2025-01-07,Media management,0,G06F|G11C
12190737,2025-01-07,Cryptography-based platooning mechanism for autonomous vehicle fleet management,0,G05D|G08G|H04L|H04W
12189996,2025-01-07,Multiple register clock driver loaded memory subsystem,0,G06F|Y02D
12189993,2025-01-07,Memory devices for suspend and resume operations,0,G06F
12189988,2025-01-07,Write broadcast operations associated with a memory device,0,G06F|G11C
12189974,2025-01-07,Operational monitoring for memory devices,0,G06F|G11C
12189973,2025-01-07,Block allocation and erase techniques for sequentially-written memory devices,0,G06F
12189967,2025-01-07,Partitioning system data from user data in memory,0,G06F
12189962,2025-01-07,Buffer threshold monitoring to reduce data loss,0,G06F
12189961,2025-01-07,Charge loss mitigation through dynamic programming sequence,0,G06F|G11C
12189960,2025-01-07,Limiting hot-cold swap wear leveling,0,G06F
12189958,2025-01-07,Accessing memory devices via switchable channels,0,G06F
12189949,2025-01-07,Bit error management in memory devices,0,G06F
12189943,2025-01-07,Cluster namespace for a memory device,0,G06F
12189832,2025-01-07,Safety and security for memory,0,G06F|H04L
12189596,2025-01-07,Database management,0,G06F
12189562,2025-01-07,Memory system with selectively interfaceable memory subsystem,0,G06F|G11C
12189524,2025-01-07,Extended memory architecture,0,G06F|Y02D
12189522,2025-01-07,Techniques for suspend operations,0,G06F|G11C
12189505,2025-01-07,Transmission of data for a machine learning operation using different microbumps,0,G06F|G06N|G11C
12189462,2025-01-07,Pausing memory system based on critical event,0,G06F
12189414,2025-01-07,Memory device clock swapping,0,G06F|G11C
12185549,2024-12-31,Memory device including different dielectric structures between blocks,0,H01L|H10B
12183716,2024-12-31,Monolithic conductive columns in a semiconductor device and associated methods,0,H01L
12183685,2024-12-31,Memory devices including contact structures and related electronic systems,0,G11C|H01L|H10B
12183621,2024-12-31,Methods for adjusting surface topography of a substrate support apparatus,0,H01L
12183609,2024-12-31,Wafer carrier with reticle template for marking reticle fields on a semiconductor wafer,0,G03F|H01L
12182704,2024-12-31,System on a chip with deep learning accelerator and random access memory,0,G06N
12182635,2024-12-31,Chained resource locking,0,G06F
12182622,2024-12-31,"Thread priority management in a multi-threaded, self-scheduling processor",0,G06F|Y02D
12182615,2024-12-31,Mechanism to handle breakpoints in a multi-element processor,0,G06F
12182452,2024-12-31,Dynamic adjustment of data storage for enhanced data retention,0,G06F
12182447,2024-12-31,Dynamic selection of cores for processing responses,0,G06F|Y02D
12182445,2024-12-31,NVMe command completion management for host system memory,0,G06F
12182442,2024-12-31,Request control for memory sub-systems,0,G06F
12182433,2024-12-31,Adaptive memory partition closure time,0,G06F|G11C
12182432,2024-12-31,Circuit partitioning for a memory device,0,G06F|G11C
12182413,2024-12-31,Area-optimized row hammer mitigation,0,G06F|G11C
12182407,2024-12-31,Monitoring flash memory erase progress using erase credits,0,G06F
12182406,2024-12-31,Programming video data to different portions of memory,0,G06F
12182318,2024-12-31,Cryptographic key management,0,G06F|G11C|H04L
12182048,2024-12-31,"Multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F|Y02D
12182046,2024-12-31,Data burst suspend mode using pause detection,0,G06F
12182027,2024-12-31,Cache block budgeting techniques,0,G06F|Y02D
12182024,2024-12-31,Latency reduction using stream cache,0,G06F
12182015,2024-12-31,Weighted valid address count for garbage collection,0,G06F
12182013,2024-12-31,Memory sub-system write sequence track,0,G06F
12181948,2024-12-31,Programming power management circuits in a system,0,G06F|G11C
12181940,2024-12-31,Temperature control component for electronic systems wherein a thermal transfer component is tappered,0,G01R|G06F|H01L|H10N
12178041,2024-12-24,Microelectronic devices including slot structures and additional slot structures,0,G11C|H01L|H10B
12177578,2024-12-24,Stacked polarizer hyperspectral imaging,0,G02B|H04N
12177167,2024-12-24,Full duplex device-to-device cooperative communication,4,H04B|H04L|H04W
12176312,2024-12-24,Semiconductor device assembly with sacrificial pillars and methods of manufacturing sacrificial pillars,0,H01L
12176300,2024-12-24,Memory device including support structures,0,H01L|H10B
12176061,2024-12-24,Programmable memory timing,0,G06F|G11C
12176035,2024-12-24,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
12176034,2024-12-24,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,1,G11C|H01L|H10B
12176031,2024-12-24,Divided clock transmission in a three-dimensional stacked memory device,0,G11C|H01L
12175133,2024-12-24,Predictive media management for read disturb,0,G06F
12175130,2024-12-24,Computational storage and networked based system,0,G06F
12175129,2024-12-24,Read data alignment,0,G06F
12175127,2024-12-24,Techniques to generate access heatmaps at a memory device,0,G06F
12175126,2024-12-24,Techniques to season memory cells,0,G06F|G11C
12175111,2024-12-24,Data migration techniques,0,G06F
12175090,2024-12-24,"Reusing or repurposing microelectronic devices, and associated methods, devices, and systems",0,G06F
12174888,2024-12-24,Methods and systems for creating automata networks,0,G06F|G06N
12174760,2024-12-24,Kernel mapping to nodes in compute fabric,0,G06F|G06N
12174759,2024-12-24,Interpolation acceleration in a processor memory interface,0,G01S|G06F|G06N
12171096,2024-12-17,"Microelectronic devices, and related memory devices and electronic systems",0,B81B|G11C|H01L|H10B|H10D
12170531,2024-12-17,Iterative decoder for correcting dram device failures,0,G06F|H03M
12170275,2024-12-17,Graphics processing unit and high bandwidth memory integration using integrated interface and silicon interposer,0,H01L
12170250,2024-12-17,Microelectronic devices and memory devices including conductive levels having varying compositions,0,G11C|H01L|H10B|H10D
12170122,2024-12-17,Techniques for initializing memory error correction,0,G06F|G11C
12170115,2024-12-17,Write performance optimization for erase on demand,0,G06F|G11C
12169936,2024-12-17,Semi supervised training from coarse labels of image segmentation,0,G06N|G06T
12169648,2024-12-17,Caching for multiple-level memory device,0,G06F|G11C
12169646,2024-12-17,Managing threshold voltage drift based on operating characteristics of a memory sub-system,0,G06F|G11C
12169629,2024-12-17,Varying memory erase depth according to block characteristics,0,G06F
12169461,2024-12-17,Status check using chip enable pin,0,G06F|Y02D
12169454,2024-12-17,Reduce data traffic between cache and memory via data access of variable sizes,0,G06F
12169453,2024-12-17,Namespace change propagation in non-volatile memory devices,0,G06F
12169431,2024-12-17,Voltage frequency scaling based on error rate,0,G06F
12166899,2024-12-10,Secure device communication,0,G06F|H04L
12166876,2024-12-10,Embedded hardware security module (HSM),0,H04L
12166870,2024-12-10,Physical unclonable function failure protection and prediction,0,H04L
12166094,2024-12-10,"Microelectronic devices with active source/drain contacts in trench in symmetrical dual-block structure, and related systems and methods",0,H01L|H10B|H10D
12165696,2024-12-10,Signal routing between memory die and logic die,0,G06F|G11C|G16B|H01L
12164976,2024-12-10,"Programmable device, hierarchical parallel machines, and methods for providing state information",0,G06F|G06N
12164962,2024-12-10,Navigational assistance for the visually impaired,0,G01C|G06F|G06V|G08B|G09B
12164856,2024-12-10,Topological simulation of layout design,0,G06F
12164811,2024-12-10,Concurrent command limiter for a memory system,0,G06F
12164810,2024-12-10,Generating command snapshots in memory devices,0,G06F
12164804,2024-12-10,Memory sub-system media management groups,0,G06F
12164803,2024-12-10,"Memory with memory-initiated command insertion, and associated systems, devices, and methods",0,G06F|Y02D
12164795,2024-12-10,Inter-memory movement in a multi-memory system,0,G06F|Y02D
12164791,2024-12-10,Initializing memory systems,0,G06F|G11C
12164786,2024-12-10,Light hibernation mode for memory,0,G06F|Y02D
12164783,2024-12-10,Cross-temperature compensation based on media endurance in memory devices,0,G06F|G11C
12164779,2024-12-10,Deck based media management operations in memory devices,0,G06F
12164776,2024-12-10,Modes to extend life of memory systems,0,G06F
12164774,2024-12-10,Performance throttling module,0,G06F|Y02D
12164773,2024-12-10,"Controller architecture for reliability, availability, serviceability access",0,G06F
12164769,2024-12-10,Adaptive media management for memory systems,0,G06F
12164464,2024-12-10,"Multi-threaded, self-scheduling processor",0,G06F|Y02D
12164422,2024-12-10,Zoned namespaces for computing device main memory,0,G06F
12164375,2024-12-10,Syndrome decoding system,0,G06F|G11C|H03M
12164368,2024-12-10,Error detection signaling,0,G06F
12159811,2024-12-03,"Lidded microelectronic device packages and related systems, apparatus, and methods of manufacture",0,H01L
12159219,2024-12-03,Neuron using posits,0,G06F|G06N|G11C
12159062,2024-12-03,Latency-based scheduling of command processing in data storage devices,0,G06F
12159059,2024-12-03,Command sequence to support adaptive memory systems,0,G06F|G11C
12159041,2024-12-03,Techniques for failure management in memory systems,0,G06F
12159039,2024-12-03,Error logging for a memory device with on-die wear leveling,0,G06F
12158840,2024-12-03,Memory access statistics monitoring,0,G06F
12158826,2024-12-03,Storing memory array operational information in non-volatile subarrays,0,G06F|G11C
12158792,2024-12-03,Methods and apparatus for characterizing memory devices,0,G06F|G09C|G11C|H04L|Y02D
12158785,2024-12-03,Thermal islanding heatsink,0,G06F
12156472,2024-11-26,Power regeneration in a memory device,0,H01L|H10D|H10N
12155570,2024-11-26,Single field for encoding multiple elements,0,H04L
12155026,2024-11-26,High-voltage solid-state transducers and associated systems and methods,0,H01L|H10F|H10H
12154879,2024-11-26,Bump coplanarity for semiconductor device assembly and methods of manufacturing the same,0,H01L
12154853,2024-11-26,Apparatuses including device structures including pillar structures,0,G11C|H01L|H10B|H10D
12154825,2024-11-26,"Methods of forming microelectronic devices including tiered stacks including conductive structures isolated by slot structures, and related microelectronic devices and electronic systems",0,H01L|H10B|H10D
12154655,2024-11-26,Adjustable memory cell reliability management,0,G06F|G11C
12154640,2024-11-26,Predetermined pattern program operations,0,G06F|G11C
12153832,2024-11-26,Memory searching component,0,G06F|Y02D
12153798,2024-11-26,Network-ready storage products for implementations of internet appliances,0,G06F
12153490,2024-11-26,Read calibration by sector of memory,0,G06F|G11C
12150289,2024-11-19,Microelectronic devices and memory devices,0,G11C|H01L|H10B
12149851,2024-11-19,Memory usage configurations for integrated circuit devices having analog inference capability,0,G06N|G11C|H04N
12149609,2024-11-19,Distributed secure array using intra-dice communications to perform data attestation,0,G06F|H04L
12149517,2024-11-19,Management of identifications of an endpoint having a memory device secured for reliable identity validation,0,G06F|H04L|H04W
12148789,2024-11-19,Stacks of electrically resistive materials and related systems and apparatuses,0,H01C|H01L|H10D
12148736,2024-11-19,Three-dimensional bonding scheme and associated systems and methods,0,H01L
12148727,2024-11-19,Semiconductor device assembly with die support structures,0,H01L
12148484,2024-11-19,Memory sub-system scan,0,G06F|G11C
12148466,2024-11-19,Determining soft data,0,G06F|G11C|H03M
12148125,2024-11-19,Modular machine learning models for denoising images and systems and methods for using same,2,G06N|G06T
12147712,2024-11-19,Memory performance using memory access command queues in memory devices,0,G06F
12147708,2024-11-19,Write determination counter,0,G06F
12147705,2024-11-19,Managing data compaction for zones in memory devices,0,G06F
12147702,2024-11-19,Host training indication for memory artificial intelligence,0,G06F|G06N|G06V|G11C
12147691,2024-11-19,Bank remapping based on sensed temperature,0,G06F|G11C
12147689,2024-11-19,Temperature-based media management for memory components,0,G06F|G11C
12147520,2024-11-19,Display visibility block,0,G06F|G06V|G09G
12147320,2024-11-19,Systems and methods of tiered data storage and processing and decision making,0,G06F|H04W
12144188,2024-11-12,"Multitier arrangements of integrated devices, and methods of forming sense/access lines",0,H01L|H10B|H10N
12144060,2024-11-12,Cellular signal mesh network,0,H04B|H04W
12143519,2024-11-12,Using memory as a block in a block chain,0,G06F|H04L
12142708,2024-11-12,Solid state lighting devices with accessible electrodes and methods of manufacturing,0,H01L|H10H
12142680,2024-11-12,Transistor structures having conductive structures along pillars of semiconductor material,0,H01L|H10B|H10D
12142336,2024-11-12,Intelligent memory device test rack,0,G06F|G11C
12142333,2024-11-12,Error correction in a memory device having an error correction code of a predetermined code rate,0,G06F|G11C|H03M
12141928,2024-11-12,Navigation paths for directing users to food items based on meal plans,0,G06Q|G06T|G06V
12141473,2024-11-12,Performance tuning for a memory device,0,G06F
12141467,2024-11-12,Cross-temperature mitigation in a memory system,0,G06F|G11C
12141466,2024-11-12,Data storage with parity and partial read back in a redundant array,0,G06F
12141465,2024-11-12,Object management in tiered memory systems,0,G06F
12141445,2024-11-12,Managing dielectric stress of a memory device using controlled ramping slopes,0,G06F|G11C
12141442,2024-11-12,Effective storage allocation for sequentially-written memory devices,0,G06F
12141439,2024-11-12,Memory command assignment based on command processor workload,0,G06F
12141437,2024-11-12,Program command generation with dummy data generation at a memory device,0,G06F
12141300,2024-11-12,Retaining device identities after firmware updates,0,G06F|H04L
12141286,2024-11-12,Establishing a chain of ownership of a device,0,G06F|H04L
12141068,2024-11-12,Loading data in a tiered memory system,0,G06F
12141059,2024-11-12,Data separation for garbage collection,0,G06F
12141055,2024-11-12,Global virtual address space across operating system domains,0,G06F
12141028,2024-11-12,Error status determination at a memory device,0,G06F
12137553,2024-11-05,Memory array and method used in forming a memory array,1,H01L|H10B
12137551,2024-11-05,Integrated assemblies having body contact regions proximate transistor body regions; and methods utilizing bowl etches during fabrication of integrated assemblies,0,H01L|H10B
12136607,2024-11-05,Semiconductor devices including stacked dies with interleaved wire bonds and associated systems and methods,0,G11C|H01L|H10B
12136459,2024-11-05,Mixed write cursor for block stripe writing,0,G06F|G11C
12135987,2024-11-05,Thread scheduling control and memory splitting in a barrel processor,0,G06F|G11C
12135985,2024-11-05,Customized root processes for groups of applications,0,G06F|G11C
12135876,2024-11-05,Memory systems having controllers embedded in packages of integrated circuit memory,0,G06F|G11C
12135671,2024-11-05,Video compression in removable storage device having deep learning accelerator and random access memory,0,G06F|G06N|G06V|H04N
12135610,2024-11-05,ECC configuration in memories,0,G06F|G11C
12132832,2024-10-29,Secure key update for replay protected memory blocks,0,G06F|H04L
12132155,2024-10-29,"Etched trenches in bond materials for die singulation, and associated systems and methods",0,H01L|H01S|H10H|H10K|Y02P
12131916,2024-10-29,Semiconductor packages with patterns of die-specific information,0,G06K|H01L
12131790,2024-10-29,Media management operations based on health characteristics of memory cells,0,G06F|G11C
12131190,2024-10-29,Management of a computing device usage profile,0,G06F|H04L
12131178,2024-10-29,Dynamic configuration of a computer processor based on the presence of a hypervisor,0,G06F
12131073,2024-10-29,End-to-end quality of service management for memory device,0,G06F
12131071,2024-10-29,Row hammer telemetry,0,G06F|G11C
12131066,2024-10-29,Efficient command fetching in a memory sub-system,0,G06F
12131065,2024-10-29,Memory device overhead reduction using artificial intelligence,0,G06F|G06N
12131060,2024-10-29,Quick charge loss mitigation using two-pass controlled delay,0,G06F|G11C
12131041,2024-10-29,Dynamic zone group configuration at a memory sub-system,0,G06F
12131040,2024-10-29,Delay of initialization at memory die,0,G06F|G11C
12131028,2024-10-29,Programming selective word lines during an erase operation in a memory device,0,G06F|G11C
12131020,2024-10-29,"Memory devices and systems including static and dynamic caches, and related methods",0,G06F
12130774,2024-10-29,Devices for time division multiplexing of state machine engine signals,0,G05B|G06F|G06N
12130755,2024-10-29,Serial interface for an active input/output expander of a memory sub-system,0,G06F|G11C|H03M
12130748,2024-10-29,Caching of logical-to-physical mapping information in a memory sub-system,0,G06F
12130747,2024-10-29,Dynamic logical page sizes for memory devices,0,G06F
12130726,2024-10-29,Securely modifying access to a debug port,0,G06F|H04L
12130702,2024-10-29,Detecting data bus drive faults,0,G06F
12127401,2024-10-22,Methods of forming microelectronic devices,0,G11C|H01L|H10B
12125826,2024-10-22,Wafer-level stacked die structures and associated systems and methods,0,H01L
12125816,2024-10-22,Semiconductor device assemblies and systems with one or more dies at least partially embedded in a redistribution layer (RDL) and methods for making the same,0,H01L
12125796,2024-10-22,Semiconductor die assemblies with decomposable materials and associated methods and systems,0,H01L
12125789,2024-10-22,Semiconductor device and method of forming the same,0,H01L|H10B|H10D
12125786,2024-10-22,"Devices including stair step structures, and related memory devices and electronic systems",0,H01L|H10B
12125555,2024-10-22,Matrix formation for performing computational operations in memory,0,G06F|G11C
12125539,2024-10-22,Adjustment of a starting voltage corresponding to a program operation in a memory sub-system,0,G06F|G11C
12124833,2024-10-22,Techniques for managing offline identity upgrades,0,G06F|H04L
12124739,2024-10-22,Memory devices including idle time prediction,0,G06F
12124738,2024-10-22,Address verification at a memory system,0,G06F|G11C
12124729,2024-10-22,Controller to alter systems based on metrics and telemetry,0,G06F
12124723,2024-10-22,Techniques for data transfer operations,0,G06F
12124721,2024-10-22,Power safety configurations for logical address space partitions,0,G06F|G11C
12124717,2024-10-22,Host-initiated and auto-initiated non-volatile memory refresh,0,G06F|G11C
12124706,2024-10-22,Apparatus with signal quality feedback,0,G06F|G11C|H04L
12124705,2024-10-22,Memory operation based on block-associated temperature,0,G06F
12124387,2024-10-22,Apparatuses and methods for asymmetric bi-directional signaling incorporating multi-level encoding,0,G06F|H04L
12124380,2024-10-22,Storing a logical-to-physical mapping in NAND memory,0,G06F|G11C
12124367,2024-10-22,Techniques for accessing managed NAND,0,G06F
12124366,2024-10-22,Smart factory reset procedure,0,G06F
12124365,2024-10-22,Data organization for logical to physical table compression,0,G06F
12124345,2024-10-22,Data recovery within a memory sub-system without moving or processing the data through a host,0,G06F
12124333,2024-10-22,Techniques for memory error correction,0,G06F
12124322,2024-10-22,Access operation status signaling for memory systems,0,G06F
12122400,2024-10-22,Vehicle-based apparatus for noise injection and monitoring,0,B60R|B60W|G06F|G07C
12120221,2024-10-15,Remotely managing devices using blockchain and DICE-RIoT,0,H04L
12120100,2024-10-15,Secure communication between an intermediary device and a network,0,G06F|H04L|H04W
12119990,2024-10-15,Determining whether a vehicle should be configured for a different region,0,B60W|G05D|G06F|H04L
12119325,2024-10-15,Semiconductor device assemblies with molded support substrates,0,H01L
12119269,2024-10-15,Array of vertical transistors having channel regions connected by an elongated conductor line,0,H01L|H10B|H10D
12119176,2024-10-15,Supercapacitors and integrated assemblies containing supercapacitors,0,G11C|H01G|H01L|H10B|H10D|Y02E
12119070,2024-10-15,Memory failure prediction,0,G06N|G11C
12119068,2024-10-15,Program continuation strategies after memory device power loss,0,G06F|G11C
12119062,2024-10-15,Managing compensation for cell-to-cell coupling and lateral migration in memory devices based on a sensitivity metric,0,G06F|G11C
12119043,2024-10-15,Practical and efficient row hammer error detection,0,G06F|G11C
12118460,2024-10-15,Discovery of hardware characteristics of deep learning accelerators for optimization via compiler,0,G06F|G06N
12118230,2024-10-15,Method for providing logging for persistent memory,0,G06F
12118229,2024-10-15,Memory sub-system event log management,0,G06F
12118224,2024-10-15,Fine grained resource management for rollback memory operations,0,G06F
12118220,2024-10-15,Elastic persistent memory regions,0,G06F
12118216,2024-10-15,Recycled version number values in flash memory,0,G06F
12118211,2024-10-15,Managing page retirement for non-volatile memory,0,G06F
12118210,2024-10-15,Using bad blocks for system data in memory,0,G06F
12118056,2024-10-15,Methods and apparatus for performing matrix transformations within a memory array,1,G06F|G11C
12114500,2024-10-08,Integrated structures and methods of forming vertically-stacked memory cells,0,H01L|H10B|H10D
12114492,2024-10-08,Memories having vertically stacked conductive filled structures,0,H01L|H10B
12114062,2024-10-08,Image sensor selection,0,H04N
12113130,2024-10-08,Transistor and methods of forming integrated circuitry,0,H01L|H10B|H10D
12113092,2024-10-08,"Solid state transducer devices, including devices having integrated electrostatic discharge protection, and associated systems and methods",0,H01L|H10H
12113052,2024-10-08,Memory devices and electronic systems,0,H01L|H10B|H10D
12113019,2024-10-08,"Memory devices including strings of memory cells, and related electronic systems",0,H01H|H01L|H04N|H10B|H10F|H10N
12113015,2024-10-08,Vertical transistor fuse latches,0,G11C|H01L|H10B
12112995,2024-10-08,Low capacitance through substrate via structures,0,H01L
12112793,2024-10-08,Signal routing between memory die and logic die for mode based operations,1,G06F|G11C|G16B|H01L
12112792,2024-10-08,Memory device for wafer-on-wafer formed memory and logic,0,G06F|G11C|G16B|H01L
12112789,2024-10-08,Apparatuses and methods for input buffer enable clock synchronization,0,G06F|G11C|H03K
12112786,2024-10-08,Command scheduling component for memory,0,G06F|G11C
12112258,2024-10-08,Neuromorphic operations using posits,0,G06F|G06N|G11C|H03M
12112066,2024-10-08,Techniques for firmware enhancement in memory devices,0,G06F
12112065,2024-10-08,Techniques for detection of shutdown patterns,0,G06F
12112064,2024-10-08,Techniques for atomic write operations,0,G06F
12112060,2024-10-08,Multi-host communications,0,G06F
12112057,2024-10-08,Strategic memory cell reliability management,0,G06F|G11C
12112052,2024-10-08,Reading a master boot record for a namespace after reformatting the namespace,0,G06F
12111789,2024-10-08,Distributed graphics processor unit architecture,0,G06F|G06N|G06T
12111781,2024-10-08,Data burst suspend mode using multi-level signaling,0,G06F
12111777,2024-10-08,Multiple pin configurations of memory devices,0,G06F
12111770,2024-10-08,Silent cache line eviction,0,G06F
12111769,2024-10-08,Validity mapping techniques,0,G06F
12111764,2024-10-08,Forward caching memory systems and methods,0,G06F
12111761,2024-10-08,Memory cache management based on storage capacity for parallel independent threads,0,G06F|Y02D
12111758,2024-10-08,Synchronized request handling at a memory device,0,G06F
12111731,2024-10-08,Cooperative memory subsystem data recovery,0,G06F
12111727,2024-10-08,"Apparatuses, systems, and methods for forced error check and scrub readouts",0,G06F|G11C
12111725,2024-10-08,Read retry scratch space,0,G06F|G11C
12111724,2024-10-08,Redundant array management techniques,0,G06F
12108601,2024-10-01,"Back gates and related apparatuses, systems, and methods",0,G06F|G11C|H10B
12107602,2024-10-01,Dynamic decoding for memory systems,0,G06F|H03M
12107050,2024-10-01,Front end of line interconnect structures and associated systems and methods,0,H01L|H10D
12106813,2024-10-01,Dynamic prioritization of selector VT scans,0,G06F|G11C
12106142,2024-10-01,"System call management in a user-mode, multi-threaded, self-scheduling processor",0,G06F|Y02D
12106099,2024-10-01,"Execution or write mask generation for data selection in a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F
12105984,2024-10-01,Bubble break register in semiconductor device,1,G06F|G11C
12105974,2024-10-01,Associating data types with stream identifiers for mapping onto sequentially-written memory devices,0,G06F
12105971,2024-10-01,Dual-level refresh management,0,G06F|G11C
12105970,2024-10-01,Host defined zone group configuration at a memory sub-system,0,G06F
12105967,2024-10-01,Two-tier defect scan management,0,G06F|G11C
12105961,2024-10-01,Copyback clear command for performing a scan and read in a memory device,0,G06F|G11C
12105959,2024-10-01,Suspending operations of a memory system,0,G06F
12105955,2024-10-01,Memory operations across banks with multiple column access,0,G06F|G11C
12105675,2024-10-01,Log-structured file system for a zoned block memory device,0,G06F
12105621,2024-10-01,Logical to physical (L2P) address mapping with fast L2P table load times,0,G06F
12105589,2024-10-01,Parity-based error management for a processing system,0,G06F
12101183,2024-09-24,Enhanced negative acknowledgment control frame,0,H04L
12100661,2024-09-24,Semiconductor die edge protection for semiconductor device assemblies and associated systems and methods,0,H01L
12100629,2024-09-24,Methods of forming transistors and methods of forming devices comprising transistors,0,H01L|H10B|H10D
12100468,2024-09-24,Standalone mode,0,G06F|G11C
12100455,2024-09-24,Weight calibration check for integrated circuit devices having analog inference capability,0,G06F|G06N|G11C
12100447,2024-09-24,Self-selecting memory array with horizontal access lines,0,G11C|H01L
12099748,2024-09-24,NAND temperature-aware operations,0,G06F|G11C
12099746,2024-09-24,Interrupt signaling for a memory device,0,G06F
12099737,2024-09-24,Temperature controlled zone creation and allocation,0,G06F|G11C
12099734,2024-09-24,Memory block utilization in memory systems,0,G06F
12099725,2024-09-24,Code rate as function of logical saturation,0,G06F
12099457,2024-09-24,Controller for managing multiple types of memory,2,G06F
12099402,2024-09-24,Parking threads in barrel processor for managing hazard clearing,0,G06F
12097882,2024-09-24,Vehicle-to-everything (V2X) communication based on user input,0,B60W|G06F|G08B|G08G|H04W
12096613,2024-09-17,Apparatuses and methods of controlling hydrogen supply in memory device,0,H01L|H10B|H10D
12095479,2024-09-17,Recurrent neural networks and systems for decoding encoded data,1,G06F|G06N|H03M
12094789,2024-09-17,Analog sense points for measuring circuit die,0,G01R|H01L
12094531,2024-09-17,Caching techniques for deep learning accelerator,0,G06F|G06N|G11C
12093566,2024-09-17,Memory controller for managing raid information,0,G06F
12093564,2024-09-17,Partition command queues for a memory device,0,G06F
12089422,2024-09-10,"Microelectronic devices, and related methods and memory devices",0,G11C|H01L|H10B|H10N
12089049,2024-09-10,Virtual subscriber identification module and virtual smart card,1,H04L|H04W
12088861,2024-09-10,Surveillance camera upgrade via removable media having deep learning accelerator and random access memory,0,G06F|G06N|G06V|H04N
12088581,2024-09-10,Track activities of components in endpoints having secure memory devices via identity validation,0,H04L
12088497,2024-09-10,Techniques to balance log structured merge trees,0,G06F|H04L
12088322,2024-09-10,Method and system for on-ASIC error control decoding,0,G06F|H03M
12087758,2024-09-10,Buried lines and related fabrication techniques,0,H01L|H05K|H10B|H10D
12087720,2024-09-10,Semiconductor device assembly with surface-mount die support structures,0,H01L
12087719,2024-09-10,Bond pad with micro-protrusions for direct metallic bonding,0,H01L
12087716,2024-09-10,"Techniques for positioning bond pads of microelectronic devices and related microelectronic devices, methods, and systems",0,H01L
12087697,2024-09-10,Semiconductor devices with recessed pads for die stack interconnections,0,H01L
12087632,2024-09-10,"Integrated circuitry, memory arrays comprising strings of memory cells, methods used in forming integrated circuitry, and methods used in forming a memory array comprising strings of memory cells",0,H01L|H10B|H10D
12086703,2024-09-10,Building units for machine learning models for denoising images and systems and methods for using same,3,G06N|G06T
12086468,2024-09-10,Split protocol approaches for enabling devices with enhanced persistent memory region access,0,G06F
12086466,2024-09-10,Implementing variable number of bits per cell on storage devices,0,G06F|Y02D
12086459,2024-09-10,Optimized control of the commands running in a cache,0,G06F
12086458,2024-09-10,Programming content addressable memory,0,G06F
12086449,2024-09-10,Repair operation techniques,0,G06F
12086440,2024-09-10,Virtual binning in a memory device,0,G06F
12086435,2024-09-10,Selective data map unit access,0,G06F
12086432,2024-09-10,Gradually reclaim storage space occupied by a proof of space plot in a solid state drive,0,G06F
12086427,2024-09-10,Power integrity monitoring,0,G06F
12086425,2024-09-10,Techniques for non-volatile data protection,0,G06F
12086421,2024-09-10,Memory device with data scrubbing capability and methods,0,G06F
12086415,2024-09-10,Frequency regulation for memory management commands,0,G06F
12086412,2024-09-10,Balancing performance between interface ports in a memory sub-system,0,G06F
12086296,2024-09-10,Switch to control communication between a memory and a secret generator in a memory device,0,G06F|H04L
12086270,2024-09-10,Mediating directed refresh management induced row hammer and row access strobe (RAS) clobber failures,0,G06F|G11C
12086078,2024-09-10,Memory chip having an integrated data mover,0,G06F|G11C
12086062,2024-09-10,Managing power loss in a memory device,0,G06F|Y02D
12086058,2024-09-10,Self-seeded randomizer for data randomization in flash memory,0,G06F|G11C|H04L
12086028,2024-09-10,Reduction of errors in data retrieved from a memory device to apply an error correction code of a predetermined code rate,0,G06F|H03M
12086026,2024-09-10,Multiple error correction code (ECC) engines and ECC schemes,1,G06F
12086005,2024-09-10,Tracking a reference voltage after boot-up,0,G06F
12082424,2024-09-03,Access line formation for a memory array,0,H01L|H10B|H10N
12081672,2024-09-03,Distributed ledger appliance and methods of use,0,G06Q|H04L
12081331,2024-09-03,Adapting channel current,0,G11C|H04L
12081235,2024-09-03,Syndrome check functionality to differentiate between error types,0,G06F|H03M
12080700,2024-09-03,Microelectronic devices including control logic regions,0,H01L|H10B
12080678,2024-09-03,Methods and systems for manufacturing semiconductor devices,0,H01L
12080644,2024-09-03,"Microelectronic devices including staircase structures, and related memory devices and electronic systems",0,H01L|H10B
12080616,2024-09-03,Reinforced semiconductor device packaging and associated systems and methods,0,H01L
12080376,2024-09-03,Skipping pages for weak wordlines of a memory device during pre-programming,0,G06F|G11C
12080373,2024-09-03,Validation of DRAM content using internal data signature,0,G06F|G11C
12080365,2024-09-03,Analog storage using memory device,0,G06N|G11C
12079589,2024-09-03,Memory array data structure for posit operations,0,G06F|G06N|G11C|H03M
12079517,2024-09-03,Buffer allocation for reducing block transit penalty,0,G06F
12079516,2024-09-03,Host-preferred memory operation,0,G06F
12079514,2024-09-03,Performance in a fragmented memory system,2,G06F|Y02D
12079513,2024-09-03,Log management maintenance operation and command,0,G06F
12079509,2024-09-03,Controllers and methods for accessing memory devices via multiple modes,0,G06F
12079508,2024-09-03,Efficient error signaling by memory,0,G06F
12079481,2024-09-03,Memory block erase protocol,0,G06F
12079479,2024-09-03,Memory device with multiple input/output interfaces,0,G06F|G11C
12079415,2024-09-03,"Integrated assemblies containing ferroelectric transistors, and methods of forming integrated assemblies",0,G06F|G06Q|G11B|H04L|H04N|H10B|H10D
12079139,2024-09-03,Hierarchical memory systems,0,G06F
12079134,2024-09-03,Efficient cache program operation with data encoding,0,G06F
12079128,2024-09-03,Techniques for pre-fetching information using pattern detection,0,G06F
12079123,2024-09-03,Adjustable garbage collection suspension interval,0,G06F
12079122,2024-09-03,Sequential garbage collection,0,G06F
12079082,2024-09-03,Methods and systems for managing memory with dynamic ECC protection,0,G06F|G11C|Y02D
12079079,2024-09-03,Proximity based parity data management,0,G06F
12079078,2024-09-03,Command address fault detection,1,G06F
12079077,2024-09-03,Device fault condition reporting,0,G06F
12079068,2024-09-03,Error log indication via error control information,1,G06F
12079065,2024-09-03,Caching lookup tables for block family error avoidance,0,G06F|G11C
12075714,2024-08-27,Random number generation based on threshold voltage randomness,0,G06F|G11C|H10N
12075520,2024-08-27,Cloud-service on-boarding without prior customization of endpoints,0,H04W
12074615,2024-08-27,Error correction,0,G06F|H03M
12074599,2024-08-27,3D stacked integrated circuits having failure management,0,G11C|H01L|H03K|H10B|H10D
12074094,2024-08-27,Monolithic conductive column in a semiconductor device and associated methods,0,H01L
12074080,2024-08-27,Self-cleaning heatsink for electronic components,0,B21D|F28F|H01L
12073918,2024-08-27,Memory device deserializer circuit with a reduced form factor,0,G06F|G11C|H03K
12073908,2024-08-27,On-die heater devices for memory devices and memory modules,0,G11C|H01L
12073899,2024-08-27,Track charge loss based on signal and noise characteristics of memory cells collected in calibration operations,1,G06F|G06N|G11C
12073873,2024-08-27,Dynamic buffer limit for at-risk data,0,G06F|G11C
12073866,2024-08-27,Two-stage voltage calibration upon power-up of memory device,0,G06F|G11C
12073121,2024-08-27,Command timer interrupt,0,G06F
12073120,2024-08-27,Activate information on preceding command,0,G06F|G11C
12073115,2024-08-27,Resource allocation in memory systems based on operation modes,0,G06F|G11C
12073113,2024-08-27,Direct logical-to-physical address mapping for sequential physical addresses,0,G06F
12073112,2024-08-27,Enabling memory access transactions for persistent memory,0,G06F
12073110,2024-08-27,Sequence alignment with memory arrays,1,C12Q|G06F|G11C
12073108,2024-08-27,Memory placement in a computing system,0,G06F
12073107,2024-08-27,Memory sub-system for monitoring mixed mode blocks,0,G06F
12073100,2024-08-27,Host-enabled block swap techniques,0,G06F
12073097,2024-08-27,Shared memory snapshots,0,G06F
12073094,2024-08-27,Memory physical presence security identification,0,G06F
12073090,2024-08-27,Cache-assisted row hammer mitigation,0,G06F
12073088,2024-08-27,Quality of service for the multiple functions in memory devices,0,G06F
12073084,2024-08-27,Data masking for pulse amplitude modulation,1,G06F|G11C|Y02D
12072811,2024-08-27,Namespace level valid translation unit count,0,G06F
12072767,2024-08-27,Error information storage for boot-up procedures,0,G06F|G11C
12072766,2024-08-27,Data protection and recovery,0,G06F
12072764,2024-08-27,Command and data path error protection,0,G06F
12072762,2024-08-27,Error-handling management during copyback operations in memory devices,0,G06F|G11C
12072761,2024-08-27,Memory sub-system addressing for data and additional data portions,0,G06F
12072246,2024-08-27,Adaptive throttling,0,G01K|G06F|Y02D
12069852,2024-08-20,Methods of forming integrated assemblies having conductive material along sidewall surfaces of semiconductor pillars,0,G11C|H01L|H10B|H10D
12069184,2024-08-20,Embedded MMC device with secure boot updates by loading golden boot image from write-protected partition and validating self-recovery using public key,0,G06F|H04L
12068282,2024-08-20,Hybrid metallic structures in stacked semiconductor devices and associated systems and methods,0,H01L
12068255,2024-08-20,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
12068240,2024-08-20,Capacitor in a three-dimensional memory structure,0,H01L|H10B|H10D
12068192,2024-08-20,Architecture of three-dimensional memory device and methods regarding the same,0,G11C|H01L|H10B|H10N
12068055,2024-08-20,Managing performance and service life prediction for a memory subsystem using environmental factors,0,G06F|G06N|G11C
12068037,2024-08-20,Managing sub-block erase operations in a memory sub-system,0,G06F|G11C
12068017,2024-08-20,Configurable input for an amplifier,0,G06F|G11C|H03F|H03K
12067767,2024-08-20,Buses for pattern-recognition processors,0,G06F|G06V
12067418,2024-08-20,"Thread creation on local or remote compute elements by a multi-threaded, self-scheduling processor",0,G06F|Y02D
12067290,2024-08-20,On-die cross-temperature management for a memory device,0,G06F|G11C
12067281,2024-08-20,Modifying access operations based on temperature projections,0,G06F
12067270,2024-08-20,Memory device security and row hammer mitigation,0,G06F|G11C
12067264,2024-08-20,Power efficient codeword scrambling in a non-volatile memory device,0,G06F|G11C
12067257,2024-08-20,Testing operations for memory systems,0,G06F|G11C
12067255,2024-08-20,Error detection for programming single level cells,0,G01R|G06F|G11C
12067253,2024-08-20,Opportunistic background data integrity scans,0,G06F
12067239,2024-08-20,Data stripe protection,0,G06F
12066951,2024-08-20,Page table hooks to memory types,0,G06F|Y02D
12066949,2024-08-20,Address translation based on page identifier and queue identifier,0,G06F
12066947,2024-08-20,Optimization of quality of service of data storage devices,1,G06F|G06N
12066930,2024-08-20,Managing power loss recovery using an oldest section write policy for an address mapping table in a memory sub-system,0,G06F
12066927,2024-08-20,Adaptive user defined health indication,0,G06F
12066916,2024-08-20,Using memory device sensors,0,B60H|G06F
12066914,2024-08-20,Internal resource monitoring in memory devices,0,G06F
12066892,2024-08-20,Data recovery based on parity data in a memory sub-system,0,G06F
12066891,2024-08-20,Real time syndrome check,1,G06F|G11C
12066887,2024-08-20,Reducing cryptographic update errors in memory devices using cyclical redundancy checks,0,G06F
12063797,2024-08-13,Buried connection line for peripheral area of a memory device,0,H01L|H10B|H10D
12062635,2024-08-13,Semiconductor device packages including conductors electrically connecting stacked semiconductor devices by extending along surfaces of the semiconductor devices,0,H01L
12062607,2024-08-13,Low cost three-dimensional stacking semiconductor assemblies,0,H01H|H01L|H01M|H05K|Y02E
12061971,2024-08-13,Predictive maintenance of automotive engines,1,G06N|G06Q|G07C|G10L
12061820,2024-08-13,Techniques for storing journaling information,0,G06F
12061819,2024-08-13,Managing single-level and multi-level programming operations,0,G06F
12061806,2024-08-13,Second read initialization on latch-limited memory device,0,G06F|G11C
12061732,2024-08-13,Managing encryption keys per logical block on a persistent memory device,0,G06F
12061554,2024-08-13,Asynchronous forward caching memory systems and methods,0,G06F
12061551,2024-08-13,Telemetry-capable memory sub-system,0,G06F
12061544,2024-08-13,CPU cache flushing to persistent memory,0,G06F
12061543,2024-08-13,Power loss protection in memory sub-systems,0,G06F|G11C
12061518,2024-08-13,Parity data in dynamic random access memory (DRAM),0,G06F|G11C
12058251,2024-08-06,Simulation-based testing of a key management server,0,H04L
12057493,2024-08-06,"Integrated circuitry, method used in the fabrication of a vertical transistor, and method used in the fabrication of integrated circuitry",0,H01L|H10B|H10D
12057472,2024-08-06,Devices comprising crystalline materials,0,H01L|H10B|H10D
12057400,2024-08-06,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B|H10D
12057317,2024-08-06,Conductive layers in memory array region and methods for forming the same,0,H01L|H10B
12057185,2024-08-06,Voltage calibration scans to reduce memory device overhead,0,G06F|G11C
12056599,2024-08-06,"Methods of performing processing-in-memory operations, and related devices and systems",0,G06F|G06N|G11C|H03M
12056518,2024-08-06,Notifying memory system of host events via modulated reset signals,0,G06F
12056464,2024-08-06,Linear-feedback shift register for generating bounded random numbers,0,G06F
12056397,2024-08-06,Read look ahead data size determination,0,G06F
12056395,2024-08-06,Techniques for partial writes,0,G06F
12056375,2024-08-06,Port arbitration,0,G06F
12056369,2024-08-06,Refreshing a memory block on power up based on an age and/or temperature condition,0,G06F|G11C
12056061,2024-08-06,Address scrambling by linear maps in Galois fields,0,G06F
12056046,2024-08-06,Corrupted storage portion recovery in a memory device,0,G06F
12052862,2024-07-30,"Microelectronic devices including stack structures having air gaps, and related memory devices, electronic systems, and methods",0,G11C|H01L|H10B
12052858,2024-07-30,Vertical contacts for semiconductor devices,0,H01L|H10B|H10D
12052345,2024-07-30,Secure sensor communication,1,H04L|H04W
12051684,2024-07-30,Face-to-face semiconductor device with fan-out porch,0,H01L
12051670,2024-07-30,Use of pre-channeled materials for anisotropic conductors,0,H01L
12051631,2024-07-30,Stacked semiconductor device with removable probe pads,0,H01L
12051462,2024-07-30,"Apparatuses, systems, and methods for frequency-dependent signal modulation",0,G11C|H04L
12050945,2024-07-30,Storage products with connectors to operate external network interfaces,3,G06F
12050809,2024-07-30,Multi-pass data programming in a memory sub-system having multiple dies and planes,0,G06F
12050808,2024-07-30,Selecting a write operation mode from multiple write operation modes,0,G06F
12050804,2024-07-30,Valid data aware media reliability scanning,0,G06F
12050794,2024-07-30,Read performance techniques for time retention,0,G06F|G11C
12050790,2024-07-30,Optimizing memory for repeating patterns,0,G06F
12050786,2024-07-30,Read operations for active regions of a memory device,0,G06F|Y02D
12050784,2024-07-30,Data masking for memory,0,G06F|G11C
12050780,2024-07-30,Adaptive temperature protection for a memory controller,0,G06F|G11C|Y02D
12050779,2024-07-30,Storing non-volatile memory initialization failures,0,G06F
12050777,2024-07-30,Adaptive scanning of memory devices with supervised learning,0,G06F|G06N|G11C
12050776,2024-07-30,Apparatus with response completion pacing,0,G06F
12050773,2024-07-30,Completion flag for memory operations,0,G06F
12050398,2024-07-30,Semiconductor device and method of forming the same,0,G03F|H01L
12047352,2024-07-23,Security configurations for zonal computing architecture,1,G06F|H04L
12046658,2024-07-23,Electrode formation,0,H01G|H01L|H10B|H10D
12046559,2024-07-23,Semiconductor memory stacks connected to processing units and associated systems and methods,0,G11C|H01L
12046513,2024-07-23,Die corner protection by using polymer deposition technology,0,H01L
12046322,2024-07-23,Configurable data protection circuitry for memory devices,0,G06F|G11C
12046298,2024-07-23,Managing compensation for charge coupling and lateral migration in memory devices,1,G06F|G11C
12046296,2024-07-23,Reading of soft bits and hard bits from memory cells,0,G06F|G11C
12045718,2024-07-23,Evolutionary imitation learning,0,G06F|G06N
12045712,2024-07-23,Self select memory cell based artificial synapse,0,G06N|G11C
12045512,2024-07-23,Read refresh via signal calibration for non-volatile memories,0,G06F|G11C
12045504,2024-07-23,Burn-in solid state drives through generation of proof of space plots in a manufacturing facility,0,G06F
12045503,2024-07-23,Programmable engine for data movement,0,G06F|H10B
12045500,2024-07-23,Memory device interface and method,2,G06F|G11C
12045495,2024-07-23,Read latency and suspend modes,0,G06F
12045482,2024-07-23,Wordline leakage test management,0,G06F|G11C
12045467,2024-07-23,Dynamic memory device management and stream prioritization based on quality of service metrics,1,G06F
12045461,2024-07-23,Temporal metric driven media management scheme,0,G06F
12045168,2024-07-23,Timed data transfer between a host system and a memory sub-system,0,G06F|G11C
12045130,2024-07-23,Managing data integrity using a change in a number of data errors and an amount of time in which the change occurred,0,G06F
12045118,2024-07-23,Node coherency for storage related data,0,G06F
12045113,2024-07-23,Bank configurable power modes,0,G06F|G11C|Y02D
12044982,2024-07-23,Apparatuses and methods for diffraction base overlay measurements,0,G01B|G03F|H01L
12043285,2024-07-23,Vehicles that can be customized and personalized via mobile user profiles,0,B60K|B60N|B60W|B62D|G06N
12041163,2024-07-16,Secure medical apparatus communication,0,G16H|H04L|H04W
12040411,2024-07-16,"Devices including vertical transistors, and related methods",0,H01L|H10D
12040279,2024-07-16,Through-core via,0,H01L
12040274,2024-07-16,"Microelectronic devices including differently sized conductive contact structures, and related memory devices, electronic systems, and methods",0,H01L|H10B
12040253,2024-07-16,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
12040223,2024-07-16,"Microelectronic devices including voids neighboring conductive contacts, and related memory devices, electronic systems, and methods",0,H01L|H10B
12040211,2024-07-16,"Devices, systems and methods for electrostatic force enhanced semiconductor bonding",0,H01L
12040182,2024-07-16,Plasma doping of gap fill materials,0,H01L|H10B
12040041,2024-07-16,Control logic assemblies,0,G11C|H01L|H03K|H10B|H10D
12040025,2024-07-16,Two-sided page scans with calibration feedback,0,G06F|G11C
12040012,2024-07-16,Semiconductor device having buffer circuit,0,G06F|G11C
12039385,2024-07-16,Dynamic machine readable code,0,G06K|G09C|H04L
12039335,2024-07-16,Schedule instructions of a program of data flows for execution in tiles of a coarse grained reconfigurable array,0,G06F
12039318,2024-07-16,Endpoint customization via online firmware store,0,G06F|G06Q|H04L
12039201,2024-07-16,Control parameter address virtualization,0,G06F
12039196,2024-07-16,Double threshold controlled scheduling of memory access commands,0,G06F|G11C
12039194,2024-07-16,Unmap backlog in a memory system,0,G06F
12039192,2024-07-16,Efficient buffer management for media management commands in memory devices,0,G06F
12039189,2024-07-16,Idle mode temperature control for memory systems,0,G06F|G11C
12039178,2024-07-16,Apparatus with memory block management and methods for operating the same,0,G06F
12039176,2024-07-16,Providing multiple error correction code protection levels in memory,0,G06F
12039172,2024-07-16,Managing performance throttling in a digital controller,0,G06F|Y02D
12039163,2024-07-16,Memory device log data storage,0,G06F
12039049,2024-07-16,Secure identity chaining between components of trusted computing base,1,G06F
12038868,2024-07-16,Context load mechanism in a coarse-grained reconfigurable array processor,0,G06F
12038862,2024-07-16,Apparatuses and methods for selective communication through a memory connector,0,G06F
12038807,2024-07-16,Method and system for on-ASIC error control encoding,0,G06F
12038806,2024-07-16,Evaluation of memory device health monitoring logic,0,G06F
12038804,2024-07-16,Fuse logic to perform selectively enabled ecc decoding,0,G06F|G11C
12035536,2024-07-09,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B|H10D
12035387,2024-07-09,Methods and apparatus for routine based fog networking,0,H04L|H04W
12034860,2024-07-09,Memory write access control,0,G06F|H04L
12033980,2024-07-09,Thermal pads between stacked semiconductor dies and associated systems and methods,0,H01L
12033945,2024-07-09,"Microelectronic device interface configurations, and associated methods, devices, and systems",0,H01L
12032853,2024-07-09,Data relocation scheme selection for a memory system,0,G06F
12032836,2024-07-09,Power management techniques,0,G06F|Y02D
12032834,2024-07-09,"Memory with address-selectable data poisoning circuitry, and associated systems, devices, and methods",0,G06F
12032833,2024-07-09,Management of error-handling flows in memory devices using probability data structure,0,G06F
12032482,2024-07-09,Dual cache for row hammer mitigation,0,G06F|G11C
12032444,2024-07-09,Error correction with syndrome computation in a memory device,0,G06F|H03M
12032443,2024-07-09,"Shadow DRAM with CRC+RAID architecture, system and method for high RAS feature in a CXL drive",0,G06F
12029032,2024-07-02,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
12028962,2024-07-02,Thermal management of circuit boards,0,G06F|H01L|H01R|H05K
12028638,2024-07-02,Monitoring of user-selected conditions,0,G06N|G06V|G11C|H04N
12027498,2024-07-02,Three-dimensional stacking semiconductor assemblies with near zero bond line thickness,0,H01L
12027460,2024-07-02,"Microelectronic devices including slot structures, and related memory devices, electronic systems, and methods",0,H01L|H10B
12027363,2024-07-02,Methods of forming electronic devices comprising silicon carbide materials,0,C01B|C23C|H01L|H10B|H10N
12027228,2024-07-02,Temperature differential-based voltage offset control,0,G06F|G11C
12027227,2024-07-02,Low power management for sleep mode operation of a memory device,1,G06F|G11C
12027211,2024-07-02,Partial block handling protocol in a non-volatile memory device,0,G06F|G11C
12026601,2024-07-02,Stacked artificial neural networks,0,G06F|G06N|G11C
12026395,2024-07-02,Operation based on consolidated memory region description data,1,G06F
12026394,2024-07-02,Adaptive time sense parameters and overdrive voltage parameters for wordlines at corner temperatures in a memory sub-system,0,G06F|G11C
12026385,2024-07-02,Automatic wordline status bypass management,0,G06F|G11C
12026372,2024-07-02,Runtime storage capacity reduction avoidance in sequentially-written memory devices,0,G06F
12026102,2024-07-02,Isolating functions in a memory device,0,G06F
12026051,2024-07-02,Adaptive parity techniques for a memory device,0,G06F
12026042,2024-07-02,Adaptive wear leveling for endurance compensation,0,G06F
12022666,2024-06-25,Memory cell stack and via formation for a memory device,0,H01L|H10B|H10N
12022663,2024-06-25,Integrated components which have both horizontally-oriented transistors and vertically-oriented transistors,0,G11C|H01L|H10B|H10D
12021668,2024-06-25,Equalization for pulse-amplitude modulation,0,H04L
12021547,2024-06-25,Associative computing for error correction,0,G06F|G11C|H03M
12021062,2024-06-25,Edge interface placements to enable chiplet rotation into multi-chiplet cluster,0,G06F|H01L
12020979,2024-06-25,"Methods of forming material within openings extending into a semiconductor construction, and semiconductor constructions having fluorocarbon material",0,B29C|B29K|B32B|H01L
12020955,2024-06-25,"Systems for processing one or more semiconductor devices, and related methods",0,F28D|H01J|H01L
12020149,2024-06-25,Distributed neural network processing on an intelligent image sensor stack,1,G05D|G06F|G06N|G06V|H04N
12020064,2024-06-25,Rescheduling a failed memory request in a processor,0,G06F|Y02D
12020062,2024-06-25,Method of executing programmable atomic unit resources within a multi-process system,3,G06F
12020030,2024-06-25,Command delay,0,G06F
12019920,2024-06-25,Memory controller with programmable atomic operations,0,G06F
12019915,2024-06-25,Hardware based status collector acceleration engine for memory sub-system operations,0,G06F
12019912,2024-06-25,Channelization of pseudo-random binary sequence generators,0,G06F|G11C|H03K
12019900,2024-06-25,Temperature-based memory management,0,G06F|G11C
12019892,2024-06-25,Multi-partition file system for storing video streams in a managed non-volatile memory device,0,G06F
12019888,2024-06-25,Deferred zone adjustment in zone memory system,0,G06F
12019884,2024-06-25,Identification and storage of boot information at a memory system,0,G06F|G11C
12019877,2024-06-25,Metadata allocation in memory systems,0,G06F
12019874,2024-06-25,Adaptive optimization of error-handling flows in memory devices,0,G06F
12019790,2024-06-25,Device deactivation based on behavior patterns,0,G06F|G06N|H04M
12019780,2024-06-25,Memory device data security based on content-addressable memory architecture,0,G06F|G11C
12019567,2024-06-25,Memory sub-system manufacturing mode,0,G06F
12019564,2024-06-25,Access to data stored in quarantined memory media,0,G06F
12019557,2024-06-25,Padding cached data with valid data for memory flush commands,0,G06F
12019555,2024-06-25,Cache with set associativity having data defined cache sets,0,G06F
12019550,2024-06-25,Concurrent page cache resource access in a multi-plane memory device,0,G06F|G11C
12019549,2024-06-25,Intelligent content migration with borrowed memory,0,G06F|G06N
12019543,2024-06-25,Memory sub-system cache extension to page buffers of a memory array,0,G06F
12019539,2024-06-25,Adaptive configuration of memory devices using host profiling,0,G06F
12019516,2024-06-25,Instant write scheme with delayed parity/raid,0,G06F
12019513,2024-06-25,"Apparatuses, systems, and methods for per row error scrub information",1,G06F
12019512,2024-06-25,System and method to control memory error detection with automatic disabling,0,G06F
12019506,2024-06-25,Imprint recovery management for memory systems,0,G06F|G11C|Y02D
12019497,2024-06-25,Pattern-based activation of memory power consumption mode,0,G06F|G11C|Y02D
12015706,2024-06-18,Combined cryptographic key management services for access control and proof of space,1,G06F|H04L
12015476,2024-06-18,Data inversion techniques,0,H04L
12015114,2024-06-18,Light emitting diodes with enhanced thermal sinking and associated methods of operation,0,H01L|H10H
12015089,2024-06-18,Transistors comprising two-dimensional materials and related memory cells and electronic devices,0,H01L|H10B|H10D
12015026,2024-06-18,Methods of forming circuit-protection devices,0,G11C|H01L|H10B|H10D
12015011,2024-06-18,Semiconductor device assemblies and systems with improved thermal performance and methods for making the same,0,H01L
12014983,2024-06-18,Assemblies having conductive interconnects which are laterally and vertically offset relative to one another and methods of forming assemblies having conductive interconnects which are laterally and vertically offset relative to one another,0,H01L|H10B
12014958,2024-06-18,Microfeature workpieces and methods for forming interconnects in microfeature workpieces,0,H01L
12014797,2024-06-18,"Apparatuses, systems, and methods for managing metadata storage at a memory",0,G06F|G11C
12014792,2024-06-18,Monitoring and adjusting access operations at a memory device,0,G06F|G11C|Y02D
12014765,2024-06-18,Intra-package memory die communication structures,0,G06F|G11C|H01L
12014187,2024-06-18,Boot processes for storage systems,0,G06F
12014088,2024-06-18,Memory sub-system storage mode control,0,G06F|G11C
12014082,2024-06-18,Addressing in memory with a read identification (RID) number,0,G06F|G11C
12014077,2024-06-18,Rating-based mapping of data to memory,0,G06F
12014073,2024-06-18,Techniques for sequential access operations,0,G06F
12014071,2024-06-18,Separation of parity columns in bit-flip decoding of low-density parity-check codes with pipelining and column parallelism,0,G06F
12014050,2024-06-18,Adaptive time sense parameters and overdrive voltage parameters for respective groups of wordlines in a memory sub-system,0,G06F|G11C
12014049,2024-06-18,Adaptive sensing time for memory operations,1,G06F|G11C
12014048,2024-06-18,Memory sub-system performance shaping including controlling data traffic,0,G06F|Y02D
12013792,2024-06-18,Error avoidance for partially programmed blocks of a memory device,0,G06F|G11C
12013789,2024-06-18,Flexible information compression at a memory system,0,G06F
12013788,2024-06-18,Evicting a cache line with pending control request,0,G06F
12013762,2024-06-18,Meta data protection against unexpected power loss in a memory system,0,G06F
12013756,2024-06-18,Method and memory system for writing data to dram submodules based on the data traffic demand,0,G06F
12013742,2024-06-18,Dynamic low power mode,1,G06F|Y02D
12013734,2024-06-18,Using a thermoelectric component to improve memory sub-system performance,0,G06F|H05K|Y02D
12010847,2024-06-11,Foundational supports within integrated assemblies,0,H01L|H10B
12010446,2024-06-11,Image compression using integrated circuit devices having analog inference capability,1,G06T|H04N
12010217,2024-06-11,Secure memory system programming for host device verification,0,G06F|G06Q|H04L
12009042,2024-06-11,Executing a refresh operation in a memory sub-system,0,G06F|G11C
12009038,2024-06-11,Memory device wear leveling,0,G06F|G11C
12009034,2024-06-11,Classification of error rate of data retrieved from memory cells,0,G06F|G06N|G11C|H03M
12009027,2024-06-11,Refresh of neighboring memory cells based on read status,0,G06F|G11C
12008460,2024-06-11,"Performing processing-in-memory operations related to pre-synaptic spike signals, and related methods and systems",0,G06N|G11C
12008265,2024-06-11,Quality-of-service information for a multi-memory system,0,G06F
12008257,2024-06-11,Fast purge on storage devices,0,G06F|H04L
12008243,2024-06-11,Reducing index update messages for memory-based communication queues,0,G06F
12008236,2024-06-11,Tuned datapath in stacked memory device,0,G06F|G11C
12007917,2024-06-11,Priority scheduling in queues to access cache data in a memory sub-system,0,G06F|Y02D
12007912,2024-06-11,NAND page buffer based security operations,0,G06F|G11C
12007899,2024-06-11,Delta predictions for page scheduling,0,G06F|G06N|Y02D
12007898,2024-06-11,Utilizing a designated memory address to pre-fetch for memory sub-system with cache,0,G06F
12007897,2024-06-11,Split cache for address mapping data,0,G06F
12007889,2024-06-11,Valid data identification for garbage collection,0,G06F
12007888,2024-06-11,Techniques to group media blocks,0,G06F
12007860,2024-06-11,Salvaging bad blocks in a memory device,0,G06F|G11C
12007839,2024-06-11,Interleaved codeword transmission for a memory device,1,G06F
12007838,2024-06-11,Accessing data using error correction operation(s) to reduce latency at a memory sub-system,0,G06F
12007837,2024-06-11,Redundancy metadata schemes for rain protection of large codewords,0,G06F
12004354,2024-06-04,Memory arrays comprising vertically-alternating tiers of insulative material and memory cells and methods of forming a memory array comprising memory cells individually comprising a transistor and a capacitor,0,H01L|H10B|H10D
12004346,2024-06-04,Microelectronic devices with nitrogen-rich insulative structures,0,H01L|H10B
12004338,2024-06-04,Memory device having a diagonally opposite gate pair per memory cell,0,H01L|H10B
12004314,2024-06-04,"Interfaces for coupling a memory module to a circuit board, and associated devices, modules, and systems",0,G06F|H01R|H05K
12003632,2024-06-04,Secure communication in accessing a network,0,H04L|H04W
12003252,2024-06-04,Error correcting code poisoning for memory devices and associated methods and systems,0,G06F|H03M
12002531,2024-06-04,Techniques for retiring blocks of a memory system,0,G06F|G11C
12002521,2024-06-04,Memory device error detection with improved scanning,0,G06F|G11C
12001727,2024-06-04,Techniques for managed NAND translation with embedded memory systems,0,G06F
12001721,2024-06-04,Multiple-pass programming of memory cells using temporary parity generation,0,G06F|G11C
12001718,2024-06-04,Burst read data storage,0,G06F
12001717,2024-06-04,Memory device operations for unaligned write operations,0,G06F
12001716,2024-06-04,Key-value data storage system using content addressable memory,1,G06F
12001708,2024-06-04,In-memory associative processing for vectors,0,G06F
12001707,2024-06-04,Host verification for a memory device,0,G06F
12001706,2024-06-04,Predictive sanitization of an array of memory with capacitive cells and/or ferroelectric cells,0,G06F|G11C
12001696,2024-06-04,Channel architecture for memory devices,0,G06F|G06N
12001686,2024-06-04,Apparatus with post-manufacturing data update mechanism and methods for operating the same,0,G06F|G11C
12001680,2024-06-04,Utilizing last successful read voltage level in memory access operations,0,G06F|G11C
12001678,2024-06-04,Address translation metadata compression in memory devices,0,G06F
12001358,2024-06-04,Status check using signaling from a memory device,0,G06F|G11C
12001356,2024-06-04,Delay elements for command timing in a memory device,0,G06F|G11C
12001342,2024-06-04,Isolated performance domains in a memory system,1,G06F
12001340,2024-06-04,Full multi-plane operation enablement,0,G06F|G11C|Y02D
12001336,2024-06-04,Hybrid parallel programming of single-level cell memory,0,G06F|G11C
12001330,2024-06-04,Separate cores for media management of a memory sub-system,0,G06F
12001305,2024-06-04,Resource allocation for a memory built-in self-test,0,G06F|G11C
12001286,2024-06-04,Memory device with dynamic processing level calibration,0,G06F|G11C
12001281,2024-06-04,Deferred error code correction with improved effective data bandwidth performance,0,G06F|G11C|H03M
12001279,2024-06-04,Error protection for managed memory devices,0,G06F|H03M
11997217,2024-05-28,Virtualized authentication device,1,G06F|H04L
11997212,2024-05-28,Payload validation for a memory system,1,G06F|H04L
11996860,2024-05-28,Scaled bit flip thresholds across columns for irregular low density parity check decoding,0,G06F|H03M
11996377,2024-05-28,Microelectronic devices and electronic systems,0,G11C|H01L|H10B|H10D
11996359,2024-05-28,Apparatuses including ball grid arrays and associated systems and methods,1,H01L
11996336,2024-05-28,Electron beam probing techniques and related structures,0,G11C|H01J|H01L|H10B|H10N
11996135,2024-05-28,Memory devices and systems configured to communicate a delay signal and methods for operating the same,0,G06F|G11C
11995567,2024-05-28,Apparatuses and methods for color matching and recommendations,0,G06N|G06T
11995353,2024-05-28,Storing parity during refresh operations,0,G06F
11995347,2024-05-28,Apparatus with access control mechanism and methods for operating the same,0,G06F|G11C
11995346,2024-05-28,Resuming write operations after suspension,0,G06F|G11C
11995345,2024-05-28,Plane balancing in a memory system,0,G06F
11995344,2024-05-28,Memory with efficient storage of event log data,0,G06F
11995342,2024-05-28,Host initiated garbage collection,0,G06F
11995338,2024-05-28,Performing operation on data blocks concurrently and based on performance rate of another operation on data blocks,0,G06F
11995337,2024-05-28,Implicit ordered command handling,0,G06F
11995328,2024-05-28,Single-level cell block storing data for migration to multiple multi-level cell blocks,0,G06F
11995326,2024-05-28,Selective partitioning of sets of pages programmed to memory device,0,G06F|G11C
11995321,2024-05-28,Lifespan forecasting of memory devices and predictive device health management,0,G06F|G06N
11995320,2024-05-28,Scan fragmentation in memory devices,0,G06F|G11C
11995314,2024-05-28,Memory management,0,G06F
11995011,2024-05-28,Efficient turnaround policy for a bus,0,G06F
11994990,2024-05-28,Memory media row activation-biased caching,0,G06F
11994984,2024-05-28,Namespace mapping optimization in non-volatile memory devices,0,G06F|Y02D
11994983,2024-05-28,Multimedia card command timeout measurement,0,G06F
11994951,2024-05-28,Device reset alert mechanism,0,G06F
11994947,2024-05-28,Multi-layer code rate architecture for special event protection with reduced performance penalty,0,G06F
11994946,2024-05-28,Memory bank protection,0,G06F
11994945,2024-05-28,Managing write disturb for units of memory in a memory sub-system,0,G06F|G11C
11994942,2024-05-28,Raw bit error rate based trim level adjustments for memory,0,G06F|G11C
11994936,2024-05-28,Automated optimization of error-handling flows in memory devices,0,G06F
11990446,2024-05-21,Semiconductor assemblies with redistribution structures for die stack signal routing,1,H01L
11990370,2024-05-21,"Methods for forming conductive vias, and associated devices and systems",0,H01L
11990350,2024-05-21,Semiconductor devices with flexible reinforcement structure,0,H01L
11990199,2024-05-21,Centralized error correction circuit,0,G06F|G11C
11990197,2024-05-21,Peak power management connectivity check in a memory device,0,G06F|G11C
11990186,2024-05-21,One-ladder read of memory cells coarsely programmed via interleaved two-pass data programming techniques,0,G06F|G11C
11989635,2024-05-21,Space efficient random decision forest models implementation utilizing automata processors,0,G06N
11989600,2024-05-21,Method for an internal command from a plurality of processing cores with memory sub-system that cache identifiers for access commands,1,G06F
11989556,2024-05-21,Detecting infinite loops in a programmable atomic transaction,3,G06F
11989456,2024-05-21,Mobile storage random read performance estimation enhancements,0,G06F|G11C|Y02D
11989453,2024-05-21,Production state awareness selection,0,G06F|G11C
11989450,2024-05-21,Signal development caching in a memory device,2,G06F|G11C
11989445,2024-05-21,Automatic operating mode management for memory using workload profile data,1,G06F|G11C
11989443,2024-05-21,Techniques for enhanced read performance on repurposed blocks of memory cells,0,G06F|G11C
11989439,2024-05-21,Determining available resources for storing data,0,G06F
11989438,2024-05-21,Secure self-purging memory partitions,0,G06F
11989433,2024-05-21,Dynamic superblock construction,0,G06F
11989421,2024-05-21,Adjustable data protection scheme using artificial intelligence,0,G06F
11989228,2024-05-21,Multi-state programming of memory cells,0,G06F|G11C
11989141,2024-05-21,Neuromorphic memory device and method,2,G06F|G06N|G11C|H01L
11989140,2024-05-21,Signal path biasing in a memory system,0,G06F|G11C
11989133,2024-05-21,Logical-to-physical mapping compression techniques,0,G06F
11989126,2024-05-21,Tracking memory modifications at cache line granularity,0,G06F
11989107,2024-05-21,Application of dynamic trim strategy in a die-protection memory sub-system,0,G06F|G11C
11989088,2024-05-21,Read data path,0,G06F
11988563,2024-05-21,Temperature exception tracking in a temperature log for a memory system,1,G01K|G05B|G06F|G11C
11985823,2024-05-14,Microelectronic devices with slit structures including metal plugs and related systems,0,H01L|H10B
11985812,2024-05-14,Semiconductor memory device including a trench gate structure and method of forming the same,0,H01L|H10B|H10D
11985114,2024-05-14,Secure device coupling,0,H04L|H04W
11985078,2024-05-14,Packet arbitration for buffered packets in a network device,0,H04L
11984440,2024-05-14,"Semiconductor devices, semiconductor device packages, electronic systems including same, and related methods",1,H01L|H10B
11984428,2024-05-14,Apparatuses and methods for coupling a plurality of semiconductor devices,0,H01L
11984382,2024-05-14,Memory device with low density thermal barrier,0,G11C|H01L|H10B|H10N
11984188,2024-05-14,Semiconductor device having sense amplifier,0,G11C|H01L|H10B
11984187,2024-05-14,Dynamic allocation of a capacitive component in a memory device,0,G06F|G11C|Y02D
11984186,2024-05-14,Apparatuses and methods for repairing defective memory cells based on a specified error rate for certain memory cells,0,G06F|G11C|H04L
11984172,2024-05-14,Read disturb mitigation based on signal and noise characteristics of memory cells collected for read calibration,0,G06F|G06N|G11C
11984171,2024-05-14,Selective and dynamic deployment of error correction code techniques in integrated circuit memory devices,1,A63B|G06F|G11C
11984155,2024-05-14,Updating program files of a memory device using a differential write operation,0,G06F|G11C
11984150,2024-05-14,Word line drivers for multiple-die memory devices,0,G11C|H01L
11984033,2024-05-14,Artificial intelligence-based persistence of vehicle black box data,0,B60Q|G06N|G07C|G08G
11983619,2024-05-14,Transformer neural network in memory,1,G06N|G11C|H03M
11983435,2024-05-14,Optimize information requests to a memory system,0,G06F|G11C
11983434,2024-05-14,Network-ready storage products with computational storage processors,3,G06F
11983433,2024-05-14,Techniques for detecting a state of a bus,1,G06F
11983423,2024-05-14,Host recovery for a stuck condition,0,G06F
11983403,2024-05-14,Data relocation in memory,0,G06F|Y02D
11983119,2024-05-14,Namespace mapping structural adjustment in non-volatile memory devices,0,G06F|Y02D
11983112,2024-05-14,Techniques for enhanced system performance after retention loss,0,G06F|G11C
11983107,2024-05-14,Enhanced filesystem support for zone namespace memory,0,G06F
11983073,2024-05-14,Hardware reset management for universal flash storage,1,G06F
11983067,2024-05-14,Adjustment of code rate as function of memory endurance state metric,1,G06F
11983065,2024-05-14,Logic based read sample offset in a memory sub-system,0,G06F
11983059,2024-05-14,Memory expansion card,0,G06F
11982457,2024-05-14,Interactive temperature control system,0,F24F|G06N
11979674,2024-05-07,Image enhancement using integrated circuit devices having analog inference capability,0,G06N|H04N
11979147,2024-05-07,"Apparatuses, systems, and methods for memory initiated calibration",0,G11C|H03K|H04L
11978705,2024-05-07,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",1,H01L|H10B
11978680,2024-05-07,Method and apparatus for on-chip stress detection,0,G01B|G01L|H01L|H10D
11978656,2024-05-07,Semiconductor with through-substrate interconnect,0,H01L|H10B|H10D
11978527,2024-05-07,Conductive interconnects and methods of forming conductive interconnects,0,G11C|H01L
11977977,2024-05-07,Methods and systems for data analysis in a state machine,0,G06N|G06V
11977902,2024-05-07,Methods and systems for event reporting,0,G06F|G06V
11977787,2024-05-07,Remote direct memory access in multi-tier memory systems,1,G06F|G06N|G11C|H04L
11977778,2024-05-07,Workload-based scan optimization,0,G06F
11977774,2024-05-07,Charge loss mitigation throughout memory device lifecycle by proactive window shift,0,G06F|G11C
11977772,2024-05-07,Temperature monitoring for memory devices,1,G06F
11977769,2024-05-07,Control of back pressure based on a total number of buffered read and write entries,0,G06F
11977768,2024-05-07,Write buffer extensions for storage interface controllers,0,G06F|Y02D
11977758,2024-05-07,Assigning blocks of memory systems,0,G06F
11977755,2024-05-07,Firmware power up sequencing in memory sub-systems,0,G06F
11977751,2024-05-07,On-die termination configuration for a memory device,0,G06F|G11C
11977749,2024-05-07,Alignment of activation periods,0,G06F
11977748,2024-05-07,Prioritized power budget arbitration for multiple concurrent memory access operations,0,G06F|Y02D
11977742,2024-05-07,Solid state drives configurable to use storage spaces of remote devices in activities involving proof of space,1,G06F|H04L
11977737,2024-05-07,Techniques to improve latency for gaming applications,0,G06F
11977736,2024-05-07,Host rate adjustment using free space values,0,G06F
11977667,2024-05-07,Purging data at a memory device,0,G06F|H04L
11977495,2024-05-07,Memory access determination,1,G06F
11977480,2024-05-07,Scaling factors for media management operations at a memory device,0,G06F
11977443,2024-05-07,Dynamic parity scheme,1,G06F
11974429,2024-04-30,Method used in forming a memory array comprising strings of memory cells and using bridges in sacrificial material in a tier,0,H01L|H10B
11973513,2024-04-30,Decoders and systems for decoding encoded data using neural networks,1,G06N|H03M
11973145,2024-04-30,"Devices including vertical transistors, and related methods",0,H01L|H10D
11973062,2024-04-30,High density pillar interconnect conversion with stack to substrate connection,0,H01L
11973031,2024-04-30,Reduced pitch memory subsystem for memory device,1,H01L|H10B|H10D
11972978,2024-04-30,"Conductive via of integrated circuitry, memory array comprising strings of memory cells, method of forming a conductive via of integrated circuitry, and method of forming a memory array comprising strings of memory cells",0,H01L|H10B|H10D
11972294,2024-04-30,Allocation schema for a scalable memory area,0,G06F
11972147,2024-04-30,Memory die stack chip id-based command structure,0,G06F|G11C
11972145,2024-04-30,Opportunistic data movement,0,G06F
11972144,2024-04-30,Dynamic status registers array,0,G06F|G11C
11972135,2024-04-30,Status polling based on die-generated pulsed signal,0,G06F
11972130,2024-04-30,Media management operations based on a ratio of valid data,0,G06F
11972125,2024-04-30,Memory sub-system dynamic QOS pool,0,G06F
11972123,2024-04-30,Row address latching for multiple activate command protocol,0,G06F|G11C
11972122,2024-04-30,Memory read operation using a voltage pattern based on a read command type,1,G06F|G11C
11972114,2024-04-30,Dynamic block categorization to improve reliability and performance in memory sub-system,0,G06F|G11C
11972109,2024-04-30,Two-stage buffer operations supporting write commands,0,G06F
11971816,2024-04-30,Host system notification based on entry miss,0,G06F
11971815,2024-04-30,Write budget control of time-shift buffer for streaming devices,0,G06F
11971776,2024-04-30,Real-time trigger to dump an error log,0,G06F
11971772,2024-04-30,Unified sequencer concurrency controller for a memory sub-system,0,G06F|Y02D
11969140,2024-04-30,Surface cleaning,0,A47L|B08B|G06N
11968797,2024-04-23,"Memory devices, carriers for same, and related computing systems and methods",0,G06F|H05K|Y02P
11968296,2024-04-23,Utilization of a memory device for per-user encryption,0,H04L
11967576,2024-04-23,Systems for thermally treating conductive elements on semiconductor and wafer structures,0,B23K|H01L
11967572,2024-04-23,Apparatus including a terminal pad associated with a conductive trace and having an irregular surface topography,0,H01L
11967390,2024-04-23,Apparatus with circuit-locating mechanism,1,G11C|H01L
11966752,2024-04-23,Data caching for fast system boot-up,0,G06F
11966741,2024-04-23,"Adjustment of load access size by a multi-threaded, self-scheduling processor to manage network congestion",0,G06F|Y02D
11966638,2024-04-23,Dynamic rain for zoned storage systems,0,G06F
11966635,2024-04-23,Logical unit number queues and logical unit number queue scheduling for memory devices,0,G06F
11966632,2024-04-23,Reading sequential data using mapping information stored at a host device,0,G06F
11966616,2024-04-23,Voltage bin calibration based on a voltage distribution reference voltage,0,G06F|G11C
11966602,2024-04-23,Refresh counters in a memory system,0,G06F
11966600,2024-04-23,Memory device with enhanced data reliability capabilities,0,G06F
11966595,2024-04-23,Power management for a memory device,1,G06F|Y02D
11966591,2024-04-23,Apparatus with read level management and methods for operating the same,0,G06F|G11C
11966586,2024-04-23,Managing dynamic temperature throttling thresholds in a memory subsystem,0,G06F|G11C|Y02D
11966345,2024-04-23,Network credit return mechanisms,2,G06F
11966329,2024-04-23,Address map caching for a memory system,0,G06F
11966303,2024-04-23,Memory system failure detection and self recovery of memory dice,0,G06F|G11C
11966289,2024-04-23,Cross-temperature compensation in non-volatile memory devices,0,G06F|G11C
11966287,2024-04-23,Multiple bit error detection in scrub operations,0,G06F|G11C
11966272,2024-04-23,Storage device deep idle power mode,0,G06F
11962701,2024-04-16,Verifying identity of a vehicle entering a trust zone,1,H04L|H04W
11962500,2024-04-16,Data packet management,0,H04L
11962327,2024-04-16,Iterative decoding technique for correcting DRAM device failures,2,G06F|H03M
11961829,2024-04-16,Stacked light emitting diode (LED) hologram display,0,G02F|G03H|G09G|H01L|H10H
11961825,2024-04-16,Microelectronic device assemblies and packages including multiple device stacks and related methods,0,H01L|H01Q
11961821,2024-04-16,Semiconductor device assemblies including multiple stacks of different semiconductor dies,0,G11C|H01L
11961818,2024-04-16,"Substrates with heat transfer structures for bonding a stack of microelectronic devices, and related assemblies and electronic systems",0,H01L
11961801,2024-04-16,"Integrated circuitry, memory circuitry comprising strings of memory cells, and method of forming integrated circuitry",0,H01L|H10B
11961588,2024-04-16,Variable page size architecture,0,G06F|G11C
11961556,2024-04-16,Socket design for a memory device,0,G11C|H01L|H10B|H10N
11961547,2024-04-16,Techniques for memory system refresh,0,G06F|G11C
11961312,2024-04-16,Automatic generation of profiles based on occupant identification,0,B60K|B60W|G06F|G06V
11960985,2024-04-16,Artificial neural network computation using integrated circuit devices having analog inference capability,0,G06N|H04N
11960906,2024-04-16,"Output impedance calibration, and related devices, systems, and methods",0,G06F|G11C
11960776,2024-04-16,Data protection for stacks of memory dice,0,G06F|G11C
11960770,2024-04-16,Access request management using sub-commands,0,G06F
11960768,2024-04-16,Memory-side cache directory-based request queue,0,G06F
11960764,2024-04-16,Memory dice internal clock,0,G06F|G11C|Y02D
11960756,2024-04-16,Management of storage space in solid state drives to support proof of space activities,2,G06F
11960754,2024-04-16,Memory sub-system memory bank search component,0,G06F|G11C
11960745,2024-04-16,Empty page scan operations adjustment,1,G06F|G11C
11960744,2024-04-16,Register operation in memory devices,0,G06F|G11C
11960740,2024-04-16,Implementing automatic rate control in a memory sub-system,0,G06F
11960738,2024-04-16,Volatile memory to non-volatile memory interface for power management,0,G06F|G06N|Y02D
11960735,2024-04-16,Memory channel controller operation based on data types,1,G06F
11960731,2024-04-16,FIFO memory error condition detection,0,G06F
11960722,2024-04-16,Memory device programming technique for increased bits per cell,1,G06F
11960632,2024-04-16,Data attestation in memory,0,G06F|H04L
11960630,2024-04-16,Register access,0,G06F
11960409,2024-04-16,Zone-aware memory management in memory sub-systems,0,G06F
11960403,2024-04-16,Variable execution time atomic operations,0,G06F
11960398,2024-04-16,Enhanced data reliability in multi-level memory cells,0,G06F|G11C
11960360,2024-04-16,Redundancy-based error detection in a memory device,0,G06F
11960349,2024-04-16,Power management component for memory sub-system voltage regulation,0,G06F|G11C
11956955,2024-04-09,Method used in forming a memory array comprising strings of memory cells in which liners are isotropically etched,0,H01L|H10B
11956954,2024-04-09,Electronic devices comprising reduced charge confinement regions in storage nodes of pillars and related methods,0,H01L|H10B|H10D
11956950,2024-04-09,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
11955461,2024-04-09,Semiconductor assemblies with system and methods for aligning dies using registration marks,0,H01L
11955457,2024-04-09,Semiconductor assemblies using edge stacking and methods of manufacturing the same,0,H01L
11955346,2024-04-09,"Semiconductor device with a multi-layered encapsulant and associated systems, devices, and methods",0,H01L
11955345,2024-04-09,Encapsulation warpage reduction for semiconductor die assemblies and associated methods and systems,0,H01L
11955330,2024-04-09,"Microelectronic devices including an interdeck region between deck structures, and related electronic devices",0,H01L|H10B
11955203,2024-04-09,Techniques to mitigate memory die misalignment,1,G06F|G11C
11955189,2024-04-09,NAND data placement schema,1,G06F|G11C|H03K
11954500,2024-04-09,Automotive electronic control unit pre-booting for improved man machine interface performance,1,B60R|G06F
11954499,2024-04-09,Operational code storage for an on-die microprocessor,0,G06F
11954493,2024-04-09,Cache systems for main and speculative threads of processors,0,G06F
11954358,2024-04-09,Cache management in a memory subsystem,0,G06F
11954342,2024-04-09,Masked training and analysis with a memory array,0,G06F|G11C|H04L
11954338,2024-04-09,Shared components in fuse match logic,0,G06F|G11C
11954336,2024-04-09,Dynamic memory management operation,0,G06F
11954055,2024-04-09,"Mapping high-speed, point-to-point interface channels to packet virtual channels",0,G06F|H04L
11954042,2024-04-09,Distributed computing based on memory as a service,1,G06F|H04L|H04W
11954035,2024-04-09,Cache architectures with address delay registers for memory devices,0,G06F|Y02D
11953989,2024-04-09,Low-latency register error correction,0,G06F
11953988,2024-04-09,Error correction memory device with fast data access,3,G06F|G11C|H03M
11953986,2024-04-09,"Selectable signal, logging, and state extraction",0,G06F
11953980,2024-04-09,Memory sub-system with dynamic calibration using component-based function(s),0,G06F|G11C
11953973,2024-04-09,Prioritization of successful read recovery operations for a memory device,1,G06F
11951997,2024-04-09,Artificial intelligence-enabled alarm for detecting passengers locked in vehicle,0,B60H|B60R|B60W|G06N|G06V|G08B
11950403,2024-04-02,Widened conductive line structures and staircase structures for semiconductor devices,0,H01L|H10B
11949428,2024-04-02,Iterative error correction in memory systems,1,G06F|H03K|H03M
11949022,2024-04-02,Three dimensional memory,0,H01L|H10B|H10D
11948984,2024-04-02,"Methods of forming conductive pipes between neighboring features, and integrated assemblies having conductive pipes between neighboring features",0,H01L|H10D
11948657,2024-04-02,Sense amplifier layout designs and related apparatuses and methods,0,G06F|G11C|H10D
11948620,2024-04-02,Semiconductor device having power control circuit,0,G06F|G11C|H10B|H10D
11947979,2024-04-02,Systems and devices for accessing a state machine,0,G06F
11947959,2024-04-02,Re-using processing elements of an artificial intelligence processor,0,G06F|G06N
11947841,2024-04-02,Managing address access information,0,G06F
11947840,2024-04-02,Inter-die refresh control,0,G06F|G11C
11947834,2024-04-02,Data storage devices with reduced buffering for storage access messages,4,G06F
11947831,2024-04-02,Adaptive enhanced corrective read based on write and read temperature,0,G06F
11947813,2024-04-02,Configurable memory die capacitance,0,G06F|G11C
11947806,2024-04-02,Life expectancy monitoring for memory devices,0,G06F
11947798,2024-04-02,"Packet routing between memory devices and related apparatuses, methods, and memory systems",0,G06F|G11C
11947453,2024-04-02,Memory device with on-die cache,0,G06F|G11C
11947452,2024-04-02,Controlling variation of valid data counts in garbage collection source blocks,1,G06F
11947451,2024-04-02,Mapping descriptors for read operations,0,G06F|Y02D
11947421,2024-04-02,Decreasing a quantity of queues to adjust a read throughput level for a data recovery operation,0,G06F
11947382,2024-04-02,Measuring a timing margin of a memory device using an internal oscilloscope,0,G06F|G11C
11947359,2024-04-02,Intelligent lidar sensors for autonomous vehicles,0,B60W|G01S|G05B|G05D|G06F|G06N
11943938,2024-03-26,Method for manufacturing a memory device and memory device manufactured through the same method,0,G11C|H01L|H10B|H10N
11942966,2024-03-26,Managing error control information using a register,0,G06F|H03M
11942460,2024-03-26,Systems and methods for reducing the size of a semiconductor assembly,0,H01L|H10D
11942455,2024-03-26,Stacked semiconductor dies for semiconductor device assemblies,0,H01L
11942444,2024-03-26,"Semiconductor interconnect structures with vertically offset bonding surfaces, and associated systems and methods",0,H01L
11942430,2024-03-26,Stacked die modules for semiconductor device assemblies and methods of manufacturing stacked die modules,0,H01L
11942428,2024-03-26,Inductors with through-substrate via cores,0,H01F|H01L|H10D
11942404,2024-03-26,Apparatuses and systems having ball grid arrays and associated microelectronic devices and device packages,0,H01L
11942159,2024-03-26,Selective management of erase operations in memory devices that enable suspend commands,0,G06F|G11C
11942135,2024-03-26,Deep learning accelerator and random access memory with a camera interface,0,G06F|G06N|G11C|H04N
11941518,2024-03-26,Cooperative learning neural networks and systems,4,G06N|G08G|H04W
11941516,2024-03-26,Cooperative learning neural networks and systems,5,G06N|G08G|H04W
11941455,2024-03-26,Shadow computations in base stations,0,G06F|G06N|H04W
11941402,2024-03-26,Registers in vector processors to store addresses for accessing vectors,0,G06F
11941371,2024-03-26,Bit string accumulation,0,G06F
11941291,2024-03-26,Memory sub-system command fencing,0,G06F
11941290,2024-03-26,Managing distribution of page addresses and partition numbers in a memory sub-system,1,G06F|G11C
11941285,2024-03-26,Mitigating slow read disturb in a memory sub-system,0,G06F|G11C
11941283,2024-03-26,Securely arming a memory device for self-destruction by implementing a self-destruction countdown timer using a battery backed real-time clock,0,G06F|H04L
11941277,2024-03-26,Combination scan management for block families of a memory device,0,G06F
11941276,2024-03-26,Incomplete superblock management for memory systems,0,G06F
11941268,2024-03-26,System using a restricted operation mode memory indicator,0,G06F|Y02D
11941258,2024-03-26,Zoned memory device recovery after a key-value store failure,0,G06F
11941254,2024-03-26,Test memory sub-systems through validation of responses to proof of space challenges,2,G06F|G11C
11940928,2024-03-26,Parking threads in barrel processor for managing cache eviction requests,0,G06F
11940926,2024-03-26,Creating high density logical to physical mapping,0,G06F
11940925,2024-03-26,Performing memory access operations with a logical-to-physical mapping table with reduced size,0,G06F
11940919,2024-03-26,Recall pending cache line eviction,0,G06F
11940912,2024-03-26,Managing power loss recovery using a dirty section write policy for an address mapping table in a memory sub-system,0,G06F
11940892,2024-03-26,Closing block family based on soft and hard closure criteria,0,G06F
11940874,2024-03-26,Queue management for a memory system,0,G06F
11937429,2024-03-19,"Integrated structures including material containing silicon, nitrogen, and at least one of carbon, oxygen, boron and phosphorus",0,H01L|H10B
11937428,2024-03-19,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B|H10D
11935869,2024-03-19,Power and temperature management for functional blocks implemented by a 3D stacked integrated circuit,0,H01L|H10B|H10D
11935782,2024-03-19,"Methods for inhibiting line bending during conductive material deposition, and related apparatus",0,H01L|H10B|H10D
11935614,2024-03-19,Command triggered power gating for a memory device,0,G06F|G11C
11935602,2024-03-19,Power management,0,G11C|H01L|Y02D
11935600,2024-03-19,Programmable atomic operator resource locking,0,G06F|G11C|Y02D
11935584,2024-03-19,"Sense amplifier drivers, and related devices, systems, and methods",0,G11C|H01L|H10B
11934824,2024-03-19,"Methods for performing processing-in-memory operations, and related memory devices and systems",0,G06F|Y02D
11934798,2024-03-19,Counter-based multiplication using processing in memory,0,G06F|G06N
11934705,2024-03-19,Truth table extension for stacked memory systems,1,G06F|H01L
11934703,2024-03-19,Read broadcast operations associated with a memory device,0,G06F|G11C
11934692,2024-03-19,Write booster buffer and hibernate,0,G06F|Y02D
11934690,2024-03-19,Memory sub-system refresh,0,G06F|G11C
11934689,2024-03-19,Word line group read counters,0,G06F|G11C
11934688,2024-03-19,Read threshold adjustment techniques for non-binary memory cells,0,G06F|G11C
11934686,2024-03-19,Data reordering at a memory subsystem,0,G06F
11934685,2024-03-19,Performing memory access operations based on quad-level cell to single-level cell mapping table,0,G06F
11934676,2024-03-19,Memory command aggregation to improve sequential memory command performance,0,G06F
11934671,2024-03-19,Status management in storage backed memory package,0,G06F|G11C
11934666,2024-03-19,Memory device with dynamic program-verify voltage calibration,0,G06F|G11C
11934657,2024-03-19,Open block management in memory devices,0,G06F
11934319,2024-03-19,Memory system for binding data to a memory namespace,1,G06F|Y02D
11934303,2024-03-19,Atomic write operations,0,G06F
11934270,2024-03-19,Write command execution for data protection and recovery schemes,0,G06F
11934268,2024-03-19,Memory sub-system using partial superblocks,0,G06F|G11C
11934267,2024-03-19,Data inversion and unidirectional error detection,0,G06F
11934266,2024-03-19,Memory compaction management in memory devices,1,G06F
11934252,2024-03-19,Shallow hibernate power state,0,G06F|G11C
11930636,2024-03-12,"Transistor antifuse, and related devices, systems, and methods",0,G11C|H01L|H10B
11930634,2024-03-12,Methods of forming microelectronic devices,0,H01L|H10B|H10D
11929351,2024-03-12,Integrated circuit wire bonded to a multi-layer substrate having an open area that exposes wire bond pads at a surface of the inner layer,0,H01L
11929349,2024-03-12,Semiconductor device having laterally offset stacked semiconductor dies,0,H01L
11929323,2024-03-12,Methods of forming a microelectronic device,0,G11C|H01L|H10B
11928590,2024-03-12,Methods and systems for power management in a pattern recognition processing system,0,G06F|G06N|G06V|Y02D
11928509,2024-03-12,Memory system workload allocation,0,G06F|G06T|G16H|H04M
11928442,2024-03-12,Posit tensor processing,0,G06F|G06N
11928356,2024-03-12,Source address memory managment,1,G06F
11928353,2024-03-12,Multi-page parity data storage in a memory device,0,G06F|H03M
11928347,2024-03-12,Managing voltage bin selection for blocks of a memory device,0,G06F|G11C
11928343,2024-03-12,Peak power management in a memory device,0,G06F|Y02D
11928333,2024-03-12,Reset verification in a memory system,0,G06F|G11C
11928332,2024-03-12,Namespace size adjustment in non-volatile memory devices,1,G06F|Y02D
11928330,2024-03-12,Techniques to update a trim parameter in non-volatile memory,0,G06F|G11C
11928246,2024-03-12,Memory data security,0,G06F
11928177,2024-03-12,Methods and apparatus for performing video processing matrix operations within a memory array,2,G06F|G11C|H04N
11928063,2024-03-12,Dynamic updates to logical-to-physical address translation table bitmaps,0,G06F
11928055,2024-03-12,Memory sub-system for decoding non-power-of-two addressable unit address boundaries,0,G06F|H04B|H04L|H04W
11928025,2024-03-12,Memory device protection,0,G06F
11928023,2024-03-12,Techniques for indicating a write link error,1,G06F
11928021,2024-03-12,Systems and methods for address fault detection,0,G06F
11928018,2024-03-12,Coordinated error protection,1,G06F
11925031,2024-03-05,Arrays of capacitors and arrays of memory cells,0,H01L|H10B|H10D
11925016,2024-03-05,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
11924730,2024-03-05,Operating emergency prevention sensor systems,0,B64U|G01V|G08B|H04L|H04W|Y02D
11924638,2024-03-05,Cellular network authentication using a memory security token,1,H04L|H04W
11924547,2024-03-05,Sensor block,0,G06F|H04N
11924313,2024-03-05,Multiple protocol header processing,1,H04L
11923868,2024-03-05,Stall mitigation in iterative decoders,0,G06F|G11C|H03M
11923867,2024-03-05,Iterative decoder with a dynamic maximum stop condition,1,G06F|H03M
11923407,2024-03-05,Memory device including voids between control gates,0,G11C|H01L|H10B|H10D
11923332,2024-03-05,Semiconductor die with capillary flow structures for direct chip attachment,0,H01L
11923305,2024-03-05,Methods of forming apparatuses having tungsten-containing structures,0,H01L|H10B
11923289,2024-03-05,"Stack of horizontally extending and vertically overlapping features, methods of forming circuitry components, and methods of forming an array of memory cells",0,G11C|H01L|H10B|H10N
11923272,2024-03-05,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11923197,2024-03-05,Methods of forming nanostructures utilizing self-assembled nucleic acids,0,B81C|B82Y|H01L
11923031,2024-03-05,Tracking charge loss in memory sub-systems,1,G06F|G11C
11922996,2024-03-05,"Apparatuses, systems, and methods for ZQ calibration",0,G11C|H01L
11922613,2024-03-05,Apparatuses and methods for determining wafer defects,0,G01N|G06F|G06N|G06T|G06V|H01L
11922212,2024-03-05,Virtual queue optimization,0,G06F
11922069,2024-03-05,Adaptive block mapping,0,G06F
11922061,2024-03-05,Adaptive memory refresh control,0,G06F|G11C
11922060,2024-03-05,Internal communication interface management,0,G06F|G11C|H03M|Y02D
11922056,2024-03-05,Neural network memory,0,G06F|G06N|G11C|H10B|H10N
11922054,2024-03-05,Techniques for temperature-based access operations,0,G06F|G11C
11922050,2024-03-05,Host refresh control,0,G06F|G11C
11922049,2024-03-05,Trim values for multi-plane operations,0,G06F|G11C
11922041,2024-03-05,Threshold voltage bin calibration at memory device power up,0,G06F|G11C
11922031,2024-03-05,Apparatus with directed refresh management mechanism,0,G06F|G11C
11922029,2024-03-05,Modified read counter incrementing scheme in a memory sub-system,1,G06F
11922025,2024-03-05,Memory device defect scanning,0,G06F|G11C
11922012,2024-03-05,Memory mapping device and method,0,G06F
11922011,2024-03-05,Virtual management unit scheme for two-pass programming in a memory sub-system,0,G06F
11921647,2024-03-05,Sequencer chaining circuitry,0,G05F|G06F|G11C
11921627,2024-03-05,Usage level identification for memory device addresses,0,G06F
11921581,2024-03-05,Read recovery including low-density parity-check decoding,0,G06F|H03M
11921580,2024-03-05,Redundant multiport memory for vehicle applications,0,G06F
11921560,2024-03-05,Memory device power management,0,G06F|Y02D
11921556,2024-03-05,"Device maintenance of a data storage device including wear levelling, garbage collection, or combination thereof",0,G06F
11917817,2024-02-27,"Microelectronic devices, memory devices, and electronic systems",0,G11C|H01L|H10B
11917305,2024-02-27,Blood flow imaging,0,G06F|G06T|G16H|H04N
11916129,2024-02-27,Methods of forming diodes,0,B82Y|H01L|H10D|H10N
11916032,2024-02-27,"Microelectronic devices, related electronic systems, and methods of forming microelectronic devices",0,G11C|H01L|H10B
11916024,2024-02-27,Semiconductor devices comprising steps,0,H01L
11915997,2024-02-27,Thermal management of GPU-HBM package by microchannel integrated substrate,0,H01L
11915974,2024-02-27,"Integrated circuitry, a memory array comprising strings of memory cells, a method used in forming a conductive via, a method used in forming a memory array comprising strings of memory cells",0,H01L|H10B
11915791,2024-02-27,Memory topologies,0,G06F|G11C
11915774,2024-02-27,Memory devices and methods for managing error regions,0,G11C|H01L|H10B|H10D|Y10T
11915742,2024-02-27,Wafer-on-wafer formed memory and logic for genomic annotations,0,G06F|G11C|G16B|H01L
11915739,2024-02-27,On-chip device testing circuit that generates noise on power bus of memory device,0,G06F|G11C
11915124,2024-02-27,"Performing processing-in-memory operations related to spiking events, and related methods, systems and devices",0,G06F|G06N
11915122,2024-02-27,Gateway for distributing an artificial neural network among multiple processing nodes,0,G06N
11915057,2024-02-27,"Computational partition for a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F
11914897,2024-02-27,Arbitration techniques for managed memory,0,G06F|Y02D
11914893,2024-02-27,Managed memory systems with multiple priority queues,0,G06F
11914890,2024-02-27,Trim value loading management in a memory sub-system,0,G06F
11914889,2024-02-27,Managing an adjustable write-to-read delay based on cycle counts in a memory sub-system,0,G06F
11914878,2024-02-27,Media management,0,G06F
11914876,2024-02-27,Asynchronous power loss handling approach for a memory sub-system,0,G06F
11914756,2024-02-27,Data protection in computer processors,0,G06F
11914726,2024-02-27,Access control for processor registers based on execution domains,1,G06F
11914520,2024-02-27,Separate read-only cache and write-read cache in a memory sub-system,0,G06F
11914516,2024-02-27,Memory side cache request handling,0,G06F
11914510,2024-02-27,Layer interleaving in multi-layered memory,0,G06F
11914490,2024-02-27,Reactive read based on metrics to screen defect prone memory blocks,0,G06F|Y02D
11914476,2024-02-27,Generating a protected and balanced codeword,0,G06F
11914474,2024-02-27,Efficient management of failed memory blocks in memory sub-systems,0,G06F
11914473,2024-02-27,Data recovery using ordered data requests,0,G06F
11914471,2024-02-27,Block failure protection for zone memory system,1,G06F
11914451,2024-02-27,Apparatuses and methods for providing internal power voltages,0,G06F|G11C
11914449,2024-02-27,Methods and apparatus for characterizing memory devices,0,G06F|G09C|G11C|H04L|Y02D
11914442,2024-02-27,Selectively using heroic data recovery methods in a memory device,0,G06F
11914373,2024-02-27,Artificial neural network integrity verification,0,G05D|G06F|G06N|H04L
11911904,2024-02-27,Apparatus and methods for enhanced microelectronic device handling,1,B25J|G05B|H01L|H05K
11910606,2024-02-20,"Integrated assemblies comprising conductive levels having two different metal-containing structures laterally adjacent one another, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11910601,2024-02-20,"Microelectronic devices with source region vertically between tiered decks, and related methods and systems",0,H01L|H10B
11909568,2024-02-20,Techniques for communicating multi-level signals,0,H03K|H04B|H04L
11908932,2024-02-20,"Apparatuses comprising vertical transistors having gate electrodes at least partially recessed within channel regions, and related methods and systems",0,H01L|H10D
11908833,2024-02-20,Overlapping die stacks for nand package architecture,0,H01L
11908828,2024-02-20,Contaminant control in thermocompression bonding of semiconductors and associated systems and methods,0,H01L
11908814,2024-02-20,Fabricated two-sided millimeter wave antenna using through-silicon-vias,0,H01L|H01Q|H10B
11908812,2024-02-20,Multi-die memory device with peak current reduction,0,G11C|H01L
11908805,2024-02-20,Semiconductor packages and associated methods with solder mask opening(s) for in-package ground and conformal coating contact,0,H01L
11908803,2024-02-20,Semiconductor devices with flexible connector array,0,H01L|H05K|Y02P
11908546,2024-02-20,In-memory lightweight memory coherence protocol,0,G06F|G11C
11908536,2024-02-20,First-pass continuous read level calibration,0,G11C|H04L
11908523,2024-02-20,Express programming using advanced cache register release in a memory sub-system,1,G06F|G11C
11908509,2024-02-20,Apparatus with input signal quality feedback,0,G06F|G11C
11908506,2024-02-20,Memory cell biasing techniques,0,G06F|G11C
11908091,2024-02-20,Constructing an augmented reality image,0,G01B|G06T
11907718,2024-02-20,Loop execution in a reconfigurable compute fabric using flow controllers for respective synchronous flows,0,G06F
11907584,2024-02-20,Data modification,0,G06F|G06N
11907580,2024-02-20,Corrective read of a memory device with reduced latency,0,G06F|G11C
11907574,2024-02-20,Memory devices for suspend and resume operations,0,G06F
11907572,2024-02-20,Interface read after write,0,G06F|G11C
11907570,2024-02-20,Predictive media management for read disturb,0,G06F
11907563,2024-02-20,Clock domain crossing queue,0,G06F
11907560,2024-02-20,Code word format and structure,0,G06F
11907556,2024-02-20,Data relocation operation techniques,0,G06F
11907548,2024-02-20,Storage of video data and file system metadata,0,G06F
11907547,2024-02-20,Power management,0,G06F|G11C|H01L|Y02D
11907544,2024-02-20,Automated error correction with memory refresh,2,G06F|G11C
11907536,2024-02-20,Data dispersion-based memory management,0,G06F
11907158,2024-02-20,Vector processor with vector first and multiple lane configuration,0,G06F
11907119,2024-02-20,Array access with receiver masking,0,G06F
11907066,2024-02-20,Managing storage of multiple plane parity data in a memory sub-system,0,G06F
11903333,2024-02-13,Sidewall structures for memory cells in vertical structures,0,G11C|H01L|H10B|H10N
11903223,2024-02-13,Thin film transistors and related fabrication techniques,0,G11C|H01L|H10B|H10D
11903201,2024-02-13,"Integrated assemblies, and methods of forming integrated assemblies",0,H01L|H10B
11902449,2024-02-13,Storage device authenticated modification,0,G06F|H04L
11902411,2024-02-13,Wireless devices and systems including examples of cross correlating wireless transmissions,1,H04L
11902060,2024-02-13,Programmable channel equalization for multi-level signaling,0,G11C|H04L
11901911,2024-02-13,Stall detection and mitigation in iterative decoders,0,G06F|H03M
11901494,2024-02-13,"Packaged LEDs with phosphor films, and associated systems and methods",0,H01L|H10D|H10H
11901487,2024-02-13,Ultrathin solid state dies and methods of manufacturing the same,1,H01L|H10H
11901342,2024-02-13,Discontinuous patterned bonds for semiconductor devices and associated systems and methods,0,H01L|H10H
11901334,2024-02-13,Microelectronic devices including embedded bridge interconnect structures,1,H01L
11901287,2024-02-13,"Microelectronic devices with multiple step contacts extending to stepped tiers, and related systems and methods",0,H01L|H10B
11901039,2024-02-13,Multiple differential write clock signals with different phases,0,G06F|G11C|H03L
11901029,2024-02-13,Counter-based read in memory device,0,G06F|G11C
11900999,2024-02-13,Memory cycling tracking for threshold voltage variation systems and methods,0,G06F|G11C
11900997,2024-02-13,Data storage based on data polarity,0,G06F|G11C
11899982,2024-02-13,Command block management,0,G06F|Y02D
11899975,2024-02-13,Machine learning for a multi-memory system,0,G06F|G06N
11899972,2024-02-13,Reduce read command latency in partition command scheduling at a memory device,0,G06F
11899966,2024-02-13,Implementing fault tolerant page stripes on low density memory systems,0,G06F
11899963,2024-02-13,Suspension during a multi-plane write procedure,0,G06F
11899961,2024-02-13,Redundant computing across planes,0,G06F|G11C
11899955,2024-02-13,Managing a memory sub-system using a cross-hatch cursor,1,G06F
11899953,2024-02-13,Method of efficiently identifying rollback requests,0,G06F
11899948,2024-02-13,Performance control for a memory sub-system,0,G06F
11899944,2024-02-13,Strategic power mode transition in a multi-memory device,0,G06F
11899942,2024-02-13,Memory systems and devices including examples of accessing memory and generating access codes using an authenticated stream cipher,1,G06F|G11C|H04L
11899938,2024-02-13,Techniques to reduce write amplification,0,G06F
11899916,2024-02-13,User interface for modifying pictures,0,G06F|G06T|H04N
11899829,2024-02-13,Memory systems and devices including examples of generating access codes for memory regions using authentication logic,1,G06F|H04L
11899804,2024-02-13,Secure communications amongst connected dice,0,G06F|H04L
11899591,2024-02-13,Dynamically sized redundant write buffer with sector-based tracking,0,G06F
11899577,2024-02-13,Selective garbage collection,0,G06F|Y02D
11899576,2024-02-13,Dynamically modifying garbage collection rates for a memory subsystem in a closed-loop system,0,G06F
11899574,2024-02-13,L2P translation techniques in limited RAM systems to increase random write performance using multiple L2P caches,0,G06F
11899532,2024-02-13,Determining locations in NAND memory for boot-up code,0,G06F
11899522,2024-02-13,Independent thermal throttling temperature control for memory sub-systems,0,G06F|Y02D
11899510,2024-02-13,Breakaway tab for debugger connector access,0,G06F
11895835,2024-02-06,Integrated circuitry comprising a memory array comprising strings of memory cells and methods including a method used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
11895226,2024-02-06,Dynamic command extension for a memory sub-system,1,G06F|H04L
11894329,2024-02-06,Semiconductor device assembly with sacrificial pillars and methods of manufacturing sacrificial pillars,1,H01L
11894327,2024-02-06,Apparatus including integrated segments and methods of manufacturing the same,0,H01L
11894289,2024-02-06,"Substrates for semiconductor packages, including hybrid substrates for decoupling capacitors, and associated devices, systems, and methods",0,H01L|H05K|H10D|Y02P
11894099,2024-02-06,Programmable memory timing,0,G06F|G11C
11894090,2024-02-06,Selective power-on scrub of memory units,0,G06F|G11C
11894085,2024-02-06,Memory section selection for a memory built-in self-test,0,G06F|G11C
11893398,2024-02-06,"Methods, systems, and apparatuses to perform a compute operation according to a configuration packet and comparing the result to data in local memory",0,G06F
11893283,2024-02-06,Asynchronous process topology in a memory device,0,G06F
11893280,2024-02-06,Concurrent command limiter for a memory system,0,G06F
11893279,2024-02-06,Access tracking in memory,0,G06F
11893276,2024-02-06,Apparatuses and methods for data management in a memory device,0,G06F
11893245,2024-02-06,Multi-purpose signaling for a memory system,0,G06F|G11C
11892956,2024-02-06,Performance of memory system background operations,0,G06F
11892916,2024-02-06,Dynamic fail-safe redundancy in aggregated and virtualized solid state drives,0,G06F
11892909,2024-02-06,Managing capacity reduction due to storage device failure,0,G06F
11889695,2024-01-30,"Device, a method used in forming a circuit structure, a method used in forming an array of elevationally-extending transistors and a circuit structure adjacent thereto",0,H01L|H10B|H10D
11889687,2024-01-30,Integrated circuit structures comprising an isolation structure with different depths,0,H01L|H10B|H10D
11889683,2024-01-30,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11888318,2024-01-30,Transient load management for a system-on-chip meeting an activity threshold,0,G06F|H02J
11887970,2024-01-30,Stacked microfeature devices and associated methods,0,H01L|Y10T
11887938,2024-01-30,Semiconductor device assemblies with conductive underfill dams for grounding EMI shields and methods for making the same,1,H01L
11887920,2024-01-30,"Redistribution layers including reinforcement structures and related semiconductor device packages, systems and methods",0,H01L
11887681,2024-01-30,Performing selective copyback in memory devices,1,G06F|G11C
11887680,2024-01-30,Reducing program verifies for multi-level NAND cells,0,G06F|G11C
11887676,2024-01-30,Adjusting program effective time using program step characteristics,0,G06F|G11C
11887651,2024-01-30,Temperature informed memory refresh,0,G06F|G11C
11887647,2024-01-30,Deep learning accelerator and random access memory with separate memory access connections,0,G06F|G06N|G11C
11886999,2024-01-30,Artificial neural network training in memory,0,G06F|G06N
11886749,2024-01-30,Interrupt mode or polling mode for memory devices,0,G06F
11886745,2024-01-30,Illegal operation reaction at a memory device,0,G06F
11886740,2024-01-30,Command prioritization techniques for reducing latency in a memory system,1,G06F
11886739,2024-01-30,Read operation using compressed memory,0,G06F
11886736,2024-01-30,Memory access threshold based memory management,0,G06F
11886735,2024-01-30,Data movement based on address table activity,1,G06F
11886728,2024-01-30,Undo capability for memory devices,3,G06F
11886726,2024-01-30,Block family-based error avoidance for memory devices,1,G06F|G11C
11886718,2024-01-30,Descrambling of scrambled linear codewords using non-linear scramblers,0,G06F
11886712,2024-01-30,Die family management on a memory device using block family error avoidance,0,G06F|G11C
11886710,2024-01-30,Memory operations on data,0,G06F|G11C|Y02D
11886708,2024-01-30,Fast mode for a memory device,0,G06F
11886702,2024-01-30,Speed bins to support memory compatibility,1,G06F
11886592,2024-01-30,Secure firmware update through a predefined server,0,G06F|H04L
11886376,2024-01-30,Apparatus including reconfigurable interface and methods of manufacturing the same,0,G06F|G11C
11886358,2024-01-30,Ball grid array storage for a memory sub-system,0,G06F
11886348,2024-01-30,Interleaved cache prefetching,0,G06F
11886346,2024-01-30,Cache read context switching in a memory sub-system,0,G06F|G11C
11886341,2024-01-30,Enhancement for activation and deactivation of memory address regions,0,G06F
11886339,2024-01-30,Secure logical-to-physical caching,0,G06F|H04L
11886338,2024-01-30,Forwarding code word address,0,G06F
11886336,2024-01-30,Managing workload of programming sets of pages to memory device,0,G06F|G11C
11886331,2024-01-30,Memory sub-system codeword addressing,0,G06F
11886279,2024-01-30,Retrieval of log information from a memory device,0,G06F|H02J
11886266,2024-01-30,Dynamic power control,0,G06F|Y02D
11886019,2024-01-30,Method of forming photonics structures,0,G02B|H01L|H10D|H10F
11882774,2024-01-23,Low resistance crosspoint architecture,0,G11C|H01L|H10B|H10N
11881528,2024-01-23,Transistor with implant screen,0,H01L|H10D
11881468,2024-01-23,Anisotropic conductive film with carbon-based conductive regions and related semiconductor device assemblies and methods,0,H01L
11880687,2024-01-23,"System having a hybrid threading processor, a hybrid threading fabric having configurable computing elements, and a hybrid interconnection network",1,G06F
11880600,2024-01-23,Consolidating write request in cache memory,0,G06F
11880595,2024-01-23,Memory cell access techniques for memory systems,0,G06F|G06N
11880571,2024-01-23,Counter-based methods and systems for accessing memory cells,0,G06F|G11C
11880457,2024-01-23,Device intrusion detection via variable code comparison,0,G06F
11880291,2024-01-23,Monitoring and reporting a status of a memory device,0,G06F
11880276,2024-01-23,Maintenance command interfaces for a memory system,0,G06F
11880275,2024-01-23,Memory device activity-based copying defect management data,0,G06F
11880229,2024-01-23,Security capsule for enabling restricted features of a memory device,1,G06F
11877434,2024-01-16,"Microelectronic devices having features with a fin portion of different sidewall slope than a lower portion, and related methods and electronic systems",0,H01L|H10B
11875858,2024-01-16,Memory true erase with pulse steps to facilitate erase suspend,0,G06F|G11C
11875846,2024-01-16,Optimization of soft bit windows based on signal and noise characteristics of memory cells,0,G06F|G06N|G11C
11875150,2024-01-16,Converting floating-point bit strings in a multi-user network,0,G06F|Y02D
11875061,2024-01-16,Enhanced write performance utilizing program interleave,0,G06F|G11C
11875039,2024-01-16,Temperature-based scrambling for error control in memory systems,0,G06F
11874956,2024-01-16,Displaying augmented reality responsive to an input,0,G06F|G06T
11874897,2024-01-16,Integrated circuit device with deep learning accelerator and random access memory,0,G06F|G06N|G11C
11874852,2024-01-16,Instructive actions based on categorization of input data,1,G06F|G06N|H04W
11874779,2024-01-16,Scheduling of read operations and write operations based on a data bus mode,0,G06F|G11C
11874769,2024-01-16,Maintaining data consistency in a memory sub-system that uses hybrid wear leveling operations,0,G06F
11874753,2024-01-16,Log compression,0,G06F|H03M
11871582,2024-01-09,"Vertical transistor, integrated circuitry, method of forming a vertical transistor, and method of forming integrated circuitry",0,H01L|H10B|H10D
11870918,2024-01-09,Security descriptor generation,0,H04L
11870779,2024-01-09,Validating an electronic control unit of a vehicle,0,B60R|H04L
11870616,2024-01-09,Postamble for multi-level signal modulation,0,H04L
11870513,2024-01-09,Neuron calculator for artificial neural networks,0,G06N|H04B
11870461,2024-01-09,Failure-tolerant error correction layout for memory sub-systems,0,G06F|H03M
11869862,2024-01-09,"Microelectronic components including metal pillars secured to bond pads, and related methods, assemblies, and systems",0,H01L
11869841,2024-01-09,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",0,H01L|H10B
11869826,2024-01-09,Management of heat on a semiconductor device and methods for producing the same,0,H01L
11869809,2024-01-09,Semiconductor components having conductive vias with aligned back side conductors,0,H01L
11869804,2024-01-09,Methods of cooling semiconductor devices,0,H01L
11869803,2024-01-09,Single crystalline silicon stack formation and bonding to a CMOS wafer,0,H01L
11869618,2024-01-09,Memory sub-system including an in-package sequencer to perform error correction and memory testing operations,0,G06F|G11C
11869565,2024-01-09,Read algorithm for memory device,0,G06F|G11C
11869178,2024-01-09,"System for predicting properties of structures, imager system, and related methods",0,G01B|G01N|G03F|G06F|G06N|G06T|H01L
11868828,2024-01-09,Message routing in a network-ready storage product for internal and external processing,5,G06F
11868827,2024-01-09,Network storage products with options for external processing,5,G06F
11868663,2024-01-09,Memory sub-system for performing wear-leveling adjustments based on memory component endurance estimations,0,G06F
11868661,2024-01-09,Row hammer attack alert,0,G06F|G11C
11868660,2024-01-09,End-to-end quality of service management for memory device,0,G06F
11868655,2024-01-09,Memory performance using memory access command queues in memory devices,1,G06F
11868650,2024-01-09,Apparatus with combinational access mechanism and methods for operating the same,0,G06F|G11C
11868649,2024-01-09,Memory systems for secure sequential storage devices,0,G06F|Y02D
11868643,2024-01-09,Background memory scan block selection,0,G06F
11868642,2024-01-09,Managing trim commands in a memory sub-system,0,G06F
11868639,2024-01-09,Providing recovered data to a new memory cell at a memory sub-system based on an unsuccessful error correction operation,0,G06F|G11C
11868638,2024-01-09,Inter-memory movement in a multi-memory system,0,G06F|Y02D
11868633,2024-01-09,Smart swapping and effective encoding of a double word in a memory sub-system,0,G06F
11868632,2024-01-09,Power control for boot-up of memory systems,0,G06F|G11C
11868513,2024-01-09,Physical unclonable function at a memory device,0,G06F|H04L
11868488,2024-01-09,Memory devices with cryptographic components,0,G06F|G11C|H03M|H04L
11868300,2024-01-09,Deferred communications over a synchronous interface,0,G06F|H04L
11868287,2024-01-09,Just-in-time (JIT) scheduler for memory subsystems,0,G06F
11868268,2024-01-09,Mapping non-typed memory access to typed memory access,1,G06F
11868267,2024-01-09,Access unit and management segment memory operations,0,G06F
11868266,2024-01-09,Bank redistribution based on power consumption,0,G06F|G11C|Y02D
11868252,2024-01-09,Memory with post-packaging master die selection,0,G06F|G11C|H01L
11868245,2024-01-09,Pre-load techniques for improved sequential memory access in a memory device,0,G06F
11868224,2024-01-09,Memory sub-system data retention via refresh,0,G06F
11868220,2024-01-09,Efficient power scheme for redundancy,0,G06F|G11C
11868211,2024-01-09,Error detection and correction in memory,0,G06F|G11C|H03M
11868210,2024-01-09,Memory device crossed matrix parity,0,G06F|G11C
11868202,2024-01-09,Granular error reporting on multi-pass programming of non-volatile memory,0,G06F|G11C
11868163,2024-01-09,"Efficient loop execution for a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F|H04L|Y02D
11867726,2024-01-09,Methods for triggering oscilloscopes and oscilloscopes employing the same,0,G01R|H04L
11864387,2024-01-02,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11864386,2024-01-02,Memory arrays,0,G06F|H10B
11864288,2024-01-02,Self-identifying solid-state transducer modules and associated systems and methods,0,H01L|H05B|H10H
11863976,2024-01-02,Secure vehicular services communication,0,G06Q|G07F|H04L|H04W
11863699,2024-01-02,Organizing applications for mobile devices,0,G06F|H04M
11863688,2024-01-02,Secure emergency vehicular communication,0,H04L|H04W
11863661,2024-01-02,Secure monitoring using block chain,0,G06F|G07C|H04L|H04W
11863620,2024-01-02,Data center using a memory pool between selected memory resources,0,G06F|H04L|H04W
11862668,2024-01-02,Single-crystal transistors for memory devices,0,H01L|H10B|H10D
11862628,2024-01-02,Transistor configurations for multi-deck memory devices,0,G11C|H01L|H10B|H10D
11862615,2024-01-02,Solid state lighting device with different illumination parameters at different regions of an emitter array,0,H01L|H10H
11862611,2024-01-02,Thermal transfer structures for semiconductor die assemblies,0,H01L
11862607,2024-01-02,Composite dielectric structures for semiconductor die assemblies and associated systems and methods,0,H01L
11862591,2024-01-02,Conductive buffer layers for semiconductor die assemblies and associated systems and methods,1,H01L
11862573,2024-01-02,NAND flash block architecture enhancement to prevent block lifting,0,H01L|H10B
11862569,2024-01-02,Front end of line interconnect structures and associated systems and methods,1,H01L|H10B|H10D
11862554,2024-01-02,Apparatuses and methods of controlling hydrogen supply in memory device,0,H01L|H10B|H10D
11862280,2024-01-02,Memory array decoding and interconnects,0,G11C|H01L|H10B|H10D
11862238,2024-01-02,Multi-deck memory device including buffer circuitry under array,1,G06F|G11C
11861962,2024-01-02,Smart lock system,2,G07C|G08B|H04L
11861493,2024-01-02,Machine learning models based on altered data and systems and methods for training and using the same,0,G06F|G06N|G06V
11861370,2024-01-02,Automotive boot optimization by utilizing multiple phases of boot-up procedures,0,G06F
11861366,2024-01-02,Efficient processing of nested loops for computing device with multiple configurable processing elements using multiple spoke counts,0,G06F
11861337,2024-01-02,Deep neural networks compiler for a trace-based accelerator,1,G06F|G06N
11861239,2024-01-02,Encoding and decoding data bits stored in a combination of multiple memory cells,0,G06F|G11C
11861236,2024-01-02,Asymmetric plane driver circuits in a multi-plane memory device,0,G06F|G11C
11861234,2024-01-02,Dynamic adjustment of data storage for enhanced data retention,0,G06F
11861233,2024-01-02,Using duplicate data for improving error correction capability,0,G06F|G11C
11861228,2024-01-02,Memory status command aggregation,0,G06F|G11C
11861225,2024-01-02,Management unit based media management operations in memory devices,0,G06F
11861222,2024-01-02,Object management in tiered memory systems,0,G06F
11861216,2024-01-02,Data recovery using barrier commands,0,G06F
11861208,2024-01-02,Performing data operations on grouped memory cells,0,G06F
11861207,2024-01-02,Management of erase suspend and resume operations in memory devices,0,G06F
11861193,2024-01-02,Emulating memory sub-systems that have different performance characteristics,0,G06F
11861191,2024-01-02,Parameter table protection for a memory system,0,G06F|G11C
11861178,2024-01-02,Managing a hybrid error recovery process in a memory sub-system,1,G06F
11861177,2024-01-02,Configurable verify level for a set of data in a memory device,0,G06F
11861167,2024-01-02,Maintenance operations for memory devices,0,G06F|G11C
11860800,2024-01-02,Kernel mapping to nodes in compute fabric,0,G06F|G06N
11860786,2024-01-02,Data defined caches for speculative and normal executions,0,G06F
11860773,2024-01-02,Memory access statistics monitoring,0,G06F
11860732,2024-01-02,Redundancy metadata media management at a memory sub-system,0,G06F
11860714,2024-01-02,Error notification using an external channel,0,G06F|G11C
11856790,2023-12-26,Ferroelectric capacitors,0,H01L|H10B|H10D
11856764,2023-12-26,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11856499,2023-12-26,Emergency mode for mobile devices,0,G06F|G10L|H04M|H04W
11856058,2023-12-26,Peer to peer transfer of proof of space plots to or from solid state drives,3,H04L
11855812,2023-12-26,Hybrid loop unrolled decision feedback equalizer architecture,0,H04L
11855065,2023-12-26,Stacked semiconductor die assemblies with support members and associated systems and methods,0,H01L
11855002,2023-12-26,"Warpage control in microelectronic packages, and related assemblies and methods",0,H01L
11854661,2023-12-26,Copy data in a memory system with artificial intelligence mode,0,G06F|G06N|G11C
11854649,2023-12-26,Temperature-compensated time estimate for a block to reach a uniform charge loss state,0,G06F|G11C
11854644,2023-12-26,Performing select gate integrity checks to identify and invalidate defective blocks,1,G06F|G11C
11854637,2023-12-26,Memory device test mode access,0,G06F|G11C
11854635,2023-12-26,Reclaimable semiconductor device package and associated systems and methods,0,G11C|H01L
11854634,2023-12-26,Selectable trim settings on a memory device,0,G06F|G11C
11854628,2023-12-26,Power-on-reset for memory,0,G06F|G11C|H03K
11854601,2023-12-26,"Apparatuses, systems, and methods for read clock timing alignment in stacked memory devices",1,G11C|H01L
11854600,2023-12-26,Write request thresholding,0,G06F|G11C
11854311,2023-12-26,Comparison of biometric identifiers in memory,0,G06F|G06N|G06V|H10D
11853863,2023-12-26,Predictive maintenance of automotive tires,3,B60C|G06N|G07C
11853819,2023-12-26,Message queues in network-ready storage products having computational storage processors,5,G06F
11853617,2023-12-26,Managing write disturb based on identification of frequently-written memory units,0,G06F|G11C
11853609,2023-12-26,Power mode control in a multi-memory device based on queue length,0,G06F|Y02D
11853606,2023-12-26,Memory management utilzing buffer reset commands,0,G06F|G11C|Y02D
11853605,2023-12-26,Database persistence,0,G06F|H04L
11853602,2023-12-26,Techniques for adjusting a granularity associated with read disturb tracking,0,G06F
11853578,2023-12-26,"Systems, devices, and methods for data migration",0,G06F
11853558,2023-12-26,Power down workload estimation,0,G06F|H04H
11853556,2023-12-26,Combining sets of memory blocks in a memory device,0,G06F
11853552,2023-12-26,Hybrid memory device using different types of capacitors,0,G06F|G11C|H01L|H10B|H10D
11853385,2023-12-26,Methods and apparatus for performing diversity matrix operations within a memory array,2,G06F|G11C|Y02D
11853237,2023-12-26,Input/output sequencer instruction set processing,0,G06F
11853230,2023-12-26,Address obfuscation for memory,0,G06F|Y02D
11853224,2023-12-26,Cache filter,0,G06F
11853216,2023-12-26,High bandwidth gather cache,0,G06F
11853207,2023-12-26,Configurable trim settings on a memory device,0,G06F|G11C
11853205,2023-12-26,Memory device with dynamic cache management,0,G06F|G11C
11853201,2023-12-26,Selective single-level memory cell operation,0,G06F
11849581,2023-12-19,Electronic devices with recessed conductive structures,0,G11C|H01L|H10B|H10D
11848360,2023-12-19,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B|H10D
11848328,2023-12-19,Semiconductor device having STI regions,0,H01L|H10D
11848323,2023-12-19,Semiconductor devices with package-level configurability,0,H01L|H10B|H10D
11848309,2023-12-19,"Microelectronic devices, related electronic systems, and methods of forming microelectronic devices",3,H01L|H10B|H10D
11848299,2023-12-19,Edge-notched substrate packaging and associated systems and methods,0,H01L
11848282,2023-12-19,Semiconductor devices having crack-inhibiting structures,0,H01L|Y02P
11848225,2023-12-19,Apparatus for edge trimming of semiconductor wafers,0,B23D|B24D|B26D|B28D|H01L
11848044,2023-12-19,Mode-dependent heating of a memory device,0,G06F|G11C|Y02D
11848038,2023-12-19,Self-reference sensing for memory cells,0,G06F|G11C
11847468,2023-12-19,Data defragmentation for a system boot procedure having random indexes indicating a relationship between sequential logical addresses and random logical addresses,0,G06F
11847464,2023-12-19,Variable pipeline length in a barrel-multithreaded processor,0,G06F
11847353,2023-12-19,Suspend operation with data transfer to host system,0,G06F|Y02D
11847349,2023-12-19,Dynamic partition command queues for a memory device,0,G06F
11847338,2023-12-19,Master slave managed memory storage,0,G06F
11847335,2023-12-19,Latent read disturb mitigation in memory devices,0,G06F
11847327,2023-12-19,Centralized power management in memory devices,1,G06F|Y02D
11847317,2023-12-19,Managing bin placement for block families of a memory device based on trigger metric valves,0,G06F|G11C
11847201,2023-12-19,Authenticating a device using a remote host,0,G06F|H04L
11847183,2023-12-19,Methods and apparatus for checking the results of characterized memory searches,0,G06F|G11C|H04L|Y02D
11847065,2023-12-19,Memory sub-system management of firmware block record and device block record,0,G06F|G11C
11847059,2023-12-19,Embedding data in address streams,0,G01R|G06F|G11C
11847058,2023-12-19,Using a second content-addressable memory to manage memory burst accesses in memory sub-systems,0,G06F|Y02D
11847051,2023-12-19,Memory sub-system logical block address remapping,0,G06F
11847014,2023-12-19,Automated power down based on state of firmware,0,G06F|Y02D
11845470,2023-12-19,Dynamic adaptation of automotive AI processing power and active sensor data,0,B60L|B60W|G06N|H04L|H04W|Y02T
11844220,2023-12-12,Integrated assemblies and methods of forming integrated assemblies,1,H01L|H10B
11844202,2023-12-12,"Integrated circuitry, a method used in forming integrated circuitry, and a method used in forming a memory array comprising strings of memory cells",0,G11C|H01L|H10B
11843087,2023-12-12,Vertical solid-state transducers and high voltage solid-state transducers having buried contacts and associated systems and methods,0,H01L|H10D|H10H
11843084,2023-12-12,Solid state lighting devices with improved contacts and associated methods of manufacturing,0,H01L|H10H|H10K
11843082,2023-12-12,Wafer-level solid state transducer packaging transducers including separators and associated systems and methods,0,H01L|H10H
11843035,2023-12-12,Transistor interface between gate and active region,0,H01L|H10D
11842990,2023-12-12,Microelectronic devices and electronic systems,1,H01L|H10B
11842985,2023-12-12,Semiconductor devices having through-stack interconnects for facilitating connectivity testing,0,G01R|H01L
11842984,2023-12-12,Semiconductor device assemblies including stacked individual modules,0,H01L
11842787,2023-12-12,Error read flow component,0,G06F|G11C
11842783,2023-12-12,Counter-based sense amplifier method for memory cells,0,G06F|G11C
11842774,2023-12-12,Memories for calibrating sensing of memory cell data states,0,G06F|G11C
11842772,2023-12-12,Voltage bin boundary calibration at memory device power up,0,G06F|G11C
11842191,2023-12-12,Apparatus and methods related to microcode instructions indicating instruction types,1,G06F
11842080,2023-12-12,Memory device health evaluation at a host device,0,G06F
11842078,2023-12-12,Asynchronous interrupt event handling in multi-plane memory devices,0,G06F
11842061,2023-12-12,Open block family duration limited by temperature variation,0,G01K|G06F|G11C
11842059,2023-12-12,Memory sub-system address mapping,0,G06F
11842054,2023-12-12,Prioritized security,0,G06F|Y02D
11841823,2023-12-12,Connectivity in coarse grained reconfigurable architecture,1,G06F
11841796,2023-12-12,Scratchpad memory in a cache,0,G06F
11841794,2023-12-12,Memory sub-system write sequence track,0,G06F
11841777,2023-12-12,Flash memory architecture implementing interconnection redundancy,0,G06F|G11C
11841766,2023-12-12,Memory array error correction,0,G06F|G11C
11841765,2023-12-12,Scrub operations with row error information,0,G06F
11840246,2023-12-12,Selectively enable or disable vehicle features based on driver classification,0,B60K|B60W|G06N|G06V
11837594,2023-12-05,Microelectronic devices and electronic systems,0,H01L|H10B|H10D
11837580,2023-12-05,Apparatuses and methods for coupling a plurality of semiconductor devices,0,H01L
11837318,2023-12-05,Clock locking for packet based communications of memory devices,0,G06F|G11C
11837291,2023-12-05,Voltage offset bin selection by die group for memory devices,0,G06F|G11C
11837275,2023-12-05,Techniques for saturating a host interface,0,G06F|G11C|Y02D
11836524,2023-12-05,"Memory interface for a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F
11836511,2023-12-05,Function arbitration and quality of service for memory commands,0,G06F
11836392,2023-12-05,Relocating data to low latency memory,0,G06F
11836380,2023-12-05,NVMe direct virtualization with configurable storage,1,G06F
11836377,2023-12-05,Data transfer management within a memory device having multiple memory regions with different memory densities,0,G06F
11836373,2023-12-05,Modified erase,0,G06F|G11C
11836345,2023-12-05,Memory element profiling and operational adjustments,0,G06F|G11C
11836230,2023-12-05,Intelligent multi-factor authentication for vehicle use,0,B60R|G06F|G06N|G06V
11836096,2023-12-05,Memory-flow control register,0,G06F
11836087,2023-12-05,Per-process re-configurable caches,0,G06F
11836084,2023-12-05,Embedding data in address streams,0,G01R|G06F|G11C
11836081,2023-12-05,Methods and systems for handling data received by a state machine engine,0,G06F|G06N
11836078,2023-12-05,Trim setting determination on a memory device,0,G06F|G11C
11836077,2023-12-05,Dynamically tuning host performance booster thresholds,0,G06F
11836076,2023-12-05,Implementing mapping data structures to minimize sequentially written data accesses,0,G06F
11836074,2023-12-05,Multiple flash translation layers at a memory device,0,G06F|Y02D
11835992,2023-12-05,Hybrid memory system interface,0,G06F
11832443,2023-11-28,Apparatuses including contacts in a peripheral region,0,H01L|H10B
11831543,2023-11-28,Flow control for a multiple flow control unit interface,2,H04L
11831449,2023-11-28,Apparatuses and methods to change information values,0,H04L
11830816,2023-11-28,Reduced resistivity for access lines in a memory array,0,G11C|H01L
11830815,2023-11-28,"Microelectronic devices including stair step structures, and related electronic systems and methods",0,H01L|H10B
11830767,2023-11-28,Data lines in three-dimensional memory devices,0,H01L|H10B
11830574,2023-11-28,"Dual-port, dual-function memory device",0,G06F|G06N|G11C
11830570,2023-11-28,Input/output line sharing for memory arrays,0,G06F|G11C|Y02D
11830538,2023-11-28,"Apparatuses, systems, and methods for data timing alignment in stacked memory",1,G11C|H01L
11830243,2023-11-28,Bus translator,0,G06F|G06V
11829758,2023-11-28,Packing conditional branch operations,0,G06F
11829755,2023-11-28,Acceleration circuitry for posit operations,0,G06F
11829729,2023-11-28,"Spatiotemporal fused-multiply-add, and related systems, methods and devices",0,G06F
11829650,2023-11-28,Memory sub-system data migration,0,G06F
11829646,2023-11-28,Memory device performance based on storage traffic pattern detection,0,G06F
11829638,2023-11-28,Two-stage hybrid memory buffer for multiple streams,0,G06F|G11C|H03M|Y02D
11829636,2023-11-28,Cold data identification,0,G06F
11829627,2023-11-28,Data migration schedule prediction using machine learning,1,G06F|G06N
11829623,2023-11-28,Using incomplete super blocks for increased write performance,0,G06F
11829618,2023-11-28,Memory sub-system QOS pool management,0,G06F
11829613,2023-11-28,Power behavior detection in a memory device,0,G06F
11829612,2023-11-28,Security techniques for low power mode of memory device,1,G06F|Y02D
11829366,2023-11-28,Apparatuses and methods for on-memory pattern matching,0,G06F|G06V|G11C
11829323,2023-11-28,Method of notifying a process or programmable atomic operation traps,5,G06F
11829311,2023-11-28,Custom compute cores in integrated circuit devices,0,G06F
11829301,2023-11-28,Acceleration circuitry for posit operations,0,G06F
11829290,2023-11-28,Garbage collection candidate selection using block overwrite rate,0,G06F
11829268,2023-11-28,Data recovery management for memory,0,G06F
11829245,2023-11-28,Multi-layer code rate architecture for copyback between partitions with different code rates,1,G06F|H03M
11829243,2023-11-28,Error evaluation for a memory system,0,G06F
11829232,2023-11-28,Real-time trigger to dump an error log,1,G06F
11825662,2023-11-21,"Ferroelectric capacitor, a ferroelectric memory cell, an array of ferroelectric memory cells, and a method of forming a ferroelectric capacitor",0,H01L|H10B|H10D
11825658,2023-11-21,Methods of forming microelectronic devices and memory devices,1,H01L|H10B
11824096,2023-11-21,Field-effect transistors and methods of their formation,0,G11C|H01L|H10B|H10D
11824044,2023-11-21,Stacked semiconductor die assemblies with die support members and associated systems and methods,0,H01L
11824025,2023-11-21,Apparatus including integrated pads and methods of manufacturing the same,1,H01L
11824010,2023-11-21,Interposers for microelectronic devices,2,H01L|H10D
11823977,2023-11-21,Semiconductor devices with back-side coils for wireless signal and power coupling,0,H01L|H10D
11823772,2023-11-21,Dual-address command management using content addressable memory,0,G06F|G11C
11823755,2023-11-21,Method and device for self trimming memory devices,1,G06F|G11C
11823743,2023-11-21,Hybrid routine for a memory device,0,G06F|G11C|H10B
11823742,2023-11-21,Acceleration of data queries in memory,1,G06F|G11C
11823729,2023-11-21,Command clock gate implementation with chip select signal training indication,0,G06F|G11C
11822796,2023-11-21,Media management on power-up,0,G06F|G11C
11822790,2023-11-21,Cache line data,0,G06F
11822489,2023-11-21,Data integrity protection for relocating data in a memory system,0,G06F|H04L
11822478,2023-11-21,Cache allocation techniques,0,G06F
11817420,2023-11-14,Systems and methods for direct bonding in semiconductor die manufacturing,0,H01L
11817393,2023-11-14,Semiconductor die assemblies with decomposable materials and associated methods and systems,0,H01L
11817305,2023-11-14,Front end of line interconnect structures and associated systems and methods,3,H01L|H10B
11817304,2023-11-14,"Method of manufacturing microelectronic devices, related devices, systems, and apparatus",1,H01L
11817164,2023-11-14,Trim setting determination for a memory device,0,G06F|G11C
11817152,2023-11-14,Generating embedded data in memory cells in a memory sub-system,0,G06F|G11C
11817126,2023-11-14,Converting sign language,0,G06F|G06V|G09B|G10L|G11B|H04N
11817087,2023-11-14,Systems and methods for reducing latency in cloud services,0,G06F|G06N|G10L
11816493,2023-11-14,Methods and systems for representing processing resources,0,G06F
11816358,2023-11-14,Preserving application data order in memory devices,0,G06F
11816357,2023-11-14,Voltage regulation distribution for stacked memory,0,G06F|G11C
11816345,2023-11-14,Zone block staging component for a memory subsystem with zoned namespace,0,G06F
11816339,2023-11-14,Selectable error control for memory device,0,G06F
11816265,2023-11-14,Providing scenes in a virtual environment based on health data using extended reality,0,A61B|G06F
11816202,2023-11-14,Run-time code execution validation,0,G06F|H04L
11816123,2023-11-14,Data transfer with a bit vector operation device,0,G06F|H04L
11816041,2023-11-14,Secure memory system programming,0,G06F
11816035,2023-11-14,Latency reduction using stream cache,0,G06F
11816028,2023-11-14,Host side memory address management,1,G06F|Y02D
11816015,2023-11-14,Management of event log information of a memory sub-system,0,G06F
11815977,2023-11-14,Power translator component,0,G06F|G11C|Y02D
11815935,2023-11-14,Programming a coarse grained reconfigurable array through description of data flow graphs,0,G06F
11815554,2023-11-14,Identifying data valid windows,0,G01R|G06F
11814053,2023-11-14,Vehicle occupant emergency monitoring,1,B60W|H04W
11811948,2023-11-07,Flexible security enclave for protecting data at rest and in motion,0,G06F|H04L
11811874,2023-11-07,Edge device,0,H04L
11811743,2023-11-07,Online service store for endpoints,1,G06F|H04L|H04W
11811424,2023-11-07,Fixed weight codewords for ternary memory cells,0,G06F|G11C|H03M
11810901,2023-11-07,"Microelectronic devices, related memory devices and electronic systems, and methods of forming microelectronic devices",0,G11C|H01L|H10B|H10D
11810894,2023-11-07,Solderless interconnect for semiconductor device assembly,0,H01L
11810882,2023-11-07,Solder based hybrid bonding for fine pitch and thin BLT interconnection,1,H01L
11810838,2023-11-07,"Microelectronic devices, and related electronic systems and methods of forming microelectronic devices",0,H01L|H10B
11810822,2023-11-07,Apparatuses and methods including patterns in scribe regions of semiconductor devices,0,H01L|H10D
11810780,2023-11-07,Silicon doping for laser splash blockage,0,H01L
11810630,2023-11-07,Machine learning assisted read verify in a memory sub-system,0,G06F|G06N|G11C
11810627,2023-11-07,Selective read disturb sampling,0,G06F|G11C
11810618,2023-11-07,Extended memory communication,1,G06F|G11C
11809872,2023-11-07,Thread commencement using a work descriptor packet in a self-scheduling processor,1,G06F|Y02D
11809868,2023-11-07,Bit string lookup data structure,0,G06F|G06N
11809800,2023-11-07,Interface for data communication between chiplets or other integrated circuits on an interposer,0,G06F|G11C|H04L
11809729,2023-11-07,UFS based idle time garbage collection management,0,G06F|Y02D
11809721,2023-11-07,Memory sub-system temperature regulation by modifying a data parameter,0,G06F
11809714,2023-11-07,Effective storage allocation for sequentially-written memory devices,0,G06F
11809710,2023-11-07,Outstanding transaction monitoring for memory sub-systems,0,G06F
11809369,2023-11-07,Event messaging in a system having a self-scheduling processor and a hybrid threading fabric,0,G06F
11809368,2023-11-07,"Multi-threaded, self-scheduling processor",1,G06F|Y02D
11809361,2023-11-07,Network data storage devices having external access control,6,G06F
11809343,2023-11-07,Transporting request types with different latencies,0,G06F
11809332,2023-11-07,Prefetch data associated with TLB fill requests,0,G06F
11809329,2023-11-07,Recovery of logical-to-physical table information for a memory device,0,G06F
11809324,2023-11-07,Tokens to indicate completion of data storage,0,G06F|G11C|Y02D
11809311,2023-11-07,Host-based flash memory maintenance techniques,0,G06F|Y02D
11808803,2023-11-07,Standalone thermal chamber for a temperature control component,0,G01R|H01L|H05K
11805653,2023-10-31,Driver placement in memories having stacked memory arrays,0,G11C|H01L|H10B|H10D
11805645,2023-10-31,"Integrated assemblies having rugged material fill, and methods of forming integrated assemblies",0,H01L|H10B
11804992,2023-10-31,Asymetric decision feedback equalization,0,H04L
11804856,2023-10-31,Advanced bitwise operations and apparatus in a multi-level system with nonvolatile memory,0,G06F|H03M
11804586,2023-10-31,High-voltage solid-state transducers and associated systems and methods,1,H01L|H10F|H10H
11804467,2023-10-31,Radiative heat collective bonder and gangbonder,0,B23K|H01L
11804281,2023-10-31,Apparatuses systems and methods for automatic soft post package repair,0,G06F|G11C
11804261,2023-10-31,Termination for single-ended mode,0,G06F|G11C|H03F|H03K|Y02D
11804257,2023-10-31,Power distribution for stacked memory,0,G06F|G11C|H01L
11804252,2023-10-31,Word line structures for three-dimensional memory arrays,1,G11C|H01L|H10B|H10N
11803501,2023-10-31,Routing assignments based on error correction capabilities,0,G06F
11803444,2023-10-31,Cooperative memory subsystem data recovery,2,G06F
11803442,2023-10-31,Error caching techniques for improved error correction in a memory device,0,G06F
11803391,2023-10-31,Self-scheduling threads in a programmable atomic unit,0,G06F|H01L
11803332,2023-10-31,Sideband communication management,0,G06F
11803325,2023-10-31,Specifying media type in write commands,0,G06F
11803321,2023-10-31,Interruption of program operations at a memory sub-system,0,G06F
11802957,2023-10-31,Increasing cache hits for synthetic aperture radar,0,G01S|G06F
11801805,2023-10-31,Security of user data stored in shared vehicles,0,B60R|B60W|G06Q|H04L|H04W
11799496,2023-10-24,Error correction bit flipping scheme,0,G06F|G11C|H03M
11798837,2023-10-24,Methods for forming openings in conductive layers and using the same,0,H01L|H10B
11798637,2023-10-24,Current budget adaption,0,G06F|G11C
11798636,2023-10-24,Power supply for a memory device,0,G06F|G11C
11798601,2023-10-24,Read only memory (ROM)-emulated memory (REM) profile mode of memory device,0,G06F|G11C
11797717,2023-10-24,Bus encryption for non-volatile memories,0,G06F
11797680,2023-10-24,Device with chain of trust,0,G06F|H04L
11797560,2023-10-24,Application-based data type selection,0,G06F
11797531,2023-10-24,Acceleration of data queries in memory,0,G06F|G11C|H10B
11797441,2023-10-24,Cache media management,0,G06F
11797435,2023-10-24,Zone based reconstruction of logical to physical address translation map,0,G06F
11797385,2023-10-24,Managing information protection schemes in memory systems,0,G06F
11797383,2023-10-24,Redundant array of independent NAND for a three-dimensional memory array,0,G06F|G11C|H10B|Y02D
11797380,2023-10-24,Host-configurable error protection,0,G06F
11797376,2023-10-24,Adaptive background scans in a memory sub-system,0,G06F
11797311,2023-10-24,Asynchronous pipeline merging using long vector arbitration,0,G06F
11797231,2023-10-24,Hazard detection in a multi-memory device,0,G06F|G11C
11797229,2023-10-24,Multiple register clock driver loaded memory subsystem,1,G06F|Y02D
11797216,2023-10-24,Read calibration based on ranges of program/erase cycles,0,G06F|G11C
11797205,2023-10-24,Measurement of representative charge loss in a block to determine charge loss state,0,G06F|G11C
11797198,2023-10-24,Memory instruction for memory tiers,0,G06F
11797192,2023-10-24,Data transmission management,0,G06F|G06N
11797186,2023-10-24,Latency offset for frame-based communications,0,G06F|G11C
11792991,2023-10-17,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11792983,2023-10-17,Integrated circuitry comprising a memory array comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11792510,2023-10-17,Image sensor data management using a multi-port memory device,0,G11C|H04N
11791984,2023-10-17,Local ledger block chain for secure updates,0,G06F|G09C|H04L
11791872,2023-10-17,Autocorrelation and memory allocation for wireless communication,0,G06F|H04B|H04W
11791317,2023-10-17,Finer grain dynamic random access memory,0,H01L|H10D|Y02D
11791316,2023-10-17,Semiconductor devices with redistribution structures configured for switchable routing,0,H01L
11791315,2023-10-17,Semiconductor assemblies including thermal circuits and methods of manufacturing the same,0,G06F|H01L|H05K
11791273,2023-10-17,"Microelectronic devices including contact structures, and related memory devices, electronic systems, and methods",0,G11C|H01L|H10B
11791268,2023-10-17,Tungsten structures and methods of forming the structures,1,H01L|H10B
11791260,2023-10-17,Contacts for twisted conductive lines within memory arrays,0,H01L|H10B
11791212,2023-10-17,Thin die release for semiconductor device assembly,0,H01L
11791152,2023-10-17,Residue removal during semiconductor device formation,0,B08B|B81C|H01L
11791000,2023-10-17,Valid translation unit count-based memory management,0,G06F|G11C
11790961,2023-10-17,Memory device access techniques,0,G06F|G11C
11789885,2023-10-17,Ordered delivery of data packets based on type of path information in each packet,0,G06F|Y02D
11789862,2023-10-17,Power-on-time based data relocation,0,G06F
11789861,2023-10-17,Wear leveling based on sub-group write counts in a memory sub-system,0,G06F|G11C
11789839,2023-10-17,Real time trigger rate monitoring in a memory sub-system,0,G06F
11789835,2023-10-17,Test input/output speed conversion and related apparatuses and methods,0,G06F
11789819,2023-10-17,Seamless recovery of a hardware-based I/O path in a multi-function NVMe SSD,0,G06F|G11C
11789817,2023-10-17,Error correction for internal read operations,1,G06F|H03M
11789813,2023-10-17,Memory device crossed matrix parity,0,G06F|G11C|H03M
11789797,2023-10-17,Error control for content-addressable memory,0,G06F|G11C
11789790,2023-10-17,Mechanism to trigger early termination of cooperating processes,1,G06F
11789746,2023-10-17,Computing device reboot,0,G06F|G06N
11789738,2023-10-17,Software instruction set update of memory die using page buffers,0,G06F
11789663,2023-10-17,Execution of commands addressed to a logical block,0,G06F
11789661,2023-10-17,Virtual partition management,0,G06F
11789653,2023-10-17,Memory access control using a resident control circuitry in a memory device,0,G06F|Y02D
11789647,2023-10-17,Address verification for a memory device,0,G06F
11789642,2023-10-17,Loading data from memory during dispatch,0,G06F
11789640,2023-10-17,Estimation of read level thresholds using a data structure,0,G06F|G11C
11789629,2023-10-17,Separate partition for buffer and snapshot memory,0,G06F
11789614,2023-10-17,Performance allocation among users for accessing non-volatile memory devices,0,G06F|Y02D
11789519,2023-10-17,Memory device sensors,0,G06F|G11C
11785787,2023-10-10,3D vertical nand memory device including multiple select lines and control lines having different vertical spacing,0,G06F|G11C|H10B
11785775,2023-10-10,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",0,H01L|H10B
11785764,2023-10-10,Methods of forming microelectronic devices,0,H01L|H10B
11785756,2023-10-10,Thin film transistor random access memory,0,H01L|H10B|H10D
11784827,2023-10-10,In-memory signing of messages with a personal identifier,0,H04L
11784294,2023-10-10,Vertical solid-state transducers having backside terminals and associated systems and methods,0,H01L|H10H
11784166,2023-10-10,Dual sided fan-out package having low warpage across all temperatures,0,H01L
11784092,2023-10-10,Disposing protective cover film and underfill layer over singulated integrated circuit dice for protection during integrated circuit processing,0,H01L
11784077,2023-10-10,"Wafer overlay marks, overlay measurement systems, and related methods",0,G03F|G06T|H01L
11784058,2023-10-10,"Integrated structures, capacitors and methods of forming capacitors",0,H01L|H10B|H10D
11784050,2023-10-10,"Method of fabricating microelectronic devices and related microelectronic devices, tools, and apparatus",0,H01L|H10D
11783901,2023-10-10,Multi-tier threshold voltage offset bin calibration,0,G06F|G11C
11783876,2023-10-10,Multi-port storage-class memory interface,0,G06F|G11C|H04L
11783872,2023-10-10,Apparatuses and methods for performing operations using sense amplifiers and intermediary circuitry,0,G06N|G11C
11783869,2023-10-10,Adjusting parameters of channel drivers based on temperature,0,G06F|G11C
11783595,2023-10-10,Autonomous vehicle object detection,0,G06F|G06V
11783287,2023-10-10,Methods and apparatuses for determining real-time location information of RFID devices,0,G06F|G06Q|H04L|H04W
11783185,2023-10-10,Analysis of memory sub-systems based on threshold distributions,0,G06F|G06N|G11C
11783045,2023-10-10,Authenticating software images,1,G06F
11783044,2023-10-10,Endpoint authentication based on boot-time binding of multiple components,0,G06F|H04L
11782855,2023-10-10,Configurable termination circuitry,0,G06F|G11C|H03K
11782854,2023-10-10,Cache architecture for a storage device,0,G06F|G11C
11782851,2023-10-10,Dynamic queue depth adjustment,0,G06F
11782847,2023-10-10,Performing a media management operation based on a sequence identifier for a block,0,G06F
11782843,2023-10-10,Hierarchical memory systems,0,G06F
11782841,2023-10-10,Management of programming mode transitions to accommodate a constant size of data transfer between a host system and a memory sub-system,0,G06F|G11C
11782831,2023-10-10,Managing power loss in a memory device,0,G06F|Y02D
11782787,2023-10-10,Dynamic error control configuration for memory systems,0,G06F
11782727,2023-10-10,Read prediction during a system boot procedure,1,G06F|Y02D
11782725,2023-10-10,Mask field propagation among memory-compute tiles in a reconfigurable architecture,0,G06F
11782721,2023-10-10,Apparatuses and methods for ordering bits in a memory device,1,G06F|G11C
11782711,2023-10-10,Dynamic precision bit string accumulation,0,G06F
11782710,2023-10-10,"Execution or write mask generation for data selection in a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F
11782688,2023-10-10,Target architecture determination,0,G06F
11782643,2023-10-10,Partial execution of a write command from a host system,0,G06F
11782633,2023-10-10,Memory device and method for monitoring the performances of a memory device,0,G06F|G11C
11782627,2023-10-10,Read count scaling factor for data integrity scan,0,G06F|G11C
11782626,2023-10-10,"Systems, devices, techniques, and methods for data migration",0,G06F
11782608,2023-10-10,Error information signaling for memory,0,G06F
11782606,2023-10-10,Scanning techniques for a media-management operation of a memory sub-system,0,G06F
11782605,2023-10-10,Wear leveling for non-volatile memory using data write counters,0,G05D|G06F|G07C
11778101,2023-10-03,Performing an operation responsive to a voice call,0,H04M|H04W
11777864,2023-10-03,Transparent packet splitting and recombining,2,H04L
11777488,2023-10-03,Charge transfer between gate terminals of sub-threshold current reduction circuit transistors and related apparatuses and methods,0,G06F|G11C|H03K|Y02D
11777011,2023-10-03,"Integrated circuitry, method used in the fabrication of a vertical transistor, and method used in the fabrication of integrated circuitry",0,H01L|H10B|H10D
11776939,2023-10-03,Stacked light emitting diode (LED) display,0,G02F|H01L|H10H
11776926,2023-10-03,Combination-bonded die pair packaging and associated systems and methods,0,H01L
11776925,2023-10-03,"Methods of forming microelectronic devices, and related microelectronic devices and electronic systems",0,G11C|H01L|H10B|H10D
11776908,2023-10-03,Semiconductor die edge protection for semiconductor device assemblies and associated systems and methods,0,H01L
11776907,2023-10-03,Memory device having 2-transistor vertical memory cell and a common plate,1,G11C|H01L|H10B|H10D
11776877,2023-10-03,Methods of manufacturing stacked semiconductor die assemblies with high efficiency thermal paths,0,H01L
11776615,2023-10-03,Sequential SLC read optimization,0,G06F|G11C
11776584,2023-10-03,Bank and channel structure of stacked semiconductor device,0,G11C|H01L|H10B|H10D
11776278,2023-10-03,Autonomous vehicle object detection,1,G06F|G06V|H04W
11775816,2023-10-03,Storage and access of neural network outputs in automotive predictive maintenance,3,G06F|G06N
11775458,2023-10-03,Multiple memory type shared memory bus systems and methods,0,G06F|Y02D
11775422,2023-10-03,Logic remapping techniques for memory devices,0,G06F
11775389,2023-10-03,Deferred error-correction parity calculations,0,G06F
11775388,2023-10-03,Defect detection in memory based on active monitoring of read operations,0,G06F
11775387,2023-10-03,Cyclic redundancy check (CRC) retry for memory systems in compute express link (CXL) devices,0,G06F
11775383,2023-10-03,Enhanced bit flipping scheme,0,G06F|H03M
11775382,2023-10-03,Modified parity data using a poison data unit,0,G06F
11775381,2023-10-03,Redundancy metadata schemes for RAIN protection of large codewords,0,G06F
11775378,2023-10-03,Memory health status reporting,1,G01R|G06F|G11C
11775368,2023-10-03,Node coherency for storage related data,1,G06F
11775320,2023-10-03,Overflow detection and correction in state machine engines,0,G05B|G06F
11775308,2023-10-03,Extended tags for speculative and normal executions,0,G06F
11775300,2023-10-03,"Memory mapping for memory, memory modules, and non-volatile memory",0,G06F
11775296,2023-10-03,Mask patterns generated in memory from seed vectors,0,G06F|G11C
11775283,2023-10-03,Resilient software updates in secure storage devices,0,G06F
11775225,2023-10-03,Selective message processing by external processors for network data storage devices,6,G06F
11775218,2023-10-03,Management of power during memory device reset and initialization,0,G06F|G11C
11775217,2023-10-03,Adaptive and/or iterative operations in executing a read command to retrieve data from memory cells,2,G06F|G11C
11775216,2023-10-03,Media access operation command management using media buffers,0,G06F
11775208,2023-10-03,Partitions within snapshot memory for buffer and snapshot memory,0,G06F
11775207,2023-10-03,Techniques to perform a write operation,0,G06F
11775199,2023-10-03,Voltage resonance mitigation of memory dies,0,G06F|G11C
11775198,2023-10-03,Data erasure in memory sub-systems,0,G06F|G11C|H04L
11775188,2023-10-03,Communications to reclaim storage space occupied by proof of space plots in solid state drives,5,G06F
11775185,2023-10-03,Power budget arbitration for multiple concurrent access operations in a memory device,0,G06F|Y02D
11775181,2023-10-03,Read error recovery,0,G06F|G11C
11775179,2023-10-03,Enabling stripe-based operations for error recovery at a memory sub-system,3,G06F
11775038,2023-10-03,Systems and methods capable of bypassing non-volatile memory when storing firmware in execution memory,0,G06F
11770928,2023-09-26,Devices including floating vias,0,G11C|H01L|H10B
11770923,2023-09-26,Thin film transistor random access memory,0,G11C|H01L|H10B|H10D
11769816,2023-09-26,Ferroelectric assemblies and methods of forming ferroelectric assemblies,0,G11C|H01L|H10B|H10D
11769795,2023-09-26,Channel conduction in semiconductor devices,1,H01L|H10B|H10D
11769765,2023-09-26,Gate dielectric layer protection,0,H01L|H10D
11769752,2023-09-26,Stacked semiconductor die assemblies with substrate heat sinks and associated systems and methods,0,H01L
11769738,2023-09-26,"Apparatuses exhibiting enhanced stress resistance and planarity, and related microelectronic devices and memory devices",0,H01L
11769736,2023-09-26,Scribe structure for memory device,0,H01L|H10B
11769566,2023-09-26,Programming codewords for error correction operations to memory,0,G06F|G11C|H03K
11769534,2023-09-26,Flexible memory system with a controller and a stack of memory,0,G11C|H01L|Y02D
11769076,2023-09-26,Memory sub-system with a virtualized bus and internal logic to perform a machine learning operation,0,G06F|G06N
11769053,2023-09-26,Apparatuses and methods for operating neural networks,0,G06N|G11C
11768942,2023-09-26,License-protected boot device,0,G06F
11768798,2023-09-26,Multi-level hierarchical routing matrices for pattern-recognition processors,0,G06F|G06N|G06V|H03K
11768782,2023-09-26,Data bus duty cycle distortion compensation,0,G06F|G11C|H03K
11768770,2023-09-26,Cache memory addressing,0,G06F
11768768,2023-09-26,Memory mapping for hibernation,1,G05D|G06F|Y02D
11768766,2023-09-26,Metadata aware copyback for memory devices,1,G06F
11768765,2023-09-26,Host device physical address encoding,0,G06F|Y02D
11768764,2023-09-26,Wear-leveling scheme for memory subsystems,0,G06F
11768734,2023-09-26,Post error correction code registers for cache metadata,0,G06F
11768633,2023-09-26,Inversion refresh of physical memory location,0,G06F
11768631,2023-09-26,Rapid reliable file system access,0,G06F
11768629,2023-09-26,Techniques for memory system configuration using queue refill time,0,G06F
11768627,2023-09-26,Techniques for page line filler data,0,G06F
11768626,2023-09-26,Stencil data access from tile memory,0,G06F|G11C
11768619,2023-09-26,Voltage based combining of block families for memory devices,0,G06F|G11C
11768615,2023-09-26,Temperature-based media management for memory components,2,G06F|G11C
11768614,2023-09-26,Storage device operation orchestration,0,G06F
11768613,2023-09-26,Aggregation and virtualization of solid state drives,0,G06F|Y02D
11768603,2023-09-26,Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory,0,G06F|G11C
11768600,2023-09-26,Computing reduction and prefix sum operations in memory,0,G06F|G11C
11765890,2023-09-19,Semiconductor memory device and method of forming the same,0,G11C|H01L|H10B
11765451,2023-09-19,Image sensor selection,0,H04N
11764212,2023-09-19,Functional blocks implemented by integrated circuit,0,G11C|H01L|H10D
11764164,2023-09-19,Semiconductor device and method of forming the same,0,H01L|H10B
11764161,2023-09-19,Ground connection for semiconductor device assembly,1,H01L
11764152,2023-09-19,Semiconductor device having L-shaped conductive pattern,0,H01L
11764147,2023-09-19,Slit oxide and via formation techniques,0,H01L|H10B|H10N
11764146,2023-09-19,"Microelectronic devices with self-aligned interconnects, and related methods",0,H01L
11764096,2023-09-19,Method for semiconductor die edge protection and semiconductor die separation,0,H01L
11763910,2023-09-19,Multi-command memory accesses,0,G06F|G11C
11763908,2023-09-19,Memory system tester using test pad real time monitoring,0,G01R|G06F|G11C
11763906,2023-09-19,Degradation signaling for a memory device,1,G06F|G11C|H03K|H03L
11763900,2023-09-19,Resumption of program or erase operations in memory,0,G06F|G11C
11763896,2023-09-19,Preread and read threshold voltage optimization,0,G06F|G11C
11763895,2023-09-19,Power architecture for non-volatile memory,0,G06F|G11C
11763874,2023-09-19,Feedback for power management of a memory die using shorting,0,G06F|G11C
11763861,2023-09-19,Reduced pin status register,0,G06F|G11C
11763855,2023-09-19,Methods and apparatuses for aligning read data in a stacked semiconductor device,0,G11C|H01L|H10B
11763253,2023-09-19,Inventory management,0,G06N|G06Q
11762913,2023-09-19,Cursor seek operations using deleted record spans,0,G06F
11762798,2023-09-19,Aggregated and virtualized solid state drives with multiple host interfaces,0,G06F
11762786,2023-09-19,Low power area efficient divided clock shifter scheme for high latency designs,0,G06F|G11C
11762779,2023-09-19,Data block transfer with extended read buffering,0,G06F
11762771,2023-09-19,Advanced power off notification for managed memory,0,G01K|G06F|G11C|Y02D
11762767,2023-09-19,Storing highly read data at low impact read disturb pages of a memory device,0,G06F|G11C
11762661,2023-09-19,Counter for preventing completion of a thread including a non-blocking external device call with no-return indication,0,G06F
11762599,2023-09-19,Self adapting iterative read calibration to retrieve data from memory cells,2,G06F|G11C
11762596,2023-09-19,Data stream identification and processing in data storage device,0,G06F
11762592,2023-09-19,Receive-side crosstalk cancelation,0,G06F|G11C
11762589,2023-09-19,Dynamic read-level thresholds in memory systems,0,G01K|G06F|G11C
11762585,2023-09-19,Operating a memory array based on an indicated temperature,0,G06F|G11C
11762582,2023-09-19,Background operations in memory,0,G06F|G11C
11762577,2023-09-19,Edge compute components under a memory array,0,G06F|G11C
11762567,2023-09-19,Runtime memory allocation to avoid and delay defect effects in memory sub-systems,0,G06F
11762565,2023-09-19,Reset interception to avoid data loss in storage device resets,0,G06F
11762553,2023-09-19,Runtime selection of memory devices and storage devices in a disaggregated memory system,0,G06F
11762443,2023-09-19,Power management for memory device,0,G06F|Y02D
11758676,2023-09-12,Folding device stand for portable devices,0,F16M|G06F|H05K
11757851,2023-09-12,Secure message including a vehicle private key,0,G05D|G06N|H04L|H04W
11757632,2023-09-12,Generating a random value based on a noise characteristic of a memory cell,0,G06F|G11C|H04L
11757061,2023-09-12,Microelectronic workpiece processing systems and associated methods of color correction,0,B05C|H01L|H10H
11756844,2023-09-12,"Semiconductor device with a protection mechanism and associated systems, devices, and methods",1,H01L
11756826,2023-09-12,Forming terminations in stacked memory arrays,0,H01L|H10B
11756792,2023-09-12,Apparatus having integrated circuit well structures of vertical and/or retrograde profiles,0,G11C|H01L|H10B|H10D
11756635,2023-09-12,Decision for executing full-memory refresh during memory sub-system power-on stage,0,G06F|G11C
11756626,2023-09-12,Memory die resource management,0,G06F|G11C
11756597,2023-09-12,Power-on read demarcation voltage optimization,0,G06F|G11C
11756596,2023-09-12,Transition structures for three-dimensional memory arrays,0,G11C|H01L|H10B
11755884,2023-09-12,Distributed machine learning with privacy protection,1,G06N
11755515,2023-09-12,Translation system for finer grain memory architectures,0,G06F|H01L
11755514,2023-09-12,Transaction identification,0,G06F|H04L
11755495,2023-09-12,Storing a logical-to-physical mapping in NAND memory,2,G06F|G11C
11755491,2023-09-12,Mapping supporting non-sequential writes at sequentially-written memory devices,0,G06F
11755490,2023-09-12,Unmap operation techniques,0,G06F
11755488,2023-09-12,Demand delay and data value correlated memory pre-fetching systems and methods,0,G06F
11755478,2023-09-12,Block family combination and voltage bin selection,0,G06F|G11C|Y02D
11755472,2023-09-12,Periodic flush in memory component that is using greedy garbage collection,0,G06F|G11C|Y02D
11755412,2023-09-12,Semiconductor device with modified command and associated methods and systems,0,G06F|G11C
11755408,2023-09-12,Systems for estimating bit error rate (BER) of encoded data using neural networks,5,G06F|G06N
11755406,2023-09-12,Error identification in executed code,0,B60W|G06F
11755350,2023-09-12,Controller for a memory component,0,G01R|G06F
11755250,2023-09-12,Write type indication command,0,G06F
11755237,2023-09-12,Overwriting at a memory system,2,G06F|G11C
11755227,2023-09-12,Command batching for a memory sub-system,0,G06F
11755210,2023-09-12,Unauthorized memory access mitigation,1,G06F
11755206,2023-09-12,Bank to bank data transfer,1,G06F|G11C|Y02D
11755093,2023-09-12,Power disable of memory sub-system,0,G06F|G11C
11753047,2023-09-12,Impaired driver assistance,0,B60K|B60W|G01S|G06N
11751408,2023-09-05,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",5,G11C|H01L|H10B|H10N
11751393,2023-09-05,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B|H10D
11751383,2023-09-05,"Methods of forming microelectronic devices, and related microelectronic devices and electronic systems",0,G11C|H01L|H10B
11751357,2023-09-05,Apparatus including thermal management mechanism and methods of manufacturing the same,0,G06F|H05K
11751031,2023-09-05,Wirelessly utilizable memory,0,G06F|H04W
11750218,2023-09-05,Iterative error correction with adjustable parameters after a threshold number of iterations,0,G06F|H03M
11750188,2023-09-05,Output driver with strength matched power gating,0,G06F|G11C|H03K
11749666,2023-09-05,Semiconductor die assemblies having molded underfill structures and related technology,0,H01L
11749665,2023-09-05,Face-to-face semiconductor device with fan-out porch,0,H01L
11749357,2023-09-05,Feedback for power management of a memory die using capacitive coupling,0,G06F|G11C
11749353,2023-09-05,Managing sub-block erase operations in a memory sub-system,1,G06F|G11C
11749334,2023-09-05,Memory management based on temperature and storage media availability,0,G06F|G11C
11749325,2023-09-05,Memory device having an enhanced ESD protection and a secure access from a testing machine,0,G01R|G11C|H01L
11749322,2023-09-05,Copy data in a memory system with artificial intelligence mode,0,G06F|G06N|G11C
11749318,2023-09-05,Interface protocol configuration for memory,0,G06F|G11C
11749316,2023-09-05,Providing power availability information to memory,1,G06F|G11C|Y02D
11748626,2023-09-05,Storage devices with neural network accelerators for automotive predictive maintenance,3,G01S|G06F|G06N
11748276,2023-09-05,Refresh and access modes for memory,1,G06F|G11C
11748273,2023-09-05,Secure data communication with memory sub-system,0,G06F|H04L
11748271,2023-09-05,Data security for memory and computing systems,0,G06F
11748262,2023-09-05,Predictive data storage hierarchical memory systems and methods,0,G06F|G06N
11748220,2023-09-05,Transmission link testing,0,G06F
11748191,2023-09-05,Techniques for error correction at a memory device,0,G06F
11748112,2023-09-05,Configurable media structure,0,G06F|G11C|Y02D
11748100,2023-09-05,Processing in memory methods for convolutional operations,0,G06F|G06N
11748033,2023-09-05,Transaction management using metadata,0,G06F|Y02D
11748021,2023-09-05,Scrub rate control for a memory device,0,G06F
11748013,2023-09-05,Grouping blocks based on power cycle and power on time,0,G06F|G11C
11748008,2023-09-05,Changing of memory components to be used for a stripe based on an endurance condition,0,G06F
11748005,2023-09-05,Transferring memory system data to an auxiliary array,0,G06F|Y02D
11747994,2023-09-05,Power loss protection of data in memory devices,0,G06F|Y02D
11747992,2023-09-05,Memory wear management,0,G06F|Y02D
11747982,2023-09-05,On-demand memory page size,0,G06F|Y02D
11747843,2023-09-05,Power supply voltage drop compensation,0,G05F|G06F|G11C
11745281,2023-09-05,Solder removal from semiconductor devices,0,B23K|H01L
11744076,2023-08-29,"Integrated assemblies, and methods of forming integrated assemblies",0,H01L|H10B
11744069,2023-08-29,Integrated circuitry and method used in forming a memory array comprising strings of memory cells,1,H01L|H10B
11743595,2023-08-29,Method and apparatus providing pixel array having automatic light control pixels and image capture pixels,0,H04N|H10F
11742328,2023-08-29,"Thermally efficient semiconductor device assemblies including interposers carrying a subset of the external contacts of the assembly, and methods of making the same",0,H01L
11742309,2023-08-29,Bump coplanarity for semiconductor device assembly and methods of manufacturing the same,0,H01L
11742306,2023-08-29,"Layouts for pads and conductive lines of memory devices, and related devices, systems, and methods",0,G11C|H01L
11742282,2023-08-29,Conductive interconnects,0,H01L|H10B
11742281,2023-08-29,Apparatuses and methods for protecting transistor in a memory circuit,0,H01L|H10B|H10D
11742252,2023-08-29,Shielded fan-out packaged semiconductor device and method of manufacturing,0,H01L
11742250,2023-08-29,Test circuit for detecting parasitic capacitance of TSV,0,G01R|G11C|H01L
11742230,2023-08-29,Contaminant detection tools including nebulizer and related methods,0,G01N|H01J|H01L
11742053,2023-08-29,Managing execution of a scrub operation in view of an operating characteristic of a memory subsystem,0,G06F|G11C
11742042,2023-08-29,Program pulse control using environmental parameters,0,G06F|G11C
11742027,2023-08-29,Dynamic program erase targeting with bit error rate,0,G06F|G11C
11741710,2023-08-29,Accelerated video processing for feature recognition via an artificial neural network configured in a data storage device,0,G06N|G06V
11741014,2023-08-29,Methods and systems for handling data received by a state machine engine,0,G06F|G06N
11741013,2023-08-29,Prefetch buffer of memory sub-system,0,G06F
11741012,2023-08-29,Stacked memory device system interconnect directory-based cache coherence methodology,0,G06F|G11C|H01L
11741008,2023-08-29,Disassociating memory units with a host system,0,G06F
11740987,2023-08-29,Automatic chip initialization retry,0,G06F
11740970,2023-08-29,Dynamic adjustment of data integrity operations of a memory system based on error rate classification,2,G06F|G06N|G11C|H03M
11740964,2023-08-29,Direct-input redundancy scheme with dedicated error correction code circuit,0,G06F|G11C
11740963,2023-08-29,Methods and system with dynamic ECC voltage and frequency,0,G06F|G11C|Y02D
11740961,2023-08-29,Data recovery using dynamic segment ordering,0,G06F
11740959,2023-08-29,Dynamic voltage setting optimization during lifetime of a memory device,1,G06F|G11C
11740957,2023-08-29,Prioritization of error control operations at a memory sub-system,0,G06F
11740956,2023-08-29,Probabilistic data integrity scan with an adaptive scan frequency,0,G06F|G11C
11740929,2023-08-29,Registering a custom atomic operation with the operating system,5,G06F|Y02D
11740899,2023-08-29,In-memory associative processing system,1,G06F|G11C
11740871,2023-08-29,Binary parallel adder and multiplier,0,G06F
11740837,2023-08-29,Storage traffic pattern detection in memory devices,0,G06F
11740833,2023-08-29,Throttle response signals from a memory system,0,G06F
11740819,2023-08-29,Variable width superblock addressing,0,G06F
11740814,2023-08-29,Quick activate for memory sensing,0,G06F|G11C
11740812,2023-08-29,Data storage device idle time processing,0,G06F|Y02D
11740805,2023-08-29,Selective relocation of data of a subset of a data block based on distribution of reliability statistics,0,G06F|Y02D
11740800,2023-08-29,Alleviating memory hotspots on systems with multiple memory controllers,0,G06F
11740797,2023-08-29,Non-deterministic memory protocol,0,G06F
11740795,2023-08-29,Configurable link interfaces for a memory device,0,G06F|G11C|Y02D
11740793,2023-08-29,Predictive data pre-fetching in a data storage device,2,G06F|G06N
11740685,2023-08-29,Thermal leveling,0,G06F|Y02D
11740683,2023-08-29,Power management,0,G06F|G11C
11740679,2023-08-29,Adaptive sleep transition techniques,0,G06F|Y02D
11738804,2023-08-29,Training a vehicle to accommodate a driver,0,B60W|B62D|G06F|G06N|G06V|G07C
11736453,2023-08-22,Secure key storage devices,0,H04L
11736276,2023-08-22,Delegation of cryptographic key to a memory sub-system,0,H04L
11735568,2023-08-22,Semiconductor die stacks and associated systems and methods,0,G11C|H01L
11735549,2023-08-22,Methods and systems for manufacturing pillar structures on semiconductor devices,0,H01L
11735540,2023-08-22,Apparatuses including dummy dice,0,H01L
11735528,2023-08-22,Semiconductor memory stacks connected to processing units and associated systems and methods,0,G11C|H01L
11735479,2023-08-22,"Assemblies containing PMOS decks vertically-integrated with NMOS decks, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11735473,2023-08-22,"Methods for forming memory devices, and associated devices and systems",0,G11C|H01L|H10B|H10N
11735416,2023-08-22,Electronic devices comprising crystalline materials and related memory devices and systems,0,H01L|H10D
11735272,2023-08-22,Noise reduction during parallel plane access in a multi-plane memory device,0,G06F|G11C
11735267,2023-08-22,Managing pre-programming of a memory device for a reflow process,1,G06F|G11C
11734205,2023-08-22,Parallel iterator for machine learning frameworks,0,G06F|G06N
11734198,2023-08-22,Multiple memory type memory module systems and methods,0,G06F
11734195,2023-08-22,Adjustable memory operation settings based on memory sub-system operating requirements,0,G06F|G11C
11734193,2023-08-22,Exclusion regions for host-side memory address translation,0,G06F|Y02D
11734191,2023-08-22,User process identifier based address translation,0,G06F
11734190,2023-08-22,Generating codewords with diverse physical addresses for 3DXP memory devices,0,G06F
11734189,2023-08-22,Caching of logical-to-physical mapping information in a memory sub-system,3,G06F
11734184,2023-08-22,Effective avoidance of line cache misses,0,G06F
11734173,2023-08-22,Memory access bounds checking for a programmable atomic operator,0,G06F
11734170,2023-08-22,Host-resident translation layer validity check,0,G06F
11734131,2023-08-22,Memory device having redundant media management capabilities,0,G06F
11734094,2023-08-22,Memory component quality statistics,0,G06F
11734071,2023-08-22,Memory sub-system tier allocation,0,G06F
11734049,2023-08-22,Protected regions management of memory,0,A61B|A61F|A61M|G06F|H04L
11734015,2023-08-22,Cache systems and circuits for syncing caches or cache sets,0,G06F
11733967,2023-08-22,Split and duplicate ripple circuits,0,G06F
11733929,2023-08-22,Memory system with dynamic calibration using a variable adjustment mechanism,0,G06F|G11C
11733928,2023-08-22,Read sample offset bit determination in a memory sub-system,0,G06F|G11C
11733925,2023-08-22,Enabling multiple data capacity modes at a memory sub-system,0,G06F
11733923,2023-08-22,Generating command snapshots in memory devices,1,G06F
11733915,2023-08-22,Systems and methods for adaptive read training of three dimensional memory,0,G06F|G11C
11733913,2023-08-22,Balancing data for storage in a memory device,0,G06F|G11C
11733910,2023-08-22,Memory sub-system data loss prediction,0,G06F
11733896,2023-08-22,Reliability scan assisted voltage bin selection,0,G06F|G11C
11733892,2023-08-22,Partial superblock memory management,0,G06F|G11C
11733887,2023-08-22,Write training in memory devices by adjusting delays based on data patterns,0,G06F|G11C
11733884,2023-08-22,Managing storage reduction and reuse with failing multi-level memory cells,0,G06F
11733873,2023-08-22,Wear leveling in solid state drives,0,G06F|G11C|Y02D
11733763,2023-08-22,Intelligent low power modes for deep learning accelerator and random access memory,0,G06F|G06N|Y02D
11731231,2023-08-22,"Polishing system, polishing pad, and related methods",0,B24B|H01L
11729964,2023-08-15,Methods of forming an apparatus including laminate spacer structures,0,H01L|H10B|H10D
11729318,2023-08-15,Directing communication of data from an image sensor,0,G06F|H04N
11728997,2023-08-15,Cloud-based creation of a customer-specific symmetric key activation database,1,H04L
11728987,2023-08-15,Secure vehicular part communication,0,B60C|H04L
11728982,2023-08-15,Single-use password generation,0,H04L
11728813,2023-08-15,Memory device processing,1,G06F|G11C|H03K|Y02D
11728555,2023-08-15,Rectangular waveguide communication between memory and processor,0,G06F|H01P|H05K
11728387,2023-08-15,"Semiconductor devices comprising continuous crystalline structures, and related memory devices and systems",0,C30B|H01L|H10B|H10D
11728315,2023-08-15,Methods and systems for improving power delivery and signaling in stacked semiconductor devices,0,H01L
11728307,2023-08-15,"Semiconductor interconnect structures with conductive elements, and associated systems and methods",0,H01L
11728276,2023-08-15,Semiconductor devices having integrated optical components,1,G02B|H01L|H10F
11728263,2023-08-15,Integrated assemblies having conductive-shield-structures between linear-conductive-structures,0,H01L|H10B
11727999,2023-08-15,Zone swapping for wear leveling memory,0,G06F|G11C
11727997,2023-08-15,RPMB improvements to managed NAND,0,G06F|G11C|H04L
11727979,2023-08-15,"Methods of reducing clock domain crossing timing violations, and related devices and systems",0,G06F|G11C
11727969,2023-08-15,Memory sub-system managing remapping for misaligned memory components,0,G06F|G11C
11727964,2023-08-15,Arithmetic operations in memory,0,G06F|G11C
11727963,2023-08-15,Apparatuses and methods for performing logical operations using sensing circuitry,0,G06F|G11C
11727127,2023-08-15,Secure storage device verification with multiple computing devices,0,G06F|H04L
11726923,2023-08-15,Memory device with cryptographic kill switch,2,G06F|H04L
11726919,2023-08-15,Dynamic L2P cache,0,G06F|Y02D
11726914,2023-08-15,Bias control for a memory device,0,G06F
11726908,2023-08-15,Garbage collection in a memory sub-system during a low battery state,0,G06F
11726874,2023-08-15,Storing critical data at a memory system,0,G06F
11726873,2023-08-15,Handling memory errors identified by microprocessors,1,G06F
11726869,2023-08-15,Performing error control operation on memory component for garbage collection,1,G06F|Y02D
11726867,2023-08-15,Multi-page parity protection with power loss handling,0,G06F
11726866,2023-08-15,Spare substitution in memory system,0,G06F|G11C
11726865,2023-08-15,Bit and signal level mapping,0,G06F
11726863,2023-08-15,Memory data correction using multiple error control operations,0,G06F|G11C
11726815,2023-08-15,Scheduling command execution,0,G06F
11726795,2023-08-15,Concurrent image measurement and execution,0,G06F
11726791,2023-08-15,Generating and executing a control flow,1,G06F|G11C
11726784,2023-08-15,Patient monitoring using edge servers having deep learning accelerator and random access memory,1,A61B|G06F|G06N|G16H|H04L
11726719,2023-08-15,Compound feature generation in classification of error rate of data retrieved from memory cells,2,G06F|G11C
11726718,2023-08-15,Temperature-based storage system organization,0,G01K|G06F
11726716,2023-08-15,Internal commands for access operations,0,G06F
11726714,2023-08-15,Content-addressable memory for signal development caching in a memory device,0,G06F|G11C
11726703,2023-08-15,Extending size of memory unit,0,G06F
11726698,2023-08-15,Data logging sub-system for memory sub-system controller,0,G06F
11726690,2023-08-15,Independent parallel plane access in a multi-plane memory device,0,G06F|G11C
11726689,2023-08-15,Time-based combining for block families of a memory device,0,G06F|G11C|Y02D
11726685,2023-08-15,Recovery of memory device from a reduced power state,0,G06F|G11C|Y02D
11726678,2023-08-15,Configurable solid state drive with multiple form factors,0,G06F
11726671,2023-08-15,Memory access mode selection,0,G06F
11726669,2023-08-15,Coherency locking schemes,0,G06F
11726541,2023-08-15,Feedback for power management of a memory die using a dedicated pin,0,G06F|G11C
11723150,2023-08-08,Surface mount device bonded to an inner layer of a multi-layer substrate,0,H01L|H05K
11722323,2023-08-08,Physical unclonable function with NAND memory array,0,G06F|G11C|H04L
11722138,2023-08-08,Dynamic power and thermal loading in a chiplet-based system,0,G06F|H01L|H03K|Y02D
11721790,2023-08-08,Solid state lighting devices with accessible electrodes and methods of manufacturing,1,H01L|H10H
11721742,2023-08-08,Memory modules and memory packages including graphene layers for thermal management,0,H01L|H05K|H10D
11721658,2023-08-08,Semiconductor device packages with angled pillars for decreasing stress,0,H01L
11721629,2023-08-08,Memory device including staircase structure having conductive pads,0,H01L|H10B
11721606,2023-08-08,Memory device with high resistivity thermal barrier,0,H01L
11721405,2023-08-08,Multi-level signaling for a memory device,0,G11C|H04L
11721400,2023-08-08,Current monitoring in semiconductor packages,0,G01R|G06F|G11C|Y02D
11721399,2023-08-08,Memory system with dynamic calibration using a trim management mechanism,0,G06F|G11C
11721388,2023-08-08,Large file integrity techniques,0,G06F|G11C
11721385,2023-08-08,Dynamic power distribution for stacked memory,0,G11C|H01L
11721145,2023-08-08,Secure wireless lock-actuation exchange,0,B60R|G07C|H04L|H04W
11720719,2023-08-08,Apparatuses and methods for signal encryption in high bandwidth memory,0,G06F|G11C
11720690,2023-08-08,Modification of a segment of data based on an encryption operation,0,G06F|H04L
11720681,2023-08-08,Firmware execution profiling and verification,0,G06F
11720502,2023-08-08,Codeword rotation for zone grouping of media codewords,0,G06F|H03M|Y02D
11720493,2023-08-08,Cache management based on memory device over-provisioning,0,G06F
11720490,2023-08-08,Managing host input/output in a memory system executing a table flush,1,G06F
11720489,2023-08-08,Scheme to improve efficiency of device garbage collection in memory devices,0,G06F
11720475,2023-08-08,Debugging dataflow computer architectures,0,G06F
11720463,2023-08-08,Managing memory objects that are assigned a respective designation,0,G06F
11720446,2023-08-08,Method of demand scrubbing by placing corrected data in memory-side cache,4,G06F
11720443,2023-08-08,Error correction management for a memory device,0,G06F|G11C
11720439,2023-08-08,Media scrubber in memory system,0,G06F|G11C
11720438,2023-08-08,Recording and decoding of information related to memory errors identified by microprocessors,0,G06F
11720417,2023-08-08,Distributed inferencing using deep learning accelerators with integrated random access memory,1,G06F|G06N
11720359,2023-08-08,Large data read techniques,0,G06F|Y02D
11720352,2023-08-08,Flexible command pointers to microcode operations,0,G06F
11720289,2023-08-08,Block family tracking for memory devices,0,G06F|G11C
11720286,2023-08-08,Extended cross-temperature handling in a memory sub-system,0,G06F
11720284,2023-08-08,Low latency storage based on data size,0,G06F
11720282,2023-08-08,Stack management in memory systems,0,G06F|Y02D
11720281,2023-08-08,Status information retrieval for a memory device,0,G06F
11720278,2023-08-08,Data removal marking in a memory device,0,G06F|Y02D
11720273,2023-08-08,Codeword error leveling for 3DXP memory devices,0,G06F
11720268,2023-08-08,Managing a mode to access a memory component or a logic component for machine learning computation in a memory sub-system,0,G06F|G06N
11720262,2023-08-08,Power management based on detected voltage parameter levels in a memory sub-system,0,G06F|Y02D
11720261,2023-08-08,Transferring memory system data to a host system,0,G06F|Y02D
11720259,2023-08-08,Selective dummy writes for asynchronous power loss handling in memory devices,0,G06F|G11C
11720258,2023-08-08,Memory bypass for error detection and correction,1,G06F
11720253,2023-08-08,Access of a memory system based on fragmentation,0,G06F
11720163,2023-08-08,Providing energy information to memory,0,G06F|G11C
11720059,2023-08-08,"Method, apparatus and system providing holographic layer as micro-lens and color filter array in an imager",0,G03H|H04N|H10F
11716194,2023-08-01,Vehicle communication for authorized entry,0,G07C|H04L
11716104,2023-08-01,Wireless devices and systems including examples of mismatch correction scheme,2,H04B|H04L
11716096,2023-08-01,Memory error correction based on layered error detection,0,G06F|H03M
11715732,2023-08-01,Semiconductor device having well contact diffusion region supplying well potential,0,H01L|H10D
11715725,2023-08-01,Semiconductor device assemblies with electrically functional heat transfer structures,0,H01L|H10D
11715704,2023-08-01,Scribe structure for memory device,0,H01L|H10B
11715696,2023-08-01,Semiconductor devices with recessed pads for die stack interconnections,1,H01L
11715692,2023-08-01,"Microelectronic devices including conductive rails, and related methods",1,H01L|H10B|H10D
11715685,2023-08-01,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",1,G11C|H01L|H10B
11715547,2023-08-01,Scan optimization using data selection across wordline of a memory array,0,G06F|G11C
11715545,2023-08-01,In-system test of a memory device,0,B60R|F16H|G06F|G11C
11715541,2023-08-01,Workload adaptive scans for memory sub-systems,0,G06F|G11C
11715502,2023-08-01,Voltage generation circuits,0,G05F|G06F|G11C|Y02D
11715500,2023-08-01,Interconnection for memory electrodes,0,G11C|H01L|H10B|H10D|H10N
11714925,2023-08-01,Assuring integrity and secure erasure of critical security parameters,0,G06F|G11C
11714781,2023-08-01,Fuseload architecture for system-on-chip reconfiguration and repurposing,0,G06F
11714757,2023-08-01,Firmware loading for a memory controller,0,G06F|Y02D
11714748,2023-08-01,Managing power loss recovery using an oldest section write policy for an address mapping table in a memory sub-system,2,G06F
11714736,2023-08-01,Relative humidity sensor,0,G06F|H05K
11714722,2023-08-01,Power loss recovery for memory devices,0,G06F
11714714,2023-08-01,Techniques for non-deterministic operation of a stacked memory system,1,G06F|G11C
11714712,2023-08-01,Extended error correction in storage device,0,G06F|G11C|H03M
11714711,2023-08-01,Memory device with status feedback for error correction,1,G06F
11714710,2023-08-01,Providing data of a memory system based on an adjustable error rate,0,G06F|G11C
11714709,2023-08-01,Enhanced block management for a memory subsystem,1,G06F|G11C
11714704,2023-08-01,Modified checksum using a poison data pattern,0,G06F
11714697,2023-08-01,Reset and replay of memory sub-system controller in a memory sub-system,0,G06F
11714655,2023-08-01,Pipeline merging in a circuit,0,G06F
11714640,2023-08-01,Bit string operations in memory,0,G06F|G11C|H03M
11714605,2023-08-01,Acceleration circuitry,1,G06F
11714580,2023-08-01,Dynamic background scan optimization in a memory sub-system,0,G06F|G11C
11714577,2023-08-01,Snap read optimization for media management for a memory sub-system,0,G06F
11714576,2023-08-01,Memory bus drive defect detection,0,G06F
11714574,2023-08-01,Managing memory command engine using command sequence analysis,0,G06F
11714563,2023-08-01,Volatile register to detect power loss,0,G06F|Y02D
11714562,2023-08-01,Journal scheme for two-pass programming memory devices,0,G06F
11714553,2023-08-01,Namespaces allocation in non-volatile memory devices,0,G06F|Y02D
11714547,2023-08-01,Trims for memory performance targets of applications,0,G06F
11711797,2023-07-25,Method and device capable of executing instructions remotely in accordance with multiple logic units,0,G06F|H04B|H04W
11711488,2023-07-25,Configurable storage granularity for video/image recording,0,G06F|H04N
11710888,2023-07-25,Millimeter wave antenna and EMI shielding integrated with fan-out package,0,H01L|H01Q
11710732,2023-07-25,Back-to-back solid state lighting devices and associated methods,0,H01L|H05K|H10H
11710722,2023-07-25,Semiconductor assemblies with systems and methods for managing high die stack structures,0,H01L
11710702,2023-07-25,Substrate-free semiconductor device assemblies with multiple semiconductor devices and methods for making the same,1,H01L
11710693,2023-07-25,Wafer level package utilizing molded interposer,1,H01L
11710532,2023-07-25,Safety and correctness data reading in non-volatile memory devices,0,G06F|G11C
11710527,2023-07-25,Mitigating a voltage condition of a memory cell in a memory sub-system,0,G06F|G11C
11710524,2023-07-25,Apparatuses and methods for organizing data in a memory device,1,G06F|G11C|H01L
11709796,2023-07-25,Data input/output operations during loop execution in a reconfigurable compute fabric,1,G06F
11709775,2023-07-25,Write data for bin resynchronization after power loss,0,G01R|G06F|G11C
11709771,2023-07-25,Self-seeded randomizer for data randomization in flash memory,1,G06F|G11C|H04L
11709734,2023-07-25,Error correction with syndrome computation in a memory device,5,G06F|H03M
11709733,2023-07-25,Metadata-assisted encoding and decoding for a memory sub-system,0,G06F|H03M
11709732,2023-07-25,Mitigating read disturb effects in memory devices,2,G06F
11709731,2023-07-25,Direct-input redundancy scheme with adaptive syndrome decoder,0,G06F|G11C|H03M
11709730,2023-07-25,Transmission failure feedback schemes for reducing crosstalk,0,G06F|G11C
11709729,2023-07-25,Performing error checking operations on encrypted write data in a memory sub-system,0,G06F
11709727,2023-07-25,Managing error-handling flows in memory devices,2,G06F|G11C
11709715,2023-07-25,Memory pooling between selected memory resources,0,G06F|H04L|H04W
11709673,2023-07-25,Bit string operations in memory,0,G06F|G11C|H03M
11709634,2023-07-25,Multiplexed signal development in a memory device,0,G06F|G11C
11709633,2023-07-25,Adjusting scan event thresholds to mitigate memory errors,1,G06F|G11C
11709632,2023-07-25,Input/output size control between a host system and a memory sub-system,0,G06F|G11C
11709631,2023-07-25,Read-modify-write data consistency management,0,G06F
11709625,2023-07-25,Optimization of power usage of data storage devices,3,G01K|G06F|G06N|G07C
11709622,2023-07-25,Performing scrambling operations based on a physical block address of a memory sub-system,0,G06F|G11C
11709617,2023-07-25,Multi-stage memory device performance notification,0,G06F
11709616,2023-07-25,Adjusting a preprogram voltage based on use of a memory device,1,G06F|G11C
11709613,2023-07-25,Data migration for memory operation,0,G06F
11709605,2023-07-25,Storing zones in a zone namespace on separate planes of a multi-plane memory device,0,G06F
11709602,2023-07-25,Adaptively performing media management operations on a memory device,0,G06F
11709601,2023-07-25,Redundancy metadata for multi-plane memory access failure,0,G06F
11709538,2023-07-25,Minimizing power loss and reset time with media controller suspend,0,G06F|Y02D
11706934,2023-07-18,Cross-point memory array and related fabrication techniques,0,G11C|H01L|H10B|H10N
11706924,2023-07-18,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11706918,2023-07-18,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11706909,2023-07-18,Integrated assemblies comprising memory cells and shielding material between the memory cells,1,H01L|H10B
11706336,2023-07-18,Managing spoofed calls to mobile devices,0,H04L|H04M
11706317,2023-07-18,Optimization of data access and communication in memory systems,2,G06F|G06N|H04L
11705925,2023-07-18,Dynamic bit flipping order for iterative error correction,0,G06F|H03M
11705432,2023-07-18,"Stacked die package including a first die coupled to a substrate through direct chip attachment and a second die coupled to the substrate through wire bonding, and related methods and devices",0,G11C|H01L
11705429,2023-07-18,Redundant through-silicon vias,0,G11C|H01L|H10B
11705425,2023-07-18,Thermocompression bond tips and related apparatus and methods,0,H01L
11705421,2023-07-18,Apparatus including solder-core connectors and methods of manufacturing the same,0,H01L
11705403,2023-07-18,Memory device including support structures,0,H01L|H10B
11705385,2023-07-18,Memory arrays and methods used in forming a memory array and conductive through-array-vias (TAVs),0,H01L|H10B|H10D
11705367,2023-07-18,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, electronic systems, and additional methods",3,H01L|H10B
11705216,2023-07-18,Data redirection upon failure of a program operation,1,G06F|G11C
11705215,2023-07-18,Memory sub-system with background scan and histogram statistics,0,G06F|G11C
11705211,2023-07-18,Methods and systems for improving access to memory cells,0,G06F|G11C
11705208,2023-07-18,Read level calibration in memory devices using embedded servo cells,0,G06F|G11C
11705201,2023-07-18,Log data storage for flash memory,0,G06F|G11C
11705173,2023-07-18,Address bits with reduced hamming distance,0,G06F|G11C|H03M
11704599,2023-07-18,System for performing a machine learning operation using microbumps,1,G06F|G06N|G11C|H01L
11704444,2023-07-18,Managing encryption keys per logical block on a persistent memory device,1,G06F
11704260,2023-07-18,Memory controller,0,G06F
11704256,2023-07-18,Facilitating sequential reads in memory sub-systems,0,G06F
11704255,2023-07-18,Semiconductor device with secure access key and associated methods and systems,0,G06F|G11C
11704254,2023-07-18,Host side caching security for flash memory,0,G06F|Y02D
11704252,2023-07-18,Dual address encoding for logical-to-physical mapping,0,G06F|G11C|Y02D
11704247,2023-07-18,Enhanced duplicate write data tracking for cache memory,0,G06F
11704217,2023-07-18,Charge loss scan operation management in memory devices,0,G06F
11704210,2023-07-18,Custom error recovery in selected regions of a data storage device,0,G06F
11704204,2023-07-18,High-reliability non-volatile memory using a voting mechanism,0,G06F|Y02D
11704196,2023-07-18,Reduced parity data management,0,G06F|G11C
11704179,2023-07-18,Regression-based calibration and scanning of data units,0,G06F|G11C
11704178,2023-07-18,Estimating a bit error rate of data stored by a memory subsystem using machine learning,0,G06F|G06N|G11C
11704130,2023-07-18,Indexing external memory in a reconfigurable compute fabric,0,G06F|G11C
11704070,2023-07-18,Managed NAND data compression,0,G06F|G11C|Y02D
11704060,2023-07-18,Split protocol approaches for enabling devices with enhanced persistent memory region access,0,G06F
11704057,2023-07-18,Memory sub-systems including memory devices of various latencies and capacities,0,G06F
11704049,2023-07-18,Optimized command sequences,1,G06F
11704047,2023-07-18,Temperature readings for memory devices to reduce temperature compensation errors,0,G01K|G06F|G11C
11704032,2023-07-18,Switchable lane directions between a host system and a memory system,0,G06F
11704029,2023-07-18,Elastic persistent memory regions,0,G06F
11704028,2023-07-18,Asynchronous power loss impacted data structure,0,G06F|G11C
11704025,2023-07-18,Solid state storage device with variable logical capacity based on memory lifecycle,0,G06F|G11C
11704024,2023-07-18,Multi-level wear leveling for non-volatile memory,0,G06F
11702086,2023-07-18,Intelligent recording of errant vehicle behaviors,4,B60W|G06F|G06N|G06V|G07C
11702001,2023-07-18,Detect and alert of forgotten items left in a vehicle,1,B60Q|B60R|G06N|G06T|G06V|G08B
11700732,2023-07-11,Memory device including different dielectric structures between blocks,0,H01L|H10B
11700730,2023-07-11,Three dimensional memory and methods of forming the same,1,G11C|H01L|H10B|H10D|H10N
11700118,2023-07-11,Public key protection techniques,0,H04L
11699652,2023-07-11,Microelectronic devices and electronic systems,2,G11C|H01L|H10B
11699498,2023-07-11,Managing probabilistic data integrity scan intervals,0,G06F|G11C
11698970,2023-07-11,Double wrapping for verification,0,G06F|H04L
11698876,2023-07-11,Quality of service control of logical devices for a memory sub-system,0,G06F
11698870,2023-07-11,Memory module data buffer,0,G06F|G11C
11698867,2023-07-11,Using P2L mapping table to manage move operation,0,G06F
11698864,2023-07-11,Memory access collision management on a shared wordline,1,G06F|G11C
11698862,2023-07-11,Three tiered hierarchical memory systems,0,G06F|Y02D
11698858,2023-07-11,Prediction based garbage collection,1,G06F|G06N
11698856,2023-07-11,Maintaining sequentiality for media management of a memory sub-system,0,G06F
11698853,2023-07-11,Saturating local cache in memory-compute systems,0,G06F
11698832,2023-07-11,Selective sampling of a data unit during a program erase cycle based on error rate change patterns,0,G06F|G11C
11698831,2023-07-11,"Methods for error count reporting with scaled error count information, and memory devices employing the same",0,G06F|G11C
11698826,2023-07-11,Fatal error logging in a memory device,0,G06F
11698791,2023-07-11,On-demand programmable atomic kernel loading,0,G06F|Y02D
11698758,2023-07-11,Selective compression circuitry in a memory device,0,G06F|G11C
11698756,2023-07-11,Cache-based memory read commands,0,G06F
11698752,2023-07-11,Retransmitting messages based on command queue depth in a memory subsystem,0,G06F
11698747,2023-07-11,Pulse amplitude modulation (PAM) for multi-host support in a memory sub-system,0,G06F|G11C
11698746,2023-07-11,Journal scheme for a memory sub-system,0,G06F
11698742,2023-07-11,Garbage collection in a memory component using an adjusted parameter,1,G06F|G11C
11698732,2023-07-11,Storage provisioning in a data storage device,0,G06F
11698731,2023-07-11,Performance throttling based on power-off time,0,G06F|Y02D
11698726,2023-07-11,Apparatuses and methods for configurable memory array bank architectures,1,G06F|G11C|Y02D
11698725,2023-07-11,Apparatuses and methods for concurrently accessing multiple memory planes of a memory during a memory access operation,0,G06F|G11C
11696443,2023-07-04,"Integrated assemblies having thicker semiconductor material along one region of a conductive structure than along another region, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11695851,2023-07-04,Gateway for vehicle with caching buffer for distributed storage system,0,H04L
11695704,2023-07-04,Reduced sized encoding of packet length field,2,H04L
11695503,2023-07-04,Wireless devices and systems including examples of mixing coefficient data specific to a processing mode selection,2,H04B|H04L
11695077,2023-07-04,Memory cell comprising a transistor that comprises a pair of insulator-material regions and an array of transistors,0,H01L|H10D
11695071,2023-07-04,Transistor and methods of forming transistors,0,H01L|H10D
11694932,2023-07-04,"Array of vertical transistors, an array of memory cells comprising an array of vertical transistors, and a method used in forming an array of vertical transistors",0,H01L|H10B|H10D
11694763,2023-07-04,Read voltage calibration for copyback operation,0,G06F|G11C
11694760,2023-07-04,Uncorrectable ECC,0,G06F|G11C
11694727,2023-07-04,Memory devices including heaters,0,G11C|H01L|H10B
11694076,2023-07-04,Memory sub-system with internal logic to perform a machine learning operation,0,G06F|G06N
11694065,2023-07-04,Spiking neural unit,0,G06N
11694017,2023-07-04,Temperature-based on board placement of memory devices,0,G06F|G11C
11693797,2023-07-04,Enabling devices with enhanced persistent memory region access,0,G06F
11693784,2023-07-04,Elastic buffer in a memory sub-system for debugging information,0,G06F|G11C
11693783,2023-07-04,Apparatuses and methods for cache operations,0,G06F|G11C|Y02D
11693781,2023-07-04,Caching or evicting host-resident translation layer based on counter,1,G06F
11693774,2023-07-04,Selectively utilizing a read page cache mode in a memory subsystem,0,G06F
11693769,2023-07-04,Garbage collection adapted to memory device life expectancy,0,G06F|G11C
11693768,2023-07-04,Power loss data protection in a memory sub-system,0,G06F|G11C|Y02D
11693767,2023-07-04,Performing a media management operation based on changing a write mode of a data block in a cache,0,G06F
11693745,2023-07-04,Error-handling flows in memory devices based on bins,0,G06F|G11C|H03M
11693736,2023-07-04,Modifying conditions for memory device error corrections operations,0,G06F
11693735,2023-07-04,Erasure decoding for a memory device,0,G06F|G11C
11693732,2023-07-04,Cryptographic data integrity protection,0,G06F
11693700,2023-07-04,Dynamic size of static SLC cache,0,G06F
11693690,2023-07-04,Method of completing a programmable atomic transaction by ensuring memory locks are cleared,7,G06F
11693657,2023-07-04,"Methods for performing fused-multiply-add operations on serially allocated data within a processing-in-memory capable memory device, and related memory devices and systems",0,G06F|G06N|G11C
11693602,2023-07-04,Detection of illegal commands,0,G06F|G11C
11693599,2023-07-04,Domain-based access in a memory device,0,G06F|G11C
11693597,2023-07-04,Managing package switching based on switching parameters,0,G06F|G11C
11693594,2023-07-04,Zone striped zone namespace memory,0,G06F
11693593,2023-07-04,Versioning data stored on memory device,3,G06F
11693587,2023-07-04,System driven pass-through voltage adjustment to improve read disturb in memory devices,0,G06F|G11C
11693586,2023-07-04,Over provisioning component for memory management,0,G06F
11693576,2023-07-04,Apparatuses and methods for memory alignment,0,G06F|G11C
11693562,2023-07-04,Bandwidth optimization for different types of operations scheduled in a data storage device,3,G06F|G06N
11693561,2023-07-04,Apparatuses and methods for simultaneous in data path compute operations,0,G06F|G11C
11690234,2023-06-27,Microelectronic devices and related methods of forming microelectronic devices,1,H01L|H10B
11689394,2023-06-27,Memory decision feedback equalizer,0,H04L
11689217,2023-06-27,Methods and systems of stall mitigation in iterative decoders,2,G06F|H03M
11688842,2023-06-27,Light emitting diodes with enhanced thermal sinking and associated methods of operation,1,H01L|H10H
11688808,2023-06-27,Transistor and methods of forming integrated circuitry,2,H01L|H10B|H10D
11688758,2023-06-27,"Solid state transducer devices, including devices having integrated electrostatic discharge protection, and associated systems and methods",1,H01L|H10H
11688734,2023-06-27,3D stacked integrated circuits having functional blocks configured to accelerate artificial neural network (ANN) computation,1,G06N|H01L|H10D
11688706,2023-06-27,Semiconductor device assembly with embossed solder mask having non-planar features and associated methods and systems,2,H01L
11688699,2023-06-27,"Multitier arrangements of integrated devices, and methods of protecting memory cells during polishing",0,H01L|H10B|H10N
11688689,2023-06-27,"Electronic devices including stair step structures, and related memory devices, systems, and methods",0,H01L|H10B
11688664,2023-06-27,Semiconductor device assembly with through-mold cooling channel formed in encapsulant,0,H01L
11688662,2023-06-27,Thermal distribution network for semiconductor devices and associated systems and methods,0,H01L
11688658,2023-06-27,Semiconductor device,0,H01L
11688630,2023-06-27,Shallow trench isolation filling structure in semiconductor device,0,H01L|H10B|H10D
11688485,2023-06-27,Self-adaptive read voltage adjustment using boundary error statistics for memories with time-varying error rates,0,G06F|G11C
11688484,2023-06-27,Debugging memory devices,0,G06F|G11C
11688477,2023-06-27,Intra-code word wear leveling techniques,0,G06F|G11C
11688475,2023-06-27,Performing read operation prior to two-pass programming of storage system,0,G06F|G11C
11688467,2023-06-27,Defect detection in memories with time-varying bit error rate,0,G06F|G11C
11688459,2023-06-27,Determining soft data,0,G06F|G11C|H03M
11687632,2023-06-27,Display visibility block,0,G06F|G06V|G09G
11687477,2023-06-27,Signaling mechanism for bus inversion,0,G06F|G11C
11687469,2023-06-27,Host-resident translation layer validity check techniques,0,G06F
11687452,2023-06-27,Dynamic program-verify voltage adjustment for intra-block storage charge loss uniformity,1,G06F|G11C
11687446,2023-06-27,Namespace change propagation in non-volatile memory devices,1,G06F
11687411,2023-06-27,Generating a balanced codeword protected by an error correction code,0,G06F|H03M
11687410,2023-06-27,Error check and scrub for semiconductor memory device,2,G06F|G11C
11687408,2023-06-27,Memory sub-system codeword quality metrics streaming,0,G06F|G11C|H03M
11687406,2023-06-27,Semiconductor device with user defined operations and associated methods and systems,0,G06F
11687403,2023-06-27,Semiconductor device with modified access and associated methods and systems,0,G06F
11687363,2023-06-27,Internal management traffic regulation for memory sub-systems,0,G06F
11687340,2023-06-27,Managed multiple die memory QoS,0,G06F|G11C
11687291,2023-06-27,Techniques for non-consecutive logical addresses,0,G06F
11687289,2023-06-27,Generating memory array control signals,0,G06F|G11C
11687285,2023-06-27,Converting a multi-plane write operation into multiple single plane write operations performed in parallel on a multi-plane memory device,0,G06F
11687283,2023-06-27,Memory module interfaces,0,G06F|G11C|Y02D
11687282,2023-06-27,Time to live for load commands,0,G06F
11687277,2023-06-27,Arbitration techniques for managed memory,1,G06F|Y02D
11687273,2023-06-27,Memory controller for managing data and error information,4,G06F|Y02D
11687260,2023-06-27,Pre-shutdown media management operation for vehicle memory sub-system,0,G06F
11687248,2023-06-27,Life time extension of memory device based on rating of individual memory units,0,G06F|G11C
11687244,2023-06-27,Quality of service for memory devices using weighted memory access operation types,0,G06F
11687237,2023-06-27,Memory device status push within memory sub-system,0,G06F
11683937,2023-06-20,On-die formation of single-crystal semiconductor structures,0,H01L|H10B
11683927,2023-06-20,"Integrated circuitry, DRAM circuitry",1,H01L|H10B
11683155,2023-06-20,Validating data stored in memory using cryptographic hashes,0,G06F|G09C|H04L
11682623,2023-06-20,Integrated assemblies having graphene-containing-structures,0,H01L|H10D
11682581,2023-06-20,Memory device including self-aligned conductive contacts,0,H01L|H10B
11682563,2023-06-20,Semiconductor device assembly with graded modulus underfill and associated methods and systems,0,H01L
11682447,2023-06-20,Apparatuses and methods for input receiver circuits and receiver masks for same,2,G06F|G11C
11682439,2023-06-20,Parallel access for memory subarrays,0,G06F|G11C
11681909,2023-06-20,Memory component with a bus to transmit data for a machine learning operation and another bus to transmit host data,0,G06F|G06N
11681906,2023-06-20,Bayesian network in memory,0,G06N|G11C|H03M
11681903,2023-06-20,Spike detection in memristor crossbar array implementations of spiking neural networks,0,G06N|G11C
11681797,2023-06-20,Row activation prevention using fuses,0,G06F|G11C
11681629,2023-06-20,Direct cache hit and transfer in a memory sub-system that programs sequentially,1,G06F
11681613,2023-06-20,Unretiring memory device blocks,0,G06F
11681594,2023-06-20,Multi-lane solutions for addressing vector elements using vector index registers,0,G06F
11681578,2023-06-20,"Apparatuses, systems, and methods for multi-pump error correction",0,G06F|G11C
11681474,2023-06-20,Management of peak current of memory dies in a memory sub-system,0,G06F|G11C
11681472,2023-06-20,Unmap data pattern for coarse mapping memory sub-system,0,G06F
11681469,2023-06-20,Storing and recovering critical data in a memory device,0,G01K|G06F|G11C
11681467,2023-06-20,Checking status of multiple memory dies in a memory sub-system,0,G06F
11681461,2023-06-20,Host inquiry response generation in a memory device,0,G06F
11681446,2023-06-20,Reducing power for memory subsystem and having latency for power delivery network,0,G06F|G11C|Y02D
11681442,2023-06-20,Performing hybrid wear leveling operations based on a sub-total write counter,0,G06F
11681440,2023-06-20,Apparatuses and methods for parallel writing to multiple memory device structures,0,G06F|G11C
11678483,2023-06-13,Memory arrays and methods used in forming a memory array,0,G06F|G11C|H10B|H10D
11678481,2023-06-13,Methods of forming a staircase structure,0,G03F|H01L|H10B
11678477,2023-06-13,"Semiconductor constructions, and semiconductor processing methods",0,H01L|H10B|H10D
11677685,2023-06-13,Methods and apparatuses for processing multiple communications signals with a single integrated circuit chip,0,H04B|H04L|H04W|Y02D
11677560,2023-06-13,Utilization of a memory device as security token,0,G06F|H04L
11677537,2023-06-13,"Signal delay control and related apparatuses, systems, and methods",0,H04L
11677259,2023-06-13,Power backup architecture using capacitor,0,G01R|G06F|G11C|H01M|H02J|Y02E
11676955,2023-06-13,Separation method and assembly for chip-on-wafer processing,0,H01L|H10D
11676932,2023-06-13,"Semiconductor interconnect structures with narrowed portions, and associated systems and methods",0,H01L
11676917,2023-06-13,Active protection circuits for semiconductor devices,0,H01L|H10B|H10D
11676668,2023-06-13,Responding to changes in available power supply,0,G06F|G11C|Y02D
11676647,2023-06-13,Media type selection using a processor in memory,0,G06F|G06V|G11C
11676431,2023-06-13,Black box data recorder for autonomous driving vehicle,1,G06F|G07C|H03M
11676052,2023-06-13,Apparatuses and methods for inference processing on edge devices,0,G06F|G06N|G16Y|H04L
11676010,2023-06-13,Memory sub-system with a bus to transmit data for a machine learning operation and another bus to transmit host data,0,G06F|G06N
11675734,2023-06-13,"Loop thread order execution control of a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F|H03K
11675728,2023-06-13,Configuring multiple register clock drivers of a memory subsystem,2,G06F|G11C|Y02D
11675724,2023-06-13,Memory sub-system with multiple ports having single root virtualization,0,G06F|Y02D
11675714,2023-06-13,Memory sub-system including an in package sequencer separate from a controller,0,G06F|Y02D
11675713,2023-06-13,Avoiding deadlock with a fabric having multiple systems on chip,0,G06F|Y02D
11675709,2023-06-13,Reading sequential data from memory using a pivot table,2,G06F|Y02D
11675705,2023-06-13,Eviction of a cache line based on a modification of a sector of the cache line,0,G06F
11675701,2023-06-13,Hardware-based coherency checking techniques,0,G06F
11675696,2023-06-13,Active input/output expander of a memory sub-system,0,G06F|Y02D
11675695,2023-06-13,Namespace management for memory sub-systems,0,G06F
11675662,2023-06-13,Extended error detection for a memory device,1,G06F|G11C
11675661,2023-06-13,Increased memory access parallelism using parity,0,G06F
11675656,2023-06-13,Error detection code generation techniques,0,G06F
11675624,2023-06-13,Inference engine circuit architecture,0,G06F|G06N
11675598,2023-06-13,"Loop execution control for a multi-threaded, self-scheduling reconfigurable computing fabric using a reenter queue",0,G06F
11675589,2023-06-13,"Serial interfaces with shadow registers, and associated systems, devices, and methods",0,G06F
11675588,2023-06-13,Tile-based result buffering in memory-compute systems,1,G06F
11675542,2023-06-13,Dedicated design for testability paths for memory sub-system controller,0,G06F
11675541,2023-06-13,Systems and methods for centralized address capture circuitry,0,G06F|G11C
11675538,2023-06-13,Apparatuses and methods for in-memory operations,1,G06F|Y02D
11675529,2023-06-13,Threshold voltage determination for calibrating voltage bins of a memory device,0,G06F|G11C
11675511,2023-06-13,Associating multiple cursors with block family of memory device,0,G06F|G11C
11675509,2023-06-13,Multiple open block families supporting multiple cursors of a memory device,0,G06F
11675498,2023-06-13,Scheduling media management operations based on provided host system usage requirements,0,G06F
11675411,2023-06-13,Dynamic P2L asynchronous power loss mitigation,0,G06F|Y02D
11674816,2023-06-13,Providing a route with augmented reality,0,G01C|G06T
11672128,2023-06-06,"Methods of incorporating leaker devices into capacitor configurations to reduce cell disturb, and capacitor configurations incorporating leaker devices",0,H01L|H10B|H10D
11672120,2023-06-06,"Integrated assemblies having charge-trapping material arranged in vertically-spaced segments, and methods of forming integrated assemblies",1,G11C|H01L|H10B|H10D
11672114,2023-06-06,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11671291,2023-06-06,Mixing coefficient data specific to a processing mode selection using layers of multiplication/accumulation units for wireless communication,2,G06N|H04B|H04L
11670707,2023-06-06,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B|H10D
11670612,2023-06-06,Method for solder bridging elimination for bulk solder C2S interconnects,0,H01L
11670578,2023-06-06,Ball grid arrays and associated apparatuses and systems,2,H01L
11670395,2023-06-06,Peak power management self-check,0,G06F|G11C
11670375,2023-06-06,Memory with improved cross temperature reliability and read performance,0,G06F|G11C
11670358,2023-06-06,Memory with adjustable TSV delay,0,G11C|H01L
11670342,2023-06-06,Recovery of memory from asynchronous power loss,0,G06F|G11C
11670123,2023-06-06,Automatic collection of autonomous vehicle logging data,0,B60W|G05D|G06F|G07C
11669643,2023-06-06,Block chain based validation of memory commands,0,G06F|H04L
11669487,2023-06-06,Secondary device detection using a synchronous interface,0,G06F
11669486,2023-06-06,Initialization sequencing of chiplet I/O channels within a chiplet system,0,G06F|H01L
11669466,2023-06-06,Memory module data object processing systems and methods,0,G06F
11669461,2023-06-06,Logical to physical table fragments,0,G06F
11669456,2023-06-06,Cache release command for cache reads in a memory sub-system,0,G06F
11669451,2023-06-06,Multi-plane switching of non-volatile memory,0,G06F
11669447,2023-06-06,Modifying subsets of memory bank operating parameters,1,G06F|G11C
11669425,2023-06-06,Computerized system and method for periodically powering up a storage device to avoid data loss,0,B60R|G06F|G11C
11669401,2023-06-06,Status register power interruption protection,0,G06F|G11C
11669398,2023-06-06,Memory components with ordered sweep error recovery,0,G06F|G11C
11669380,2023-06-06,Dynamic programming of page margins,0,G06F|G11C
11669344,2023-06-06,DSP execution slice array to provide operands to multiple logic units,0,G06F|G06N
11669278,2023-06-06,Page policies for signal development caching in a memory device,0,G06F|G11C
11669277,2023-06-06,Latency-based scheduling of command processing in data storage devices,1,G06F
11669275,2023-06-06,Controller with distributed sequencer components,0,G06F
11669272,2023-06-06,Predictive data transfer based on availability of media units in memory sub-systems,0,G06F
11669265,2023-06-06,Memory sub-system-bounded memory function,0,G06F
11669260,2023-06-06,Predictive data orchestration in multi-tier memory systems,2,G06F|G06N
11669258,2023-06-06,Dynamic superblocks,0,G06F
11669251,2023-06-06,Data lines updating for data generation,0,G06F|G11C|H03K
11669139,2023-06-06,Apparatuses and methods for indicating an entrance of a power management event,0,G06F|Y02D
11668797,2023-06-06,Intelligent radar electronic control units in autonomous vehicles,0,G01S|G06N
11667265,2023-06-06,Activating a security mode for a vehicle based on driver identification,0,B60R|G06N|G06V
11665894,2023-05-30,"Microelectronic devices, memory devices, and electronic systems",1,G11C|H01L|H10B
11665893,2023-05-30,Methods and apparatuses having strings of memory cells including a metal source,0,H01L|H10B|H10D
11665710,2023-05-30,Wireless devices and systems including examples of configuration modes for baseband units and remote radio heads,1,H04W|Y02D
11665246,2023-05-30,Methods and apparatus for incentivizing participation in fog networks,0,G06F|G06Q|H04L|H04W
11664360,2023-05-30,Circuit board with spaces for embedding components,0,H01L|H05K
11664291,2023-05-30,Semiconductor assemblies including vertically integrated circuits and methods of manufacturing the same,1,H01L|H05K
11664085,2023-05-30,Managing data disturbance in a memory with asymmetric disturbance effects,0,G06F|G11C
11664084,2023-05-30,Memory device on-die ECC data,0,G06F|G11C
11664073,2023-05-30,Adaptively programming memory cells in different modes to optimize performance,1,G06F|G06N|G11C
11664064,2023-05-30,Apparatuses and methods for operations in a self-refresh state,1,G06F|G11C|Y02D
11664063,2023-05-30,Apparatuses and methods for countering memory attacks,7,G06F|G11C|H03K
11663804,2023-05-30,Determining image sensor settings using LiDAR,0,G01S|G06F|G06N|G06V|H04N
11663361,2023-05-30,Application-specific security,1,G06F|H04L
11663153,2023-05-30,Access optimization in aggregated and virtualized solid state drives,0,G06F
11663148,2023-05-30,Performance of storage system background operations,0,G06F
11663140,2023-05-30,Methods of memory address verification and memory devices employing the same,0,G06F
11663137,2023-05-30,Memory array page table walk,0,G06F|Y02D
11663133,2023-05-30,Memory tiering using PCIe connected far memory,0,G06F
11663124,2023-05-30,Apparatuses and methods for interfacing on-memory pattern matching,0,G06F|G11C
11663123,2023-05-30,Page validity table colors for garbage collection,0,G06F
11663120,2023-05-30,Controlling NAND operation latency,0,G06F|G11C|Y02D
11663104,2023-05-30,Threshold voltage distribution adjustment for buffer,0,G06F|G11C
11663079,2023-05-30,Data recovery using a combination of error correction schemes,2,G06F|H03M
11663075,2023-05-30,Memory device with configurable error correction modes,0,G06F|G11C
11663062,2023-05-30,Detecting page fault traffic,0,G06F
11663005,2023-05-30,Vector population count determination via comparsion iterations in memory,0,G06F|G11C|Y02D
11662950,2023-05-30,Speculation in memory,0,G06F|G11C
11662943,2023-05-30,Adjustable media management,0,G06F|Y02D
11662939,2023-05-30,Checking status of multiple memory dies in a memory sub-system,0,G06F
11662935,2023-05-30,Adaptive data relocation for improved data management for memory,0,G06F
11662905,2023-05-30,Memory system performance enhancements using measured signal and noise characteristics of memory cells,2,G06F|G11C
11662786,2023-05-30,Temperature compensation in a memory system,0,G06F|G11C|Y02D
11661069,2023-05-30,Driver screening using biometrics and artificial neural network analysis,0,A61B|B60R|B60W|G06F|G06N|G06Q|G06T|G06V
11659716,2023-05-23,Memory circuitry and methods of forming memory circuitry,1,H01L|H10B
11658922,2023-05-23,Optional path ordering in packet-based network,1,G06F|H04L
11658687,2023-05-23,Wireless devices and systems including examples of mixing input data with coefficient data,2,H04B|H04L
11658246,2023-05-23,"Devices including vertical transistors, and related methods and electronic systems",1,H01L|H10D
11658175,2023-05-23,Thermal chamber for a thermal control component,0,G01K|G01R|G06F|G11C|H01L|H05K|H10D|H10N
11658156,2023-05-23,Channel routing for memory devices,0,G11C|H01L
11658154,2023-05-23,Memory devices with controllers under memory packages and associated systems and methods,0,G06F|H01L
11658132,2023-05-23,Integrated assemblies,0,H01L|H10B
11658129,2023-05-23,Electrically or temperature activated shape-memory materials for warpage control,0,F03G|H01L
11658121,2023-05-23,Semiconductor device and method of forming the same,0,H01L|H10B
11658033,2023-05-23,Methods of forming assemblies having heavily doped regions,0,H01L|H10B|H10D
11657878,2023-05-23,Initialization techniques for memory devices,0,G06F|G11C
11657877,2023-05-23,Monotonic counters in memories,0,G06F|G11C|H03K
11657872,2023-05-23,Disturb management based on write times,0,G06F|G11C
11657866,2023-05-23,QED shifter for a memory device,0,G06F|G11C|H03L
11657865,2023-05-23,Dynamic memory refresh interval to reduce bandwidth penalty,0,G06F|G11C
11657857,2023-05-23,Memory devices having special mode access,0,G06F|G11C
11657185,2023-05-23,Memory access gate,0,G06F
11657092,2023-05-23,Data tree with order-based node traversal,0,G06F
11657083,2023-05-23,Image location based on perceived interest,0,G06F
11657009,2023-05-23,Bidirectional interface configuration for memory,0,G06F|H04B|H04L
11657002,2023-05-23,Memory management unit (MMU) for accessing borrowed memory,0,G06F|H04L|H04W
11656995,2023-05-23,Dynamic access granularity in a cache media,1,G06F
11656983,2023-05-23,Host-resident translation layer write command,0,G06F
11656940,2023-05-23,Techniques for managing temporarily retired blocks of a memory system,0,G06F
11656938,2023-05-23,Preemptive read verification after hardware write back,0,G06F
11656937,2023-05-23,Techniques for error detection and correction in a memory system,1,G06F|H03M
11656936,2023-05-23,Managing write disturb for units of memory in a memory sub-system,1,G06F|G11C
11656931,2023-05-23,Selective sampling of a data unit based on program/erase execution time,0,G06F|G11C
11656801,2023-05-23,Systems and methods for data relocation using a signal development cache,0,G06F|G11C
11656799,2023-05-23,Media type selection,0,G06F
11656794,2023-05-23,Host timeout avoidance in a memory device,1,G06F
11656778,2023-05-23,Selection of block size for namespace management in non-volatile memory devices,0,G06F
11656673,2023-05-23,Managing reduced power memory operations,0,G06F|Y02D
11656645,2023-05-23,DC voltage regulators with demand-driven power management,0,G05F|G06F|G11C|H02M
11656631,2023-05-23,Repurposing autonomous vehicles for package delivery,1,G05D|G06Q|G08G
11653499,2023-05-16,Semiconductor devices including staircase structures,0,H01L|H10B
11653497,2023-05-16,"Semiconductor apparatus with multiple tiers, and methods",1,G11C|H01L|H10B|H10D
11653488,2023-05-16,"Apparatuses including transistors, and related methods, memory devices, and electronic systems",0,H01L|H10B|H10D
11652602,2023-05-16,Secure communication in a traffic control network,0,G08G|H04L|H04W
11652567,2023-05-16,Replacement scheme for a pulse amplitude modulated bus,0,G06F|H04L
11652283,2023-05-16,Integrated antenna using through silicon vias,0,H01L|H01Q
11652108,2023-05-16,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B|H10D
11652048,2023-05-16,Semiconductor device and method for forming the structure of word-line avoiding short circuit thereof,0,G11C|H01L|H10B
11651955,2023-05-16,Methods of forming silicon nitride including plasma exposure,0,H01L
11651952,2023-05-16,Using sacrificial polymer materials in semiconductor processing,0,B81B|B81C|H01L
11651825,2023-05-16,Random value generator,0,G06F|G11C
11651809,2023-05-16,Access schemes for activity-based data protection in a memory device,0,G06F|G11C
11650952,2023-05-16,Memory pooling between selected memory resources via a base station,0,G06F|H04L|H04W|Y02D
11650943,2023-05-16,Flexible bus management,0,G06F|G11C
11650941,2023-05-16,Computing tile,0,G06F|H03M|Y02D
11650933,2023-05-16,Classifying access frequency of a memory sub-system component,0,G06F
11650931,2023-05-16,Hybrid logical to physical caching scheme of L2P cache and L2P changelog,0,G06F
11650925,2023-05-16,Memory interface management,0,G06F|G11C
11650917,2023-05-16,Adjustable buffer memory space,0,G06F|Y02D
11650915,2023-05-16,Temperature-based data storage processing,0,F24F|G06F|G11C|H04L|Y02D
11650898,2023-05-16,On-die logic analyzer,0,G01R|G06F|G11C
11650881,2023-05-16,Managing storage reduction and reuse in the presence of storage device failures,0,G06F
11650876,2023-05-16,Payload parity protection for a synchronous interface,0,G06F
11650843,2023-05-16,Hierarchical memory systems,0,G06F|Y02D
11650755,2023-05-16,Proactive return of write credits in a memory system,0,G06F|G11C
11650750,2023-05-16,Performing asynchronous scan operations across memory subsystems,0,G06F|G11C
11650746,2023-05-16,Intelligent write-amplification reduction for data storage devices configured on autonomous vehicles,4,G05D|G06F|G06N
11650742,2023-05-16,Accessing stored metadata to identify memory devices in which data is stored,2,G06F
11650740,2023-05-16,Memory device having a secure test mode entry,0,G06F|G11C|H04L
11650653,2023-05-16,Apparatuses and methods of entering unselected memories into a different power mode during multi-memory operation,0,G06F|Y02D
11650642,2023-05-16,Estimating the temperature of a memory sub-system,0,G06F|G11C
11647303,2023-05-09,Anti-eclipse circuitry with tracking of floating diffusion reset level,0,H04N
11646873,2023-05-09,Secure communication for a key replacement,0,H04L
11646751,2023-05-09,"Apparatuses, systems, and methods for identifying multi-bit errors",0,G06F|H03M
11646286,2023-05-09,"Processes for forming self-healing solder joints and repair of same, related solder joints, and microelectronic components, assemblies and electronic systems incorporating such solder joints",0,B23K|H01L
11646271,2023-05-09,Apparatuses including conductive structure layouts,0,H01L
11646269,2023-05-09,"Recessed semiconductor devices, and associated systems and methods",0,H01L|H10B|H10D
11646206,2023-05-09,Methods of forming tungsten structures,1,C01G|C01P|C23C|H01L
11646077,2023-05-09,Memory sub-system grading and allocation,0,G06F|G11C
11646065,2023-05-09,Wear leveling,0,G06F|G11C
11645150,2023-05-09,"Apparatuses, systems, and methods for error correction",0,G06F|G11C
11645147,2023-05-09,Generating error checking data for error detection during modification of data in a memory sub-system,0,G06F
11645134,2023-05-09,Apparatuses and methods for fuse error detection,0,G06F|G11C|H03K
11644987,2023-05-09,Dynamic channel mapping for a memory system,1,G06F
11644985,2023-05-09,Low-speed memory operation,0,G06F|G11C|Y02D
11644982,2023-05-09,Unauthorized access command logging for memory,0,G06F
11644981,2023-05-09,Semiconductor devices with security lock and associated methods and systems,0,G06F
11644979,2023-05-09,Selective accelerated sampling of failure- sensitive memory pages,0,G06F
11644977,2023-05-09,Life expectancy monitoring for memory devices,0,G06F|G11C
11641742,2023-05-02,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
11641737,2023-05-02,Memory array comprising strings of memory cells and method used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
11641681,2023-05-02,Data transmission and remote activity monitoring,0,A61B|G01K|G08B|H04W
11641586,2023-05-02,Mobile device location determination,0,G06N|H04W
11641335,2023-05-02,Single message management platform,0,H04L|H04W
11640948,2023-05-02,Microelectronic devices and apparatuses having a patterned surface structure,0,H01L
11640397,2023-05-02,Acceleration of data queries in memory,0,G06F|G11C
11640354,2023-05-02,Logical-to-physical mapping of data groups with data locality,0,G06F
11640346,2023-05-02,Memory sub-system temperature control,0,G06F|G11C
11640262,2023-05-02,Implementing variable number of bits per cell on storage devices,2,G06F|Y02D
11640242,2023-05-02,Namespace management in non-volatile memory devices,1,G06F
11637903,2023-04-25,Memory device with a multi-mode communication mechanism,0,G06F|H04L|H04W
11637178,2023-04-25,"Microelectronic devices including isolation structures neighboring staircase structures, and related memory devices, electronic systems, and methods",0,H01L|H10B|H10D
11637105,2023-04-25,Apparatus comprising compensation capacitors,0,H01L|H10B|H10D
11637040,2023-04-25,Systems and methods for mitigating crack propagation in semiconductor die manufacturing,0,H01L
11636911,2023-04-25,Leakage source detection for memory with varying conductive path lengths,0,G06F|G11C|H01L|H04B
11636339,2023-04-25,In-memory content classification and control,0,G06N
11636334,2023-04-25,Machine learning with feature obfuscation,1,G06F|G06N
11636323,2023-04-25,Neuromorphic operations using posits,0,G06F|G06N|G11C|H03M
11636285,2023-04-25,Memory including examples of calculating hamming distances for neural network and data center applications,0,G06F|G06N|G06V
11636047,2023-04-25,Hash operations in memory for data sharing,0,G06F
11636044,2023-04-25,Logical-to-physical mapping,0,G06F
11636034,2023-04-25,Write-back cache policy to limit data transfer time to a memory device,0,G06F|Y02D
11636009,2023-04-25,Enhanced error correcting code capability using variable logical to physical associations of a data block,0,G06F|H03M
11636008,2023-04-25,Tracking host-provided metadata in a memory sub-system,0,G06F
11635959,2023-04-25,"Execution control of a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F|Y02D
11635951,2023-04-25,Configurable NAND firmware search parameters,0,G06F|G11C
11635910,2023-04-25,Memory device interface and method,4,G06F|G11C
11635906,2023-04-25,Acceleration of data queries in memory,0,G06F|G11C
11635900,2023-04-25,Memory sub-system signature generation,0,G06F
11635899,2023-04-25,SLC cache management,0,G06F|Y02D
11635894,2023-04-25,Clustered parity for NAND data placement schema,4,G06F
11635893,2023-04-25,Communications between processors and storage devices in automotive predictive maintenance implemented via artificial neural networks,6,G05B|G06F|G06N|G06Q
11635794,2023-04-25,Memory sub-system temperature throttling relaxation,0,G06F|Y02D
11632137,2023-04-18,Early decoding termination for a memory sub-system,0,G06F|H03M
11631684,2023-04-18,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11631681,2023-04-18,Vertical contacts for semiconductor devices,1,H01L|H10B|H10D
11631644,2023-04-18,High density pillar interconnect conversion with stack to substrate connection,0,H01L
11631630,2023-04-18,Pillar-last methods for forming semiconductor devices,0,H01L
11631615,2023-04-18,"Microelectronic devices including contact structures with enlarged areas, and related electronic systems and methods",0,H01L|H10B
11631241,2023-04-18,Paired or grouped drones,0,B64U|G05D|G06F|G06N|G06T|G06V
11630924,2023-04-18,Sharing data with a particular audience,0,G06F
11630781,2023-04-18,Cache metadata management,0,G06F
11630778,2023-04-18,Efficient processing of commands in a memory sub-system,0,G06F
11630727,2023-04-18,Generating die block mapping after detected failure,0,G06F|Y02D
11630725,2023-04-18,Management of parity data in a memory sub-system,0,G06F
11630606,2023-04-18,Background operation selection based on host idle time,0,G06F
11630594,2023-04-18,Storing data based on a probability of a data graph,0,G06F|G06N
11630579,2023-04-18,Memory sub-system performance shaping including adding a delay to particular data traffic,1,G06F|Y02D
11628788,2023-04-18,Vehicle accident management using peer-to-peer networks and systems,1,B60R|G06F|G08G|H04L|H04W
11626481,2023-04-11,"Semiconductor constructions, memory arrays, electronic systems, and methods of forming semiconductor constructions",0,H01L|H10B|H10D
11626423,2023-04-11,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11626406,2023-04-11,"Devices having a transistor and a capacitor along a common horizontal level, and methods of forming devices",0,G11C|H01L|H10B
11626388,2023-04-11,Interconnect structure with redundant electrical connectors and associated systems and methods,0,H01L
11626182,2023-04-11,Selective power-on scrub of memory units,1,G06F|G11C
11626163,2023-04-11,Program voltage step based on program-suspend time,2,G06F|G11C|Y02D
11626151,2023-04-11,Single plate configuration and memory array operation,2,G06F|G11C
11626148,2023-04-11,Activation functions for artificial intelligence operations,2,G06F|G06N|G11C
11626145,2023-04-11,Apparatuses and methods for pulse response smearing of transmitted signals,0,G11C|H04B|H04L
11625591,2023-04-11,Extended memory neuromorphic component,0,G06F|G06N
11625565,2023-04-11,Marking integrated circuit package with encoded image for scanning to obtain manufacturing parameters,0,B41M|B42D|G06K|G06Q|Y02P
11625343,2023-04-11,"Memory with a communications bus for device-to-controller communication, and associated systems, devices, and methods",0,G06F
11625336,2023-04-11,Encryption of executables in computational memory,0,G06F
11625333,2023-04-11,Configurable flush operation speed,0,G06F|Y02D
11625323,2023-04-11,Generating and using session tables for session-based memory management,0,G06F
11625321,2023-04-11,Apparatuses and methods for memory address translation during block migration using depth mapping table based on mapping state,0,G06F|Y02D
11625299,2023-04-11,Inserting temperature information into a codeword,1,G06F
11625298,2023-04-11,Memory block defect detection and management,0,G06F
11625295,2023-04-11,Operating memory device in performance mode,0,G06F
11625197,2023-04-11,Memory sub-system for increasing bandwidth for command scheduling,0,G06F
11625194,2023-04-11,Updating a register in memory,0,G06F|Y02D
11625177,2023-04-11,Combination scan management for block families of a memory device,0,G06F
11625176,2023-04-11,Managed NVM adaptive cache management,0,G06F|Y02D
11625170,2023-04-11,Row hammer protection for a memory device,0,G06F|G11C|Y02D
11621273,2023-04-04,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11621257,2023-04-04,Wafer-scale memory techniques,0,G06F|G11C|H01L|H10B
11621245,2023-04-04,"Microelectronic device packages with EMI shielding, methods of fabricating and related electronic systems",0,H01L
11621042,2023-04-04,Dynamic delay of NAND read commands,0,G06F|G11C
11621033,2023-04-04,Techniques for low power operation,0,G11C|H04L|Y02D
11621032,2023-04-04,Semiconductor device having a reduced footprint of wires connecting a DLL circuit with an input/output buffer,1,G06F|G11C
11620476,2023-04-04,Methods and apparatus for performing analytics on image data,0,G06F|G06N|G06V
11620242,2023-04-04,Determining write commands for deletion in a host interface,0,G06F
11620241,2023-04-04,Dynamically configuring transmission lines of a bus,0,G06F|G11C
11620239,2023-04-04,Domain register for instructions being executed in computer processors,2,G06F
11620228,2023-04-04,Coherent memory access,0,G06F
11620216,2023-04-04,SLC cache allocation,0,G06F|G11C
11620088,2023-04-04,Dual speed memory,0,G06F|Y02D
11620085,2023-04-04,Management of write operations in a non-volatile memory device using a variable pre-read voltage level,0,G06F|G11C
11620074,2023-04-04,Voltage bin calibration based on a voltage distribution reference voltage,0,G06F|G11C
11620053,2023-04-04,Quality of service for the multiple functions in memory devices,1,G06F
11619964,2023-04-04,"Methods for improving timing in memory devices, and related devices and systems",0,G06F|G11C
11618461,2023-04-04,Implementing safety measures in applications,0,B60W|G05B|G06F|G11C
11618394,2023-04-04,Vehicle secure messages based on a vehicle private key,0,B60R|G06F|H04L|H04W
11617284,2023-03-28,Assemblies including heat dispersing elements and related systems and methods,1,F28F|G06F|H05K
11616098,2023-03-28,"Three-dimensional memory arrays, and methods of forming the same",0,G11C|H01L|H10B|H10N
11616028,2023-03-28,Semiconductor devices having crack-inhibiting structures,0,H01L
11615862,2023-03-28,Link evaluation for a memory device,1,G06F|G11C|H04L
11615858,2023-03-28,Media management operations based on health characteristics of memory cells,1,G06F|G11C
11615828,2023-03-28,Boundary protection in memory,0,G06F|G11C
11615826,2023-03-28,Dual-address command management using content addressable memory,0,G06F|G11C
11615214,2023-03-28,Cryptographic key management,0,G06F|G11C|H04L
11615029,2023-03-28,Full multi-plane operation enablement,0,G06F|G11C|Y02D
11615020,2023-03-28,Implementing mapping data structures to minimize sequentially written data accesses,0,G06F
11615010,2023-03-28,Managing consumables using artificial intelligence,0,G06F|G06N|G06Q
11615008,2023-03-28,Temperature and inter-pulse delay factors for media management operations at a memory device,0,G06F|G11C
11614942,2023-03-28,Reuse in-flight register data in a processor,0,G06F
11614894,2023-03-28,Hierarchical memory systems,0,G06F
11614892,2023-03-28,Memory system architecture for heterogeneous memory technologies,0,G06F
11614891,2023-03-28,Communicating a programmable atomic operator to a memory controller,0,G06F|Y02D
11614890,2023-03-28,Handling of host-initiated requests in memory sub-systems,0,G06F
11614884,2023-03-28,Memory device with microbumps to transmit data for a machine learning operation,1,G06F|G06N|G11C
11614878,2023-03-28,Apparatuses and methods for data movement,1,G06F|G11C
11614877,2023-03-28,Apparatuses and methods for data movement,0,G06F|G11C
11614875,2023-03-28,Reconfigurable memory architectures,0,G06F|G11C|H01L
11614872,2023-03-28,Power management integrated circuit (PMIC) master/slave functionality,2,G06F|Y02D
11614870,2023-03-28,Zoned memory device recovery after a key-value store failure,1,G06F
11614797,2023-03-28,Rendering enhancement based in part on eye tracking,0,G02B|G06F|G06V
11611433,2023-03-21,Secure memory arrangements,0,G06F|H04L
11610911,2023-03-21,Semiconductor assemblies including combination memory and methods of manufacturing the same,0,G11C|H01L|H10B
11610632,2023-03-21,NAND temperature data management,0,G06F|G11C
11610623,2023-03-21,Apparatus with a row-hammer address latch mechanism,0,G06F|G11C
11610622,2023-03-21,Apparatuses and methods for staggered timing of skipped refresh operations,8,G11C|H01L
11610613,2023-03-21,Multiple concurrent modulation schemes in a memory system,0,G06F|G11C|Y02D
11609867,2023-03-21,Isolation component,0,G06F
11609865,2023-03-21,Method and apparatus for signal path biasing in a memory system,0,G06F|G11C
11609857,2023-03-21,Identification and caching of frequent read disturb aggressors,0,G06F|G11C
11609855,2023-03-21,Bit masking valid sectors for write-back coalescing,0,G06F
11609853,2023-03-21,Memory controllers including examples of calculating hamming distances for neural network and data center applications,0,G06F
11609852,2023-03-21,Hierarchical memory apparatus,0,G06F|G11C|Y02D
11609850,2023-03-21,Method of operating a memory with dynamically changeable attributes,0,G06F
11609848,2023-03-21,Media management based on data access metrics,0,G06F
11609846,2023-03-21,Managing workload of programming sets of pages to memory device,1,G06F|G11C
11609819,2023-03-21,NAND device mixed parity management,1,G06F|G11C
11609714,2023-03-21,Transaction management based on metadata,0,G06F
11609712,2023-03-21,Write operations to mitigate write disturb,0,G06F|G11C
11609706,2023-03-21,Read sample offset placement,0,G06F|G11C
11609699,2023-03-21,Memory device with parity data system and method,1,G06F
11606229,2023-03-14,Method to vertically align multi-level cell,0,G06F|H04L|Y02D
11605642,2023-03-14,"Microelectronic devices including stair step structures, and related memory devices, electronic systems, and methods",1,G11C|H01L|H10B
11605589,2023-03-14,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",0,G11C|H01L|H10B|H10D
11605588,2023-03-14,Memory device including data lines on multiple device levels,0,H01L|H10B
11605439,2023-03-14,Remapping bad blocks in a memory sub-system,2,G06F|G11C
11605420,2023-03-14,Memory with artificial intelligence mode,2,G06F|G06N|G11C
11605414,2023-03-14,Performing an on demand refresh operation of a memory sub-system,0,G06F|G11C
11605412,2023-03-14,Wear leveling for random access and ferroelectric memory,0,G06F|G11C
11604989,2023-03-14,Ann training through processing power of parked vehicles,0,G06F|G06N|G08G
11604749,2023-03-14,Direct memory access (DMA) commands for noncontiguous source and destination memory addresses,0,G06F
11604732,2023-03-14,Memory performance during program suspend protocol,0,G06F
11604725,2023-03-14,Memory sub-system codeword addressing,0,G06F
11604710,2023-03-14,Detailed failure notifications in memory sub-systems,0,G06F|G11C
11604695,2023-03-14,Copy-back operations in a memory device,0,G06F|G11C
11604694,2023-03-14,Error correction in row hammer mitigation and target row refresh,0,G06F|G11C
11604687,2023-03-14,"Programmable device, hierarchical parallel machines, and methods for providing state information",1,G06F|G06N
11604650,2023-03-14,Packing conditional branch operations,0,G06F
11604609,2023-03-14,Techniques for command sequence adjustment,1,G06F
11604607,2023-03-14,Reduce system active power based on memory usage patterns,0,G06F|Y02D
11604606,2023-03-14,Prefetch signaling in memory system or subsystem,0,G06F|Y02D
11604605,2023-03-14,Memory controller,0,G06F
11604601,2023-03-14,Trim value loading management in a memory sub-system,0,G06F
11604591,2023-03-14,Associating data types with stream identifiers for mapping onto sequentially-written memory devices,0,G06F
11604589,2023-03-14,Configurable buffer manager arbitration request throttling mechanism,0,G06F
11601589,2023-03-07,Actuating an image sensor,0,G06T|G06V|H04N
11601215,2023-03-07,Data inversion techniques,0,H04L
11601146,2023-03-07,Wireless devices and systems including examples of compensating power amplifier noise with neural networks or recurrent neural networks,3,G06N|H03F|H04B
11600707,2023-03-07,"Methods of forming conductive pipes between neighboring features, and integrated assemblies having conductive pipes between neighboring features",0,H01L|H10D
11600666,2023-03-07,"Multitier arrangements of integrated devices, and methods of forming sense/access lines",0,H01L|H10B|H10N
11600630,2023-03-07,Integrated assemblies and methods of forming integrated assemblies,0,G11C|H01L|H10B
11600578,2023-03-07,Scribe structure for memory device,0,H01L|H10B
11600535,2023-03-07,"Integrated assemblies having conductive material along three of four sides around active regions, and methods of forming integrated assemblies",1,H01L|H10B|H10D
11600494,2023-03-07,Arrays of elevationally-extending strings of memory cells and methods used in forming an array of elevationally-extending strings of memory cells,0,H01L|H10B
11600485,2023-03-07,Using sacrificial solids in semiconductor processing,0,H01L
11600355,2023-03-07,Monitoring and adjusting access operations at a memory device,1,G06F|G11C|Y02D
11600333,2023-03-07,Adjustment of a voltage corresponding to a programming distribution based on a program targeting rule,0,G06F|G11C
11600332,2023-03-07,Programmable atomic operator resource locking,1,G06F|G11C|Y02D
11600315,2023-03-07,Performing a refresh operation based on system characteristics,0,G06F|G11C|Y02D
11599773,2023-03-07,Neural networks and systems for decoding encoded data,3,G06F|G06N|H03M|H04L
11599770,2023-03-07,Methods and devices for programming a state machine engine,0,G05B|G06F|G06N
11599563,2023-03-07,Programmatically identifying a personality of an autonomous vehicle,0,G05D|G06F|G06N
11599552,2023-03-07,Counter-based compaction of key-value store tree data block,0,G06F
11599485,2023-03-07,Status check using signaling,1,G06F|G11C
11599484,2023-03-07,Semiconductor device having plural signal buses for multiple purposes,0,G06F|G11C
11599475,2023-03-07,Apparatuses and methods for compute enabled cache,0,G06F|G11C|Y02D
11599474,2023-03-07,Stacked memory dice for combined access operations,0,G06F|G11C|H01L|Y02D
11599472,2023-03-07,Interleaved cache prefetching,0,G06F
11599466,2023-03-07,Sector-based tracking for a page cache,0,G06F
11599465,2023-03-07,Configurable burst optimization for a parameterizable buffer,0,G06F
11599430,2023-03-07,Performing data restore operations in memory,0,G06F
11599416,2023-03-07,Memory sub-system using partial superblocks,0,G06F|G11C
11599414,2023-03-07,Compression-based data operations in a memory device,0,G06F|G11C
11599384,2023-03-07,Customized root processes for individual applications,0,G06F|G11C
11599366,2023-03-07,Dual mode hardware reset,0,G06F|Y02D
11599307,2023-03-07,Managed NAND data tagging,1,G06F|G11C|Y02D
11599300,2023-03-07,Voltage threshold prediction-based memory management,0,G06F|G11C
11599286,2023-03-07,Data age and validity-based memory management,0,G06F
11599273,2023-03-07,Providing time-stamps for a memory device and method for managing the same,0,G06F|G11C
11599272,2023-03-07,Deck based media management operations in memory devices,0,G06F
11595600,2023-02-28,"Method, apparatus and system providing a storage gate pixel with high dynamic range",0,H04N|H10F
11595577,2023-02-28,Sensor block,0,G06F|H04N
11594525,2023-02-28,"Packaged integrated circuit devices with through-body conductive vias, and methods of making same",0,H01L|H10D
11594522,2023-02-28,Semiconductor devices with duplicated die bond pads and associated device packages and methods of manufacture,0,H01L
11594495,2023-02-28,"Microelectronic devices including conductive levels having varying compositions, and related memory devices, electronic systems, and methods",0,G11C|H01L|H10B|H10D
11594462,2023-02-28,Stacked semiconductor die assemblies with multiple thermal paths and associated systems and methods,0,H01L
11594432,2023-02-28,"Cold fluid semiconductor device release during pick and place operations, and associated systems and methods",1,B28D|H01L|H05K|Y10T
11594297,2023-02-28,Counter-based read in memory device,3,G06F|G11C
11594274,2023-02-28,Processing in memory (PIM)capable memory device having timing circuity to control timing of operations,6,G06F|G11C
11594268,2023-02-28,Memory device deserializer circuit with a reduced form factor,0,G06F|G11C|H03K
11594036,2023-02-28,Advanced driver-assistance system (ADAS) operation utilizing algorithmic skyline detection,0,G06T|G06V
11593624,2023-02-28,Self select memory cell based artificial synapse,0,G06N|G11C
11593261,2023-02-28,Memory device with dynamic cache management,1,G06F|G11C
11593259,2023-02-28,Directed sanitization of memory,0,G06F|Y02D
11593258,2023-02-28,Enhanced filesystem support for zone namespace memory,0,G06F
11593201,2023-02-28,Memory apparatus with redundancy array,0,G06F|G11C
11593200,2023-02-28,Error code calculation on sensing circuitry,0,G06F|G11C|H03M
11593133,2023-02-28,Class of service for multi-function devices,0,G06F
11593032,2023-02-28,Memory sub-system data migration,0,G06F
11593027,2023-02-28,Command selection policy with read priority,0,G06F
11593024,2023-02-28,Request control for memory sub-systems,1,G06F
11593018,2023-02-28,Block allocation and erase techniques for sequentially-written memory devices,1,G06F
11593005,2023-02-28,Managing voltage bin selection for blocks of a memory device,2,G06F|G11C
11593002,2023-02-28,Artificial neural networks in memory,0,G06F|G06N|G11C
11589480,2023-02-21,Tubular heat spreaders for memory modules and memory modules incorporating the same,0,G06F|H01L|H05K
11588745,2023-02-21,Early credit return for credit-based flow control,4,H04L
11588735,2023-02-21,Edge processing of sensor data using a neural network to reduce data traffic on a communication network,1,G06N|H04L
11588644,2023-02-21,Secure snapshot management for data storage devices,0,G06F|H04L
11587919,2023-02-21,"Microelectronic devices, related electronic systems, and methods of forming microelectronic devices",0,H01L|H10B
11587918,2023-02-21,"Semiconductor devices, semiconductor device packages, electronic systems including same, and related methods",1,H01L|H10B
11587912,2023-02-21,High density pillar interconnect conversion with stack to substrate connection,0,H01L
11587895,2023-02-21,"Semiconductor interconnect structures with vertically offset bonding surfaces, and associated systems and methods",0,H01L
11587870,2023-02-21,"Apparatus comprising aluminum interconnections, memory devices comprising interconnections, and related methods",0,H01L|H10B
11587639,2023-02-21,Voltage calibration scans to reduce memory device overhead,1,G06F|G11C
11587638,2023-02-21,Read model of memory cells using information generated during read operations,0,G06F|G11C
11587637,2023-02-21,"Apparatuses, systems, and methods for error correction of selected bit pairs",0,G06F|G11C
11587624,2023-02-21,Coarse calibration based on signal and noise characteristics of memory cells collected in prior calibration operations,0,G06F|G06N|G11C
11587612,2023-02-21,Neural network memory with an array of variable resistance memory cells,0,G06F|G06N|G11C
11587314,2023-02-21,Intelligent correction of vision deficiency,0,G06N|G06T|G06V
11586958,2023-02-21,"Apparatuses, systems, and methods for machine learning using on-memory pattern matching",0,G06F|G06N|G06V|G11C|G16H
11586943,2023-02-21,Storage and access of neural network inputs in automotive predictive maintenance,6,G05B|G06F|G06N
11586679,2023-02-21,Proactive corrective actions in memory based on a probabilistic data structure,0,G06F
11586577,2023-02-21,Autonomous memory architecture,0,G06F
11586571,2023-02-21,"Multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F|Y02D
11586566,2023-02-21,Memory protocol with command priority,0,G06F
11586561,2023-02-21,Data validity tracking in a non-volatile memory,0,G06F
11586557,2023-02-21,Dynamic allocation of buffers for eviction procedures,0,G06F|Y02D
11586556,2023-02-21,Hierarchical memory systems,0,G06F|Y02D
11586547,2023-02-21,Instruction caching scheme for memory devices,0,G06F
11586540,2023-02-21,Apparatuses and methods to perform continuous read operations,0,G06F|G11C
11586518,2023-02-21,Thermal event prediction in hybrid memory modules,0,G06F|Y02D
11586502,2023-02-21,Performance and deadlock mitigation during a memory die fail storm,1,G06F
11586498,2023-02-21,Read retry scratch space,1,G06F|G11C
11586495,2023-02-21,Fuse logic to perform selectively enabled ECC decoding,0,G06F|G11C
11586443,2023-02-21,Thread-based processor halting,3,G06F
11586439,2023-02-21,Detecting infinite loops in a programmable atomic transaction,7,G06F
11586389,2023-02-21,Processing in memory,0,G06F|Y02D
11586386,2023-02-21,Methods for on-die memory termination and memory devices and systems employing the same,0,G06F|G11C|Y02D
11586383,2023-02-21,Command block management,1,G06F|Y02D
11586380,2023-02-21,Memory systems including examples of calculating hamming distances for neural network and data center applications,0,G06F|G06N|G06V|H04L
11586367,2023-02-21,Memory access techniques in memory devices with multiple partitions,0,G06F|G11C|Y02D
11586361,2023-02-21,Adaptive memory system,0,G06F|G11C
11586357,2023-02-21,Memory management,0,G06F|G11C
11586355,2023-02-21,Selectively operable memory device,0,G06F|G11C
11586194,2023-02-21,Storage and access of neural network models of automotive predictive maintenance,10,G05B|G06F|G06N
11582411,2023-02-14,"Method, apparatus and system providing a storage gate pixel with high dynamic range",0,H04N|H10F
11581405,2023-02-14,"Methods, devices, and systems related to forming semiconductor power devices with a handle substrate",0,H01L|H10D
11581278,2023-02-14,Semiconductor device and method of forming the same,0,H01L|H10B
11581264,2023-02-14,"Electronic devices comprising overlay marks, memory devices comprising overlay marks, and related methods",0,H01L
11581236,2023-02-14,Self-cleaning heatsink for electronic components,0,B21D|F28F|H01L
11581231,2023-02-14,Stress tuned stiffeners for micro electronics package warpage control,0,H01L
11581053,2023-02-14,Memory device test mode access,0,G06F|G11C
11580215,2023-02-14,Authenticating software images,0,G06F
11580214,2023-02-14,Authentication logging using circuitry degradation,0,G06F|G11C
11580055,2023-02-14,Devices for time division multiplexing of state machine engine signals,0,G05B|G06F|G06N
11580049,2023-02-14,Frame protocol of memory device,0,G06F|Y02D
11580044,2023-02-14,Network credit return mechanisms,4,G06F
11580039,2023-02-14,Channel depth adjustment in memory systems,0,G06F|Y02D
11580034,2023-02-14,Namespace encryption in non-volatile memory devices,2,G06F|H04L
11580016,2023-02-14,Adjustable garbage collection suspension interval,0,G06F
11579996,2023-02-14,Memory device with configurable performance and defectivity management,0,G06F|G11C
11579990,2023-02-14,Intelligent post-packaging repair,0,G06F|G11C
11579988,2023-02-14,Reporting control information errors,0,G06F|G11C
11579979,2023-02-14,Storage backed memory package save trigger,0,G06F|G11C
11579971,2023-02-14,"Apparatuses, systems, and methods for forced error check and scrub readouts",3,G06F|G11C
11579970,2023-02-14,Maintenance command interfaces for a memory system,1,G06F
11579968,2023-02-14,Efficient management of failed memory blocks in memory sub-systems,0,G06F
11579964,2023-02-14,Parity data in dynamic random access memory (DRAM),0,G06F|G11C
11579961,2023-02-14,Bit error rate based dynamic program step characteristic adjustment,0,G06F
11579888,2023-02-14,"Non-cached loads and stores in a system having a multi-threaded, self-scheduling processor",0,G06F|Y02D
11579887,2023-02-14,"System having a hybrid threading processor, a hybrid threading fabric having configurable computing elements, and a hybrid interconnection network",2,G06F
11579882,2023-02-14,Extended memory operations,0,G06F
11579843,2023-02-14,Bit string accumulation in multiple registers,0,G06F|G11C
11579809,2023-02-14,Performing a refresh operation based on a write to read time difference,0,G06F|G11C
11579799,2023-02-14,Dynamic selection of cores for processing responses,1,G06F|Y02D
11579797,2023-02-14,Memory sub-system refresh,0,G06F|G11C
11579791,2023-02-14,Partial save of memory,0,G06F
11579784,2023-02-14,Refresh counters in a memory system,1,G06F
11579772,2023-02-14,Managing page retirement for non-volatile memory,0,G06F
11579195,2023-02-14,Automated verification code generation based on a hardware design and design data,1,G01R|G06F
11575548,2023-02-07,Wireless devices and systems including examples of full duplex transmission,10,H04B|H04L
11574870,2023-02-07,"Microelectronic devices including conductive structures, and related methods",0,H01H|H01L|H04N|H10B|H10F|H10N
11574842,2023-02-07,"Methods for forming conductive vias, and associated devices and systems",0,H01L
11574834,2023-02-07,"Devices, systems and methods for electrostatic force enhanced semiconductor bonding",0,H01L
11574820,2023-02-07,Semiconductor devices with flexible reinforcement structure,2,H01L
11574687,2023-02-07,Feedback for power management of a memory die using capacitive coupling,0,G06F|G11C
11574669,2023-02-07,Distribution-following access operations for a memory device,0,G06F|G11C
11574665,2023-02-07,Timing chains for accessing memory cells,0,G06F|G11C|Y02D
11574664,2023-02-07,Parsing stream identifiers to determine data stream attributes,0,G06F|G11C
11574659,2023-02-07,Parallel access to volatile memory by a processing device for machine learning,1,G06N|G11C
11574174,2023-02-07,Wearable electronic device with built-in intelligent monitoring implemented using deep learning accelerator and random access memory,0,G06F|G06N|G06T
11574100,2023-02-07,Integrated sensor device with deep learning accelerator and random access memory,0,G06F|G06N
11573916,2023-02-07,Apparatuses and methods for writing data to a memory,0,G06F|G11C
11573903,2023-02-07,Memory devices and methods which may facilitate tensor memory access with memory maps based on memory operations,1,G06F|G06N|Y02D
11573901,2023-02-07,Predictive paging to accelerate memory access,3,G06F|G06N
11573834,2023-02-07,"Computational partition for a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F
11573796,2023-02-07,"Conditional branching control for a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F|Y02D
11573743,2023-02-07,Pointer dereferencing within memory sub-system,0,G06F
11573742,2023-02-07,Dynamic data placement for collision avoidance among concurrent write streams,0,G06F
11573720,2023-02-07,Open block family duration limited by time and temperature,2,G01K|G06F|G11C|Y02D
11573708,2023-02-07,Fail-safe redundancy in aggregated and virtualized solid state drives,0,G06F
11573705,2023-02-07,Artificial intelligence accelerator,0,G06F|G06N
11573703,2023-02-07,Capacity expansion for memory sub-system controllers having at least I/O expander circuit to limit impedance loads,0,G06F
11573702,2023-02-07,Host clock effective delay range extension,0,G06F|G11C
11573700,2023-02-07,Buffer management in memory systems for read and write requests,0,G06F
11571126,2023-02-07,Secure wireless communication between implants and apparatus,0,A61B|A61N|G06F|H04W
11570625,2023-01-31,Secure vehicle communications architecture for improved blind spot and driving distance detection,0,B60W|G01S|G07C|G08G|H04W
11569851,2023-01-31,Self interference noise cancellation to support multiple frequency bands with neural networks or recurrent neural networks,10,G06N|H04B
11569266,2023-01-31,Integrated structures comprising vertical channel material and having conductively-doped semiconductor material directly against lower sidewalls of the channel material,1,H01L|H10B|H10D
11569258,2023-01-31,"Integrated assemblies which include stacked memory decks, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11569221,2023-01-31,Methods of forming capacitor structures,0,G11C|H01L|H10B|H10D
11569203,2023-01-31,Multi-height interconnect structures and associated systems and methods,0,H01L
11569185,2023-01-31,Semiconductor device and method of forming the same,0,H01L
11569120,2023-01-31,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11569089,2023-01-31,"Method of forming a semiconductor device, and a photomask used therein",0,G03F|H01L|H10B
11568953,2023-01-31,Electrical device with test interface,0,G06F|G11C|Y02D
11568940,2023-01-31,Apparatus for determining data states of memory cells,1,G06F|G11C
11568932,2023-01-31,Read cache for reset read disturb mitigation,0,G06F|G11C
11568922,2023-01-31,Under-memory array process edge mats with sense amplifiers,0,G11C|H01L|H10B
11568630,2023-01-31,Histogram creation process for memory devices,1,G06F|G06T|G06V|G11C
11568095,2023-01-31,Device deactivation based on behavior patterns,0,G06F|G06N|H04M
11568077,2023-01-31,Memory device data security based on content-addressable memory architecture,1,G06F|G11C
11567831,2023-01-31,Generating a protected and balanced codeword,1,G06F
11567825,2023-01-31,Generating error checking data for error detection during modification of data in a memory sub-system,0,G06F
11567820,2023-01-31,Internal signal monitoring circuit,0,G06F|G11C
11567817,2023-01-31,Providing bandwidth expansion for a memory sub-system including a sequencer separate from a controller,0,G06F
11567766,2023-01-31,Control registers to store thread identifiers for threaded loop execution in a self-scheduling reconfigurable computing fabric,0,G06F|Y02D
11567700,2023-01-31,Memory sub-system for supporting deterministic and non-deterministic commands based on command expiration and the state of the intermediate command queue,1,G06F|Y02D
11567689,2023-01-31,Handling bad blocks generated during a block erase operation,0,G06F
11567688,2023-01-31,Erasure of multiple blocks in memory devices,0,G06F|G11C
11567682,2023-01-31,Temperature management for a memory device using memory trim sets,2,G06F|G11C
11567665,2023-01-31,Data dispersion-based memory management,1,G06F
11564331,2023-01-24,"Electronic device with a card-level thermal regulator mechanism and associated systems, devices, and methods",0,F25D|F28F|G06F|H01F|H01L|H05K|Y02D
11563449,2023-01-24,Systems for error reduction of encoded data using neural networks,4,G06F|G06N|H03M
11563158,2023-01-24,Vertical solid-state transducers and high voltage solid-state transducers having buried contacts and associated systems and methods,4,H01L|H10D|H10H
11563117,2023-01-24,Transistor with implant screen,1,H01L|H10D
11563031,2023-01-24,"Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies",0,G11C|H01L|H10B|H10D|H10N
11563022,2023-01-24,Memory arrays and methods used in forming a memory array comprising strings of memory cells,2,H01L|H10B
11563018,2023-01-24,"Microelectronic devices, and related methods, memory devices, and electronic systems",8,G11C|H01L|H10B
11562987,2023-01-24,Semiconductor devices with multiple substrates and die stacks,0,H01L
11562986,2023-01-24,Stacked semiconductor die assemblies with partitioned logic and associated systems and methods,0,G11C|H01L
11562922,2023-01-24,"Semiconductor device release during pick and place operations, and associated systems and methods",0,H01L
11562793,2023-01-24,Read soft bits through boosted modulation following reading hard bits,5,G06F|G11C
11562784,2023-01-24,"Apparatuses, systems, and methods for voltage based random number generation",0,G06F|G11C|H03M
11562776,2023-01-24,Performing read operations on grouped memory cells,0,G06F|G11C|H03K
11562237,2023-01-24,Processing of overwhelming stimuli in vehicle data recorders,0,B60W|G06F|G06N|G06V
11561907,2023-01-24,Access to data stored in quarantined memory media,0,G06F
11561904,2023-01-24,Security configurations in page table entries for execution domains,3,G06F|G11C
11561903,2023-01-24,Allocation of spare cache reserved during non-speculative execution and speculative execution,0,G06F
11561902,2023-01-24,Cache operations in a hybrid dual in-line memory module,0,G06F
11561892,2023-01-24,Garbage collection adapted to user device access,0,G06F|G11C
11561891,2023-01-24,Adaptive user defined health indication,1,G06F
11561876,2023-01-24,Fail compare procedure,0,G06F|G11C
11561855,2023-01-24,Error handling optimization in memory sub-system mapping,0,G06F
11561845,2023-01-24,Memory access communications through message passing interface implemented in memory systems,0,G06F|G06N
11561788,2023-01-24,Resilient software updates in secure storage devices,1,G06F
11561734,2023-01-24,Selecting read voltage using write transaction data,0,G06F|G11C
11561733,2023-01-24,Interrupt mode or polling mode for memory devices,0,G06F
11561731,2023-01-24,Truth table extension for stacked memory systems,4,G06F|H01L
11561729,2023-01-24,Write determination counter,0,G06F
11561726,2023-01-24,Read refresh via signal calibration for non-volatile memories,0,G06F|G11C
11561722,2023-01-24,Multi-page parity data storage in a memory device,0,G06F|H03M
11561710,2023-01-24,Programmable peak power management,0,G06F|G11C
11561611,2023-01-24,Displaying augmented reality responsive to an input,0,G06F|G06T
11561603,2023-01-24,Memory device low power mode,0,G06F|G11C|Y02D
11561597,2023-01-24,Memory device power management,1,G06F|Y02D
11558359,2023-01-17,Replay protection nonce generation,0,G06F|H04L
11557608,2023-01-17,"Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies",0,G11C|H01L|H10B|H10D
11557597,2023-01-17,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
11557592,2023-01-17,Gate noble metal nanoparticles,0,H01L|H10B
11557591,2023-01-17,"Transistors, memory arrays, and methods used in forming an array of memory cells individually comprising a transistor",0,H01L|H10B|H10D
11557569,2023-01-17,"Microelectronic devices including source structures overlying stack structures, and related electronic systems",10,H01L|H10B|H10D
11557537,2023-01-17,Reduced pitch memory subsystem for memory device,1,H01L|H10B|H10D
11557526,2023-01-17,Substrates for semiconductor device assemblies and systems with improved thermal performance and methods for making the same,0,H01L|H05K
11557368,2023-01-17,System and method to minimize codeword failure rate,0,G06F|G11C
11557345,2023-01-17,Dynamic memory programming voltage step for strenuous device conditions,0,G06F|G11C
11557326,2023-01-17,Memory power coordination,0,G06F|G11C|Y02D
11556790,2023-01-17,Artificial neural network training in memory,0,G06F|G06N
11556759,2023-01-17,Comparison of biometric identifiers in memory,1,G06F|G06N|G06V|H10D
11556656,2023-01-17,Exclusive or engine on random access memory,0,G06F|H03K
11556481,2023-01-17,Increased efficiency obfuscated logical-to-physical map management,0,G06F
11556479,2023-01-17,Cache block budgeting techniques,5,G06F|Y02D
11556467,2023-01-17,Optimizing garbage collection that uses a logical-to-physical table search,0,G06F
11556466,2023-01-17,Logical-to-physical data structures,0,G06F
11556465,2023-01-17,Memory management,0,G06F|G11C
11556417,2023-01-17,Reduction of errors in data retrieved from a memory device to apply an error correction code of a predetermined code rate,1,G06F|H03M
11556410,2023-01-17,Adaptive background scans in a memory sub-system,1,G06F
11556339,2023-01-17,Vector registers implemented in memory,0,G06F|Y02D
11556275,2023-01-17,Techniques for page line filler data,0,G06F
11556267,2023-01-17,Data management during a copyback operation,0,G06F
11556261,2023-01-17,Memory stripe coding management,0,G06F
11556259,2023-01-17,Emulating memory sub-systems that have different performance characteristics,0,G06F
11556258,2023-01-17,Implementing automatic rate control in a memory sub-system,3,G06F
11556257,2023-01-17,Selectable wear life indicator based on data retention,0,G06F
11556251,2023-01-17,Apparatuses and methods to control memory operations on buffers,0,G06F
11556248,2023-01-17,Apparatuses and methods for different burst lengths for stacked die,0,G06F|G11C
11552658,2023-01-10,Self interference noise cancellation to support multiple frequency bands,8,H04B|H04L
11552552,2023-01-10,Power management integrated circuit with bleed circuit control,1,G06F|G11C|H01L|H02M|Y02D
11552086,2023-01-10,"Ferroelectric capacitor, ferroelectric field effect transistor, and method used in forming an electronic component comprising conductive material and ferroelectric material",2,H01L|H10B|H10D
11552060,2023-01-10,Stacked light emitting diode (LED) display,0,G02F|H01L|H10H
11552045,2023-01-10,Semiconductor assemblies with redistribution structures for die stack signal routing,2,H01L
11552029,2023-01-10,Semiconductor devices with reinforced substrates,0,H01L
11551926,2023-01-10,"Methods of forming a microelectronic device, and related systems and additional methods",0,C23C|H01L
11551779,2023-01-10,Global redundant column select implementation for boundary faults in a memory device,0,G06F|G11C|H03K
11551777,2023-01-10,Apparatus with circuit-locating mechanism,2,G11C|H01L
11551772,2023-01-10,Performing a decoding operation to simulate switching a bit of an identified set of bits of a data block,0,G06F|G11C|H03M
11551746,2023-01-10,Apparatuses including memory regions having different access speeds and methods for using the same,0,G06F|G11C
11550742,2023-01-10,Apparatus and methods for in data path compute operations,0,G06F|G11C
11550741,2023-01-10,Apparatuses and methods including memory commands for semiconductor memories,2,G06F|G11C|Y02D
11550737,2023-01-10,Adjusting characteristic of system based on profile,0,G06F|G11C
11550727,2023-01-10,Zone-aware memory management in memory subsystems,1,G06F
11550725,2023-01-10,Dynamically sized redundant write buffer with sector-based tracking,0,G06F
11550719,2023-01-10,Multiple data channel memory module architecture,0,G06F|G11C
11550717,2023-01-10,Apparatuses and methods for concurrently accessing different memory planes of a memory,0,G06F
11550711,2023-01-10,Dynamically adjusted garbage collection workload,0,G06F
11550687,2023-01-10,Using memory device sensors,0,B60H|G06F
11550678,2023-01-10,Memory management,0,G06F
11550663,2023-01-10,Changing of error correction codes based on the wear of a memory sub-system,0,G06F|H03M
11550654,2023-01-10,Apparatus with latch correction mechanism and methods for operating the same,0,G06F
11550650,2023-01-10,Methods for activity-based memory maintenance operations and memory devices and systems employing the same,1,G06F|G11C
11550642,2023-01-10,Mechanism to trigger early termination of cooperating processes,2,G06F
11550510,2023-01-10,Encoding and decoding data bits stored in a combination of multiple memory cells,0,G06F|G11C
11550500,2023-01-10,Computational storage and networked based system,5,G06F
11550483,2023-01-10,Techniques for secure writes by non-privileged users,0,G06F|H04L
11550381,2023-01-10,Non-volatile memory system or sub-system,0,G06F|G11C|Y02D
11548473,2023-01-10,Vehicle operator authentication operations,1,B60R|G06N
11546458,2023-01-03,Organizing applications for mobile devices,1,G06F|H04M
11545492,2023-01-03,"Transistors, arrays of transistors, arrays of memory cells individually comprising a capacitor and an elevationally-extending transistor, and methods of forming an array of transistors",0,H01L|H10B|H10D
11545456,2023-01-03,"Microelectronic devices, electronic systems having a memory array region and a control logic region, and methods of forming microelectronic devices",8,H01L|H10B
11545433,2023-01-03,Non-orthogonal slotted vias for semiconductor devices and associated systems and methods,0,H01L|H10B
11545430,2023-01-03,Integrated circuitry and method used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11545391,2023-01-03,Conductive interconnects and methods of forming conductive interconnects,0,H01L
11545210,2023-01-03,"Apparatuses, systems, and methods for fuse array based device identification",2,G06F|G11C|H04L
11545209,2023-01-03,Power savings mode toggling to prevent bias temperature instability,0,G06F|G11C|Y02D
11545199,2023-01-03,Methods for on-die memory termination and memory devices and systems employing the same,1,G06F|G11C
11545189,2023-01-03,Apparatuses and methods for different IO widths for stacked die,0,G06F|G11C
11544412,2023-01-03,Protection against unintended content change in DRAM during standby mode,1,B60R|G06F|G06N|H04L|Y02D
11544208,2023-01-03,Wave pipeline including synchronous stage,0,G06F|G11C|Y02D
11544207,2023-01-03,Synchronous memory bus access to storage media,0,G06F|G11C
11544203,2023-01-03,Sequencer chaining circuitry,0,G05F|G06F|G11C
11544202,2023-01-03,Adjustable memory operation settings based on memory sub-system operating requirements,0,G06F|G11C
11544201,2023-01-03,Memory tracing in an emulated computing system,0,G06F
11544188,2023-01-03,Memory device with dynamic storage mode control,0,G06F
11544182,2023-01-03,Smart factory reset procedure using one or more commands at least on user data and system data,0,G06F
11544144,2023-01-03,Read recovery control circuitry,0,G06F|G11C
11544069,2023-01-03,Universal pointers for data exchange in a computer system having independent processors,0,G06F
11544010,2023-01-03,Apparatuses and methods to mask write operations for a mode of operation using ECC circuitry,0,G06F|G11C
11544008,2023-01-03,Temperature correction in memory sub-systems,0,G06F|G11C
11543995,2023-01-03,Feedback for multi-level signaling in a memory device,2,G06F|G11C|H03F|H03K
11543980,2023-01-03,Allocating variable media types of memory devices in a memory system,0,G06F
11543978,2023-01-03,Credit-based scheduling of memory commands,0,G06F
11543970,2023-01-03,Managing dynamic temperature throttling thresholds in a memory subsystem,0,G06F|G11C|Y02D
11541898,2023-01-03,Secure deployment of a user profile in a vehicle,1,B60R|B60W|G06F|G06N|G06Q|G07C|H04L|H04N|H04W
11539692,2022-12-27,Setting based access to data stored in quarantined memory media,0,G06F|H04L
11539623,2022-12-27,Single field for encoding multiple elements,5,H04L
11539502,2022-12-27,Wireless devices and systems including examples of cross correlating wireless transmissions,1,H04L
11538991,2022-12-27,Methods of forming a memory cell comprising a metal chalcogenide material,0,H01L|H10N
11538860,2022-12-27,Memory array with graded memory stack resistances,0,G11C|H01L|H10B|H10N
11538822,2022-12-27,"Integrated assemblies having metal-containing liners along bottoms of trenches, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11538819,2022-12-27,"Integrated circuitry, a method used in forming integrated circuitry, and a method used in forming a memory array comprising strings of memory cells",1,G11C|H01L|H10B
11538809,2022-12-27,Metal insulator semiconductor (MIS) contact in three dimensional (3D) vertical memory,1,B82Y|H01L|H10B|H10D
11538762,2022-12-27,"Methods for making double-sided semiconductor devices and related devices, assemblies, packages and systems",2,H01L|H10D
11538711,2022-12-27,Methods for edge trimming of semiconductor wafers and related apparatus,1,B23D|B24D|B26D|B28D|H01L
11538544,2022-12-27,Two-stage flash programming for embedded systems,0,G06F|G11C
11538513,2022-12-27,Memory element for weight update in a neural network,0,G06F|G06N|G11C
11537861,2022-12-27,"Methods of performing processing-in-memory operations, and related devices and systems",2,G06F|G06N|G11C|H03M
11537565,2022-12-27,Lock management associated with a key-value database system,0,G06F
11537527,2022-12-27,Dynamic logical page sizes for memory devices,0,G06F
11537526,2022-12-27,Translating of logical address to determine first and second portions of physical address,0,G06F
11537525,2022-12-27,Hierarchical memory systems,0,G06F
11537512,2022-12-27,Asynchronous power loss recovery for memory devices,2,G06F|Y02D
11537484,2022-12-27,Salvaging bad blocks in a memory device,1,G06F|G11C
11537464,2022-12-27,Host-based error correction,0,G06F|H03M
11537462,2022-12-27,Apparatuses and methods for cyclic redundancy calculation for semiconductor device,0,G06F|Y02D
11537327,2022-12-27,Adaptive watchdog in a memory device,0,G06F|G11C
11537321,2022-12-27,Data selection based on quality,0,G06F|G06V|H04N|Y02D
11537307,2022-12-27,Hybrid wear leveling for in-place data replacement media,0,G06F
11537306,2022-12-27,Cold data detector in memory system,0,G06F|G11C|Y02D
11537298,2022-12-27,Memory systems and devices including examples of accessing memory and generating access codes using an authenticated stream cipher,2,G06F|G11C|H04L
11533064,2022-12-20,Error correcting code poisoning for memory devices and associated methods and systems,0,G06F|H03M
11532699,2022-12-20,Devices comprising crystalline materials and related systems,0,H01L|H10B|H10D
11532638,2022-12-20,Memory device including multiple decks of memory cells and pillars extending through the decks,0,G11C|H01L|H10B
11532595,2022-12-20,Stacked semiconductor dies for semiconductor device assemblies,1,H01L
11532578,2022-12-20,3DI solder cup,0,H01L
11532490,2022-12-20,Semiconductor packages with indications of die-specific information,0,H01L
11532477,2022-12-20,Self-assembled nanostructures including metal oxides and semiconductor structures comprised thereof,0,B81C|C08G|C08L|H01L
11532349,2022-12-20,Power distribution for stacked memory,0,G06F|G11C|H01L
11532348,2022-12-20,Power management across multiple packages of memory dies,1,G06F|G11C
11532346,2022-12-20,Apparatuses and methods for access based refresh timing,11,G06F|G11C
11532345,2022-12-20,Self-reference sensing for memory cells,1,G06F|G11C
11531632,2022-12-20,Multi-level receiver with termination-off mode,1,G06F|G11C|Y02D
11531622,2022-12-20,Managing data dependencies for out of order processing in a hybrid DIMM,0,G06F|G11C
11531543,2022-12-20,"Backpressure control using a stop signal for a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F
11531490,2022-12-20,Data transfer in port switch memory,0,G06F|G11C
11531472,2022-12-20,Scalable memory system protocol supporting programmable number of levels of indirection,0,G06F|G11C|H04L|Y02D
11531339,2022-12-20,Monitoring of drive by wire sensors in vehicles,7,B60W|G05B|G05D|G06N
11528048,2022-12-13,Mixing coefficient data for processing mode selection,2,G06N|H03M|H04B|H04L|H04W
11528043,2022-12-13,Wireless devices and systems including examples of compensating power amplifier noise,2,H03M|H04B|H04L
11527548,2022-12-13,"Semiconductor devices and electronic systems including an etch stop material, and related methods",0,H01L|H10B|H10D
11527510,2022-12-13,Finer grain dynamic random access memory,0,H01L|H10D|Y02D
11527508,2022-12-13,Apparatuses and methods for coupling a plurality of semiconductor devices,0,H01L
11527505,2022-12-13,Uniform electrochemical plating of metal onto arrays of pillars having different lateral densities and related technology,1,G06F|H01L
11527459,2022-12-13,"Substrates for semiconductor packages, including hybrid substrates for decoupling capacitors, and associated devices, systems, and methods",1,H01L|H05K|H10D|Y02P
11527436,2022-12-13,Microelectronic devices with through-substrate interconnects and associated methods of manufacturing,0,H01L
11527294,2022-12-13,Memory sub-system scan,0,G06F|G11C
11527279,2022-12-13,Read algorithm for memory device,1,G06F|G11C
11526453,2022-12-13,Apparatus including parallel pipelines and methods of manufacturing the same,2,G06F|G11C
11526450,2022-12-13,Memory system for binding data to a memory namespace,2,G06F|Y02D
11526442,2022-12-13,Metadata management for a cache,0,G06F
11526395,2022-12-13,Write buffer management,0,G06F|G11C
11526393,2022-12-13,Memory sub-system with dynamic calibration using component-based function(s),1,G06F|G11C
11526361,2022-12-13,Variable pipeline length in a barrel-multithreaded processor,1,G06F
11526355,2022-12-13,Smallest or largest value element determination,0,G06F
11526306,2022-12-13,Command scheduling in a memory subsystem according to a selected scheduling ordering,0,G06F
11526299,2022-12-13,Elastic buffer for media management of a memory sub-system,0,G06F
11526295,2022-12-13,Managing an adjustable write-to-read delay of a memory sub-system,1,G06F
11526293,2022-12-13,Data replication,0,G06F|G11C
11526289,2022-12-13,Supplemental AI processing in memory,0,G06F|G06N|G11C|Y02D
11526280,2022-12-13,Scalable memory system protocol supporting programmable number of levels of indirection,0,G06F|G11C|H04L|Y02D
11526277,2022-12-13,Adjustable NAND write performance,0,G06F|G11C
11524690,2022-12-13,Black box operations controlled by driver mental state evaluation,0,B60W|G06F|G07C
11523264,2022-12-06,Wireless memory interface,0,G06F|H04L|H04W
11522559,2022-12-06,Variable read error code correction,0,G06F|H03M
11521897,2022-12-06,Methods of forming microelectronic devices,0,H01L|H10B
11521699,2022-12-06,Adjusting a reliability scan threshold in a memory sub-system,0,G06F|G11C
11521690,2022-12-06,NAND data placement schema,4,G06F|G11C|H03K
11521669,2022-12-06,Semiconductor device having cam that stores address signals,10,G06F|G11C
11520718,2022-12-06,Managing hazards in a memory controller,0,G06F
11520711,2022-12-06,Semiconductor device with secure access key and associated methods and systems,1,G06F|G11C|H04L
11520699,2022-12-06,Using a common pool of blocks for user data and a system data structure,0,G06F
11520657,2022-12-06,Defect detection in memory based on active monitoring of read operations,0,G06F
11520656,2022-12-06,Managing capacity reduction and recovery due to storage device failure,0,G06F
11520529,2022-12-06,Signal development caching in a memory device,0,G06F|G11C
11520525,2022-12-06,Integrated pivot table in a logical-to-physical mapping having entries and subsets associated via a flag,0,G06F
11520524,2022-12-06,Host adaptive memory device optimization,0,G06F
11520517,2022-12-06,Data logging sub-system for memory sub-system controller,0,G06F
11520513,2022-12-06,Code word format and structure,0,G06F
11520502,2022-12-06,Performance control for a memory sub-system,0,G06F
11520500,2022-12-06,Managing capacity reduction when downshifting multi-level memory cells,1,G06F
11520497,2022-12-06,Peak power management in a memory device,1,G06F|Y02D
11520491,2022-12-06,Parity protection in non-volatile memory,1,G06F|G11C
11520487,2022-12-06,Managing write operations during a power loss,0,G06F
11520485,2022-12-06,Data caching for ferroelectric memory,0,G06F|G11C
11520484,2022-12-06,Namespaces allocation in non-volatile memory devices,3,G06F|Y02D
11520240,2022-12-06,"Wafer alignment markers, systems, and related methods",0,G01R|G03F|H01L
11515860,2022-11-29,Deterministic jitter generator with controllable probability distribution,0,G06F|G11C|H03K
11515396,2022-11-29,Ferroelectric assemblies and methods of forming ferroelectric assemblies,0,G11C|H01L|H10B|H10D
11515331,2022-11-29,Integrated assemblies comprising ferroelectric transistors and non-ferroelectric transistors,0,G11C|H01L|H10B|H10D
11515320,2022-11-29,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",0,G11C|H01L|H10B
11515222,2022-11-29,Semiconductor assemblies with flow controller to mitigate ingression of mold material,0,H01L
11515204,2022-11-29,"Methods for forming conductive vias, and associated devices and systems",1,H01L
11515198,2022-11-29,"Semiconductor constructions comprising dielectric material, and methods of forming dielectric fill within openings extending into semiconductor constructions",0,G03F|H01L|H10D
11515174,2022-11-29,Semiconductor devices with package-level compartmental shielding and associated systems and methods,0,H01L
11515171,2022-11-29,Methods and apparatus for temperature modification and reduction of contamination in bonding stacked microelectronic devices,0,B23K|H01L
11515147,2022-11-29,"Material deposition systems, and related methods",0,C23C|H01J|H01L
11514989,2022-11-29,Dynamic adjustment of offset voltages for reading memory cells in a memory device,1,G06F|G11C
11514985,2022-11-29,Spike current suppression in a memory array,2,G06F|G11C|H10B|H10N
11514977,2022-11-29,"Memory devices implementing data-access schemes for digit lines proximate to edges of column planes, and related devices, systems, and methods",0,G06F|G11C
11514961,2022-11-29,Memory topologies,1,G06F|G11C
11514959,2022-11-29,Memory device capable of adjusting clock signal based on operating speed and propagation delay of command/address signal,0,G06F|G11C
11514957,2022-11-29,Bank to bank data transfer,2,G06F|G11C|H03K|Y02D
11514955,2022-11-29,Power management integrated circuit with dual power feed,0,G06F|G11C
11514953,2022-11-29,"Integrated assemblies, and methods of forming integrated assemblies",0,G11C|H01L|H10B
11514174,2022-11-29,Memory devices with cryptographic components,2,G06F|G11C|H03M|H04L
11513969,2022-11-29,Hierarchical memory systems,1,G06F
11513959,2022-11-29,Managing collisions in a non-volatile memory system with a coherency checker,0,G06F
11513952,2022-11-29,Data separation for garbage collection,1,G06F
11513945,2022-11-29,Apparatuses and methods for transferring data using a cache,0,G06F|Y02D
11513933,2022-11-29,Apparatus with temperature mitigation mechanism and methods for operating the same,0,G06F|G11B
11513923,2022-11-29,Dynamic fail-safe redundancy in aggregated and virtualized solid state drives,1,G06F
11513889,2022-11-29,Parity protection,0,G06F|Y02D
11513840,2022-11-29,"Thread creation on local or remote compute elements by a multi-threaded, self-scheduling processor",0,G06F|Y02D
11513839,2022-11-29,"Memory request size management in a multi-threaded, self-scheduling processor",0,G06F|Y02D
11513838,2022-11-29,"Thread state monitoring in a system having a multi-threaded, self-scheduling processor",0,G06F|Y02D
11513837,2022-11-29,Thread commencement and completion using work descriptor packets in a system having a self-scheduling processor and a hybrid threading fabric,0,G06F|Y02D
11513835,2022-11-29,Notifying memory system of host events via modulated reset signals,0,G06F
11513734,2022-11-29,Hardware-based power management integrated circuit register file write protection,0,G06F|G11C
11513719,2022-11-29,Fast purge on storage devices,0,G06F|H04L
11513713,2022-11-29,Apparatuses and methods for partitioned parallel data movement,0,G06F|G11C
11513703,2022-11-29,Apparatus for managing data storage among groups of memory cells of multiple reliability ranks,0,G06F|G11C
11513669,2022-11-29,User interface for modifying pictures,1,G06F|G06T|H04N
11508746,2022-11-22,Semiconductor device having a stack of data lines with conductive structures on both sides thereof,0,G11C|H01L|H10B
11508742,2022-11-22,"Devices including stair step structures adjacent substantially planar, vertically extending surfaces of a stack structure",0,H01L|H10B
11508657,2022-11-22,Semiconductor devices having 3-dimensional inductive structures,0,H01L|H10B|H10D
11508573,2022-11-22,Plasma doping of gap fill materials,1,H01L|H10B
11508458,2022-11-22,Access schemes for access line faults in a memory device,0,G06F|G11C
11508453,2022-11-22,"Encoding test data of microelectronic devices, and related methods, devices, and systems",0,G01R|G06F|G11C
11508433,2022-11-22,Updating program files of a memory device using a differential write operation,0,G06F|G11C
11508430,2022-11-22,Data circuit for a low swing data bus,0,G06F|G11C
11508421,2022-11-22,Electronic devices comprising air gaps adjacent to bitlines and related methods and systems,1,G11C|H01L|H10B|H10D
11507531,2022-11-22,Apparatus and method to switch configurable logic units,1,G06F
11507518,2022-11-22,Logical-to-physical mapping using a flag to indicate whether a mapping entry points to [[for]] sequentially stored data,0,G06F
11507516,2022-11-22,Adaptive cache partitioning,2,G06F
11507504,2022-11-22,Memory sub-system for decoding non-power-of-two addressable unit address boundaries,1,G06F|H04B|H04L|H04W
11507493,2022-11-22,Debugging dataflow computer architectures,5,G06F
11507453,2022-11-22,Low-latency register error correction,1,G06F
11507449,2022-11-22,Health characteristics of a memory device,0,G06F
11507443,2022-11-22,Memory fault map for an accelerated neural network,1,G06F|G06N|G11C
11507374,2022-11-22,True/false vector index registers and methods of populating thereof,0,G06F
11507317,2022-11-22,Establishing a delay period associated with a program resume operation of a memory subsystem,0,G06F
11507304,2022-11-22,Diagonal page mapping in memory systems,0,G06F
11507302,2022-11-22,Scheduling media management operations based on determined host system usage requirements,0,G06F
11507300,2022-11-22,Word line group read counters,1,G06F|G11C
11507296,2022-11-22,Repair operation techniques,0,G06F
11507175,2022-11-22,Data link between volatile memory and non-volatile memory,2,G06F|Y02D
11503685,2022-11-15,Self-identifying solid-state transducer modules and associated systems and methods,2,H01L|H05B|H10H
11503225,2022-11-15,Stacked polarizer hyperspectral imaging,1,G02B|H04N
11502881,2022-11-15,Channel equalization for multi-level signaling,1,G11C|H04L
11502179,2022-11-15,"Integrated assemblies containing ferroelectric transistors, and methods of forming integrated assemblies",0,G06F|G06Q|G11B|H04L|H04N|H10B|H10D
11502053,2022-11-15,Bond pad connection layout,0,H01L
11502006,2022-11-15,"Apparatuses having an interconnect extending from an upper conductive structure, through a hole in another conductive structure, and to an underlying structure",0,H01L|H10D
11501838,2022-11-15,Preread and read threshold voltage optimization,0,G06F|G11C
11501817,2022-11-15,Memory cell imprint avoidance,0,G06F|G11C
11501803,2022-11-15,Memory array decoding and interconnects,1,G11C|H01L|H10B|H10D
11501027,2022-11-15,Mechanism to support writing files into a file system mounted in a secure memory device,0,G06F|H04L
11500794,2022-11-15,Training procedure for receivers associated with a memory device,0,G06F
11500791,2022-11-15,Status check using chip enable pin,0,G06F|Y02D
11500782,2022-11-15,Recovery of logical-to-physical table information for a memory device,1,G06F
11500769,2022-11-15,Valid data identification for garbage collection,0,G06F
11500766,2022-11-15,Aggregated and virtualized solid state drives accessed via multiple logical address spaces,15,G06F
11500665,2022-11-15,Dynamic configuration of a computer processor based on the presence of a hypervisor,5,G06F
11500637,2022-11-15,Software instruction set update of memory die using page buffers,0,G06F
11500588,2022-11-15,Adjusting read voltage levels based on a temperature-dependent slope of the threshold voltage drift of a memory sub-system,0,G06F|G11C
11500582,2022-11-15,Trigger margin based dynamic program step characteristic adjustment,0,G06F|G11C
11500578,2022-11-15,Memory access threshold based memory management,0,G06F
11500575,2022-11-15,Pattern generation for multi-channel memory array,3,G06F|G11C
11500567,2022-11-15,Configuring partitions of a memory sub-system for different data,0,G06F
11500564,2022-11-15,Grouping blocks based on power cycle and power on time,0,G06F|G11C
11500561,2022-11-15,Masked training and analysis with a memory array,0,G06F|G11C|H04L
11500555,2022-11-15,Volatile memory to non-volatile memory interface for power management,1,G06F|G06N|Y02D
11500548,2022-11-15,Memory physical presence security identification,1,G06F
11498388,2022-11-15,Intelligent climate control in vehicles,10,B60H|G06N
11496699,2022-11-08,"Method, apparatus, and system providing an imager with pixels having extended dynamic range",0,H04N|H10F
11496341,2022-11-08,Wireless devices and systems including examples of compensating I/Q imbalance with neural networks or recurrent neural networks,3,G06N|H04L
11496149,2022-11-08,Bit string conversion invoking bit strings having a particular data pattern,0,G06F|H03M|Y02D
11495577,2022-11-08,Semiconductor devices having through-stack interconnects for facilitating connectivity testing,1,G01R|H01L
11495530,2022-11-08,"Microelectronic devices including stadium structures, and related methods, memory devices, and electronic systems",2,G11C|H01L|H10B
11495322,2022-11-08,First-pass continuous read level calibration,0,G11C|H04L
11495317,2022-11-08,Managed-NAND real time analyzer and method,1,G06F|G11C|Y02D
11495282,2022-11-08,"Sense amplifier drivers, and related devices, systems, and methods",0,G11C|H01L|H10B
11495281,2022-11-08,Write interamble counter,0,G06F|G11C
11495274,2022-11-08,Apparatuses and methods for performing logical operations using sensing circuitry,1,G06F|G11C|H03K
11494992,2022-11-08,Constructing an augmented reality image,1,G01B|G06T
11494865,2022-11-08,Passenger screening,2,G06F|G06N|G06Q|G06V
11494522,2022-11-08,Semiconductor device with self-lock security and associated methods and systems,0,G06F|G11C
11494323,2022-11-08,Addressing scheme for a memory system,0,G06F|G11C
11494319,2022-11-08,"Apparatuses, systems, and methods for input/output mappings",1,G06F|G11C
11494311,2022-11-08,Page table hooks to memory types,2,G06F|Y02D
11494306,2022-11-08,Managing data dependencies in a transfer pipeline of a hybrid dimm,0,G06F|G11C
11494302,2022-11-08,Phase change memory in a dual inline memory module,0,G06F|G11C
11494296,2022-11-08,Memory shapes,0,G06F
11494277,2022-11-08,Data encoding using spare channels in a memory system,0,G06F|Y02D
11494264,2022-11-08,Generating a protected and balanced codeword,1,G06F
11494258,2022-11-08,Dynamic control of error management and signaling,0,G01K|G06F
11494198,2022-11-08,"Output impedance calibration, and related devices, systems, and methods",0,G06F|G11C
11494124,2022-11-08,Inversion refresh of physical memory location,1,G06F
11494122,2022-11-08,Command queuing,1,G06F
11494119,2022-11-08,Memory searching component,0,G06F|Y02D
11494114,2022-11-08,Read threshold adjustment techniques for non-binary memory cells,5,G06F|G11C
11494111,2022-11-08,Data operation based on valid memory unit count,0,G06F
11494102,2022-11-08,Media management operations based on a ratio of valid data,1,G06F
11494095,2022-11-08,Power behavior detection in a memory device,0,G06F
11494084,2022-11-08,Managing dielectric stress of a memory device using controlled ramping slopes,0,G06F|G11C
11494078,2022-11-08,Translation lookaside buffer in memory,0,G06F
11493550,2022-11-08,Standalone thermal chamber for a temperature control component,1,G01R|H01L|H05K
11490135,2022-11-01,Surveillance camera upgrade via removable media having deep learning accelerator and random access memory,2,G06F|G06N|G06V|H04N
11489049,2022-11-01,"Integrated assemblies, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11489038,2022-11-01,Capacitors having vertical contacts extending through conductive tiers,0,H01L|H10B|H10D
11488963,2022-11-01,Method of forming a semiconductor device,0,H01L|H10B|H10D
11488945,2022-11-01,3D stacked integrated circuits having functional blocks configured to provide redundancy sites,1,G06F|G11C|H01L|H10D
11488938,2022-11-01,Semiconductor packages with pass-through clock traces and associated systems and methods,0,G11C|H01L|H05K
11488879,2022-11-01,Methods and apparatuses to wafer-level test adjacent semiconductor die,0,G11C|H01L
11488681,2022-11-01,Data state synchronization,0,G06F|G11C
11488643,2022-11-01,Method for configuring multiple input-output channels,1,G06F|G11C|H01L
11488378,2022-11-01,Analyzing data using a hierarchical structure,0,G06F|G06N|G06V
11487699,2022-11-01,Processing of universal number bit strings accumulated in memory array periphery,0,G06F|G11C|H04L
11487666,2022-11-01,Timed data transfer between a host system and a memory sub-system,1,G06F|G11C
11487653,2022-11-01,L2P translation techniques in limited RAM systems to increase random write performance using multiple L2P caches,1,G06F
11487652,2022-11-01,Host logical-to-physical information refresh,1,G06F|Y02D
11487612,2022-11-01,Multiple memory devices having parity protection,0,G06F|G11C
11487610,2022-11-01,Methods for parity error alert timing interlock and memory devices and systems employing the same,1,G06F|G11C
11487609,2022-11-01,Separating parity data from host data in a memory sub-system,0,G06F
11487479,2022-11-01,Memory sub-system for performing wear-leveling adjustments based on memory component endurance estimations,0,G06F
11487464,2022-11-01,Neural network memory,1,G06F|G06N|G11C|H10B|H10N
11487444,2022-11-01,Centralized power management in memory devices,0,G06F|Y02D
11487436,2022-11-01,Trims corresponding to logical unit quantity,0,G06F
11487433,2022-11-01,"Memory systems and methods including training, data organizing, and/or shadowing",0,G06F
11487346,2022-11-01,Grouping power supplies for a sleep mode,1,G06F|G11C|Y02D
11487339,2022-11-01,Operating mode register,1,G06F|G11C|Y02D
11483148,2022-10-25,Batch transfer of control of memory devices over computer networks,2,H04L
11483137,2022-10-25,Dynamic command extension for a memory sub-system,0,G06F|H04L
11483013,2022-10-25,Error correction on a memory device,0,G06F|G11C|H03M
11482538,2022-10-25,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",2,H01L|H10B|H10D
11482536,2022-10-25,"Electronic devices comprising memory pillars and dummy pillars including an oxide material, and related systems and methods",1,H01L|H10B
11482534,2022-10-25,Integrated structures and methods of forming vertically-stacked memory cells,0,H01L|H10B|H10D
11482504,2022-10-25,Edge-notched substrate packaging and associated systems and methods,1,H01L
11482492,2022-10-25,Assemblies having conductive interconnects which are laterally and vertically offset relative to one another,0,H01L|H10B
11482409,2022-10-25,Freezing a sacrificial material in forming a semiconductor,0,B08B|B81C|H01L
11482260,2022-10-25,Apparatuses and methods for scatter and gather,0,G06F|G11C
11482017,2022-10-25,Method and apparatus to recognize transported passengers and goods,0,B60R|G06V|G07C|H04L|H04W
11481353,2022-10-25,Methods and devices for reducing array size and complexity in automata processors,0,G05B|G06F
11481348,2022-10-25,Handling operation collisions in a non-volatile memory,0,G06F
11481343,2022-10-25,Transporting request types with different latencies,1,G06F
11481336,2022-10-25,Host assisted operations in managed memory devices,1,G06F|Y02D
11481334,2022-10-25,Distributed computing based on memory as a service,1,G06F|H04L|H04W
11481330,2022-10-25,Cache architectures with address delay registers for memory devices,0,G06F|Y02D
11481317,2022-10-25,Extended memory architecture,1,G06F|Y02D
11481299,2022-10-25,Transmission of data for a machine learning operation using different microbumps,1,G06F|G06N|G11C
11481279,2022-10-25,Apparatus including refresh controller controlling refresh operation responsive to data error,0,G06F|G11C
11481273,2022-10-25,Partitioned memory having error detection capability,0,G06F
11481265,2022-10-25,Persistent health monitoring for volatile memory systems,0,G06F
11481241,2022-10-25,Virtual machine register in a computer processor,5,G06F
11481221,2022-10-25,Separate branch target buffers for different levels of calls,0,G06F
11481152,2022-10-25,Execution of commands addressed to a logical block,0,G06F
11481141,2022-10-25,Secure self-purging memory partitions,0,G06F
11481126,2022-10-25,Memory device error based adaptive refresh rate systems and methods,1,B60W|G05D|G06F
11481123,2022-10-25,Techniques for failure management in memory systems,2,G06F
11481119,2022-10-25,Limiting hot-cold swap wear leveling,1,G06F
11477030,2022-10-18,Method for improving safety of a component or system running a firmware or a finite state machine,1,G06F|H04L
11476262,2022-10-18,Methods of forming an array of capacitors,0,H01L|H10B|H10D
11476256,2022-10-18,Integrated assemblies having body contact regions proximate transistor body regions; and methods utilizing bowl etches during fabrication of integrated assemblies,0,H01L|H10B
11476241,2022-10-18,"Interposer, microelectronic device assembly including same and methods of fabrication",0,H01L
11476235,2022-10-18,Stacked light emitting diode (LED) hologram display,0,G02F|G03H|G09G|H01L|H10H
11476160,2022-10-18,Microfeature workpieces and methods for forming interconnects in microfeature workpieces,1,H01L
11475969,2022-10-18,Scan optimization using data selection across wordline of a memory array,1,G06F|G11C
11475937,2022-10-18,Die voltage regulation,2,G11C|H01L|H02M|H10B
11474965,2022-10-18,Apparatuses and methods for in-memory data switching networks,0,G06F|G11C|Y02D
11474955,2022-10-18,Memory disablement for data security,0,G06F|G11C
11474921,2022-10-18,Log compression,3,G06F|H03M
11474888,2022-10-18,Power management component for memory sub-system voltage regulation,1,G06F|G11C
11474885,2022-10-18,Method for an internal command of a first processing core with memory sub-system that caching identifiers for access commands,0,G06F
11474865,2022-10-18,Allocation schema for a scalable memory area,1,G06F
11474828,2022-10-18,Initial data distribution for different application processes,1,G06F|G06N
11474820,2022-10-18,Memory mapping using commands to transfer data and/or perform logic operations,0,G06F
11474748,2022-10-18,Compound feature generation in classification of error rate of data retrieved from memory cells,9,G06F|G11C
11474743,2022-10-18,Data modification,0,G06F|G06N
11474738,2022-10-18,Probabilistic data integrity scan enhanced by a supplemental data integrity scan,0,G06F
11474722,2022-10-18,Non-volatile memory including selective error correction,1,G06F|G11C
11474705,2022-10-18,Power management integrated circuit with embedded address resolution protocol circuitry,0,G06F
11474698,2022-10-18,Reset verification in a memory system by using a mode register,0,G06F|G11C
11469909,2022-10-11,Physical unclonable function with NAND memory array,1,G06F|G11C|H04L
11469350,2022-10-11,Ultrathin solid state dies and methods of manufacturing the same,2,H01L|H10H
11469249,2022-10-11,Method of fabricating electronic devices comprising removing sacrificial structures to form a cavity,0,H01L|H10B|H10D
11469236,2022-10-11,"DRAM circuitry, and integrated circuitry",0,H01L|H10B
11469232,2022-10-11,Epitaxial silicon within horizontal access devices in vertical three dimensional (3D) memory,0,H01L|H10B
11469210,2022-10-11,Semiconductor package with multiple coplanar interposers,0,H01L
11469207,2022-10-11,Mitigating thermal impacts on adjacent stacked semiconductor devices,0,H01L
11469158,2022-10-11,Construction of integrated circuitry and a method of forming an elevationally-elongated conductive via to a diffusion region in semiconductive material,0,H01L|H10B|H10D
11469103,2022-10-11,Semiconductor structure formation,0,H01L|H10B|H10D
11468965,2022-10-11,Apparatus and techniques for programming anti-fuses to repair a memory device,0,G06F|G11C
11468962,2022-10-11,Performing memory testing using error correction code values,0,G06F|G11C
11468944,2022-10-11,Utilization of data stored in an edge section of an array,0,G06F|G11C
11468171,2022-10-11,Secure boot via system and power management microcontroller,0,G06F|H04L
11467995,2022-10-11,Pin mapping for memory devices,0,G06F|G11C
11467980,2022-10-11,Performing a media management operation based on a sequence identifier for a block,0,G06F
11467979,2022-10-11,Methods for supporting mismatched transaction granularities,0,G06F
11467976,2022-10-11,Write requests with partial translation units,0,G06F|Y02D
11467901,2022-10-11,Disposable parity,0,G06F
11467900,2022-10-11,Adjusting read throughput level for a data recovery operation,0,G06F
11467897,2022-10-11,Adaptive data integrity scan frequency,0,G06F|G11C
11467845,2022-10-11,Asynchronous pipeline merging using long vector arbitration,1,G06F
11467763,2022-10-11,Valid data aware media reliability scanning for memory sub-blocks,0,G06F
11467761,2022-10-11,Memory device and method for monitoring the performances of a memory device,0,G06F|G11C
11467750,2022-10-11,Adjustable physical or logical capacity criteria for write cache replenishment based on temperature or program erase cycles of the memory device,0,G01K|G06F|G11C
11467737,2022-10-11,Reducing probabilistic data integrity scan collisions,0,G06F
11467654,2022-10-11,Power management integrated circuit based system management bus isolation,0,G06F|G11C|Y02D
11463263,2022-10-04,Secure emergency vehicular communication,0,H04L|H04W
11463112,2022-10-04,Dynamic bit flipping order for iterative error correction,0,G06F|H03M
11462544,2022-10-04,Array of recessed access gate lines,0,H01L|H10B|H10D
11462472,2022-10-04,Low cost three-dimensional stacking semiconductor assemblies,0,H01H|H01L|H01M|H05K|Y02E
11461651,2022-10-04,System on a chip with deep learning accelerator and random access memory,6,G06N
11461527,2022-10-04,Interface for data communication between chiplets or other integrated circuits on an interposer,0,G06F|G11C|H04L
11461256,2022-10-04,Quality of service levels for a direct memory access engine in a memory sub-system,0,G06F
11461246,2022-10-04,Multiple memory type memory module systems and methods,0,G06F
11461233,2022-10-04,Handling asynchronous power loss in a memory sub-system that programs sequentially,2,G06F|Y02D
11461228,2022-10-04,Multilevel addressing,0,G06F
11461197,2022-10-04,Flash memory architecture implementing interconnection redundancy,0,G06F|G11C
11461170,2022-10-04,Error caching techniques for improved error correction in a memory device,0,G06F
11461158,2022-10-04,Granular error reporting on multi-pass programming of non-volatile memory,1,G06F|G11C
11461048,2022-10-04,Memory controller with programmable atomic operations,0,G06F
11461042,2022-10-04,Non-volatile memory module architecture to support memory error correction,2,G06F|G11C|Y02D
11461035,2022-10-04,Adjusting a preprogram voltage based on use of a memory device,2,G06F|G11C
11461030,2022-10-04,Transferring data between clock domains using pulses across a queue,6,G06F
11461028,2022-10-04,Memory writing operations with consideration for thermal thresholds,0,G06F
11461020,2022-10-04,Memory device equipped with data protection scheme,2,G06F|H03M
11461019,2022-10-04,Systems and methods for packing data in a scalable memory system protocol,0,G06F|G11C|H04L|Y02D
11461017,2022-10-04,Systems and methods for improving efficiencies of a memory system,0,G06F|G11C|H04L|Y02D
11461011,2022-10-04,Extended line width memory-side cache systems and methods,0,G06F
11456986,2022-09-27,Single message management platform,0,H04L|H04W
11456880,2022-09-27,Cryptographically secure mechanism for remotely controlling an autonomous vehicle,3,G05D|G06F|H04L|H04W
11456289,2022-09-27,Face-to-face semiconductor device with fan-out porch,1,H01L
11456286,2022-09-27,"Semiconductor device assembly with through-package interconnect and associated systems, devices, and methods",0,H01L|H10D
11456284,2022-09-27,Microelectronic device assemblies and packages and related methods,3,H01L|H01Q
11456278,2022-09-27,"Methods for fabricating 3D semiconductor device packages, resulting packages and systems incorporating such packages",0,H01L
11456253,2022-09-27,Semiconductor device and method of forming the same,0,H01L|H10B|H10D
11456208,2022-09-27,"Methods of forming apparatuses including air gaps between conductive lines and related apparatuses, memory devices, and electronic systems",2,H01L|H10B
11456039,2022-09-27,Resumption of program or erase operations in memory,0,G06F|G11C
11456034,2022-09-27,Fully associative cache management,0,G06F|G11C
11456031,2022-09-27,Write leveling a memory device using write DLL circuitry,0,G06F|G11C
11455262,2022-09-27,Reducing latency for memory operations in a memory controller,0,G06F
11455259,2022-09-27,Memory module data object processing systems and methods,0,G06F
11455245,2022-09-27,Scheme to improve efficiency of garbage collection in cached flash translation layer,1,G06F
11455242,2022-09-27,Scrubber driven wear leveling in out of place media translation,0,G06F|G11C|Y02D
11455232,2022-09-27,Debug operations on artificial intelligence operations,1,G06F|G06N
11455210,2022-09-27,Error detection and correction in memory,0,G06F|G11C|H03M
11455194,2022-09-27,Management of unmapped allocation units of a memory sub-system,0,G06F|G11C
11455109,2022-09-27,Automatic wordline status bypass management,1,G06F|G11C
11455107,2022-09-27,Managing sequential write performance consistency for memory devices,1,G06F
11455098,2022-09-27,Host techniques for stacked memory systems,5,G06F|G11C|Y02D
11454968,2022-09-27,Artificial neural network integrity verification,0,G05D|G06F|G06N|H04L
11454941,2022-09-27,Peak power management of dice in a power network,0,G05B|G11C|H01L
11451480,2022-09-20,Lightweight artificial intelligence layer to control the transfer of big data,1,G06F|G06V|H04L
11451415,2022-09-20,Circuitry for increasing bandwidth and reducing interference in memory signals,0,G06F|G11C|H04L
11450693,2022-09-20,Single crystal horizontal access device for vertical three-dimensional (3D) memory and method of forming 3D memory,1,H01L|H10B|H10D
11450645,2022-09-20,Semiconductor assemblies with hybrid fanouts and associated methods and systems,1,H01L
11450601,2022-09-20,Assemblies comprising memory cells and select gates,0,H01L|H10B
11450577,2022-09-20,Methods and systems for imaging and cutting semiconductor wafers and other semiconductor workpieces,0,B23K|B23Q|B26F|B28D|H01L|Y10T
11450552,2022-09-20,Methods and apparatus for adjusting surface topography of a substrate support apparatus,4,H01L
11450392,2022-09-20,Selective read disturb sampling,0,G06F|G11C
11450391,2022-09-20,Multi-tier threshold voltage offset bin calibration,1,G06F|G11C
11450382,2022-09-20,Memory cell state in a valley between adjacent data states,0,G06F|G11C
11450381,2022-09-20,Multi-deck memory device including buffer circuitry under array,2,G06F|G11C
11450380,2022-09-20,"Apparatuses, systems, and methods for frequency-dependent signal modulation",0,G11C|H04L
11450354,2022-09-20,Flexible memory system with a controller and a stack of memory,1,G11C|H01L|Y02D
11449577,2022-09-20,Methods and apparatus for performing video processing matrix operations within a memory array,4,G06F|G11C|H04N
11449524,2022-09-20,"Parking infrastructure powered by a decentralized, distributed database",0,G06F|G06Q|G07B|H04L|H04W
11449419,2022-09-20,Disassociating memory units with a host system,0,G06F
11449377,2022-09-20,Adaptive frequency control for high-speed memory devices,0,G06F|G11C
11449272,2022-09-20,Operation based on consolidated memory region description data,4,G06F
11449271,2022-09-20,Implementing fault tolerant page stripes on low density memory systems,0,G06F
11449269,2022-09-20,Edge compute components under a memory array,0,G06F|G11C
11449267,2022-09-20,Determination of durations of memory device temperatures,3,G06F
11449266,2022-09-20,Memory sub-system event log management,0,G06F
11449264,2022-09-20,Securely arming a memory device for self-destruction by implementing a self-destruction countdown timer using a battery backed real-time clock,2,G06F|H04L
11449258,2022-09-20,Apparatuses and methods for accessing hybrid memory system,0,G06F
11449250,2022-09-20,Managing a mode to access a memory component or a logic component for machine learning computation in a memory sub-system,1,G06F|G06N
11449249,2022-09-20,Configuring command/address channel for memory,0,G06F|G06N
11445157,2022-09-13,Image processor formed in an array of memory cells,1,G06F|H04N
11444780,2022-09-13,Secure replaceable verification key architecture in a memory sub-system,0,H04L
11444771,2022-09-13,Leveraging a trusted party third-party HSM and database to securely share a key,1,G06F|H04L
11444088,2022-09-13,Methods of forming integrated assemblies having conductive material along sidewall surfaces of semiconductor pillars,0,G11C|H01L|H10B|H10D
11444067,2022-09-13,"Stacked interposer structures, microelectronic device assemblies including same, and methods of fabrication, and related electronic systems",0,H01L
11444059,2022-09-13,Wafer-level stacked die structures and associated systems and methods,0,H01L
11444037,2022-09-13,Semiconductor devices having crack-inhibiting structures,1,H01L|Y02P
11442940,2022-09-13,Apparatuses and methods for on-memory pattern matching,3,G06F|G06V|G11C
11442877,2022-09-13,Data bus duty cycle distortion compensation,0,G06F|G11C|H03K
11442872,2022-09-13,Memory refresh operations using reduced power,0,G06F|G11C
11442867,2022-09-13,Using a second content-addressable memory to manage memory burst accesses in memory sub-systems,0,G06F|Y02D
11442858,2022-09-13,Bias control for a memory device,1,G06F
11442854,2022-09-13,Balancing memory-portion accesses,0,G06F
11442833,2022-09-13,Memory sub-system temperature control,0,G06F|G11C
11442807,2022-09-13,Error correction code (ECC) operations in memory,0,G06F|H03M
11442787,2022-09-13,Memory pooling between selected memory resources,0,G06F|H04L|H04W
11442656,2022-09-13,Interruption of program operations at a memory sub-system,0,G06F
11442648,2022-09-13,Data migration dynamic random access memory,0,G06F
11442641,2022-09-13,Voltage based combining of block families for memory devices,0,G06F|G11C
11442638,2022-09-13,Status management in storage backed memory package,1,G06F|G11C
11442634,2022-09-13,Replay protected memory block command queue,2,G06F
11442631,2022-09-13,Memory operations with consideration for wear leveling,0,G06F
11442531,2022-09-13,Independent thermal throttling temperature control for memory sub-systems,0,G06F|Y02D
11442525,2022-09-13,Power management,0,G06F|G11C
11438414,2022-09-06,Inter operating system memory services over communication network connections,3,G06F|H04L
11438171,2022-09-06,Virtualized authentication device,1,G06F|H04L
11438109,2022-09-06,Apparatuses and methods to change information values,0,H04L
11438012,2022-09-06,Failure-tolerant error correction layout for memory sub-systems,0,G06F|H03M
11437435,2022-09-06,On-pitch vias for semiconductor devices and associated devices and systems,0,G11C|H01L|H10B|H10D|H10N
11437381,2022-09-06,Integrated assemblies having voltage sources coupled to shields and/or plate electrodes through capacitors,0,G11C|H01L|H10B
11437318,2022-09-06,"Microelectronic devices including staircase structures, and related memory devices and electronic systems",1,H01L|H10B
11437119,2022-09-06,Error read flow component,0,G06F|G11C
11437112,2022-09-06,Multi-level signaling for a memory device,1,G11C|H04L
11437103,2022-09-06,Memory cells configured to generate weighted inputs for neural networks,0,G06F|G06N|G11C
11437093,2022-09-06,Methods for mitigating power loss events during operation of memory devices and memory devices employing the same,3,G06F|G11C
11436864,2022-09-06,Driver recognition to control vehicle systems,0,G06F|G06V
11436187,2022-09-06,Method of notifying a process or programmable atomic operation traps,8,G06F
11436169,2022-09-06,Individually addressing memory devices disconnected from a data bus,1,G06F
11436167,2022-09-06,Interface components between a controller and memory devices,0,G06F|G11C|Y02D
11436156,2022-09-06,Memory access control through permissions specified in page table entries for execution domains,5,G06F|G11C
11436154,2022-09-06,Logical block mapping based on an offset,0,G06F
11436144,2022-09-06,Cache memory addressing,1,G06F
11436085,2022-09-06,Dynamic over provisioning allocation for purposed blocks,0,G06F
11436084,2022-09-06,Semiconductor device having error correction code (ECC) circuit,0,G06F|G11C
11436082,2022-09-06,Internal error correction for memory devices,2,G06F
11436078,2022-09-06,NAND parity information techniques for systems with limited RAM,0,G06F|G11C
11436076,2022-09-06,Predictive management of failing portions in a data storage device,15,G06F|G06N
11436071,2022-09-06,Error control for content-addressable memory,1,G06F|G11C
11436041,2022-09-06,Customized root processes for groups of applications,3,G06F|G11C
11435946,2022-09-06,Intelligent wear leveling with reduced write-amplification for data storage devices configured on autonomous vehicles,15,G06F|G06N
11435944,2022-09-06,Dynamic memory address write policy translation based on performance needs,1,G06F|G11C
11435919,2022-09-06,Associating multiple cursors with block family of memory device,0,G06F|G11C
11435900,2022-09-06,Namespace size adjustment in non-volatile memory devices,3,G06F|Y02D
11435811,2022-09-06,Memory device sensors,0,G06F|G11C
11433855,2022-09-06,Intelligent detection and alerting of potential intruders,4,B60K|B60Q|B60R|G06N|G06V
11431653,2022-08-30,Packet arbitration for buffered packets in a network device,1,H04L
11431629,2022-08-30,Data packet management,0,H04L
11430809,2022-08-30,"Integrated assemblies, and methods of forming integrated assemblies",0,G11C|H01L|H10B
11430734,2022-08-30,Methods of forming memory devices including stair step structures,0,H01L|H10B
11430540,2022-08-30,Defective memory unit screening in a memory system,0,G06F|G11C
11430526,2022-08-30,Interleaved two-pass data programming techniques with reduced write amplification,1,G06F|G11C
11430503,2022-08-30,Semiconductor device performing implicit precharge operation,0,G11C|H01L
11430489,2022-08-30,Power management component for memory sub-system power cycling,0,G06F|G11C
11429544,2022-08-30,Enabling devices with enhanced persistent memory region access,1,G06F
11429543,2022-08-30,Managed NAND flash memory region control against endurance hacking,1,G06F
11429528,2022-08-30,Split cache for address mapping data,0,G06F
11429521,2022-08-30,Allocation of overprovisioned blocks for minimizing write amplification in solid state drives,0,G06F
11429504,2022-08-30,Closing block family based on soft and hard closure criteria,1,G06F
11429483,2022-08-30,Read level edge find operations in a memory sub-system,0,G06F|G11C
11429480,2022-08-30,Method of demand scrubbing by placing corrected data in memory-side cache,1,G06F
11429479,2022-08-30,Memory device activity-based copying defect management data,0,G06F
11429445,2022-08-30,User interface based page migration for performance enhancement,1,G06F
11429309,2022-08-30,Adjusting a parameter for a programming operation based on the temperature of a memory system,0,G06F|G11C
11429300,2022-08-30,Independent parallel plane access in a multi-plane memory device,2,G06F|G11C
11429292,2022-08-30,Power management for a memory device,0,G06F|Y02D
11429291,2022-08-30,Memory system and operations of the same,0,G06F|H04B|Y02D
11429284,2022-08-30,Data categorization based on invalidation velocities,0,G06F
11425740,2022-08-23,Method and device capable of executing instructions remotely in accordance with multiple logic units,1,G06F|H04B|H04W
11424764,2022-08-23,Recurrent neural networks and systems for decoding encoded data,9,G06F|G06N|H03M
11424291,2022-08-23,Array of cross point memory cells,0,H01L|H10B|H10N
11424256,2022-08-23,"Transistors, semiconductor constructions, and methods of forming semiconductor constructions",0,H01L|H10B|H10D
11424184,2022-08-23,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",0,H01L|H10B
11424169,2022-08-23,Memory device including circuitry under bond pads,1,G11C|H01L|H03K|H10B
11424118,2022-08-23,Electronic devices comprising silicon carbide materials,0,C01B|C23C|H01L|H10B|H10N
11424001,2022-08-23,"Apparatuses, systems, and methods for error correction",1,G06F|G11C
11423989,2022-08-23,Generating embedded data in memory cells in a memory sub-system,1,G06F|G11C
11423964,2022-08-23,Memory device having an enhanced ESD protection and a secure access from a testing machine,1,G01R|G11C|H01L
11423953,2022-08-23,Command triggered power gating for a memory device,1,G06F|G11C
11423154,2022-08-23,Endpoint authentication based on boot-time binding of multiple components,1,G06F|H04L
11422945,2022-08-23,"Generating, maintaining, or utilizing a compressed logical-to-physical table based on sequential writes",0,G06F
11422934,2022-08-23,Adaptive address tracking,1,G06F
11422933,2022-08-23,Data storage layout,0,G06F|G11C
11422929,2022-08-23,Memory devices and methods which may facilitate tensor memory access,1,G06F
11422887,2022-08-23,Techniques for non-deterministic operation of a stacked memory system,4,G06F|G11C
11422885,2022-08-23,Tiered error correction code (ECC) operations in memory,0,G06F|H03M
11422884,2022-08-23,Spare substitution in memory system,2,G06F|G11C
11422883,2022-08-23,Generating parity data based on a characteristic of a stream of data,0,G06F
11422826,2022-08-23,Operational code storage for an on-die microprocessor,1,G06F
11422820,2022-08-23,Shadow cache for securing conditional speculative instruction execution,1,G06F
11422748,2022-08-23,Writing and querying operations in content addressable memory systems with content addressable memory buffers,0,G06F|G11C
11422745,2022-08-23,Addressing zone namespace and non-zoned memory based on data characteristics,0,G06F
11422720,2022-08-23,Apparatuses and methods to change data category values,0,G06F|G11C
11422713,2022-08-23,Memory error indicator for high-reliability applications,0,G06F
11422705,2022-08-23,Non-deterministic memory protocol,0,G06F
11419239,2022-08-16,Thermal management of circuit boards,0,G06F|H01L|H01R|H05K
11418455,2022-08-16,Transparent packet splitting and recombining,5,H04L
11418370,2022-08-16,Time-variable decision feedback equalization,0,H04L
11418353,2022-08-16,Security descriptor generation,0,H04L
11417730,2022-08-16,Vertical transistors with channel region having vertically elongated crystal grains that individually are directly against both of the top and bottom source/drain regions,0,H01L|H10D
11417682,2022-08-16,"Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11417681,2022-08-16,Memory arrays and methods used in forming a memory array comprising strings of memory cells and operative through-array-vias,0,H01L|H10B|H10D
11417676,2022-08-16,"Methods of forming microelectronic devices and memory devices, and related microelectronic devices, memory devices, and electronic systems",6,H01L|H10B
11417673,2022-08-16,"Microelectronic devices including stair step structures, and related memory devices, electronic systems, and methods",0,G11C|H01L|H10B
11417565,2022-08-16,Methods of forming high aspect ratio openings and methods of forming high aspect ratio features,1,H01L
11417406,2022-08-16,Reducing program verifies for multi-level NAND cells,0,G06F|G11C
11417405,2022-08-16,Scan optimization from stacking multiple reliability specifications,2,G06F|G11C
11417373,2022-08-16,Neuromorphic computing devices and methods,0,G06F|G06N|G11C
11417372,2022-08-16,Interface protocol configuration for memory,0,G06F|G11C
11417368,2022-08-16,Memory devices including heaters,1,G11C|H01L|H10B
11417031,2022-08-16,Highlighting a tagged object with augmented reality,0,G01C|G06Q|G06T
11416735,2022-08-16,Neural networks and systems for decoding encoded data,5,G06F|G06N|H03M|H04L
11416621,2022-08-16,Authenticating software images,0,G06F
11416437,2022-08-16,"Memory devices, modules and systems having memory devices with varying physical dimensions, memory formats, and operational capabilities",2,G06F|G11C
11416422,2022-08-16,Memory chip having an integrated data mover,1,G06F|G11C
11416420,2022-08-16,Secure memory system programming,1,G06F
11416395,2022-08-16,Memory virtualization for accessing heterogeneous memory components,6,G06F
11416393,2022-08-16,Efficient scrambling and encoding for copyback procedures using precomputed values,0,G06F
11416391,2022-08-16,Garbage collection,0,G06F
11416389,2022-08-16,Managing garbage collection in a memory subsystem based on characteristics of data streams,1,G06F
11416388,2022-08-16,Memory sub-system logical block address remapping,0,G06F
11416333,2022-08-16,Semiconductor device with power-saving mode and associated methods and systems,1,G06F|Y02D
11416331,2022-08-16,Modified checksum using a poison data pattern,1,G06F
11416250,2022-08-16,Method and apparatus in memory for input and output parameters optimization in a memory system during operation,1,G06F|G11C
11416217,2022-08-16,Split and duplicate ripple circuits,0,G06F
11416177,2022-08-16,Memory sub-system storage mode control,0,G06F|G11C
11416173,2022-08-16,Memory system with dynamic calibration using a variable adjustment mechanism,4,G06F|G11C
11416164,2022-08-16,Time indicator of super block operations,0,G06F
11416154,2022-08-16,Partially written block treatment,1,G06F
11416143,2022-08-16,Runtime selection of memory devices and storage devices in a disaggregated memory system,0,G06F
11416048,2022-08-16,Using a thermoelectric component to improve memory sub-system performance,1,G06F|H05K|Y02D
11412075,2022-08-09,Multiple protocol header processing,6,H04L
11412032,2022-08-09,Sharing a memory resource among physically remote entities,0,G05D|G06F|H04B|H04L|H04W
11411021,2022-08-09,Integrated assemblies and methods of forming integrated assemblies,0,G11C|H01L|H10B|H10D
11411015,2022-08-09,Memory arrays and methods used in forming a memory array,0,H01L|H10B
11411013,2022-08-09,"Microelectronic devices including stair step structures, and related electronic devices and methods",1,H01L|H10B
11410981,2022-08-09,Graphics processing unit and high bandwidth memory integration using integrated interface and silicon interposer,0,H01L
11410980,2022-08-09,Integrated assemblies comprising vertically-stacked decks,0,G11C|H01L|H10B
11410973,2022-08-09,Microelectronic device assemblies and packages and related methods and systems,0,H01L|H01Q
11410969,2022-08-09,Semiconductor device assemblies including multiple stacks of different semiconductor dies,1,G11C|H01L
11410964,2022-08-09,Contaminant control in thermocompression bonding of semiconductors and associated systems and methods,0,H01L
11410963,2022-08-09,Methods and systems for manufacturing semiconductor devices,0,H01L
11410962,2022-08-09,Methods and systems for manufacturing semiconductor devices,1,H01L
11410961,2022-08-09,Methods and apparatus for temperature modification in bonding stacked microelectronic components and related substrates and assemblies,0,H01L
11410949,2022-08-09,Memory devices with backside bond pads under a memory array,1,H01L|H10B
11410743,2022-08-09,Self-adaptive read voltage adjustment using directional error statistics for memories with time-varying error rates,0,G06F|G11C
11410715,2022-08-09,Apparatus with refresh management mechanism,0,G06F|G11C|H01L
11409753,2022-08-09,Reducing probabilistic filter query latency,1,G06F
11409674,2022-08-09,Memory with improved command/address bus utilization,4,G06F|G11C
11409661,2022-08-09,Logical-to-physical mapping,0,G06F
11409657,2022-08-09,Adaptive address tracking,0,G06F
11409654,2022-08-09,Intelligent optimization of caching operations in a data storage device,15,G06F|G06N
11409651,2022-08-09,Host accelerated operations in managed NAND devices,3,G06F
11409601,2022-08-09,Memory device protection,6,G06F
11409600,2022-08-09,Increased memory access parallelism using parity,1,G06F
11409599,2022-08-09,Managing probabilistic data integrity scans in workloads with localized read patterns,0,G06F
11409595,2022-08-09,Channel modulation for a memory device,0,G06F|Y02D
11409562,2022-08-09,Class-based dynamic memory slot allocation,0,G06F
11409539,2022-08-09,On-demand programmable atomic kernel loading,0,G06F|Y02D
11409533,2022-08-09,Pipeline merging in a circuit,1,G06F
11409462,2022-08-09,Data removal marking in a memory device,1,G06F|Y02D
11409461,2022-08-09,Extending size of memory unit,1,G06F
11409450,2022-08-09,Channel architecture for memory devices,0,G06F|G06N
11409446,2022-08-09,Media management on power-up,2,G06F|G11C
11409436,2022-08-09,Buffer management in memory systems for read and write requests,1,G06F
11409354,2022-08-09,Multi-voltage operation for driving a multi-mode channel,0,G06F|G11C
11409348,2022-08-09,Power backup architecture to manage capacitor health,4,G06F|G11C|H02J
11408935,2022-08-09,JTAG registers with concurrent inputs,0,G01R|G06F|G11C
11405579,2022-08-02,Removable storage device with a virtual camera for video surveillance as a service,0,G06F|G06V|G08B|H04L|H04N
11405058,2022-08-02,Stopping criteria for layered iterative error correction,0,G06F|G11C|H03M
11404571,2022-08-02,Methods of forming NAND memory arrays,0,H01L|H10B|H10D
11404440,2022-08-02,Memory arrays,1,G06F|H10B
11404436,2022-08-02,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,1,H01L|H10B
11404390,2022-08-02,Semiconductor device assembly with sacrificial pillars and methods of manufacturing sacrificial pillars,1,H01L
11404289,2022-08-02,Semiconductor device assembly with graded modulus underfill and associated methods and systems,0,H01L
11404267,2022-08-02,Semiconductor structure formation,0,H01L
11404264,2022-08-02,Silicon doping for laser splash blockage,0,H01L
11404141,2022-08-02,Preemptive read refresh in memories with time-varying error rates,3,G06F|G11C
11404133,2022-08-02,Valid translation unit count-based memory management,0,G06F|G11C
11404131,2022-08-02,Decision for executing full-memory refresh during memory sub-system power-on stage,1,G06F|G11C
11404129,2022-08-02,Power architecture for non-volatile memory,1,G06F|G11C
11404124,2022-08-02,Voltage bin boundary calibration at memory device power up,1,G06F|G11C
11404117,2022-08-02,Self-selecting memory array with horizontal access lines,0,G11C|H01L
11404116,2022-08-02,Data storage based on data polarity,0,G06F|G11C
11404108,2022-08-02,Copy data in a memory system with artificial intelligence mode,2,G06F|G06N|G11C
11404095,2022-08-02,Reduced pin status register,1,G06F|G11C
11404092,2022-08-02,Cross point array memory in a non-volatile dual in-line memory module,0,G06F|G11C
11403256,2022-08-02,Conditional operations in a vector processor having true and false vector index registers,0,G06F
11403241,2022-08-02,Communicating data with stacked memory dies,0,G06F|G11C|Y02D
11403240,2022-08-02,Memory having internal processors and data communication methods in memory,0,G06F
11403238,2022-08-02,Configurable data path for memory modules,2,G06F|G11C
11403228,2022-08-02,Memory device page program sequence,0,G06F|G11C
11403226,2022-08-02,Cache with set associativity having data defined cache sets,1,G06F
11403216,2022-08-02,Scaling factors for media management operations at a memory device,0,G06F
11403195,2022-08-02,Application of dynamic trim strategy in a die-protection memory sub-system,1,G06F|G11C
11403169,2022-08-02,Data recovery system for memory devices,2,G06F|G11C
11403111,2022-08-02,Reconfigurable processing-in-memory logic using look-up tables,3,G06F|G11C
11403107,2022-08-02,Protection against timing-based security attacks by randomly adjusting reorder buffer capacity,0,G06F
11403096,2022-08-02,Acceleration circuitry for posit operations,0,G06F
11403067,2022-08-02,Memory array data structure for posit operations,0,G06F|G06N|G11C|H03M
11403042,2022-08-02,Self adapting iterative read calibration to retrieve data from memory cells,7,G06F|G11C
11403035,2022-08-02,Memory module including a controller and interfaces for communicating with a host and another memory module,1,G06F|G09C
11403032,2022-08-02,Data transfer management within a memory device having multiple memory regions with different memory densities,0,G06F
11403023,2022-08-02,Method of organizing a programmable atomic unit instruction memory,8,G06F|Y02D
11403013,2022-08-02,Managed NVM adaptive cache management,0,G06F|Y02D
11402590,2022-08-02,Method of forming photonics structures,0,G02B|H01L|H10D|H10F
11402426,2022-08-02,Inductive testing probe apparatus for testing semiconductor die and related systems and methods,0,G01R|H01L
11398571,2022-07-26,"Devices and electronic systems including vertical transistors, and related methods",0,H01L|H10D
11398465,2022-07-26,Proximity coupling interconnect packaging systems and methods,0,H01L
11398457,2022-07-26,"Packaged integrated circuit devices with through-body conductive vias, and methods of making same",0,H01L|H10D
11398427,2022-07-26,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11398264,2022-07-26,Methods and apparatus for dynamically adjusting performance of partitioned memory,1,G06F|G11C
11398146,2022-07-26,Emergency assistance response,1,A61B|G06F|G08B
11397814,2022-07-26,Local ledger block chain for secure electronic control unit updates,0,B60R|G06F|H04L|H04W
11397695,2022-07-26,Configurable memory termination,0,G06F|G11C
11397694,2022-07-26,Memory chip connecting a system on a chip and an accelerator chip,1,G06F|G06N|G11C
11397688,2022-07-26,Coherent memory access,0,G06F
11397683,2022-07-26,Low latency cache for non-volatile memory in a hybrid DIMM,0,G06F
11397679,2022-07-26,Variable modulation scheme for memory device access or operation,0,G06F|G11C|H04L|Y02D
11397657,2022-07-26,Managing memory objects that are assigned a respective designation,0,G06F
11397654,2022-07-26,Client-assisted phase-based media scrubbing,0,G06F
11397642,2022-07-26,Shared parity protection,0,G06F
11397640,2022-07-26,Extended error correction in storage device,1,G06F|G11C|H03M
11397638,2022-07-26,Memory controller implemented error correction code memory,1,G06F
11397631,2022-07-26,Automated power down based on state of firmware,1,G06F|Y02D
11397526,2022-07-26,Media type selection for image data,1,G06F
11397461,2022-07-26,Providing energy information to memory,0,G06F|G11C
11394589,2022-07-19,Techniques for communicating multi-level signals,5,H03K|H04B|H04L
11394403,2022-07-19,Error correction based on rate adaptive low density parity check (LDPC) codes with flexible column weights in the parity check matrices,2,G06F|H03M
11393920,2022-07-19,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B|H10D
11393908,2022-07-19,"Methods of forming a microelectronic device, and related microelectronic devices, memory devices, and electronic systems",5,H01L|H10B|H10D
11393794,2022-07-19,Microelectronic device assemblies and packages including surface mount components,0,H01L|H01Q
11393791,2022-07-19,Three-dimensional stacking semiconductor assemblies with near zero bond line thickness,0,H01L
11393790,2022-07-19,Memory with TSV health monitor circuitry,3,G11C|H01L
11393756,2022-07-19,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",3,H01L|H10B
11393748,2022-07-19,"Stack of horizontally extending and vertically overlapping features, methods of forming circuitry components, and methods of forming an array of memory cells",0,G11C|H01L|H10B|H10N
11393720,2022-07-19,Die corner protection by using polymer deposition technology,0,H01L
11393716,2022-07-19,"Devices including stair step structures, and related apparatuses and memory devices",0,H01L|H10B
11393688,2022-07-19,Semiconductor contact formation,0,H01L|H10B|H10D
11393687,2022-07-19,Semiconductor devices including two-dimensional material structures,0,H01L|H10D
11393672,2022-07-19,Methods of forming microelectronic devices including an interdeck region between deck structures,0,H01L|H10B
11393548,2022-07-19,Workload adaptive scans for memory sub-systems,1,G06F|G11C
11393541,2022-07-19,Mitigating a voltage condition of a memory cell in a memory sub-system,0,G06F|G11C
11393534,2022-07-19,Adjustment of a starting voltage corresponding to a program operation in a memory sub-system,0,G06F|G11C
11393510,2022-07-19,Encoding data attributes by data stream identifiers,3,G06F|G11C
11392796,2022-07-19,Feature dictionary for bandwidth enhancement,8,G06F|G06N|H03M|H04L
11392547,2022-07-19,Using prefix-delete operations for data containers,0,G06F
11392527,2022-07-19,Ordered delivery of data packets based on type of path information in each packet,2,G06F|Y02D
11392526,2022-07-19,Memory system with selectively interfaceable memory subsystem,1,G06F|G11C
11392515,2022-07-19,Cache architecture for a storage device,0,G06F|G11C
11392505,2022-07-19,Rebuilding logical-to-physical address mapping with limited memory,1,G06F
11392468,2022-07-19,Storing memory array operational information in non-volatile subarrays,0,G06F|G11C
11392451,2022-07-19,Methods and system with dynamic ECC voltage and frequency,3,G06F|G11C|Y02D
11392448,2022-07-19,Payload parity protection for a synchronous interface,0,G06F
11392328,2022-07-19,Dynamic background scan optimization in a memory sub-system,0,G06F|G11C
11392312,2022-07-19,Read calibration based on ranges of program/erase cycles,0,G06F|G11C
11392300,2022-07-19,Memory device having a secure test mode entry,0,G06F|G11C|H04L
11392299,2022-07-19,Multi-purpose signaling for a memory system,1,G06F|G11C
11392292,2022-07-19,Maintenance operations for memory devices,0,G06F
11388032,2022-07-12,Apparatuses and methods for pre-emphasis control,2,H03K|H04L
11387983,2022-07-12,Secure medical apparatus communication,1,G16H|H04L|H04W
11387976,2022-07-12,Full duplex device-to-device cooperative communication,9,H04B|H04L|H04W
11387369,2022-07-12,Semiconductor structure formation,0,H01L|H10B|H10D
11386946,2022-07-12,Apparatuses and methods for tracking row accesses,12,G06F|G11C
11386939,2022-07-12,Read data FIFO control circuit,0,G06F|G11C
11386231,2022-07-12,Methods of context-based mobile device feature control and mobile devices employing the same,0,G06F|H04W
11386004,2022-07-12,Memory device interface and method,8,G06F|G11C|H01L
11386003,2022-07-12,Forwarding code word address,2,G06F
11385961,2022-07-12,Adaptive parity techniques for a memory device,0,G06F
11385949,2022-07-12,Apparatus having a multiplexer for passive input/output expansion,0,G06F|G11C
11385838,2022-07-12,Host accelerated operations in managed NAND devices,0,G06F
11385836,2022-07-12,Read look ahead data size determination,0,G06F
11385820,2022-07-12,Command batching for a memory sub-system,0,G06F
11385819,2022-07-12,Separate partition for buffer and snapshot memory,1,G06F
11385797,2022-07-12,Solid state storage device with variable logical capacity based on memory lifecycle,0,G06F|G11C
11385071,2022-07-12,Providing a route with augmented reality,0,G01C|G06T
11381752,2022-07-05,Method and apparatus providing pixel array having automatic light control pixels and image capture pixels,0,H04N|H10F
11381432,2022-07-05,Multiplexing distinct signals on a single pin of a memory device,0,G06F|G11C|H04L
11380705,2022-07-05,"Integrated assemblies, and methods of forming integrated assemblies",1,H01L|H10B
11380669,2022-07-05,Methods of forming microelectronic devices,8,H01L|H10B
11380667,2022-07-05,Memory device with a multiplexed command/address bus,0,G06F|G11C|H01L
11380665,2022-07-05,"Semiconductor dice assemblies, packages and systems, and methods of operation",1,G02B|H01L
11380414,2022-07-05,TSV auto repair scheme on stacked die,1,G11C|H01L
11380411,2022-07-05,Threshold voltage drift tracking systems and methods,0,G06F|G11C
11380391,2022-07-05,Neural network memory with mechanism to change synaptic weight,0,G06N|G11C|H10B|H10N
11379402,2022-07-05,Secondary device detection using a synchronous interface,1,G06F
11379401,2022-07-05,Deferred communications over a synchronous interface,0,G06F|H04L
11379373,2022-07-05,Memory tiering using PCIe connected far memory,0,G06F
11379367,2022-07-05,Enhancement for activation and deactivation of memory address regions,0,G06F
11379366,2022-07-05,Memory devices having selectively-activated termination devices,0,G06F|G11C|H04L|Y02D
11379365,2022-07-05,Memory access bounds checking for a programmable atomic operator,0,G06F
11379359,2022-07-05,Selecting data transfer units associated with a data stream for garbage collection,0,G06F
11379358,2022-07-05,Unretiring memory device blocks,1,G06F
11379355,2022-07-05,Power-on-time based data relocation,0,G06F
11379304,2022-07-05,Mitigating read disturb effects in memory devices,1,G06F
11379299,2022-07-05,Semiconductor device with user defined operations and associated methods and systems,5,G06F
11379158,2022-07-05,Apparatuses and methods for configuring I/Os of memory for hybrid memory modules,1,G06F|G11C
11379156,2022-07-05,Write type indication command,1,G06F
11379153,2022-07-05,Storage traffic pattern detection in memory devices,0,G06F
11379139,2022-07-05,Multi-partitioning of memories,0,G06F|G11C|Y02D
11379124,2022-07-05,Data lines updating for data generation,0,G06F|G11C|H03K
11379122,2022-07-05,Selective relocation of data of a subset of a data block based on distribution of reliability statistics,0,G06F|Y02D
11379032,2022-07-05,Power management integrated circuit with in situ non-volatile programmability,0,G06F|G11C|H10B
11379024,2022-07-05,Systems and methods capable of bypassing non-volatile memory when storing firmware in execution memory,1,G06F
11374592,2022-06-28,Iterative error correction with adjustable parameters after a threshold number of iterations,0,G06F|H03M
11374132,2022-06-28,"Electronic devices including capacitors with multiple dielectric materials, and related systems",0,G11C|H01L|H10B|H10D
11374007,2022-06-28,Memory arrays,1,H01L|H10B|H10D
11373979,2022-06-28,Stacked microfeature devices and associated methods,0,H01L|Y10T
11373914,2022-06-28,"Array of vertical transistors, an array of memory cells comprising an array of vertical transistors, and a method used in forming an array of vertical transistors",0,H01L|H10B|H10D
11373913,2022-06-28,Method of forming an array of vertical transistors,1,H01L|H10B|H10D
11373724,2022-06-28,Safety and correctness data reading in non-volatile memory devices,1,G06F|G11C
11373714,2022-06-28,Reduced proximity disturb management via media provisioning and write tracking,0,G06F|G11C
11373691,2022-06-28,Clock locking for packet based communications of memory devices,0,G06F|G11C
11373527,2022-06-28,Driver assistance for non-autonomous vehicle in an autonomous environment,0,B60K|B60W|G08G|H04L|H04W
11373375,2022-06-28,Augmented reality product display,0,G06F|G06Q|G06T|H04L
11372763,2022-06-28,Prefetch for data interface bridge,4,G06F
11372762,2022-06-28,Prefetch buffer of memory sub-system,7,G06F
11372716,2022-06-28,Detecting special handling metadata using address verification,0,G06F
11372648,2022-06-28,Extended tags for speculative and normal executions,1,G06F
11372595,2022-06-28,Read broadcast operations associated with a memory device,2,G06F|G11C
11372585,2022-06-28,Asynchronous process topology in a memory device,0,G06F
11372550,2022-06-28,Apparatuses and methods for simultaneous in data path compute operations,0,G06F|G11C
11372545,2022-06-28,Managing bin placement for block families of a memory device based on trigger metric values,3,G06F|G11C
11368142,2022-06-21,Duty-cycle corrector circuits and related apparatuses and methods,1,G06F|H03K
11367822,2022-06-21,High-voltage solid-state transducers and associated systems and methods,1,H01L|H10F|H10H
11367726,2022-06-21,Vertical digit lines for semiconductor devices,3,G11C|H01L|H10B|H10D
11367681,2022-06-21,Slit oxide and via formation techniques,0,H01L|H10B|H10N
11367667,2022-06-21,"Build-up package for integrated circuit devices, and methods of making same",0,H01L
11367490,2022-06-21,Capacitive voltage modifier for power management,0,G01R|G05F|G06F|G11C|H02M
11366976,2022-06-21,Updating manufactured product life cycle data in a database based on scanning of encoded images,1,G06F|G06K|G06Q|H04L
11366784,2022-06-21,Fuseload architecture for system-on-chip reconfiguration and repurposing,0,G06F
11366772,2022-06-21,"Separate inter-die connectors for data and error correction information and related systems, methods, and apparatuses",1,G06F|H01L
11366762,2022-06-21,Cache filter,0,G06F
11366760,2022-06-21,Memory access collision management on a shared wordline,3,G06F|G11C
11366754,2022-06-21,Adjustable buffer memory space,1,G06F|Y02D
11366752,2022-06-21,Address mapping between shared memory modules and cache sets,3,G06F
11366675,2022-06-21,Systems and devices for accessing a state machine,4,G06F
11366592,2022-06-21,Selective dummy writes for asynchronous power loss handling in memory devices,0,G06F|G11C
11366505,2022-06-21,Predictive power management,0,G06F|G11C|Y02D
11366487,2022-06-21,Resetting clock divider circuitry prior to a clock restart,0,G06F|G11B|H03K
11363433,2022-06-14,Memory pooling between selected memory resources on vehicles or base stations,1,G06F|H04B|H04L|H04W
11362939,2022-06-14,Flow control for a multiple flow control unit interface,7,H04L
11362142,2022-06-14,"Electronic apparatus with tiered stacks having conductive structures isolated by trenches, and related electronic systems and methods",5,H01L|H10B|H10D
11362103,2022-06-14,"Memory arrays, and methods of forming memory arrays",0,G06F|G11C|H10B|H10D
11362071,2022-06-14,Stacked semiconductor dies for semiconductor device assemblies,0,H01L
11362070,2022-06-14,Microelectronic device assemblies and packages including multiple device stacks and related methods,3,H01L|H01Q
11362018,2022-06-14,Low capacitance through substrate via structures,1,H01L
11361972,2022-06-14,Methods for selectively removing more-doped-silicon-dioxide relative to less-doped-silicon-dioxide,0,H01L|H10D
11361825,2022-06-14,Dynamic program erase targeting with bit error rate,1,G06F|G11C
11361660,2022-06-14,Verifying identity of an emergency vehicle during operation,5,G08G|H04L|H04W
11361552,2022-06-14,Security operations of parked vehicles,15,B60R|B62D|G05B|G05D|G06F|G06N|G06V|H04N
11360920,2022-06-14,"Mapping high-speed, point-to-point interface channels to packet virtual channels",8,G06F|H04L
11360902,2022-06-14,Adaptive readahead cache manager based on detected active streams of read commands,0,G06F|G11C
11360888,2022-06-14,Host system notification based on entry miss,1,G06F
11360885,2022-06-14,Wear leveling based on sub-group write counts in a memory sub-system,0,G06F|G11C
11360868,2022-06-14,Redundant cloud memory storage for a memory subsystem,0,G06F
11360848,2022-06-14,Error correction code scrub scheme,0,G06F|G11C
11360777,2022-06-14,Cache systems and circuits for syncing caches or cache sets,1,G06F
11360768,2022-06-14,Bit string operations in memory,1,G06F|G11C|H03M
11360704,2022-06-14,Multiplexed signal development in a memory device,0,G06F|G11C
11360700,2022-06-14,Partitions within snapshot memory for buffer and snapshot memory,1,G06F
11360695,2022-06-14,Apparatus with combinational access mechanism and methods for operating the same,0,G06F|G11C
11360677,2022-06-14,Selective partitioning of sets of pages programmed to memory device,2,G06F|G11C
11360672,2022-06-14,Performing hybrid wear leveling operations based on a sub-total write counter,0,G06F
11360670,2022-06-14,Dynamic temperature compensation in a memory component,1,G06F|G11C
11360533,2022-06-14,"Device maintenance of a data storage device including wear levelling, garbage collection, or combination thereof",1,G06F
11356601,2022-06-07,Intelligent digital camera having deep learning accelerator and random access memory,2,G06F|G06N|G06V|H04N
11356378,2022-06-07,Combined write enable mask and credit return field,6,H04L
11356265,2022-06-07,Secure communication between a vehicle and a remote device,0,B60R|G06F|H04L|H04W
11356256,2022-06-07,Secure vehicular part communication,0,B60C|H04L
11355607,2022-06-07,Semiconductor device structures with liners,0,H01L|H10B|H10D
11355554,2022-06-07,"Sense lines in three-dimensional memory arrays, and methods of forming the same",0,G11C|H01L|H10B|H10N
11355514,2022-06-07,"Microelectronic devices including an oxide material between adjacent decks, electronic systems, and related methods",0,H01L|H10B
11355508,2022-06-07,Devices including floating vias and related systems and methods,1,G11C|H01L|H10B
11355392,2022-06-07,"Conductive via of integrated circuitry, memory array comprising strings of memory cells, method of forming a conductive via of integrated circuitry, and method of forming a memory array comprising strings of memory cells",0,H01L|H10B|H10D
11355348,2022-06-07,"Integrated circuit, construction of integrated circuitry, and method of forming an array",1,G11C|H01L
11355214,2022-06-07,Debugging memory devices,0,G06F|G11C
11355200,2022-06-07,Hybrid routine for a memory device,1,G06F|G11C|H10B
11355175,2022-06-07,Deep learning accelerator and random access memory with a camera interface,5,G06F|G06N|G11C|H04N
11355169,2022-06-07,Indicating latency associated with a memory request in a system,1,G06F|G11C
11355165,2022-06-07,Adjusting parameters of channel drivers based on temperature,2,G06F|G11C
11354262,2022-06-07,Parallel operations in aggregated and virtualized solid state drives,3,G06F
11354246,2022-06-07,Memory-side transaction context memory interface systems and methods based on clock cycles and wires,0,G06F
11354193,2022-06-07,Memory device with dynamic processing level calibration,1,G06F|G11C
11354187,2022-06-07,"Physical page, logical page, and codeword correspondence",0,G06F|G11C
11354177,2022-06-07,Grouping requests to reduce inter-process communication in memory systems,1,G06F
11354147,2022-06-07,Class of service for multi-function devices,0,G06F
11354134,2022-06-07,Processing-in-memory implementations of parsing strings against context-free grammars,2,G06F|G11C|H03K
11354067,2022-06-07,Asymmetric plane driver circuits in a multi-plane memory device,1,G06F|G11C
11354066,2022-06-07,Command filter filtering command having predetermined pulse width,0,G06F|G11C
11354064,2022-06-07,Detection of illegal commands,2,G06F|G11C
11354056,2022-06-07,Predictive data orchestration in multi-tier memory systems,5,G06F|G06N
11354052,2022-06-07,Memory sub-system media management operation threshold,0,G06F
11354043,2022-06-07,Temperature-based block family combinations in a memory device,0,G06F
11354040,2022-06-07,Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory,2,G06F|G11C
11354037,2022-06-07,Scan frequency modulation based on memory density or block usage,0,G06F|G11C
11353944,2022-06-07,Predictive power management,0,G06F|G11C|Y02D
11353942,2022-06-07,Power delivery timing for memory,0,G05B|G06F|G11C
11349636,2022-05-31,Local ledger block chain for secure updates,0,G06F|G09C|H04L
11349526,2022-05-31,Pre-distortion for multi-level signaling,0,H04B|H04L
11348875,2022-05-31,Semiconductor devices with flexible connector array,1,H01L|H05K|Y02P
11348871,2022-05-31,Integrated assemblies,0,H01L|H10B
11348857,2022-05-31,"Lidded microelectronic device packages and related systems, apparatus, and methods of manufacture",1,H01L
11348856,2022-05-31,Thermal cooling element for memory devices of a memory sub-system,0,G06F|H01L
11348826,2022-05-31,Integrated circuitry and methods,0,H01L
11348788,2022-05-31,Methods for device fabrication using pitch reduction,0,H01L|H10B
11348637,2022-05-31,Electrical distance-based remapping in a memory device,0,G06F|G11C
11348636,2022-05-31,On-demand high performance mode for memory write commands,0,G06F|G11C
11348622,2022-05-31,Conditional write back scheme for memory,1,G06F|G11C
11348245,2022-05-31,Adapted scanning window in image frame of sensor for object detection,1,G06F|G06N|G06T|G06V
11347666,2022-05-31,Apparatuses and methods including memory commands for semiconductor memories,2,G06F|G11C|Y02D
11347663,2022-05-31,Memory device interface communicating with set of data bursts corresponding to memory dies via dedicated portions for command processing,2,G06F|G11C
11347659,2022-05-31,Low cost and low latency logical unit erase,1,G06F|G09C|G11C|H03M|H04K|H04L
11347648,2022-05-31,Direct cache hit and transfer in a memory sub-system that programs sequentially,0,G06F
11347585,2022-05-31,Compression method for defect visibility in a memory device,0,G06F|G11C
11347434,2022-05-31,Block family tracking for memory devices,1,G06F|G11C
11347429,2022-05-31,Live firmware activation in a memory system,1,G06F
11347415,2022-05-31,Selection component that is configured based on an architecture associated with memory devices,0,G06F|G11C
11347405,2022-05-31,Memory device with dynamic program-verify voltage calibration,4,G06F|G11C
11347402,2022-05-31,Performing wear leveling operations in a memory based on block cycles and use of spare blocks,0,G06F
11347401,2022-05-31,Memory device including mixed non-volatile memory cell types,0,G06F|G11C|H10B|H10D
11342277,2022-05-24,Semiconductor device assemblies with conductive underfill dams for grounding EMI shields and methods for making the same,1,H01L
11342265,2022-05-24,"Apparatus including a dielectric material in a central portion of a contact via, and related methods, memory devices and electronic systems",2,H01L|H10B
11342218,2022-05-24,Single crystalline silicon stack formation and bonding to a CMOS wafer,0,H01L
11342042,2022-05-24,Interconnected command/address resources,0,G11C|H01L
11342007,2022-05-24,Capacitance allocation based on system impedance,0,G11C|H01L
11341057,2022-05-24,Configurable logic block networks and managing coherent memory in the same,0,G06F
11341050,2022-05-24,Secure logical-to-physical caching,1,G06F|H04L
11341048,2022-05-24,SLC cache allocation,1,G06F|G11C
11341046,2022-05-24,Layer interleaving in multi-layered memory,0,G06F
11341041,2022-05-24,Synchronizing NAND logical-to-physical table region tracking,0,G06F
11341038,2022-05-24,Data movement operations in non-volatile memory,0,G06F|G11C|Y02D
11341036,2022-05-24,Biased sampling methodology for wear leveling,0,G06F
11340984,2022-05-24,"Apparatuses, systems, and methods for error correction",2,G06F|G11C
11340983,2022-05-24,Error code calculation on sensing circuitry,0,G06F|G11C|H03M
11340982,2022-05-24,Memory block defect detection and management,0,G06F
11340981,2022-05-24,Modifying conditions for memory device error connection operations,0,G06F
11340908,2022-05-24,Reducing data hazards in pipelined processors to provide high processor utilization,0,G06F
11340904,2022-05-24,Vector index registers,2,G06F
11340836,2022-05-24,Virtual partition management in a memory device,0,G06F
11340833,2022-05-24,Systems and methods for data relocation using a signal development cache,0,G06F|G11C
11340831,2022-05-24,Systems and methods for adaptive read training of three dimensional memory,1,G06F|G11C
11340830,2022-05-24,Memory buffer management and bypass,0,G06F|Y02D
11340813,2022-05-24,Reliability scan assisted voltage bin selection,6,G06F|G11C
11340808,2022-05-24,Latency-based storage in a hybrid memory system,0,G06F
11340806,2022-05-24,Meta data processing during startup of storage devices,1,G06F|Y02D
11340787,2022-05-24,Memory protocol,0,G06F
11336433,2022-05-17,Secure sensor communication,0,H04L|H04W
11336303,2022-05-17,Advanced bitwise operations and apparatus in a multi-level system with nonvolatile memory,0,G06F|H03M
11336298,2022-05-17,Error correction bit flipping scheme,0,G06F|G11C|H03M
11336265,2022-05-17,Internal clock distortion calibration using DC component offset of clock signal,0,G06F|G11C|H03K|H04L
11335700,2022-05-17,Block-on-block memory array architecture using bi-directional staircases,1,G11C|H01L|H10B
11335667,2022-05-17,Stacked semiconductor die assemblies with die substrate extensions,0,H01L
11335644,2022-05-17,Apparatuses and methods for shielded memory architecture,0,G11C|H01L|H10B
11335626,2022-05-17,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11335602,2022-05-17,"Methods of forming microelectronic devices, and related microelectronic devices and electronic systems",8,H01L|H10B|H10D
11335563,2022-05-17,Pitch reduction technology using alternating spacer depositions during the formation of a semiconductor device and systems including same,0,H01L
11335558,2022-05-17,Methods of forming structures utilizing self-assembling nucleic acids,0,B81C|B82Y|H01L
11335425,2022-05-17,Memory system quality integral analysis and configuration,0,G06F|G11C
11335412,2022-05-17,Managing sub-block erase operations in a memory sub-system,2,G06F|G11C
11335407,2022-05-17,One-ladder read of memory cells coarsely programmed via interleaved two-pass data programming techniques,4,G06F|G11C
11335394,2022-05-17,Temperature informed memory refresh,1,G06F|G11C
11335384,2022-05-17,Capacitive voltage dividers coupled to voltage regulators,0,G06F|G11C|H02M|Y02D
11334655,2022-05-17,Authenticating a device using a remote host,0,G06F|H04L
11334502,2022-05-17,Memory protection based on system state,0,G06F
11334500,2022-05-17,Memory module data object processing systems and methods,0,G06F
11334458,2022-05-17,Completing memory repair operations interrupted by power loss,0,G06F|G11C
11334435,2022-05-17,Safety event detection for a memory device,0,G06F|G11C
11334433,2022-05-17,Storing parity data mid stripe,0,G06F
11334428,2022-05-17,Multi-page parity protection with power loss handling,0,G06F
11334426,2022-05-17,CRC error alert synchronization,2,G06F
11334413,2022-05-17,Estimating an error rate associated with memory,0,G06F|G11C|H03M
11334387,2022-05-17,Throttle memory as a service based on connectivity bandwidth,4,G06F
11334377,2022-05-17,Controller for a memory component,1,G01R|G06F
11334362,2022-05-17,Generating and executing a control flow,0,G06F|G11C
11334287,2022-05-17,Data stream identification and processing in data storage device,1,G06F
11334278,2022-05-17,Performing operation on data blocks concurrently and based on performance rate of another operation on data blocks,0,G06F
11334270,2022-05-17,Key-value store using journaling with selective data storage format,1,G06F
11334265,2022-05-17,Data programming,0,G06F|G11C
11334260,2022-05-17,Adaptive memory system,2,G06F|G11C
11334259,2022-05-17,Power management based on detected voltage parameter levels in a memory sub-system,0,G06F|Y02D
11334129,2022-05-17,Temperature control component for electronic systems,0,G01R|G06F|H01L|H10N
11331767,2022-05-17,"Pads for chemical mechanical planarization tools, chemical mechanical planarization tools, and related methods",0,B24B|H01L
11330101,2022-05-10,Managing spoofed calls to mobile devices,0,H04L|H04M
11329983,2022-05-10,Validating an electronic control unit of a vehicle,1,B60R|H04L
11329673,2022-05-10,Memory error correction based on layered error detection,0,G06F|H03M
11329127,2022-05-10,Memory device including voids between control gates,3,G11C|H01L|H10B|H10D
11329064,2022-05-10,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11329062,2022-05-10,Memory arrays and methods used in forming a memory array,0,H01L|H10B|H10D
11329026,2022-05-10,Apparatuses and methods for internal heat spreading for packaged semiconductor die,1,H01L
11328997,2022-05-10,Through-core via,0,H01L
11328967,2022-05-10,Electrical device with test pads encased within the packaging material,0,G11C|H01L|H10B
11328789,2022-05-10,Intelligent memory device test rack,0,G06F|G11C
11328777,2022-05-10,Responding to power loss,0,G06F|G11C
11328749,2022-05-10,Conductive interconnects and methods of forming conductive interconnects,1,G11C|H01L
11328210,2022-05-10,Self-learning in distributed architecture for enhancing artificial neural network,18,B60W|G05D|G06N|G06V
11327892,2022-05-10,Latency-based storage in a hybrid memory system,0,G06F
11327884,2022-05-10,Self-seeded randomizer for data randomization in flash memory,3,G06F|G11C|H04L
11327867,2022-05-10,On-die logic analyzer,0,G01R|G06F|G11C
11327862,2022-05-10,Multi-lane solutions for addressing vector elements using vector index registers,2,G06F
11327832,2022-05-10,Bit and signal level mapping,0,G06F
11327551,2022-05-10,Methods and apparatus for characterizing memory devices,2,G06F|G09C|G11C|H04L|Y02D
11327113,2022-05-10,Memory loopback systems and methods,0,G01R|G06F|G11C
11323521,2022-05-03,Edge device,0,H04L
11323275,2022-05-03,Verification of identity using a secret key,3,G06F|H04L
11322516,2022-05-03,"Microelectronic devices including isolation structures protruding into upper pillar portions, and related methods and systems",0,H01L|H10B|H10D
11322388,2022-05-03,Semiconductor structure formation,0,H01L|H10B
11322218,2022-05-03,Error control for memory device,0,G06F|G11C
11322192,2022-05-03,Apparatuses and methods for calculating row hammer refresh addresses in a semiconductor device,15,G06F|G11C
11321468,2022-05-03,Systems for providing access to protected memory,2,G06F|H04L
11321257,2022-05-03,Quality of service control of logical devices for a memory sub-system,0,G06F
11321238,2022-05-03,User process identifier based address translation,0,G06F
11321176,2022-05-03,Reduced parity data management,0,G06F|G11C
11321173,2022-05-03,Managing storage of multiple plane parity data in a memory sub-system,0,G06F
11321168,2022-05-03,Error identification in executed code,0,B60W|G06F
11321008,2022-05-03,Temperature-based memory management,1,G06F|G11C
11320987,2022-05-03,Scanning techniques for a media-management operation of a memory sub-system,1,G06F
11316841,2022-04-26,Secure communication between an intermediary device and a network,0,G06F|H04L|H04W
11316561,2022-04-26,System for optimizing routing of communication between devices and resource reallocation in a network,2,H04B|H04L|H04W
11316107,2022-04-26,Semiconductor devices and related methods,0,H01L|H10B|H10N
11315917,2022-04-26,Apparatuses and methods for high sensitivity TSV resistance measurement circuit,0,G01R|G11C|H01L|H03F
11315877,2022-04-26,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",1,H01L|H10B
11315623,2022-04-26,Techniques for saturating a host interface,0,G06F|G11C|Y02D
11315619,2022-04-26,Apparatuses and methods for distributing row hammer refresh events across a memory device,13,G06F|G11C|Y02D
11314643,2022-04-26,Enhanced duplicate write data tracking for cache memory,1,G06F
11314591,2022-04-26,Apparatuses and methods for error correction coding and data bus inversion for semiconductor memories,0,G06F|G11C|H03M|Y02D
11314583,2022-04-26,Memory data correction using multiple error control operations,0,G06F|G11C
11314456,2022-04-26,Memory device performance based on storage traffic pattern detection,0,G06F
11314446,2022-04-26,Accelerated read translation path in memory sub-system,0,G06F
11314429,2022-04-26,Apparatuses and methods for operations using compressed and decompressed data,0,G06F|G06T|G11C|H04N
11314427,2022-04-26,Memory device with enhanced data reliability capabilities,0,G06F
11314425,2022-04-26,Read error recovery,4,G06F|G11C
11314301,2022-04-26,Power management for memory device,0,G06F|Y02D
11310644,2022-04-19,Wirelessly utilizable memory,1,G06F|H04W
11309919,2022-04-19,Apparatuses and methods for pipelining memory operations with error correction coding,0,G06F|H03M
11309285,2022-04-19,Three-dimensional stacking semiconductor assemblies and methods of manufacturing the same,0,H01L
11309281,2022-04-19,Overlapping die stacks for NAND package architecture,1,H01L
11309052,2022-04-19,Read voltage calibration for copyback operation,0,G06F|G11C
11309049,2022-04-19,Direct memory access using JTAG cell addressing,1,G06F|G11C|H03K
11309045,2022-04-19,Method and device for self trimming memory devices,0,G06F|G11C
11309040,2022-04-19,Managed NAND performance throttling,2,G06F|G11C|H04L
11309023,2022-04-19,Memory cycling tracking for threshold voltage variation systems and methods,1,G06F|G11C
11309010,2022-04-19,"Apparatuses, systems, and methods for memory directed access pause",13,G06F|G11C
11308017,2022-04-19,Reconfigurable channel interfaces for memory devices,0,G06F|G11C
11307983,2022-04-19,Maintaining data consistency in a memory subsystem that uses hybrid wear leveling operations,0,G06F
11307951,2022-04-19,Memory device with configurable performance and defectivity management,0,G06F|G11C
11307931,2022-04-19,Using zones to manage capacity reduction due to storage device failure,15,G06F
11307929,2022-04-19,Memory device with status feedback for error correction,2,G06F
11307861,2022-04-19,Securing conditional speculative instruction execution,1,G06F
11307799,2022-04-19,Managing threshold voltage drift based on operating characteristics of a memory sub-system,0,G06F|G11C
11307782,2022-04-19,Host identification and verification system and method for a memory system,0,G06F|H04L
11307771,2022-04-19,Configurable link interfaces for a memory device,2,G06F|G11C|Y02D
11307632,2022-04-19,Power disable of memory sub-system,1,G06F|G11C
11303721,2022-04-12,Memory device with a multi-mode communication mechanism,0,G06F|H04L|H04W
11302712,2022-04-12,"Integrated circuitry, memory arrays comprising strings of memory cells, methods used in forming integrated circuitry, and methods used in forming a memory array comprising strings of memory cells",0,H01L|H10B|H10D
11302710,2022-04-12,Foundational supports within integrated assemblies,0,H01L|H10B
11302708,2022-04-12,"Memory arrays, and methods of forming memory arrays",1,H01L|H10B|H10D
11302707,2022-04-12,"Integrated assemblies comprising conductive levels having two different metal-containing structures laterally adjacent one another, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11302653,2022-04-12,Die features for self-alignment during die bonding,0,H01L
11302634,2022-04-12,Microelectronic devices with symmetrically distributed staircase stadiums and related systems and methods,0,H01L|H10B
11302628,2022-04-12,Integrated assemblies having conductive-shield-structures between linear-conductive-structures,0,H01L|H10B
11302589,2022-04-12,Electron beam probing techniques and related structures,1,G11C|H01J|H01L|H10B|H10N
11302410,2022-04-12,Zone swapping for wear leveling memory,0,G06F|G11C
11302407,2022-04-12,Memory proximity disturb management,0,G06F|G11C
11302375,2022-04-12,Performing an on demand refresh operation of a memory sub-system,0,G06F|G11C
11301403,2022-04-12,Command bus in memory,0,G03B|G06F|G06V|G11C|H04N
11301401,2022-04-12,Ball grid array storage for a memory sub-system,0,G06F
11301391,2022-04-12,Access unit and management segment memory operations,1,G06F
11301390,2022-04-12,Elastic buffer in a memory sub-system for debugging information,1,G06F|G11C
11301383,2022-04-12,Managing processing of memory commands in a memory subsystem with a high latency backing store,0,G06F
11301382,2022-04-12,Write data for bin resynchronization after power loss,2,G01R|G06F|G11C
11301381,2022-04-12,Power loss protection in memory sub-systems,0,G06F|G11C
11301380,2022-04-12,Sector-based tracking for a page cache,0,G06F
11301372,2022-04-12,Host side memory address management,1,G06F|Y02D
11301346,2022-04-12,Separate trims for buffer and snapshot,1,G06F|Y02D
11301320,2022-04-12,Erasure decoding for a memory device,3,G06F|G11C
11301260,2022-04-12,Configurable option ROM,0,G06F
11301146,2022-04-12,Storing page write attributes,0,G06F
11301143,2022-04-12,Selective accelerated sampling of failure-sensitive memory pages,0,G06F
11301132,2022-04-12,Scheduling media management operations based on provided host system usage requirements,0,G06F
11297042,2022-04-05,Secure message including a vehicle private key,0,G05D|G06N|H04L|H04W
11296995,2022-04-05,Reduced sized encoding of packet length field,6,H04L
11296872,2022-04-05,Delegation of cryptographic key to a memory sub-system,1,H04L
11296729,2022-04-05,Data reliability for extreme temperature usage conditions in data storage,4,G06F|G06N|G11C|H03M
11296097,2022-04-05,3D vertical NAND memory device including multiple select lines and control lines having different vertical spacing,0,G06F|G11C|H10B
11296047,2022-04-05,Wiring with external terminal,0,G11C|H01L
11295806,2022-04-05,Large file integrity techniques,1,G06F|G11C
11295793,2022-04-05,System-level timing budget improvements,0,G06F|G11C
11295209,2022-04-05,Analysis of memory sub-systems based on threshold distributions,1,G06F|G06N|G11C
11294848,2022-04-05,Initialization sequencing of chiplet I/O channels within a chiplet system,3,G06F|H01L
11294838,2022-04-05,Signaling mechanism for bus inversion,1,G06F|G11C
11294836,2022-04-05,Methods for performing multiple memory operations in response to a single command and memory devices and systems employing the same,0,G06F|G11C
11294820,2022-04-05,Management of programming mode transitions to accommodate a constant size of data transfer between a host system and a memory sub-system,1,G06F|G11C
11294808,2022-04-05,Adaptive cache,4,G06F|Y02D
11294767,2022-04-05,Deferred error-correction parity calculations,2,G06F
11294766,2022-04-05,Coordinated error correction,0,G06F|H03M
11294762,2022-04-05,Error correction in row hammer mitigation and target row refresh,4,G06F|G11C
11294750,2022-04-05,Media management logger for a memory sub-system,0,G06F
11294738,2022-04-05,Efficient operations of components in a wireless communications device,0,G06F|H04W
11294585,2022-04-05,Sequential data optimized sub-regions in storage devices,2,G06F
11294582,2022-04-05,Customer-specific activation of functionality in a semiconductor device,1,G06F|H04L
11294574,2022-04-05,Recycled version number values in flash memory,1,G06F
11294265,2022-04-05,Control of display device for autonomous vehicle,1,B60K|G02B|G03B|G06F|G06T|G06V
11293962,2022-04-05,Capacitive voltage divider for monitoring multiple memory components,2,G01R|G06F|G11C|Y02D
11290103,2022-03-29,Charge transfer between gate terminals of subthreshold current reduction circuit transistors and related apparatuses and methods,1,G06F|G11C|H03K|Y02D
11289611,2022-03-29,Three dimensional memory,0,H01L|H10B|H10D
11289487,2022-03-29,"Doped titanium nitride materials for DRAM capacitors, and related semiconductor devices, systems, and methods",1,H01L|H10B|H10D
11289440,2022-03-29,Combination-bonded die pair packaging and associated systems and methods,1,H01L
11289360,2022-03-29,Methods and apparatus for protection of dielectric films during microelectronic component processing,1,H01L
11289166,2022-03-29,Acceleration of data queries in memory,3,G06F|G11C
11289137,2022-03-29,Multi-port storage-class memory interface,0,G06F|G11C|H04L
11288214,2022-03-29,Command selection policy,0,G06F
11288199,2022-03-29,Separate read-only cache and write-read cache in a memory sub-system,2,G06F
11288198,2022-03-29,Effective avoidance of line cache misses,0,G06F
11288180,2022-03-29,Management of storage resources allocated from non-volatile memory devices to users,3,G06F|Y02D
11288160,2022-03-29,Threshold voltage distribution adjustment for buffer,1,G06F|G11C
11288149,2022-03-29,Flash memory block retirement policy,0,G06F|G11C
11288118,2022-03-29,Erroneous bit discovery in memory system,0,G06F|G11C|Y02D
11288116,2022-03-29,End of service life of data storage devices,0,G06F
11288074,2022-03-29,"Loop execution control for a multi-threaded, self-scheduling reconfigurable computing fabric using a reenter queue",1,G06F
11288016,2022-03-29,Managed NAND data compression,2,G06F|G11C|Y02D
11288013,2022-03-29,Hardware based status collector acceleration engine for memory sub-system operations,1,G06F
11288009,2022-03-29,Read sample offset bit determination using most probably decoder logic in a memory sub-system,0,G06F|G11C
11287998,2022-03-29,Read count scaling factor for data integrity scan,3,G06F|G11C
11287990,2022-03-29,Solid state storage device with quick boot from NAND media,0,G06F|G11C
11287987,2022-03-29,Coherency locking schemes,0,G06F
11287986,2022-03-29,Reset interception to avoid data loss in storage device resets,0,G06F
11284394,2022-03-22,Wireless devices and systems including examples of configuration modes for baseband units and remote radio heads,3,H04B|H04L|H04W|Y02D
11282845,2022-03-22,Semiconductor devices comprising carbon-doped silicon nitride and related methods,0,H01L|H10B
11282815,2022-03-22,"Methods of forming microelectronic devices, and related microelectronic devices and electronic systems",13,H01L|H10B|H10D
11282814,2022-03-22,Semiconductor device assemblies including stacked individual modules,0,H01L
11282811,2022-03-22,Integrated circuit wire bonded to a multi-layer substrate having an open area that exposes wire bond pads at a surface of the inner layer,2,H01L
11282747,2022-03-22,"Methods of forming microelectronic devices, and related microelectronic devices, and electronic systems",2,H01L|H10B
11282746,2022-03-22,"Method of manufacturing microelectronic devices, related tools and apparatus",0,H01L
11282741,2022-03-22,Methods of forming a semiconductor device using block copolymer materials,0,B81C|B82Y|C08F|G03F|H01L
11282567,2022-03-22,Sequential SLC read optimization,4,G06F|G11C
11282563,2022-03-22,Apparatuses and methods for operations in a self-refresh state,2,G06F|G11C|Y02D
11282553,2022-03-22,Data strobe calibration,0,G06F|G11C
11281608,2022-03-22,Translation system for finer grain memory architectures,1,G06F|H01L
11281604,2022-03-22,Multiple memory type shared memory bus systems and methods,0,G06F|Y02D
11281589,2022-03-22,Asynchronous forward caching memory systems and methods,1,G06F
11281585,2022-03-22,Forward caching memory systems and methods,1,G06F
11281578,2022-03-22,Garbage collection in a memory sub-system during a low battery state,0,G06F
11281533,2022-03-22,Hybrid iterative error correcting and redundancy decoding operations for memory sub-systems,0,G06F|H03M
11281529,2022-03-22,Error detection code generation techniques,0,G06F
11281501,2022-03-22,Determination of workload distribution across processors in a memory system,1,G06F
11281401,2022-03-22,Controlled heating of a memory device,0,G06F|G11C|Y02D
11281400,2022-03-22,Temperature-based storage system organization,1,G01K|G06F
11281392,2022-03-22,Garbage collection in a memory component using an adjusted parameter,0,G06F|G11C
11277149,2022-03-15,Bit string compression,0,G06F|G06N|H03M
11276731,2022-03-15,Access line formation for a memory array,0,H01L|H10B|H10N
11276679,2022-03-15,Semiconductor device and method of forming the same,0,H01L|H10B|H10D
11276659,2022-03-15,"Methods for forming elements for microelectronic components, related conductive elements, and microelectronic components, assemblies and electronic systems incorporating such conductive elements",1,H01L
11276658,2022-03-15,Devices with three-dimensional structures and support elements to increase adhesion to substrates,0,H01L
11276613,2022-03-15,Methods of forming semiconductor structures comprising thin film transistors including oxide semiconductors,1,H01L|H10B|H10D
11276473,2022-03-15,Coarse calibration based on signal and noise characteristics of memory cells collected in prior calibration operations,3,G06F|G06N|G11C
11276463,2022-03-15,Matching patterns in memory arrays,2,G06F|G06N|G11C
11276457,2022-03-15,Processing in memory,1,G06F|G11C
11276443,2022-03-15,Offset cancellation,1,G06F|G11C
11276439,2022-03-15,Apparatuses and methods for performing logical operations using sensing circuitry,1,G06F|G11C
11275710,2022-03-15,"Loop thread order execution control of a multi-threaded, self-scheduling reconfigurable computing fabric",1,G06F|H03K
11275696,2022-03-15,Isolated performance domains in a memory system,16,G06F
11275687,2022-03-15,Memory cache management based on storage capacity for parallel independent threads,0,G06F|Y02D
11275680,2022-03-15,Profile and queue-based wear leveling of memory devices,0,G06F
11275679,2022-03-15,Separate cores for media management of a memory sub-system,0,G06F
11275650,2022-03-15,Systems and methods for performing a write pattern in memory devices,0,G06F|G11C
11275587,2022-03-15,Static identifications in object-based memory access,1,G06F
11275581,2022-03-15,Expended memory component,0,G06F|Y02D
11275562,2022-03-15,Bit string accumulation,0,G06F
11275523,2022-03-15,Per cursor logical unit number sequencing,0,G06F
11275521,2022-03-15,Image data based media type selection based on a first identified attribute of the initial image data,3,G06F|G06V|G11C
11275520,2022-03-15,Media type selection using a processor in memory,0,G06F|G06V|G11C
11275515,2022-03-15,Descrambling of scrambled linear codewords using non-linear scramblers,1,G06F
11275512,2022-03-15,Asynchronous power loss impacted data structure,0,G06F|G11C
11275508,2022-03-15,Host controlled enablement of automatic background operations in a memory device,0,G06F
11275111,2022-03-15,"Plurality of edge through-silicon vias and related systems, methods, and devices",0,G01R|G11C|H01L
11271755,2022-03-08,Verifying vehicular identity,0,G08G|H04L|H04W
11271735,2022-03-08,"Apparatuses, systems, and methods for updating hash keys in a memory",0,G06F|H04L
11271731,2022-03-08,Single-use password generation,2,H04L
11271721,2022-03-08,Distributed secure array using intra-dice communications to perform data attestation,1,G06F|H04L
11271720,2022-03-08,Validating data stored in memory using cryptographic hashes,0,G06F|G09C|H04L
11271002,2022-03-08,Methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11270985,2022-03-08,Solid state lighting device with different illumination parameters at different regions of an emitter array,0,H01L|H10H
11270924,2022-03-08,Heat spreaders for multiple semiconductor device modules,0,G06F|H01L|H05K
11270909,2022-03-08,Apparatus with species on or in conductive material on elongate lines,0,H01L|H10B|H10D
11270774,2022-03-08,Apparatus for calibrating sensing of memory cell data states,0,G06F|G11C
11270772,2022-03-08,Voltage offset bin selection by die group for memory devices,3,G06F|G11C
11270756,2022-03-08,Row hammer mitigation,0,G06F|G11C
11269780,2022-03-08,Mapping non-typed memory access to typed memory access,7,G06F
11269778,2022-03-08,Mapping supporting non-sequential writes at sequentially-written memory devices,13,G06F
11269708,2022-03-08,Real-time trigger to dump an error log,2,G06F
11269707,2022-03-08,Real-time trigger to dump an error log,3,G06F
11269661,2022-03-08,"Providing, in a configuration packet, data indicative of data flows in a processor with a data flow manager",1,G06F
11269648,2022-03-08,Apparatuses and methods for ordering bits in a memory device,2,G06F|G11C
11269553,2022-03-08,Adjusting scan event thresholds to mitigate memory errors,2,G06F|G11C
11269552,2022-03-08,Multi-pass data programming in a memory sub-system having multiple dies and planes,1,G06F
11269545,2022-03-08,NAND logical-to-physical table region tracking,4,G06F
11269515,2022-03-08,Secure authentication for debugging data transferred over a system management bus,0,G06F
11269397,2022-03-08,Power configuration component including selectable configuration profiles corresponding to operating power characteristics of the power configuration component,0,G06F|G11C|Y02D
11264404,2022-03-01,"Microelectronic devices including a varying tier pitch, and related electronic systems and methods",0,H01L|H10B|H10D
11264395,2022-03-01,"Vertical transistor, integrated circuitry, method of forming a vertical transistor, and method of forming integrated circuitry",1,H01L|H10B|H10D
11264394,2022-03-01,Integrated components which have both horizontally-oriented transistors and vertically-oriented transistors,2,G11C|H01L|H10B|H10D
11264388,2022-03-01,"Microelectronic devices including decoupling capacitors, and related apparatuses, electronic systems, and methods",0,G11C|H01L|H10B|H10D
11264360,2022-03-01,Signal delivery in stacked device,0,H01L|Y10T
11264349,2022-03-01,Semiconductor die with capillary flow structures for direct chip attachment,0,H01L
11264332,2022-03-01,Interposers for microelectronic devices,2,H01L|H10D
11264320,2022-03-01,Integrated assemblies,1,G11C|H01L|H10B
11264275,2022-03-01,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
11264116,2022-03-01,Memory sub-system with background scan and histogram statistics,0,G06F|G11C
11264112,2022-03-01,Trim setting determination for a memory device,0,G06F|G11C
11264099,2022-03-01,Apparatuses and methods for automated dynamic word line start voltage,0,G06F|G11C
11264068,2022-03-01,Apparatuses and methods for semiconductor devices including clock signal lines,0,G11C|H01L
11263308,2022-03-01,Run-time code execution validation,1,G06F|H04L
11263156,2022-03-01,Memory component with a virtualized bus and internal logic to perform a machine learning operation,1,G06F|G06N
11263154,2022-03-01,Block or page lock features in serial interface memory,0,G06F
11263142,2022-03-01,Servicing memory high priority read requests,0,G06F
11263134,2022-03-01,Block family combination and voltage bin selection,8,G06F|G11C|Y02D
11263124,2022-03-01,Host-resident translation layer validity check,3,G06F
11263123,2022-03-01,Apparatuses and methods for memory device as a store for program instructions,0,G06F|G11C
11263078,2022-03-01,"Apparatuses, systems, and methods for error correction",1,G06F|G11C
11263010,2022-03-01,Bit string lookup data structure,0,G06F|G06N
11262951,2022-03-01,Memory characteristic based access commands,0,G06F
11262946,2022-03-01,Cache-based memory read commands,0,G06F
11262941,2022-03-01,Apparatuses and methods including memory commands for semiconductor memories,2,G06F|G11C
11262937,2022-03-01,Balancing data for storage in a memory device,3,G06F|G11C
11258600,2022-02-22,Secure communication in accessing a network,0,H04L|H04W
11258473,2022-02-22,Self interference noise cancellation to support multiple frequency bands with neural networks or recurrent neural networks,23,G06N|H04B
11257839,2022-02-22,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11257834,2022-02-22,"Microelectronic devices including corrosion containment features, and related electronic systems and methods",1,H01L|H10B
11257821,2022-02-22,Digit line and body contact for semiconductor devices,2,H01L|H10B|H10D
11257792,2022-02-22,Semiconductor device assemblies with annular interposers,0,H01L
11257766,2022-02-22,"Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems",0,H01L|H10B
11257744,2022-02-22,Method of forming vias using silicon on insulator substrate,0,H01L
11257565,2022-02-22,Management of test resources to perform testing of memory components under different temperature conditions,0,G06F|G11C
11257546,2022-02-22,Reading of soft bits and hard bits from memory cells,9,G06F|G11C
11257532,2022-02-22,Apparatuses and methods for controlling word line discharge,6,G06F|G11C
11256778,2022-02-22,Methods and apparatus for checking the results of characterized memory searches,2,G06F|G11C|H04L|Y02D
11256636,2022-02-22,Configurable termination circuitry,0,G06F|G11C|H03K
11256624,2022-02-22,Intelligent content migration with borrowed memory,1,G06F|G06N
11256620,2022-02-22,Cache management based on memory device over-provisioning,2,G06F
11256617,2022-02-22,Metadata aware copyback for memory devices,3,G06F
11256616,2022-02-22,Power loss data protection in a memory sub-system,0,G06F|G11C|Y02D
11256570,2022-02-22,Progressive length error control code,0,G06F|H03M
11256566,2022-02-22,Enhanced bit flipping scheme,0,G06F|H03M
11256565,2022-02-22,Transaction metadata,0,G06F
11256443,2022-02-22,Resource allocation in memory systems based on operation modes,1,G06F|G11C
11256437,2022-02-22,Data migration for memory operation,1,G06F
11256429,2022-02-22,Adjustment of a pre-read operation based on an operating temperature,0,G06F|G11C
11256427,2022-02-22,Unauthorized memory access mitigation,2,G06F
11256418,2022-02-22,Logical address history management in memory device,0,G06F
11256310,2022-02-22,Configuration update for a memory device based on a temperature of the memory device,0,G06F|Y02D
11255902,2022-02-22,Apparatuses for selective TSV block testing,0,G01R|G11C|H01L
11252223,2022-02-15,Adaptive communication interface,0,G11C|H04L
11251516,2022-02-15,Semiconductor device with tunable antenna using wire bonds,0,H01L|H01Q|H04B
11251261,2022-02-15,Forming a barrier material on an electrode,0,H01L|H10B|H10D
11251148,2022-02-15,"Semiconductor devices including array power pads, and associated semiconductor device packages and systems",0,H01L
11251096,2022-02-15,Wafer registration and overlay measurement systems and related methods,0,G03F|H01L
11250918,2022-02-15,Preemptive idle time read scans,0,G06F|G11C
11250891,2022-02-15,Validation of DRAM content using internal data signature,4,G06F|G11C
11250889,2022-02-15,Providing power availability information to memory,2,G06F|G11C|Y02D
11250648,2022-02-15,Predictive maintenance of automotive transmission,18,B60Q|F16H|G05D|G06N|G06Q|G07C
11249924,2022-02-15,Secure data communication with memory sub-system,0,G06F|H04L
11249922,2022-02-15,Namespace mapping structural adjustment in non-volatile memory devices,3,G06F|Y02D
11249907,2022-02-15,Write-back cache policy to limit data transfer time to a memory device,7,G06F|Y02D
11249896,2022-02-15,Logical-to-physical mapping of data groups with data locality,3,G06F
11249847,2022-02-15,Targeted command/address parity low lift,1,G06F|G11C|H03M
11249830,2022-02-15,Detecting page fault traffic,0,G06F
11249723,2022-02-15,Posit tensor processing,0,G06F|G06N
11249679,2022-02-15,Selecting a write operation mode from multiple write operation modes,0,G06F
11249531,2022-02-15,Apparatuses and methods for exiting low power states in memory devices,0,G06F
11245862,2022-02-08,Anti-eclipse circuitry with tracking of floating diffusion reset level,1,H04N
11245583,2022-02-08,Determining whether a vehicle should be configured for a different region,0,B60W|G05D|G06F|H04L
11244955,2022-02-08,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11244954,2022-02-08,"Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies",1,H01L|H10B|H10D
11244942,2022-02-08,Apparatus comprising antifuse cells,0,H01L|H10D
11244903,2022-02-08,Tungsten structures and methods of forming the structures,3,H01L|H10B
11244888,2022-02-08,Memory core chip having TSVs,1,G11C|H01L
11244855,2022-02-08,Architecture of three-dimensional memory device and methods regarding the same,0,G11C|H01L|H10B|H10N
11244729,2022-02-08,Search for an optimized read voltage,0,G06F|G11C
11244713,2022-02-08,Variable page size architecture,0,G06F|G11C
11243896,2022-02-08,Multiple pin configurations of memory devices,2,G06F
11243889,2022-02-08,Cache architecture for comparing data on a single page,0,G06F|Y02D
11243838,2022-02-08,Methods and apparatuses for error correction,0,G06F|G11C|H03M
11243831,2022-02-08,Reset and replay of memory sub-system controller in a memory sub-system,0,G06F
11243804,2022-02-08,Time to live for memory access by processors,1,G06F|Y02D
11243711,2022-02-08,Controlling firmware storage density based on temperature detection,2,G06F|G11C|Y02D
11243699,2022-02-08,System using a restricted operation mode memory indicator,1,G06F|Y02D
11243602,2022-02-08,Low power state implementation in a power management circuit,1,G06F|G11C|H10B|Y02D
11243596,2022-02-08,Architecture-based power management for a memory device,1,G06F|G11C|Y02D
11243513,2022-02-08,Controlling transport of physical objects based on scanning of encoded images,1,G05B|G06K|G06Q|Y02P
11240006,2022-02-01,Secure communication for a key exchange,0,H04L
11239403,2022-02-01,Light emitting diodes with enhanced thermal sinking and associated methods of operation,2,H01L|H10H
11239252,2022-02-01,"Integrated structures including material containing silicon, nitrogen, and at least one of carbon, oxygen, boron and phosphorus",0,H01L|H10B
11239248,2022-02-01,"Microelectronic devices including stair step structures, and related electronic devices and methods",4,H01L|H10B
11239240,2022-02-01,Methods of forming a semiconductor device,0,G11C|H01L|H10B
11239207,2022-02-01,Semiconductor die stacks and associated systems and methods,1,G11C|H01L
11239206,2022-02-01,Dual sided fan-out package having low warpage across all temperatures,0,H01L
11239200,2022-02-01,Methods and systems for improving power delivery and signaling in stacked semiconductor devices,0,H01L
11239181,2022-02-01,Integrated assemblies,1,H01L|H10B
11239169,2022-02-01,Semiconductor memory stacks connected to processing units and associated systems and methods,1,G11C|H01L
11239133,2022-02-01,Apparatus and method for dissipating heat in multiple semiconductor device modules,0,G11C|H01L
11239129,2022-02-01,Package cooling by coil cavity,0,H01L
11239128,2022-02-01,"Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices",0,H01L
11239117,2022-02-01,Replacement gate dielectric in three-node access device formation for vertical three dimensional (3D) memory,2,G11C|H01L|H10B|H10D
11239095,2022-02-01,Stacked semiconductor die assemblies with high efficiency thermal paths and molded underfill,1,H01L
11238940,2022-02-01,Initialization techniques for memory devices,0,G06F|G11C
11238917,2022-02-01,Mode-dependent heating of a memory device,0,G06F|G11C|Y02D
11238909,2022-02-01,Apparatuses and methods for setting operational parameters of a memory included in a memory module based on location information,2,G06F|G11C
11238903,2022-02-01,Dynamic allocation of a capacitive component in a memory device,0,G06F|G11C|Y02D
11238098,2022-02-01,Heterogenous key-value sets in tree database,0,G06F
11238006,2022-02-01,Methods and apparatuses for differential signal termination,0,G06F|H01L|H03F
11237995,2022-02-01,Transaction identification,0,G06F|H04L
11237970,2022-02-01,Reduce data traffic between cache and memory via data access of variable sizes,1,G06F
11237953,2022-02-01,Host device physical address encoding,2,G06F|Y02D
11237906,2022-02-01,Generating a balanced codeword protected by an error correction code,1,G06F|H03M
11237901,2022-02-01,Error correction using hierarchical decoders,0,G06F|H03M
11237841,2022-02-01,Configurable media structure,2,G06F|G11C|Y02D
11237808,2022-02-01,Target architecture determination,0,G06F
11237755,2022-02-01,Data erasure in memory sub-systems,0,G06F|G11C|H04L
11237754,2022-02-01,Management of erase suspend and resume operations in memory devices,1,G06F
11237737,2022-02-01,SLC cache management,0,G06F|Y02D
11237734,2022-02-01,High throughput DRAM with distributed column access,0,G06F|G11C
11237731,2022-02-01,Quality of service for memory devices using suspend and resume of program and erase operations,0,G06F|G11C
11237726,2022-02-01,Memory system performance enhancements using measured signal and noise characteristics of memory cells,10,G06F|G11C
11237617,2022-02-01,Arbitration techniques for managed memory,3,G06F|Y02D
11237612,2022-02-01,Charge-sharing capacitive monitoring circuit in a multi-chip package to control power,0,G06F|G11C|H01L|Y02D
11237327,2022-02-01,Method and structure providing optical isolation of a waveguide on a silicon-on-insulator substrate,0,G02B|H01L|H10D
11233681,2022-01-25,Multi-level signaling in memory with wide system interface,4,G11C|H04L
11233650,2022-01-25,Verifying identity of a vehicle entering a trust zone,3,H04L|H04W
11233059,2022-01-25,"Construction of integrated circuitry, DRAM circuitry, a method of forming a conductive line construction, a method of forming memory circuitry, and a method of forming DRAM circuitry",0,H01L|H10B
11233036,2022-01-25,Interconnect structure with redundant electrical connectors and associated systems and methods,2,H01L
11233034,2022-01-25,Stacked memory routing techniques,0,G11C|H01L
11233024,2022-01-25,"Methods for forming substrate terminal pads, related terminal pads and substrates and assemblies incorporating such terminal pads",2,H01L
11232970,2022-01-25,"Semiconductor device release during pick and place operations, and associated systems and methods",0,H01L
11232828,2022-01-25,Integrated memory assemblies comprising multiple memory array decks,0,G11C|H01L|H10B|H10D
11232049,2022-01-25,Memory module with computation capability,1,G06F|G11C
11232041,2022-01-25,Memory addressing,3,G06F
11232028,2022-01-25,Error-checking in namespaces on storage devices,0,G06F
11231995,2022-01-25,Providing data of a memory system based on an adjustable error rate,0,G06F|G11C
11231982,2022-01-25,Read window size,0,G06F|G11C
11231928,2022-01-25,Large data read techniques,3,G06F|Y02D
11231879,2022-01-25,Dedicated design for testability paths for memory sub-system controller,0,G06F
11231870,2022-01-25,Memory sub-system retirement determination,0,G06F|G11C
11231863,2022-01-25,Block family-based error avoidance for memory devices,1,G06F|G11C
11231853,2022-01-25,Memory including search logic,0,G06F|G11C
11231834,2022-01-25,Vehicle having an intelligent user interface,1,G06F|G06N
11228443,2022-01-18,Using memory as a block in a block chain,0,G06F|H04L
11227864,2022-01-18,Storage node after three-node access device formation for vertical three dimensional (3D) memory,4,B82Y|H01L|H10B|H10D
11227861,2022-01-18,Integrated assemblies comprising sense-amplifier-circuitry and wordline-driver-circuitry under memory cells of a memory array,0,G11C|H01L|H10B|H10D
11227777,2022-01-18,Sacrificial separators for wafer level encapsulating,0,H01L
11227666,2022-01-18,Track charge loss based on signal and noise characteristics of memory cells collected in calibration operations,2,G06F|G06N|G11C
11227641,2022-01-18,Arithmetic operations in memory,1,G06F|G11C
11226926,2022-01-18,Multi-level hierarchical routing matrices for pattern-recognition processors,0,G06F|G06N|G06V|H03K
11226920,2022-01-18,Frame protocol of memory device,1,G06F|Y02D
11226907,2022-01-18,Host-resident translation layer validity check techniques,4,G06F
11226896,2022-01-18,Trim setting determination on a memory device,1,G06F|G11C
11226894,2022-01-18,Host-based flash memory maintenance techniques,3,G06F|Y02D
11226770,2022-01-18,Memory protocol,0,G06F
11226767,2022-01-18,Apparatus with access control mechanism and methods for operating the same,1,G06F|G11C
11226671,2022-01-18,Power translator component,0,G06F|G11C|Y02D
11226646,2022-01-18,DC voltage regulators with demand-driven power management,0,G05F|G06F|G11C|H02M
11223282,2022-01-11,Power management integrated circuit with bleed circuit control,2,G06F|G11C|H01L|H02M|Y02D
11223014,2022-01-11,Semiconductor structures including liners comprising alucone and related methods,1,H01L|H10B|H10N
11222874,2022-01-11,Discontinuous patterned bonds for semiconductor devices and associated systems and methods,0,H01L|H10H
11222868,2022-01-11,Thermal transfer structures for semiconductor die assemblies,2,H01L
11222854,2022-01-11,"Multitier arrangements of integrated devices, and methods of protecting memory cells during polishing",4,H01L|H10B|H10N
11222825,2022-01-11,"Integrated circuitry, memory arrays comprising strings of memory cells, methods used in forming integrated circuitry, and methods used in forming a memory array comprising strings of memory cells",1,H01L|H10B|H10D
11222702,2022-01-11,Noise reduction during parallel plane access in a multi-plane memory device,0,G06F|G11C
11222695,2022-01-11,Socket design for a memory device,1,G11C|H01L|H10B|H10N
11222680,2022-01-11,Memory plate segmentation to reduce operating power,0,G06F|G11C|H10B|Y02D
11222673,2022-01-11,Memory sub-system managing remapping for misaligned memory components,1,G06F|G11C
11222669,2022-01-11,Apparatuses and methods for performing operations using sense amplifiers and intermediary circuitry,0,G06N|G11C
11222260,2022-01-11,Apparatuses and methods for operating neural networks,0,G06N|G11C
11221973,2022-01-11,Parallel iterator for machine learning frameworks,0,G06F|G06N
11221949,2022-01-11,Multi state purgatory for media management for a memory subsystem,0,G06F|Y02D
11221933,2022-01-11,Holdup self-tests for power loss operations on memory systems,0,G06F|G11C
11221913,2022-01-11,Error check and scrub for semiconductor memory device,3,G06F|G11C
11221912,2022-01-11,Mitigating an undetectable error when retrieving critical data during error handling,0,G06F|G11C
11221910,2022-01-11,Media scrubber in memory system,0,G06F|G11C
11221873,2022-01-11,Hierarchical memory apparatus,0,G06F
11221800,2022-01-11,Adaptive and/or iterative operations in executing a read command to retrieve data from memory cells,9,G06F|G11C
11221797,2022-01-11,Domain-based access in a memory device,0,G06F|G11C
11221776,2022-01-11,Metadata indication for a memory device,0,G06F
11221690,2022-01-11,Virtual peripherals for mobile devices,0,G06F|H04M
11218330,2022-01-04,Generating an identity for a computing device using a physical unclonable function,6,G09C|H04L|H04W
11218019,2022-01-04,Power backup architecture using capacitor,2,G01R|G06F|G11C|H01M|H02J|Y02E
11217588,2022-01-04,"Integrated assemblies comprising voids between active regions and conductive shield plates, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11217556,2022-01-04,Packaged microelectronic devices having stacked interconnect elements and methods for manufacturing the same,0,H01L
11217296,2022-01-04,Staggered refresh counters for a memory device,0,G06F|G11C
11217295,2022-01-04,Apparatuses and methods for address detection,0,G06F|G11C
11217291,2022-01-04,Circuitry borrowing for memory arrays,0,G11C|H01L
11216562,2022-01-04,Double wrapping for verification,0,G06F|H04L
11216395,2022-01-04,Apparatuses and methods for asymmetric bi-directional signaling incorporating multi-level encoding,1,G06F|H04L
11216364,2022-01-04,Sequential read optimization in a memory sub-system that programs sequentially,1,G06F
11216349,2022-01-04,Reactive read based on metrics to screen defect prone memory blocks,0,G06F|Y02D
11216333,2022-01-04,Methods and devices for error correction,1,G06F|H04L
11216219,2022-01-04,Management of peak current of memory dies in a memory sub-system,0,G06F|G11C
11216218,2022-01-04,Unmap data pattern for coarse mapping memory sub-system,1,G06F
11216193,2022-01-04,Prioritized security,0,G06F|Y02D
11216058,2022-01-04,Storage system deep idle power mode,0,G06F
11212142,2021-12-28,Timing based arbitration methods and apparatuses for calibrating impedances of a semiconductor device,6,G11C|H04L
11211382,2021-12-28,Methods and apparatuses including a boundary of a well beneath an active area of a tap,0,H01L|H10D
11211364,2021-12-28,Semiconductor device assemblies and systems with improved thermal performance and methods for making the same,0,H01L
11211351,2021-12-28,Apparatuses including redistribution layers and related microelectronic devices,0,H01L|H10D
11211347,2021-12-28,Integrated circuit structures and methods of forming an opening in a material,0,G03F|H01L
11211292,2021-12-28,"Assemblies containing PMOS decks vertically-integrated with NMOS decks, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11211272,2021-12-28,Contaminant detection tools and related methods,0,G01N|H01J|H01L
11211136,2021-12-28,Memory system tester using test pad real time monitoring,1,G01R|G06F|G11C
11211131,2021-12-28,Adjusting program effective time using program step characteristics,0,G06F|G11C
11211110,2021-12-28,"Apparatuses, systems, and methods for address scrambling in a volatile memory device",2,G06F|G11C
11211109,2021-12-28,Access schemes for protecting stored data in a memory device,0,G06F|G11C
11211103,2021-12-28,Burst clock control based on partial command decoding in a memory device,1,G06F|G11C
11211100,2021-12-28,Recovery of memory from asynchronous power loss,1,G06F|G11C
11210429,2021-12-28,Memory access gate,0,G06F
11210225,2021-12-28,Pre-fetch for memory sub-system with cache where the pre-fetch does not send data and response signal to host,1,G06F
11210168,2021-12-28,Error handling optimization in memory sub-system mapping,4,G06F
11210154,2021-12-28,Data-structure based dynamic program targeting control,0,G06F
11210093,2021-12-28,Large data read techniques,3,G06F|Y02D
11210029,2021-12-28,Generating memory array control signals,0,G06F|G11C
11210025,2021-12-28,Memory device including concurrent suspend states for different operations,0,G06F
11210019,2021-12-28,Memory with virtual page size,0,G06F|G11C
11210011,2021-12-28,Memory system data management,0,G06F
11209994,2021-12-28,Systems and methods for data path power savings in DDR5 memory devices,0,G06F|G11C
11209986,2021-12-28,Memory operations on data,0,G06F|G11C|Y02D
11209981,2021-12-28,Apparatuses and methods for configurable memory array bank architectures,2,G06F|G11C|Y02D
11207744,2021-12-28,Two-step solder-mask-defined design,0,B23K|H01L
11206749,2021-12-21,Tubular heat spreaders for memory modules and memory modules incorporating the same,1,G06F|H01L|H05K
11206050,2021-12-21,Self interference noise cancellation to support multiple frequency bands,15,H04B|H04L
11205660,2021-12-21,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B|H10D
11205497,2021-12-21,Comparison operations in memory,0,G06F|G11C|Y02D
11205495,2021-12-21,Read disturb mitigation based on signal and noise characteristics of memory cells collected for read calibration,1,G06F|G06N|G11C
11205469,2021-12-21,Power domain switches for switching power reduction,0,G06F|G11C|Y02D
11204850,2021-12-21,Debugging a memory sub-system with data transfer over a system management bus,0,G06F
11204841,2021-12-21,Meta data protection against unexpected power loss in a memory system,1,G06F
11204828,2021-12-21,Management of corruptive read in memory systems,0,G06F|G11C
11204721,2021-12-21,Input/output size control between a host system and a memory sub-system,1,G06F|G11C
11204719,2021-12-21,Snap read optimization for media management for a memory sub-system,0,G06F
11204696,2021-12-21,"Memory devices and electronic systems having a hybrid cache including static and dynamic caches that may be selectively disabled based on cache workload or availability, and related methods",0,G06F
11201646,2021-12-14,Autocorrelation and memory allocation for wireless communication,1,G06F|H04B|H04W
11201165,2021-12-14,Memory having memory cell string and coupling components,0,G11C|H01L|H04N|H10B
11201083,2021-12-14,"Methods for forming memory devices, and associated devices and systems",0,G11C|H01L|H10B|H10N
11200959,2021-12-14,Optimization of soft bit windows based on signal and noise characteristics of memory cells,4,G06F|G06N|G11C
11200957,2021-12-14,Read disturb scan consolidation,1,G06F|G11C
11200956,2021-12-14,Read level calibration in memory devices using embedded servo cells,1,G06F|G11C
11200942,2021-12-14,Apparatuses and methods for lossy row access counting,17,G06F|G11C|H03K
11200939,2021-12-14,Memory with per die temperature-compensated refresh control,3,G06F|G11C
11200925,2021-12-14,Read only memory (ROM)-emulated memory (REM) profile mode of memory device,0,G06F|G11C
11200179,2021-12-14,Facilitating sequential reads in memory sub-systems,0,G06F
11200166,2021-12-14,Data defined caches for speculative and normal executions,2,G06F
11200118,2021-12-14,Semiconductor device with modified command and associated methods and systems,2,G06F|G11C
11200115,2021-12-14,Methods of bit-flagged sketch-based memory management and memory devices utilizing the same,0,G06F|G11C
11200105,2021-12-14,Normalization of detecting and reporting failures for a memory device,0,G06F|G11C
11200001,2021-12-14,Management of power during memory device reset and initialization,0,G06F|G11C
11199999,2021-12-14,Management of write operations in a non-volatile memory device using a variable pre-read voltage level,0,G06F|G11C
11199995,2021-12-14,Time to live for load commands,2,G06F
11199977,2021-12-14,Methods of sketch-based memory management and memory devices utilizing the same,0,G06F
11199967,2021-12-14,Techniques for power management using loopback,0,G06F|G11C|Y02D
11197136,2021-12-07,Accessing a memory resource at one or more physically remote entities,0,H04B|H04L|H04W
11196142,2021-12-07,Millimeter wave antenna and EMI shielding integrated with fan-out package,0,H01L|H01Q
11195876,2021-12-07,"Solid state transducer devices, including devices having integrated electrostatic discharge protection, and associated systems and methods",2,H01L|H10H
11195850,2021-12-07,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B|H10D
11195848,2021-12-07,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B|H10D
11195830,2021-12-07,Memory devices,0,G11C|H01L|H10D
11195740,2021-12-07,Methods and apparatus for wafer handling and processing,0,H01L
11195569,2021-12-07,Memory devices configured to provide external regulated voltages,0,G06F|G11C|H02M|Y02D
11194750,2021-12-07,Memory sub-system with multiple ports having single root virtualization,1,G06F|Y02D
11194747,2021-12-07,Custom compute cores in integrated circuit devices,0,G06F
11194728,2021-12-07,Memory-aware pre-fetching and cache bypassing systems and methods,0,G06F|Y02D
11194726,2021-12-07,Stacked memory dice for combined access operations,4,G06F|G11C|H01L|Y02D
11194709,2021-12-07,Asynchronous power loss recovery for memory devices,1,G06F|Y02D
11194708,2021-12-07,Data relocation in memory having two portions of data,0,G06F|G11C
11194654,2021-12-07,Method and apparatus for a volume management system in a non-volatile memory device,0,G06F|G11C|H03M
11194646,2021-12-07,Regression-based calibration and scanning of data units,0,G06F|G11C
11194643,2021-12-07,Access operation status signaling for memory systems,3,G06F
11194582,2021-12-07,Cache systems for main and speculative threads of processors,1,G06F
11194518,2021-12-07,Pointer dereferencing within memory sub-system,1,G06F
11194516,2021-12-07,Media type selection,0,G06F
11194511,2021-12-07,Arbitration techniques for managed memory,4,G06F|Y02D
11194480,2021-12-07,Systems and methods for packing data in a scalable memory system protocol,1,G06F|G11C|H04L|Y02D
11194477,2021-12-07,Determination of a match between data values stored by three or more arrays,0,G06F|G11C
11194472,2021-12-07,Techniques to update a trim parameter in nonvolatile memory,0,G06F|G11C
11190441,2021-11-30,System for optimizing routing of communication between devices and resource reallocation in a network,2,H04L
11189662,2021-11-30,Memory cell stack and via formation for a memory device,0,H01L|H10B|H10N
11189609,2021-11-30,"Methods for reducing heat transfer in semiconductor assemblies, and associated systems and devices",0,H01L
11189590,2021-11-30,"Processes for adjusting dimensions of dielectric bond line materials and related films, articles and assemblies",0,H01L
11189588,2021-11-30,"Anisotropic conductive film with carbon-based conductive regions and related semiconductor assemblies, systems, and methods",0,H01L
11189548,2021-11-30,"Pre-encapsulated lead frames for microelectronic device packages, and associated methods",0,H01L
11189536,2021-11-30,Method and apparatus for on-chip stress detection,1,G01B|G01L|H01L|H10D
11189526,2021-11-30,Apparatus comprising staircase structures,0,H01L|H10B
11189484,2021-11-30,Semiconductor nitridation passivation,0,H01L|H10B
11189347,2021-11-30,Resource management for memory die-specific operations,0,G06F|G11C
11189330,2021-11-30,Open page biasing techniques,0,G06F|G11C
11189327,2021-11-30,Methods for providing device status in response to read commands directed to write-only mode register bits and memory devices and systems employing the same,0,G06F|G11C
11188473,2021-11-30,Cache release command for cache reads in a memory sub-system,0,G06F
11188461,2021-11-30,Garbage collection adapted to memory device life expectancy,1,G06F|G11C
11188459,2021-11-30,Data block switching at a memory sub-system,0,G06F|G11C
11188416,2021-11-30,Enhanced block management for a memory sub-system,4,G06F|G11C
11188329,2021-11-30,Dynamic precision bit string accumulation,1,G06F
11188250,2021-11-30,Two-stage hybrid memory buffer for multiple streams,3,G06F|G11C|H03M|Y02D
11188244,2021-11-30,Adjusting trim settings to improve memory performance or reliability,1,G06F|G11C
11188234,2021-11-30,Cache line data,0,G06F
11184446,2021-11-23,Methods and apparatus for incentivizing participation in fog networks,2,G06F|G06Q|H04L|H04W
11184170,2021-11-23,Public key protection techniques,1,H04L
11183576,2021-11-23,Gate electrode layout with expanded portions over active and isolation regions,0,H01L|H10D
11183486,2021-11-23,High voltage solid-state transducers and solid-state transducer arrays having electrical cross-connections and associated systems and methods,1,H01L|H10H
11183456,2021-11-23,Memory arrays and methods used in forming a memory array,0,H01L|H10B
11183266,2021-11-23,Apparatuses and methods for repairing defective memory cells based on a specified error rate for certain memory cells,1,G06F|G11C|H04L
11183225,2021-11-23,Memories and methods for performing vector atomic memory operations with mask control and variable data length and data unit size,0,G06F|G11C
11182986,2021-11-23,Real-time selection of data to collect in autonomous vehicle,4,G05D|G07C|H04W
11182507,2021-11-23,Domain crossing in executing instructions in computer processors,6,G06F
11182312,2021-11-23,Memory sub-system manufacturing mode,1,G06F
11182308,2021-11-23,Semiconductor device with secure access key and associated methods and systems,6,G06F|G11C
11182304,2021-11-23,Memory array page table walk,2,G06F|Y02D
11182244,2021-11-23,Error correction management for a memory device,2,G06F|G11C
11182241,2021-11-23,Grouping bits of a code word for memory device operations,1,G06F|G11C
11182237,2021-11-23,Selective sampling of a data unit based on program/erase execution time,0,G06F|G11C
11182102,2021-11-23,Host inquiry response generation in a memory device,0,G06F
11182090,2021-11-23,"Systems, devices, and methods for data migration",1,G06F
11182087,2021-11-23,Modifying write performance to prolong life of a physical memory device,0,G06F
11182085,2021-11-23,Memory array accessibility,1,G06F|G11C
11182074,2021-11-23,Apparatuses and methods for concurrently accessing multiple memory planes of a memory during a memory access operation,1,G06F|G11C
11181964,2021-11-23,Management of power state transitions of a memory sub-system,0,G06F|G11C|Y02D
11180113,2021-11-23,Security notification based on biometric identifier,1,B60R|G06F|G07C
11178267,2021-11-16,Managing accessibility features for mobile device,6,G06F|H04M
11178133,2021-11-16,Secure vehicle control unit update,3,G06F|H04L
11177276,2021-11-16,"Conductive structures, assemblies having vertically-stacked memory cells over conductive structures, and methods of forming conductive structures",0,G11C|H01L|H10B|H10D
11177271,2021-11-16,"Device, a method used in forming a circuit structure, a method used in forming an array of elevationally-extending transistors and a circuit structure adjacent thereto",0,H01L|H10B|H10D
11177269,2021-11-16,Memory arrays and methods used in forming a memory array,0,G06F|G11C|H10B|H10D
11177222,2021-11-16,Semiconductor packages and associated methods with antennas and EMI isolation shields,2,H01L|H01Q
11177175,2021-11-16,Microelectronic devices and methods for filling vias in microelectronic devices,0,H01L
11177159,2021-11-16,Memory arrays and methods used in forming a memory array comprising strings of memory cells,2,H01L|H10B
11177009,2021-11-16,Multi-state programming of memory cells,5,G06F|G11C
11177007,2021-11-16,Feedback for power management of a memory die using capacitive coupling,0,G06F|G11C
11177006,2021-11-16,Memory system with dynamic calibration using a trim management mechanism,5,G06F|G11C
11176985,2021-11-16,Boundary protection in memory,2,G06F|G11C
11176973,2021-11-16,Apparatuses including input buffers and methods for operating input buffers,0,G11C|H04L
11176970,2021-11-16,Routing for power signals including a redistribution layer,0,G11C|H01L
11176760,2021-11-16,In-vehicle monitoring and reporting apparatus for vehicles,1,G06F|G06N|G07C|H04L
11176281,2021-11-16,Security managers and methods for implementing security protocols in a reconfigurable fabric,1,G06F|H04L
11176065,2021-11-16,Extended memory interface,0,G06F
11175979,2021-11-16,Prioritization of error control operations at a memory sub-system,4,G06F
11175915,2021-11-16,Vector registers implemented in memory,1,G06F|Y02D
11175859,2021-11-16,Managing memory commands in a memory subsystem by adjusting a maximum number of low priority commands in a DRAM controller,1,G06F
11175856,2021-11-16,Background operation selection based on host idle time,0,G06F
11175837,2021-11-16,Quantization of peak power for allocation to memory dice,0,G06F|G11C|Y02D
11171206,2021-11-09,Channel conduction in semiconductor devices,0,H01L|H10B|H10D
11171205,2021-11-09,"Semiconductor constructions, memory arrays, electronic systems, and methods of forming semiconductor constructions",0,H01L|H10B|H10D
11171148,2021-11-09,Isolation structures for integrated circuit devices,2,H01L|H10B|H10D
11171121,2021-11-09,Semiconductor devices with redistribution structures configured for switchable routing,1,H01L
11171118,2021-11-09,Semiconductor assemblies including thermal circuits and methods of manufacturing the same,1,G06F|H01L|H05K
11171109,2021-11-09,"Techniques for forming semiconductor device packages and related packages, intermediate products, and methods",1,H01L
11170848,2021-11-09,Determining soft data,0,G06F|G11C|H03M
11170847,2021-11-09,Determining soft data for fractional digit memory cells,0,G06F|G11C
11169939,2021-11-09,Command packets for the direct control of non-volatile memory channels within a solid state drive,0,G06F
11169930,2021-11-09,Fine grain data migration to or from borrowed memory,6,G06F|G06N|H04L|H04M|H04W
11169928,2021-11-09,Hierarchical memory systems to process data access requests received via an input/output device,0,G06F|Y02D
11169920,2021-11-09,Cache operations in a hybrid dual in-line memory module,1,G06F
11169917,2021-11-09,Controlling NAND operation latency,1,G06F|G11C|Y02D
11169876,2021-11-09,"Apparatuses, systems, and methods for error correction",4,G06F|G11C
11169747,2021-11-09,Relocating data to low latency memory,1,G06F
11169737,2021-11-09,Speculation in memory,0,G06F|G11C
11169730,2021-11-09,Scrub rate control for a memory device,2,G06F
11169717,2021-11-09,Unauthorized access command logging using a key for a protected region of memory,0,G06F
11169587,2021-11-09,Feedback for power management of a memory die using a dedicated pin,0,G06F|G11C
11165468,2021-11-02,System for optimizing routing of communication between devices and resource reallocation in a network,2,H04B|H04L|H04W
11165444,2021-11-02,Apparatus with a data security mechanism and methods for operating the same,2,G06F|H03M|H04L
11164876,2021-11-02,Atom implantation for passivation of pillar material,0,H01L|H10B
11164873,2021-11-02,"Apparatuses including laminate spacer structures, and related memory devices, electronic systems, and methods",0,H01L|H10B|H10D
11164872,2021-11-02,Underbody contact to horizontal access devices for vertical three-dimensional (3D) memory,7,H01L|H10B
11164856,2021-11-02,TSV check circuit with replica path,2,G11C|H01L
11164837,2021-11-02,Semiconductor device packages with angled pillars for decreasing stress,3,H01L
11164784,2021-11-02,Open-drain transistor monitoring circuit in a multi-chip package to control power,0,G11C|H01L|H10D
11164759,2021-11-02,"Tools and systems for processing one or more semiconductor devices, and related methods",0,F28D|H01J|H01L
11164626,2021-11-02,Methods and systems for accessing memory cells,1,G06F|G11C
11164625,2021-11-02,Extended memory communication,2,G06F|G11C
11164619,2021-11-02,Distribution-following access operations for a memory device,4,G06F|G11C
11164033,2021-11-02,Histogram creation process for memory devices,2,G06F|G06T|G06V|G11C
11163912,2021-11-02,Data attestation in memory,0,G06F|H04L
11163896,2021-11-02,Secure communications amongst connected dice,1,G06F|H04L
11163692,2021-11-02,Memory constrained translation table management,0,G06F
11163572,2021-11-02,Memory systems and memory control methods,0,G06F
11163495,2021-11-02,Processing in memory,0,G06F|Y02D
11163490,2021-11-02,Programmable engine for data movement,3,G06F|H10B
11163488,2021-11-02,Extended cross-temperature handling in a memory sub-system,1,G06F
11163487,2021-11-02,Methods for generating notifications for updated information from mode registers of a memory device to a host and memory devices and systems employing the same,0,G06F|G11C
11163486,2021-11-02,Memory sub-system-bounded memory function,1,G06F
11163473,2021-11-02,"Systems, devices, techniques, and methods for data migration",0,G06F
11161518,2021-11-02,Detecting road conditions based on braking event data received from vehicles,8,B60K|B60T|B60W|B62D|G05D|G06N|G06V
11159188,2021-10-26,Wireless devices and systems including examples of compensating power amplifier noise,7,H03M|H04B|H04L
11158764,2021-10-26,Epitaxial formation support structures and associated methods,0,B28B|H01L|H10D|H10H
11158640,2021-10-26,Apparatus comprising compensation capacitors and related memory devices and electronic systems,0,H01L|H10B|H10D
11158577,2021-10-26,"Methods for fabricating microelectronic devices with contacts to conductive staircase steps, and related devices and systems",2,H01L|H10B
11158571,2021-10-26,"Devices including conductive interconnect structures, related electronic systems, and related methods",0,H01L
11158570,2021-10-26,Semiconductor devices having electrostatic discharge layouts for reduced capacitance,0,H01L|H10D
11158561,2021-10-26,Memory device with low density thermal barrier,1,G11C|H01L|H10B|H10N
11158554,2021-10-26,Shielded fan-out packaged semiconductor device and method of manufacturing,0,H01L
11158396,2021-10-26,Data redirection upon failure of a program operation,1,G06F|G11C
11158393,2021-10-26,Intra-code word wear leveling techniques,1,G06F|G11C
11157437,2021-10-26,Memory pooling between selected memory resources via a base station,0,G06F|H04L|H04W|Y02D
11157424,2021-10-26,Computing tile,0,G06F|H03M|Y02D
11157417,2021-10-26,Memory having a static cache and a dynamic cache,0,G06F|Y02D
11157416,2021-10-26,Firmware loading for a memory controller,2,G06F|Y02D
11157412,2021-10-26,Read commands based on row status prediction,0,G06F|G11C
11157404,2021-10-26,Remapping techniques for a range of logical block addresses in a logical to physical table of NAND storage,0,G06F|Y02D
11157400,2021-10-26,Performing a media management operation based on changing a write mode of a data block in a cache,0,G06F
11157286,2021-10-26,"Non-cached loads and stores in a system having a multi-threaded, self-scheduling processor",0,G06F|Y02D
11157213,2021-10-26,Parallel memory access and computation in memory devices,3,G06F|G06N
11157202,2021-10-26,Memory management utilizing buffer reset commands,0,G06F|G11C|Y02D
11157193,2021-10-26,Coherency issue resolution in logical to physical page translation in a memory sub-system,0,G06F
11157176,2021-10-26,On demand memory page size,0,G06F|Y02D
11157173,2021-10-26,Namespace management in non-volatile memory devices,6,G06F
11155209,2021-10-26,Virtual mirror with automatic zoom based on vehicle sensors,2,B60R|G06T|G06V|H04N
11153739,2021-10-19,Emergency mode for mobile devices,0,G06F|G10L|H04M|H04W
11153132,2021-10-19,Decision feedback equalizer,0,G11C|H04L
11152509,2021-10-19,"Elevationally-extending transistors, devices comprising elevationally-extending transistors, and methods of forming a device comprising elevationally-extending transistors",0,H01L|H10B|H10D
11152388,2021-10-19,Memory arrays and methods used in forming a memory array comprising strings of memory cells,2,G11C|H01L|H10B
11152375,2021-10-19,Contact patterning,0,H01G|H01L|H10B
11152372,2021-10-19,"Method used in forming integrated circuitry, and method used in forming memory circuitry",0,H01L|H10B
11152371,2021-10-19,"Apparatus comprising monocrystalline semiconductor materials and monocrystalline metal silicide materials, and related methods, electronic devices, and electronic systems",0,H01L|H10B|H10D
11152333,2021-10-19,Semiconductor device packages with enhanced heat management and related systems,3,H01L
11152205,2021-10-19,Silicon chalcogenate precursors comprising a chemical formula of si(XR1)nR24-n and methods of forming the silicon chalcogenate precursors,0,C01B|C07F|C09D|C23C|H01L
11152077,2021-10-19,Transmitting data and power to a memory sub-system for memory device testing,0,G06F|G11C
11152052,2021-10-19,"Apparatuses, systems, and methods for fuse array based device identification",5,G06F|G11C|H04L
11152039,2021-10-19,Input/output line sharing for memory arrays,0,G06F|G11C|Y02D
11151140,2021-10-19,Methods and apparatuses for reducing power consumption in a pattern recognition processor,0,G06F|G06V|Y02D
11151052,2021-10-19,Reading sequential data from memory using a pivot table,4,G06F|Y02D
11151043,2021-10-19,Demand delay and data value correlated memory pre-fetching systems and methods,0,G06F
11151041,2021-10-19,Tokens to indicate completion of data storage,0,G06F|G11C|Y02D
11151027,2021-10-19,Methods and apparatuses for requesting ready status information from a memory,0,G06F
11150900,2021-10-19,"Execution or write mask generation for data selection in a multi-threaded, self-scheduling reconfigurable computing fabric",0,G06F
11150844,2021-10-19,Reflow endurance improvements in triple-level cell NAND flash,1,G06F|G11C
11150821,2021-10-19,Memory devices with multiple sets of latencies and methods for operating the same,0,G06F|G11C
11150812,2021-10-19,Predictive memory management,1,G06F
11150686,2021-10-19,Apparatuses for reducing clock path power consumption in low power dynamic random access memory,0,G06F|G11C|Y02D
11148658,2021-10-19,Personalization of a vehicle based on user settings,0,B60K|B60W|G05D|G06N
11146630,2021-10-12,Data center using a memory pool between selected memory resources,0,G06F|H04L|H04W
11145710,2021-10-12,Electrode/dielectric barrier material formation and structures,1,H01L|H10B|H10D
11145673,2021-10-12,"Semiconductor apparatus with multiple tiers, and methods",2,G11C|H01L|H10B|H10D
11145656,2021-10-12,"Transistors, arrays of transistors, arrays of memory cells individually comprising a capacitor and an elevationally-extending transistor, and methods of forming an array of transistors",0,H01L|H10B|H10D
11145384,2021-10-12,Memory devices and methods for managing error regions,0,G11C|H01L|H10B|H10D|Y10T
11145369,2021-10-12,Apparatuses and methods for adjusting write parameters based on a write count,0,G06F|G11C
11145353,2021-10-12,Centralized DFE reset generator for a memory device,1,G11C|H04L
11145352,2021-10-12,Memory with adjustable TSV delay,1,G11C|H01L
11145336,2021-10-12,Program pulse control using environmental parameters,0,G06F|G11C
11145148,2021-10-12,Secure wireless lock-actuation exchange,3,B60R|G07C|H04L|H04W
11144778,2021-10-12,Descriptor guided fast marching method for analyzing images and systems using the same,0,G06T|G06V
11144483,2021-10-12,Apparatuses and methods for writing data to a memory,1,G06F|G11C
11144482,2021-10-12,Bidirectional interface configuration for memory,1,G06F|H04B|H04L
11144471,2021-10-12,Dual address encoding for logical-to-physical mapping,3,G06F|G11C|Y02D
11144455,2021-10-12,Memory mapping for hibernation,3,G05D|G06F|Y02D
11144452,2021-10-12,Temperature-based data storage processing,2,F24F|G06F|G11C|H04L|Y02D
11144450,2021-10-12,Maintaining sequentiality for media management of a memory sub-system,0,G06F
11144448,2021-10-12,Memory sub-system for managing flash translation layers table updates in response to unmap commands,3,G06F
11144421,2021-10-12,Apparatus with temperature mitigation mechanism and methods for operating the same,0,G06F|G11B
11144385,2021-10-12,Transmission failure feedback schemes for reducing crosstalk,0,G06F|G11C
11144301,2021-10-12,Over-the-air (OTA) update for firmware of a vehicle component,2,G06F|H04L|H04W
11144241,2021-10-12,Write leveling a memory device,0,G06F|G11C
11144240,2021-10-12,Memory sub-system for increasing bandwidth for command scheduling,2,G06F
11144228,2021-10-12,Circuit partitioning for a memory device,0,G06F|G11C
11144214,2021-10-12,Memory authentication,1,G06F|G11C|H04L
11144203,2021-10-12,Selectively operable memory device,1,G06F|G11C
11139845,2021-10-05,Wireless devices and systems including examples of mismatch correction scheme,6,H04B|H04L
11139396,2021-10-05,"Devices including vertical transistors, and related methods",2,H01L|H10D
11139302,2021-10-05,"Integrated assemblies comprising spaces between bitlines and comprising conductive plates operationally proximate the bitlines, and methods of forming integrated assemblies",2,H01L|H10B|H10D
11139289,2021-10-05,Circuit-protection devices,0,G11C|H01L|H10B|H10D
11139262,2021-10-05,Use of pre-channeled materials for anisotropic conductors,0,H01L
11139258,2021-10-05,Bonding pads with thermal pathways,0,H01L
11139256,2021-10-05,"Tamper-resistant integrated circuits, and related methods",0,G06F|H01L
11139229,2021-10-05,Package-on-package semiconductor assemblies and methods of manufacturing the same,1,H01L
11139159,2021-10-05,Methods of removing particles from over semiconductor substrates,0,B08B|H01L
11139035,2021-10-05,Memory device error detection with improved scanning,2,G06F|G11C
11139002,2021-10-05,Interconnection for memory electrodes,0,G11C|H01L|H10B|H10D|H10N
11139001,2021-10-05,Control logic assemblies and methods of forming a control logic device,0,G11C|H01L|H03K|H10B|H10D
11138115,2021-10-05,Hardware-based coherency checking techniques,0,G06F
11138108,2021-10-05,Logical-to-physical map synchronization in a memory device,3,G06F|Y02D
11138107,2021-10-05,Modifying subsets of memory bank operating parameters,0,G06F|G11C
11138068,2021-10-05,Memory sub-system codeword quality metrics streaming,0,G06F|G11C|H03M
11138064,2021-10-05,Dynamic control of error management and signaling,0,G01K|G06F
11138044,2021-10-05,Memory pooling between selected memory resources,0,G06F|H04L|H04W
11137982,2021-10-05,Acceleration circuitry,0,G06F
11137943,2021-10-05,Internal commands for access operations,1,G06F
11137938,2021-10-05,Converting a multi-plane write operation into multiple single plane write operations performed in parallel on a multi-plane memory device,0,G06F
11137920,2021-10-05,Storing zones in a zone namespace on separate planes of a multi-plane memory device,6,G06F
11137808,2021-10-05,Temperature compensation in a memory system,1,G06F|G11C|Y02D
11133083,2021-09-28,Read model of memory cells using information generated during read operations,3,G06F|G11C
11133075,2021-09-28,Managed NAND power management,3,G06F|G11C|H04L
11133061,2021-09-28,Disturb management based on write times,1,G06F|G11C
11133052,2021-09-28,Feedback for power management of a memory die using shorting,0,G06F|G11C
11132470,2021-09-28,Semiconductor device with secure access key and associated methods and systems,1,G06F|H04L
11132469,2021-09-28,Suspicious activity monitoring memory system,0,G06F|G08B|G11C
11132318,2021-09-28,Dynamic allocation of resources of a storage system utilizing single root input/output virtualization,0,G06F
11132311,2021-09-28,Interface for memory having a cache and multiple independent arrays,0,G06F|G11C
11132303,2021-09-28,Memory sub-system management of firmware block record and device block record,1,G06F|G11C
11132292,2021-09-28,Active input/output expander of a memory sub-system,1,G06F|Y02D
11132253,2021-09-28,Direct-input redundancy scheme with dedicated error correction code circuit,2,G06F|G11C
11132247,2021-09-28,Selective bad block untag and bad block reuse,1,G06F
11132233,2021-09-28,"Thread priority management in a multi-threaded, self-scheduling processor",0,G06F|Y02D
11132147,2021-09-28,Memory command verification,0,G06F|G11C
11132142,2021-09-28,Systems and methods for writing zeros to a memory array,0,G06F|G11C
11132136,2021-09-28,Variable width superblock addressing,1,G06F
11132127,2021-09-28,Interconnect systems and methods using memory links to send packetized data between different data handling devices of different memory domains,0,G06F|G11C
11132044,2021-09-28,Dynamic P2L asynchronous power loss mitigation,1,G06F|Y02D
11132037,2021-09-28,Operating temperature management of a memory sub-system,5,G01K|G06F|G11C|Y02D
11132015,2021-09-28,Powering clock tree circuitry using internal voltages,3,G06F|G11C|H03B
11128474,2021-09-21,Secure device communication,0,G06F|H04L
11128451,2021-09-21,Remotely managing devices using blockchain and DICE-RIoT,2,H04L
11127830,2021-09-21,"Apparatus with multidielectric spacers on conductive regions of stack structures, and related methods",0,H01L|H10D
11127751,2021-09-21,"Back gates and related apparatuses, systems, and methods",1,G06F|G11C|H10B
11127747,2021-09-21,Transistors including two-dimensional materials,0,H01L|H10B|H10D
11127745,2021-09-21,"Devices, methods of forming a device, and memory devices",0,H01L|H10B
11127691,2021-09-21,Methods of forming a semiconductor device,0,H01L
11127612,2021-09-21,Testing semiconductor devices based on warpage and associated methods,0,G01N|G06F|H01L
11127588,2021-09-21,Semiconductor processing applying supercritical drying,0,H01L|H10B|H10D
11127481,2021-09-21,Managing execution of scrub operations in a memory sub-system,0,G06F|G11C
11127479,2021-09-21,Memory system quality margin analysis and configuration,0,G06F|G11C
11127450,2021-09-21,Pre-writing memory cells of an array,0,G06F|G11C
11127443,2021-09-21,Timing chains for accessing memory cells,0,G06F|G11C|Y02D
11126664,2021-09-21,Methods and apparatuses for searching data stored in a memory array using a replicated data pattern,0,G06F
11126587,2021-09-21,Event messaging in a system having a self-scheduling processor and a hybrid threading fabric,3,G06F
11126557,2021-09-21,Apparatuses and methods for cache operations,0,G06F|G11C|Y02D
11126548,2021-09-21,Accelerated in-memory cache with memory array sections having different configurations,4,G06F|G11C
11126498,2021-09-21,Memory device with configurable error correction modes,2,G06F|G11C
11126495,2021-09-21,Dynamic error handling in a memory system,0,G06F|G11C
11126453,2021-09-21,Protected regions management of memory,1,A61B|A61F|A61M|G06F|H04L
11126375,2021-09-21,Arbiter circuit for commands from multiple physical functions in a memory sub-system,1,G06F
11126251,2021-09-21,Power management in memory,0,G06F|G11C|Y02D
11121714,2021-09-14,Apparatuses and methods for identifying memory devices of a semiconductor device sharing an external resistance,7,G06F|G11C|H03K|Y02D
11121317,2021-09-14,Low resistance crosspoint architecture,5,G11C|H01L|H10B|H10N
11121258,2021-09-14,"Transistors comprising two-dimensional materials and related semiconductor devices, systems, and methods",2,H01L|H10B|H10D
11121223,2021-09-14,Control gate structures for field-effect transistors,1,G11C|H01L|H10B|H10D
11121146,2021-09-14,Forming terminations in stacked memory arrays,0,H01L|H10B
11121145,2021-09-14,Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells,0,G11C|H01L|H10B
11121144,2021-09-14,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11121125,2021-09-14,Thermal chamber for a thermal control component,3,G01K|G01R|G06F|G11C|H01L|H05K|H10D|H10N
11121085,2021-09-14,"Trench walls, conductive structures having different widths and methods of making same",0,H01L
11120885,2021-09-14,Using a status indicator in a memory sub-system to detect an event,0,G06F|G11C
11120879,2021-09-14,Adjustment of a voltage corresponding to an erase distribution of a memory sub-system in accordance with a selected rule,0,G06F|G11C
11120849,2021-09-14,Semiconductor layered device with data bus,0,G06F|G11C|Y02D
11120805,2021-09-14,Intelligent microphone having deep learning accelerator and random access memory,1,G06F|G06N|G10L|H04R
11120167,2021-09-14,Block chain based validation of memory commands,1,G06F|H04L
11119972,2021-09-14,"Multi-threaded, self-scheduling processor",0,G06F|Y02D
11119970,2021-09-14,Resource sharing among vehicle applications connected via a bus,1,G06F|Y02D
11119946,2021-09-14,Codeword rotation for zone grouping of media codewords,2,G06F|H03M|Y02D
11119940,2021-09-14,Sequential-write-based partitions in a logical-to-physical table cache,0,G06F
11119933,2021-09-14,Dynamic L2P cache,1,G06F|Y02D
11119914,2021-09-14,Method of operating a memory with dynamically changeable attributes,1,G06F
11119908,2021-09-14,Systems and methods for memory system management,1,G06F|G11C|Y02D
11119848,2021-09-14,Logic based read sample offset in a memory sub system,1,G06F
11119782,2021-09-14,Thread commencement using a work descriptor packet in a self-scheduling processor,0,G06F|Y02D
11119768,2021-09-14,"Conditional branching control for a multi-threaded, self-scheduling reconfigurable computing fabric",1,G06F|Y02D
11119700,2021-09-14,Receive-side crosstalk cancelation,0,G06F|G11C
11119697,2021-09-14,Read voltage management based on write-to-read time difference,0,G06F|G11C
11119679,2021-09-14,Storing data based on a probability of a data graph,0,G06F|G06N
11119659,2021-09-14,Write buffer implementation for multiple memory array memory spaces,0,G06F
11119658,2021-09-14,Capacity expansion channels for memory sub-systems,1,G06F
11119561,2021-09-14,Non-volatile memory system or sub-system,0,G06F|G11C|Y02D
11119556,2021-09-14,Apparatuses and methods for indicating an operation type associated with a power management event,1,G06F|Y02D
11115256,2021-09-07,Wireless devices and systems including examples of mixing input data with coefficient data,5,H04B|H04L
11114443,2021-09-07,Semiconductor structure formation,0,H01L|H10B|H10D
11114416,2021-09-07,Power and temperature management for functional blocks implemented by a 3D stacked integrated circuit,1,H01L|H10B|H10D
11114415,2021-09-07,"Semiconductor device with a layered protection mechanism and associated systems, devices, and methods",0,H01L
11114383,2021-09-07,Semiconductor devices having integrated optical components,2,G02B|H01L|H10F
11114379,2021-09-07,"Integrated circuitry, memory integrated circuitry, and methods used in forming integrated circuitry",2,H01L|H10B
11114328,2021-09-07,"Devices, systems and methods for electrostatic force enhanced semiconductor bonding",1,H01L
11114159,2021-09-07,Dedicated read voltages for data structures,0,G06F|G11C
11113432,2021-09-07,Encoding images on physical objects to trace specifications for a manufacturing process,3,G06F|G06K|G06Q
11113422,2021-09-07,Data protection in computer processors,1,G06F
11113213,2021-09-07,Determining write commands for deletion in a host interface,0,G06F
11113212,2021-09-07,Multi-level receiver with termination-off mode,0,G06F|G11C|Y02D
11113205,2021-09-07,Die addressing using a reduced size translation table entry,0,G06F
11113198,2021-09-07,Timed data transfer between a host system and a memory sub-system,4,G06F|G11C
11113193,2021-09-07,Predictive data storage hierarchical memory systems and methods,0,G06F|G06N
11113162,2021-09-07,Apparatuses and methods for repairing memory devices including a plurality of memory die and an interface,0,G06F|G11C
11113129,2021-09-07,Real time block failure analysis for a memory sub-system,0,G06F|G11C
11113127,2021-09-07,Command line output redirection,0,G06F
11113073,2021-09-07,Dual mode hardware reset,1,G06F|Y02D
11113007,2021-09-07,Partial execution of a write command from a host system,1,G06F
11113006,2021-09-07,Dynamic data placement for collision avoidance among concurrent write streams,1,G06F
11112994,2021-09-07,Memory device with microbumps to transmit data for a machine learning operation,1,G06F|G06N|G11C
11112983,2021-09-07,Recovery of memory device from a reduced power state,0,G06F|G11C|Y02D
11112982,2021-09-07,Power optimization for memory subsystems,0,G06F|Y02D
11112979,2021-09-07,Runtime memory allocation to avoid and delay defect effects in memory sub-systems,0,G06F
11108749,2021-08-31,Secure device coupling,1,H04L|H04W
11108127,2021-08-31,Rectangular waveguide communication between memory and processor,1,G06F|H01P|H05K
11107832,2021-08-31,Apparatuses including memory cells and related methods,0,H01L|H10B|H10D
11107830,2021-08-31,"Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies",2,G11C|H01L|H10B|H10D
11107823,2021-08-31,Integrated structures and methods of forming integrated structures,1,H01L|H10B
11107795,2021-08-31,Semiconductor devices with duplicated die bond pads and associated device packages and methods of manufacture,1,H01L
11107724,2021-08-31,Methods of forming integrated assemblies,0,H01L|H10B|H10D
11107550,2021-08-31,Self-adaptive read voltage adjustment using boundary error statistics for memories with time-varying error rates,2,G06F|G11C
11107536,2021-08-31,Apparatus for determining data states of memory cells,0,G06F|G11C
11107533,2021-08-31,Memory with improved cross temperature reliability and read performance,1,G06F|G11C|Y02D
11107510,2021-08-31,Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions,0,G06F|G11C|Y02D
11106609,2021-08-31,Priority scheduling in queues to access cache data in a memory sub-system,0,G06F|Y02D
11106595,2021-08-31,Hierarchical memory systems,0,G06F
11106592,2021-08-31,Microprocessor architecture having alternative memory access paths,0,G06F
11106577,2021-08-31,Periodic flush in memory component that is using greedy garbage collection,0,G06F|G11C|Y02D
11106532,2021-08-31,Selective sampling of a data unit during a program erase cycle based on error rate change patterns,2,G06F|G11C
11106530,2021-08-31,Parity protection,0,G06F|Y02D
11106521,2021-08-31,Fatal error logging in a memory device,1,G06F
11106519,2021-08-31,Automotive electronic control unit reliability and safety during power standby mode,1,B60R|G06F|G11C
11106393,2021-08-31,Latency-based scheduling of command processing in data storage devices,2,G06F
11106391,2021-08-31,Managing a memory system including memory devices with different characteristics,0,G06F
11106389,2021-08-31,Apparatuses and methods for data transfer from sensing circuitry to a controller,0,G06F|G11C
11106372,2021-08-31,Asynchronous power loss handling approach for a memory sub-system,0,G06F
11106370,2021-08-31,Changing of memory components to be used for a stripe based on an endurance condition,0,G06F
11106367,2021-08-31,Apparatuses and methods for encoding and decoding of signal lines for multi-level communication architectures,1,G06F|G11C|H04L|Y02D
11105641,2021-08-31,Re-routing autonomous vehicles using dynamic routing and memory management for border security purposes,1,G01C|G06F|G06Q|G06V|G07C
11101984,2021-08-24,Onboarding software on secure devices to generate device identities for authentication with remote servers,3,G06F|H04L
11101802,2021-08-24,Apparatuses and methods for transmitting an operation mode with a clock,1,G06F|H03B|H03K
11101280,2021-08-24,Memory arrays and methods used in forming a memory array,0,H01L|H10B
11101274,2021-08-24,"Ferroelectric capacitor, a ferroelectric memory cell, an array of ferroelectric memory cells, and a method of forming a ferroelectric capacitor",0,H01L|H10B|H10D
11101265,2021-08-24,Apparatuses and methods for semiconductor circuit layout,0,G06F|H10D
11101262,2021-08-24,Stacked semiconductor die assemblies with support members and associated systems and methods,0,H01L
11101245,2021-08-24,Multi-chip modules including stacked semiconductor dice,0,B33Y|H01L
11101244,2021-08-24,Stacked semiconductor die assemblies with die support members and associated systems and methods,0,H01L
11101218,2021-08-24,Integrated assemblies having metal-containing regions coupled with semiconductor regions,0,H01L|H10B|H10D
11101210,2021-08-24,Methods for manufacturing a memory array having strings of memory cells comprising forming bridge material between memory blocks,2,H01L|H10B
11101171,2021-08-24,"Apparatus comprising structures including contact vias and conductive lines, related methods, and memory devices",3,H01L
11101015,2021-08-24,Multi-dimensional usage space testing of memory components,0,G06F|G11C
11101014,2021-08-24,Two-stage flash programming for embedded systems,1,G06F|G11C
11100998,2021-08-24,Apparatuses and methods for organizing data in a memory device,3,G06F|G11C|H01L
11100996,2021-08-24,Log data storage for flash memory,2,G06F|G11C
11100254,2021-08-24,Processors with security levels adjustable per applications,1,G06F
11100071,2021-08-24,Key-value store tree data block spill with compaction,10,G06F
11100007,2021-08-24,Memory management unit (MMU) for accessing borrowed memory,3,G06F|H04L|H04W
11100005,2021-08-24,Logical-to-physical (L2P) table sharping strategy,0,G06F
11099987,2021-08-24,Bit masking valid sectors for write-back coalescing,0,G06F
11099929,2021-08-24,Separating parity data from host data in a memory sub-system,1,G06F
11099831,2021-08-24,Firmware update in a storage backed memory system,0,G06F
11099789,2021-08-24,Remote direct memory access in multi-tier memory systems,7,G06F|G06N|G11C|H04L
11099785,2021-08-24,Linking access commands for a memory sub-system,0,G06F
11099779,2021-08-24,Addressing in memory with a read identification (RID) number,0,G06F|G11C
11099778,2021-08-24,Controller command scheduling in a memory system to increase command bus utilization,1,G06F|H04L
11099774,2021-08-24,Command address input buffer bias current reduction,0,B24D|E21B|G06F|G11C
11099626,2021-08-24,Apparatuses and methods of entering unselected memories into a different power mode during multi-memory operation,1,G06F|Y02D
11094879,2021-08-17,Structures incorporating and methods of forming metal lines including carbon,0,H01L|H10B|H10N
11094860,2021-08-17,Wafer-level solid state transducer packaging transducers including separators and associated systems and methods,0,H01L|H10H
11094697,2021-08-17,Vertical two-transistor single capacitor memory cells and memory arrays,1,G11C|H01L|H10B|H10D
11094684,2021-08-17,Edge cut debond using a temporary filler material with no adhesive properties and edge cut debond using an engineered carrier to enable topography,0,H01L
11094670,2021-08-17,Semiconductor device assemblies including multiple shingled stacks of semiconductor dies,0,G11C|H01L
11094668,2021-08-17,Solderless interconnect for semiconductor device assembly,1,H01L
11094643,2021-08-17,Determining overlay of features of a memory array,0,H01L
11094627,2021-08-17,Methods used in forming a memory array comprising strings of memory cells,2,H01L|H10B
11094363,2021-08-17,Reduced peak self-refresh current in a memory device,0,G06F|G11C
11094356,2021-08-17,Write cycle execution based on data comparison,0,G06F|G11C|Y02D
11093766,2021-08-17,Detect and alert of forgotten items left in a vehicle,5,B60Q|B60R|G06N|G06T|G06V|G08B
11093588,2021-08-17,Memory system including data obfuscation,1,G06F
11093392,2021-08-17,Apparatuses and methods to perform continuous read operations,0,G06F|G11C
11093385,2021-08-17,Memory device with dynamic cache management,2,G06F|G11C
11093364,2021-08-17,Management of event log information of a memory sub-system,0,G06F
11093251,2021-08-17,"System having a hybrid threading processor, a hybrid threading fabric having configurable computing elements, and a hybrid interconnection network",2,G06F
11093244,2021-08-17,Command delay,0,G06F
11093164,2021-08-17,Handling bad blocks generated during a block erase operation,0,G06F
11093140,2021-08-17,Performance allocation among users for accessing non-volatile memory devices,1,G06F|Y02D
11092990,2021-08-17,Apparatuses and related methods for staggering power-up of a stack of semiconductor dies,0,G05F|G06F|H01L|H03K
11091166,2021-08-17,Driver screening,4,A61B|B60R|B60W|G06F|G06N|G06Q|G06T|G06V
11088980,2021-08-10,Single message management platform,0,H04L|H04W
11088895,2021-08-10,Methods and apparatuses for signal translation in a buffered memory,1,G06F|G11C|H04L
11088888,2021-08-10,Wireless devices and systems including examples of mixing coefficient data specific to a processing mode selection,5,H04B|H04L
11088821,2021-08-10,Secure communication in a traffic control network,3,G08G|H04L|H04W
11088169,2021-08-10,"Integrated assemblies having thicker semiconductor material along one region of a conductive structure than along another region, and methods of forming integrated assemblies",1,H01L|H10B|H10D
11088165,2021-08-10,"Integrated assemblies, and methods of forming integrated assemblies",0,H01L|H10B
11088147,2021-08-10,"Apparatus with doped surfaces, and related methods with in situ doping",0,H01L|H10B
11088114,2021-08-10,High density pillar interconnect conversion with stack to substrate connection,0,H01L
11088088,2021-08-10,"Microelectronic devices with polysilicon fill material between opposing staircase structures, and related devices, systems, and methods",4,H01L|H10B
11088017,2021-08-10,"Stair step structures including insulative materials, and related devices",3,H01L|H10B
11087991,2021-08-10,"Integrated structures, capacitors and methods of forming capacitors",0,H01L|H10B|H10D
11087859,2021-08-10,Managing data disturbance in a memory with asymmetric disturbance effects,1,G06F|G11C
11087820,2021-08-10,Systems and methods for plate voltage regulation during memory array access,0,G06F|G11C|Y02D
11087804,2021-08-10,Memory device with configurable input/output interface,0,G06F|G11C|H01L|Y02D
11087802,2021-08-10,Semiconductor memory device including output buffer,0,G01R|G06F|G11C
11087801,2021-08-10,Configuring a host interface of a memory device based on mode of operation,3,G06F|G11C
11087104,2021-08-10,Automatically updating database records regarding materials used in manufacturing based on scanning of encoded images,2,G06K|G06Q
11086808,2021-08-10,Direct memory access (DMA) commands for noncontiguous source and destination memory addresses,0,G06F
11086803,2021-08-10,Dynamically configuring transmission lines of a bus,1,G06F|G11C
11086791,2021-08-10,Methods for supporting mismatched transaction granularities,1,G06F
11086790,2021-08-10,Methods of memory address verification and memory devices employing the same,0,G06F
11086733,2021-08-10,Reporting control information errors,0,G06F|G11C
11086703,2021-08-10,Distributed input/output virtualization,0,G06F|H04L
11086572,2021-08-10,Self adapting iterative read calibration to retrieve data from memory cells,16,G06F|G11C
11086554,2021-08-10,Writing same data on a storage system,0,G06F
11086526,2021-08-10,Adaptive line width cache systems and methods,0,G06F
11084190,2021-08-10,Foreign material cleaning system for compression molding,0,B08B|B29C|B29L|H01L
11081783,2021-08-03,Integrated antenna using through silicon vias,0,H01L|H01Q
11081625,2021-08-03,"Packaged LEDs with phosphor films, and associated systems and methods",1,H01L|H10D|H10H
11081565,2021-08-03,Memory modules and memory packages including graphene layers for thermal management,0,H01L|H05K|H10D
11081498,2021-08-03,"Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies",0,G11C|H01L|H10B|H10D|H10N
11081487,2021-08-03,"Devices having a transistor and a capacitor along a common horizontal level, and methods of forming devices",0,G11C|H01L|H10B
11081468,2021-08-03,"Stacked die package including a first die coupled to a substrate through direct chip attachment and a second die coupled to the substrate through wire bonding and related methods, devices and apparatuses",0,G11C|H01L
11081467,2021-08-03,Apparatuses and methods for arranging through-silicon vias and pads in a semiconductor device,0,H01L
11081460,2021-08-03,Methods and systems for manufacturing pillar structures on semiconductor devices,3,H01L
11081458,2021-08-03,Methods and apparatuses for reflowing conductive elements of semiconductor devices,0,B23K|H01L
11081364,2021-08-03,Reduction of crystal growth resulting from annealing a conductive material,0,H01L|H10B|H10D
11081203,2021-08-03,Leakage source detection by scanning access lines,0,G06F|G11C|H01L|H04B
11081173,2021-08-03,Via formation for cross-point memory,0,G11C|H01L|H10B|H10N
11080231,2021-08-03,File creation with requester-specified backing,0,G06F
11080219,2021-08-03,Addressing scheme for a memory system,1,G06F|G11C
11080210,2021-08-03,Memory sub-system including an in package sequencer separate from a controller,1,G06F|Y02D
11080205,2021-08-03,Classifying access frequency of a memory sub-system component,1,G06F
11080132,2021-08-03,Generating error checking data for error detection during modification of data in a memory sub-system,0,G06F
11080039,2021-08-03,Resilient software updates in secure storage devices,2,G06F
11080017,2021-08-03,Host-based bit string conversion,0,G06F|H03M
11079949,2021-08-03,Quick activate for memory sensing,0,G06F|G11C
11079946,2021-08-03,Write training in memory devices,0,G06F|G11C
11079829,2021-08-03,Peak power management of dice in a power network,1,G06F|G11C|Y02D
11075782,2021-07-27,Method to vertically align multi-level cells,0,G06F|H04L|Y02D
11075319,2021-07-27,Microelectronic workpiece processing systems and associated methods of color correction,0,B05C|H01L|H10H
11075274,2021-07-27,"Conductive line construction, memory circuitry, and method of forming a conductive line construction",0,H01L|H10B|H10D
11075219,2021-07-27,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11075169,2021-07-27,"Integrated-circuitry overlay alignment mark, a substrate comprising an overlay alignment mark, a method of forming an overlay alignment mark in the fabrication of integrated circuitry, and a method of determining overlay alignment in the fabrication of integrated circuitry",0,H01L
11075163,2021-07-27,Vertical NAND string multiple data line memory,2,G11C|H01L|H10B|H10D
11075146,2021-07-27,"Microfeature workpieces having alloyed conductive structures, and associated methods",0,B23K|H01L|Y10T
11074989,2021-07-27,Uncorrectable ECC,1,G06F|G11C
11074988,2021-07-27,Apparatus and methods for debugging on a host and memory device,0,G06F|G11C
11074982,2021-07-27,Memory configured to perform logic operations on values representative of sensed characteristics of data lines and a threshold data value,0,G06N|G11C
11074960,2021-07-27,Interrupt-driven content protection of a memory device,0,G06F|G11C
11074949,2021-07-27,Parallel access for memory subarrays,0,G06F|G11C
11074201,2021-07-27,Apparatus with a security mechanism and methods for operating the same,0,G06F|G11C
11074198,2021-07-27,Key management in computer processors,3,G06F|H04L
11074192,2021-07-27,Logical to physical table fragments,1,G06F
11074182,2021-07-27,Three tiered hierarchical memory systems,1,G06F|Y02D
11074177,2021-07-27,Garbage collection adapted to host write activity,1,G06F
11074169,2021-07-27,Programmed memory controlled data movement and timing within a main memory device,2,G06F|G06T|G11C|Y02D
11074131,2021-07-27,Storage backed memory package save trigger,1,G06F|G11C
11074126,2021-07-27,"Methods for error count reporting with scaled error count information, and memory devices employing the same",5,G06F|G11C
11074100,2021-07-27,Arithmetic and logical operations in a multi-user network,0,G06F
11074078,2021-07-27,"Adjustment of load access size by a multi-threaded, self-scheduling processor to manage network congestion",0,G06F|Y02D
11074009,2021-07-27,Managed NAND cold data storage,4,G06F|G11C|Y02D
11074007,2021-07-27,Optimize information requests to a memory system,2,G06F|G11C
11073897,2021-07-27,Power management integrated circuit based system management bus isolation,1,G06F|G11C|Y02D
11070375,2021-07-20,Key encryption handling,2,G06F|H04L
11070257,2021-07-20,Neuron calculator for artificial neural networks,1,G06N|H04B
11069655,2021-07-20,Semiconductor device including two or more chips mounted over wiring substrate,0,G11C|H01L
11069612,2021-07-20,"Semiconductor devices having electrically and optically conductive vias, and associated systems and methods",0,H01L|H05K|H10F
11069610,2021-07-20,"Methods for forming microelectronic devices with self-aligned interconnects, and related devices and systems",0,H01L
11069598,2021-07-20,Memory arrays and methods used in forming a memory array and conductive through-array-vias (TAVs),0,H01L|H10B|H10D
11069561,2021-07-20,"Methods of forming electronic devices, and related electronic devices and electronic systems",0,H01L
11069420,2021-07-20,In-system test of a memory device,0,B60R|F16H|G06F|G11C
11069412,2021-07-20,Managing pre-programming of a memory device for a reflow process,2,G06F|G11C
11068365,2021-07-20,Data recovery within a memory sub-system without moving or processing the data through a host,2,G06F
11068343,2021-07-20,Data storage error protection,0,G06F|G11C|H03M
11068336,2021-07-20,Generating error checking data for error detection during modification of data in a memory sub-system,1,G06F
11068305,2021-07-20,"System call management in a user-mode, multi-threaded, self-scheduling processor",1,G06F|Y02D
11068203,2021-07-20,NVMe direct virtualization with configurable storage,1,G06F
11068197,2021-07-20,Tracking data temperatures of logical block addresses,0,G06F
11068186,2021-07-20,Providing recovered data to a new memory cell at a memory sub-system based on an unsuccessful error correction operation,0,G06F|G11C
11068183,2021-07-20,Memory access techniques in memory devices with multiple partitions,1,G06F|G11C|Y02D
11068168,2021-07-20,Managing storage performance consistency with feedback control,0,G06F
11068166,2021-07-20,Hybrid memory device using different types of capacitors and operating method thereof,0,G06F|G11C|H01L|H10B|H10D
11067628,2021-07-20,"Replication of a first interface onto a second interface and related systems, methods, and devices",0,G01R|G11C|H01L
11063747,2021-07-13,Secure monitoring using block chain,3,G06F|G07C|H04L|H04W
11063059,2021-07-13,Semiconductor structures including dielectric materials having differing removal rates,1,H01L|H10B|H10D
11063034,2021-07-13,Capacitor structures,0,G11C|H01L|H10B|H10D
11063018,2021-07-13,Semiconductor device assemblies with electrically functional heat transfer structures,3,H01L|H10D
11062989,2021-07-13,Assemblies which include wordlines over gate electrodes,0,H01L|H10B|H10D|H10H
11062984,2021-07-13,Methods for forming semiconductor devices,0,H01L
11062767,2021-07-13,Techniques for programming neural memory unit using cell conditioning,0,G06N|G11C|H10B|H10N
11061836,2021-07-13,Wave pipeline including synchronous stage,0,G06F|G11C|Y02D
11061819,2021-07-13,Distributed computing based on memory as a service,2,G06F|H04L|H04W
11061787,2021-07-13,Custom error recovery in selected regions of a data storage device,1,G06F
11061771,2021-07-13,Extended error detection for a memory device,3,G06F|G11C
11061752,2021-07-13,Dynamic programming of page margins,0,G06F|G11C
11061751,2021-07-13,Providing bandwidth expansion for a memory sub-system including a sequencer separate from a controller,0,G06F
11061674,2021-07-13,DSP slice configured to forward operands to associated DSP slices,2,G06F|G06N
11061671,2021-07-13,Apparatus and methods related to microcode instructions indicating instruction types,1,G06F
11061612,2021-07-13,Internal communication interface management,1,G06F|G11C|H03M|Y02D
11061606,2021-07-13,NAND temperature-aware operations,1,G06F|G11C
11061578,2021-07-13,Monitoring flash memory erase progress using erase credits,1,G06F
11061431,2021-07-13,Data strobe multiplexer,0,G06F|G11C|Y02D
11056507,2021-07-06,Memory arrays and methods used in forming a memory array,0,G06F|H10B|H10D
11056505,2021-07-06,"Integrated assemblies having one or more modifying substances distributed within semiconductor material, and methods of forming integrated assemblies",3,H01L|H10B|H10D
11056467,2021-07-06,Semiconductor devices with through silicon vias and package-level configurability,0,G11C|H01L|H10D
11056443,2021-07-06,"Apparatuses exhibiting enhanced stress resistance and planarity, and related methods",0,H01L
11056383,2021-07-06,Forming array contacts in semiconductor memories,0,H01L|H10B
11056198,2021-07-06,Read disturb scan consolidation,0,G06F|G11C
11056192,2021-07-06,Monotonic counters in memories,0,G06F|G11C|H03K
11056170,2021-07-06,Semiconductor device providing an output in response to a read command or a mode-register read command,0,G06F|G11C
11056157,2021-07-06,Wear leveling,1,G06F|G11C
11055657,2021-07-06,Methods and apparatuses for determining real-time location information of RFID devices,2,G06F|G06Q|H04L|H04W
11055249,2021-07-06,Access optimization in aggregated and virtualized solid state drives,7,G06F
11055230,2021-07-06,Logical to physical mapping,4,G06F
11055189,2021-07-06,Replaceable memory,0,G06F
11055167,2021-07-06,Channel-scope proximity disturb and defect remapping scheme for non-volatile memory,0,G06F
11055105,2021-07-06,Concurrent image measurement and execution,1,G06F
11055026,2021-07-06,Updating a register in memory,0,G06F|Y02D
11055003,2021-07-06,Supplemental AI processing in memory,0,G06F|G06N|G11C|Y02D
11055000,2021-07-06,Apparatuses and methods for counter update operations,2,G06F|G11C|Y02D
11054997,2021-07-06,Artificial neural networks in memory,1,G06F|G06N|G11C
11054995,2021-07-06,Row hammer protection for a memory device,3,G06F|G11C|Y02D
11050556,2021-06-29,Secure vehicular communication,0,G06K|G07C|G08G|H04L|H04W
11050425,2021-06-29,Memory device processing,2,G06F|G11C|H03K|Y02D
11050020,2021-06-29,Methods of forming devices including multi-portion liners,0,H01L|H10B|H10N
11049804,2021-06-29,Arrays of memory cells individually comprising a capacitor and a transistor and methods of forming such arrays,2,G11C|H01L|H10B
11049769,2021-06-29,Self-aligned interconnection for integrated circuits,0,H01L|H10B|H10N
11049768,2021-06-29,"Methods of forming microelectronic devices, and related microelectronic devices, and electronic systems",3,G11C|H01L|H10B
11049576,2021-06-29,Power-on-reset for memory,2,G06F|G11C|H03K
11049402,2021-06-29,Cryptography-based platooning mechanism for autonomous vehicle fleet management,4,G05D|G08G|H04L|H04W
11048755,2021-06-29,Key-value store tree with selective use of key portion,3,G06F
11048656,2021-06-29,"Multi-threaded, self-scheduling reconfigurable computing fabric",2,G06F|Y02D
11048652,2021-06-29,Apparatus and methods for in data path compute operations,0,G06F|G11C
11048636,2021-06-29,Cache with set associativity having data defined cache sets,5,G06F
11048597,2021-06-29,Memory die remapping,1,G06F|G11C
11048580,2021-06-29,Data duplication in a non-volatile memory,0,G06F
11048437,2021-06-29,Double threshold controlled scheduling of memory access commands,0,G06F|G11C
11048428,2021-06-29,Apparatuses and methods for memory alignment,0,G06F|G11C
11046201,2021-06-29,Electric vehicle charging station system,2,B60L|G06F|H02J|H04L|H04W|Y02T|Y04S
11044426,2021-06-22,"Method, apparatus and system providing a storage gate pixel with high dynamic range",1,H04N|H10F
11043952,2021-06-22,3D stacked integrated circuits having failure management,1,G11C|H01L|H03K|H10B|H10D
11043500,2021-06-22,Integrated assemblies comprising twisted digit line configurations,3,G11C|H01L|H10B
11043496,2021-06-22,Thin film transistors and related fabrication techniques,0,G11C|H01L|H10B|H10D
11043414,2021-06-22,"Microelectronic devices with conductive contacts to silicide regions, and related devices",1,H01L|H10B|H10D
11043412,2021-06-22,"Methods of forming microelectronic devices, and related microelectronic devices and electronic systems",2,H01L|H10B
11043254,2021-06-22,Semiconductor device having cam that stores address signals,27,G06F|G11C
11042498,2021-06-22,System and method for selective communication through a dual-in-line module (DIMM) socket via a multiplexer,0,G06F
11042490,2021-06-22,Address obfuscation for memory,8,G06F|Y02D
11042481,2021-06-22,Efficient processing of commands in a memory sub-system,1,G06F
11042441,2021-06-22,Stripe mapping in memory,0,G06F
11042438,2021-06-22,Copy-back operations in a memory device,1,G06F|G11C
11042436,2021-06-22,Semiconductor device with modified access and associated methods and systems,5,G06F
11042350,2021-06-22,Intelligent audio control in vehicles,21,G05B|G06F|G06N|G10L|H04R
11042313,2021-06-22,Method and apparatus for configuring write performance for electrically writable memory devices,0,G06F|G11C
11042306,2021-06-22,Memory management,2,G06F|G11C
11042301,2021-06-22,Host clock effective delay range extension,0,G06F|G11C
11042208,2021-06-22,Thermal leveling,2,G06F|Y02D
11041763,2021-06-22,Adaptive throttling,1,G01K|G06F|Y02D
11038724,2021-06-15,Programmable channel equalization for multi-level signaling,1,G11C|H04L
11037956,2021-06-15,"Integrated assemblies having charge-trapping material arranged in vertically-spaced segments, and methods of forming integrated assemblies",2,G11C|H01L|H10B|H10D
11037944,2021-06-15,Memory arrays and methods used in forming a memory array comprising strings of memory cells and operative through-array-vias,0,H01L|H10B|H10D
11037928,2021-06-15,Methods and apparatuses including an active area of a tap intersected by a boundary of a well,1,H01L|H10B|H10D
11037918,2021-06-15,Back-to-back solid state lighting devices and associated methods,2,H01L|H05K|H10H
11037910,2021-06-15,Semiconductor device having laterally offset stacked semiconductor dies,3,H01L
11037843,2021-06-15,Apparatuses and methods for TSV resistance and short measurement in a stacked device,1,G01R|G11C|H01L
11037800,2021-06-15,Patterning methods,1,H01L|H10B
11037797,2021-06-15,Arrays of elevationally-extending strings of memory cells and methods used in forming an array of elevationally-extending strings of memory cells,0,H01L|H10B
11037779,2021-06-15,Gas residue removal,0,B08B|B81C|H01L
11037638,2021-06-15,Write operations to mitigate write disturb,2,G06F|G11C
11037637,2021-06-15,Defect detection in memories with time-varying bit error rate,0,G06F|G11C
11037630,2021-06-15,NAND temperature data management,1,G06F|G11C
11037617,2021-06-15,Methods for row hammer mitigation and memory devices and systems employing the same,7,G06F|G11C
11037606,2021-06-15,Methods of command based and current limit controlled memory device power up,0,G06F|G11C
11036887,2021-06-15,Memory data security,1,G06F
11036651,2021-06-15,Host side caching security for flash memory,1,G06F|Y02D
11036633,2021-06-15,Hierarchical memory apparatus,0,G06F|G11C|Y02D
11036631,2021-06-15,Configurable trim settings on a memory device,2,G06F|G11C
11036625,2021-06-15,Host-resident translation layer write command associated with logical block to physical address of a memory device,17,G06F
11036593,2021-06-15,Performing data restore operations in memory,0,G06F
11036434,2021-06-15,Hierarchical memory systems,0,G06F
11036432,2021-06-15,Low power mode for a memory device,1,G06F|G11C|Y02D
11036413,2021-06-15,Memory sub-system temperature regulation,3,G06F
11036410,2021-06-15,Clock characteristic determination,0,G06F|G11C
11032139,2021-06-08,Wireless devices and systems including examples of configuration during an active time period,1,H04L|H04W|Y02D|Y04S
11031374,2021-06-08,Methods of compensating for misalignment of bonded semiconductor wafers,0,H01L|H10D
11031353,2021-06-08,"Warpage control in microelectronic packages, and related assemblies and methods",0,H01L
11031335,2021-06-08,Semiconductor devices including redistribution layers,0,H01L
11031283,2021-06-08,Trench isolation interfaces,0,H01L|H10B|H10D
11031258,2021-06-08,Semiconductor packages with patterns of die-specific information,1,G06K|H01L
11031070,2021-06-08,Apparatus and method for performing continuous time linear equalization on a command/address signal,1,G06F|G11C|H04L
11031049,2021-06-08,Flexible memory system with a controller and a stack of memory,1,G11C|H01L|Y02D
11030141,2021-06-08,"Apparatuses for independent tuning of on-die termination impedances and output driver impedances, and related methods, semiconductor devices, and systems",0,G06F|G11C
11030132,2021-06-08,Synchronous memory bus access to storage media,1,G06F|G11C
11030124,2021-06-08,Semiconductor device with secure access key and associated methods and systems,6,G06F|G11C|H04L
11030122,2021-06-08,Apparatuses and methods for securing an access protection scheme,0,G06F
11030098,2021-06-08,Configurable burst optimization for a parameterizable buffer,0,G06F
11030089,2021-06-08,Zone based reconstruction of logical to physical address translation map,2,G06F
11029951,2021-06-08,Smallest or largest value element determination,0,G06F
11029890,2021-06-08,Compound feature generation in classification of error rate of data retrieved from memory cells,19,G06F|G11C
11029883,2021-06-08,Reduce system active power based on memory usage patterns,1,G06F|Y02D
11029861,2021-06-08,Sense flags in a memory device,0,G06F|G11C|Y02D
11029746,2021-06-08,Dynamic power management network for memory devices,2,G06F|G11C|Y02D
11024736,2021-06-01,Transistor and methods of forming integrated circuitry,2,H01L|H10B|H10D
11024735,2021-06-01,Methods of forming integrated circuitry,0,H01L|H10B|H10D
11024644,2021-06-01,"Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies",0,H01L|H10B|H10D
11024643,2021-06-01,Methods of forming integrated structures comprising vertical channel material and having conductively-doped semiconductor material directly against lower sidewalls of the channel material,0,H01L|H10B|H10D
11024630,2021-06-01,"Memory cells, methods of forming an array of two transistor-one capacitor memory cells, and methods used in fabricating integrated circuitry",0,H01L|H10B|H10D
11024629,2021-06-01,Semiconductor device comprising gate structure sidewalls having different angles,0,H01L|H10B|H10D
11024617,2021-06-01,Semiconductor packages having photon integrated circuit (PIC) chips,2,G02B|H01L|H10F
11024595,2021-06-01,Thermocompression bond tips and related apparatus and methods,0,H01L
11024382,2021-06-01,Fully associative cache management,1,G06F|G11C
11024367,2021-06-01,Memory with on-die data transfer,0,G11C|H01L
11024366,2021-06-01,Under-memory array process edge mats with sense amplifiers,2,G11C|H01L|H10B
11024345,2021-06-01,Power management integrated circuit load switch driver with dynamic biasing,0,G06F|G11C|H03K|Y02D
11023758,2021-06-01,Buses for pattern-recognition processors,0,G06F|G06V
11023317,2021-06-01,Read recovery control circuitry,2,G06F|G11C
11023177,2021-06-01,Temperature correction in memory sub-systems,1,G06F|G11C
11023173,2021-06-01,Apparatuses and methods to mask write operations for a mode of operation using ECC circuitry,2,G06F|G11C
11023172,2021-06-01,Selecting read voltage using write transaction data,2,G06F|G11C
11023171,2021-06-01,Performing a refresh operation based on a write to read time difference,1,G06F|G11C
11023167,2021-06-01,Methods and apparatuses for executing a plurality of queued tasks in a memory,0,G06F
11023166,2021-06-01,Quality of service control for read operations in memory systems,0,G06F
11023164,2021-06-01,Managed NAND data tagging,4,G06F|G11C|Y02D
11023140,2021-06-01,NVDIMM with removable storage,1,G06F
11023111,2021-06-01,"System, apparatus, and related method for generating a geospatial interactive composite web-based image map",0,G06F
11020811,2021-06-01,Solder removal from semiconductor devices,0,B23K|H01L
11018255,2021-05-25,Devices and systems with string drivers including high band gap material and methods of formation,2,H01L|H10B|H10D
11018229,2021-05-25,Methods of forming semiconductor structures,0,C30B|H01L|H10B|H10D
11018155,2021-05-25,Vertical string of memory cells individually comprising a programmable charge storage transistor comprising a control gate and a charge storage structure and method of forming a vertical string of memory cells individually comprising a programmable charge storage transistor comprising a control gate and a charge storage structure,0,H01L|H10B|H10D
11018135,2021-05-25,Three-dimensional devices having reduced contact length,0,H01L|H10B|H10D
11018098,2021-05-25,Fabricated two-sided millimeter wave antenna using through-silicon-vias,2,H01L|H01Q|H10B
11018056,2021-05-25,Encapsulated solder TSV insertion interconnect,0,H01L
11017857,2021-05-25,Ranged content-addressable memory,1,G06F|G11C
11017847,2021-05-25,On-demand high performance mode for memory write commands,2,G06F|G11C
11017846,2021-05-25,Updating program files of a memory device using a differential write operation,0,G06F|G11C
11017842,2021-05-25,Copy data in a memory system with artificial intelligence mode,5,G06F|G06N|G11C
11017834,2021-05-25,Refresh command management,0,G06F|G11C
11016903,2021-05-25,Hierarchical memory systems,0,G06F
11016890,2021-05-25,CPU cache flushing to persistent memory,2,G06F
11016885,2021-05-25,Memory sub-system for decoding non-power-of-two addressable unit address boundaries,2,G06F|H04B|H04L|H04W
11016845,2021-05-25,Semiconductor device having error correction code (ECC) circuit,0,G06F|G11C
11016843,2021-05-25,Direct-input redundancy scheme with adaptive syndrome decoder,1,G06F|G11C|H03M
11016811,2021-05-25,Apparatuses and methods to determine timing of operations,0,G06F
11016790,2021-05-25,Overflow detection and correction in state machine engines,1,G05B|G06F
11016765,2021-05-25,Bit string operations using a computing tile,0,G06F|H03M
11016706,2021-05-25,Apparatuses for in-memory operations,1,G06F|Y02D
11015547,2021-05-25,Apparatuses and methods for storing redundancy repair information for memories,0,F02D|G06F|G11C
11013084,2021-05-18,Self-identifying solid-state transducer modules and associated systems and methods,3,H01L|H05B|H10H
11013043,2021-05-18,Methods and apparatus for routine based fog networking,3,H04L|H04W
11012425,2021-05-18,Replay protection nonce generation,2,G06F|H04L
11011538,2021-05-18,Transistors and arrays of elevationally-extending strings of memory cells,0,H01L|H10B|H10D
11011531,2021-05-18,Replacement control gate methods and apparatuses,0,H01L|H10B|H10D
11011529,2021-05-18,Memory arrays comprising vertically-alternating tiers of insulative material and memory cells and methods of forming a memory array comprising memory cells individually comprising a transistor and a capacitor,16,H01L|H10B|H10D
11011452,2021-05-18,"Heat spreaders for semiconductor devices, and associated systems and methods",0,H01L
11011449,2021-05-18,Apparatus and method for dissipating heat in multiple semiconductor device modules,3,G11C|H01L
11011420,2021-05-18,"Conductive interconnect structures incorporating negative thermal expansion materials and associated systems, devices, and methods",0,H01L
11011408,2021-05-18,Memory arrays and methods used in forming a memory array comprising strings of memory cells,0,H01L|H10B
11011378,2021-05-18,Atom implantation for reduction of compressive stress,0,H01L|H10B
11011223,2021-05-18,Memory sub-system grading and allocation,0,G06F|G11C
11011215,2021-05-18,Apparatus with an internal-operation management mechanism,19,G06F|G11C
11010288,2021-05-18,"Spare cache set to accelerate speculative execution, wherein the spare cache set, allocated when transitioning from non-speculative execution to speculative execution, is reserved during previous transitioning from the non-speculative execution to the speculative execution",6,G06F
11010161,2021-05-18,"Multiple types of thread identifiers for a multi-threaded, self-scheduling reconfigurable computing fabric",1,G06F|Y02D
11010092,2021-05-18,Prefetch signaling in memory system or sub-system,2,G06F|Y02D
11010085,2021-05-18,Apparatuses and methods for data movement,3,G06F|G11C
11010055,2021-05-18,Command processing for a storage system,0,G06F
11009798,2021-05-18,"Wafer alignment markers, systems, and related methods",3,G01R|G03F|H01L
11005501,2021-05-11,Error correction on a memory device,0,G06F|G11C|H03M
11004828,2021-05-11,Methods and apparatus for integrated gang bonding and encapsulation of stacked microelectronic devices,1,B29C|B29K|B29L|H01L
11004798,2021-05-11,Apparatuses including conductive structure layouts,1,H01L
11004697,2021-05-11,"Semiconductor device with a multi-layered encapsulant and associated systems, devices, and methods",1,H01L
11004534,2021-05-11,Preemptive read refresh in memories with time-varying error rates,0,G06F|G11C
11004500,2021-05-11,Memory with artificial intelligence mode,3,G06F|G06N|G11C
11004477,2021-05-11,Bank and channel structure of stacked semiconductor device,4,G11C|H01L|H10B|H10D
11004475,2021-05-11,Methods and apparatuses for aligning read data in a stacked semiconductor device,0,G11C|H01L|H10B
11003602,2021-05-11,Memory protocol with command priority,1,G06F
11003596,2021-05-11,Multiple memory type memory module systems and methods,0,G06F
11003576,2021-05-11,Namespace change propagation in non-volatile memory devices,8,G06F
11003537,2021-05-11,Determining validity of data read from memory by a controller,3,G06F|G06N|H04L
11003515,2021-05-11,"Programmable device, hierarchical parallel machines, and methods for providing state information",2,G06F|G06N
11003451,2021-05-11,"Execution control of a multi-threaded, self-scheduling reconfigurable computing fabric",1,G06F|Y02D
11003448,2021-05-11,DSP slice configured to forward operands to associated DSP slices,1,G06F|G06N
11003396,2021-05-11,Dual speed memory,0,G06F|Y02D
11003388,2021-05-11,Prefetch signaling in memory system or sub system,1,G06F|Y02D
11003386,2021-05-11,Methods for on-die memory termination and memory devices and systems employing the same,0,G06F|G11C|Y02D
11003384,2021-05-11,Scheduling media management operations based on determined host system usage requirements,1,G06F
11003383,2021-05-11,Estimation of read level thresholds using a data structure,2,G06F|G11C
11003375,2021-05-11,Code word format and structure,4,G06F
11003365,2021-05-11,Methods and related devices for operating a memory array,0,G06F|G11C|H10N
11003363,2021-05-11,Scalable memory system protocol supporting programmable number of levels of indirection,0,G06F|G11C|H04L|Y02D
11003361,2021-05-11,Wear leveling,1,G06F|G11C
11003240,2021-05-11,Systems and methods for frequency mode detection and implementation,0,G06F|G11C
11003164,2021-05-11,"Methods for aligning a physical layer to a pattern formed via multi-patterning, and associated systems",0,G03F|G05B|H01L
10999835,2021-05-04,Wireless devices and systems including examples of configuration modes for baseband units and remote radio heads,4,H04W|Y02D
10998923,2021-05-04,Stopping criteria for layered iterative error correction,0,G06F|G11C|H03M
10998481,2021-05-04,Ohmic contacts for semiconductor structures,0,H01L|H10H
10998326,2021-05-04,Integrated assemblies and methods of forming integrated assemblies,0,H01L|H10B
10998291,2021-05-04,Channel routing for memory devices,0,G11C|H01L
10998290,2021-05-04,Semiconductor device assemblies with molded support substrates,2,H01L
10998271,2021-05-04,High density pillar interconnect conversion with stack to substrate connection,0,H01L
10998224,2021-05-04,Semiconductor devices comprising conductive patterns of varying dimensions and related systems,0,H01L
10998222,2021-05-04,Methods of forming electromagnetic radiation emitters and conduits,0,H01L
10998221,2021-05-04,Semiconductor constructions having fluorocarbon material,0,B29C|B29K|B32B|H01L
10998208,2021-05-04,"Cold fluid semiconductor device release during pick and place operations, and associated systems and methods",0,B28D|H01L|H05K|Y10T
10998046,2021-05-04,FeRAM-DRAM hybrid memory,0,G06F|G11C
10998034,2021-05-04,Temperature informed memory refresh,2,G06F|G11C
10998014,2021-05-04,Semiconductor dies supporting multiple packaging configurations and associated methods,0,G11C|H01L
10997429,2021-05-04,Determining autonomous vehicle status based on mapping of crowdsourced object data,9,G01C|G05D|G06F|G06N|G06V|G07C|G08G
10997095,2021-05-04,Training procedure for receivers associated with a memory device,2,G06F
10997071,2021-05-04,Write width aligned storage device buffer flush,1,G06F|Y02D
10997070,2021-05-04,Efficient scrambling and encoding for copyback procedures using precomputed values,4,G06F
10996975,2021-05-04,Hierarchical memory systems,1,G06F|Y02D
10996890,2021-05-04,Memory module interfaces,0,G06F|G11C|Y02D
10996867,2021-05-04,Managing partial superblocks in a NAND device,2,G06F
10993647,2021-05-04,Drowsiness detection for vehicle control,22,A61B|B60K|B60W|B60Y|G06N|G06V|G08B
10992323,2021-04-27,Early decoding termination for a memory sub-system,0,G06F|H03M
10991882,2021-04-27,Methods of forming resistive memory elements,0,C23C|G11C|H01L|H10B|H10N
10991701,2021-04-27,Multi-component conductive structures for semiconductor devices,0,C23C|H01L|H10B|H10D
10991700,2021-04-27,"Methods of forming semiconductor devices using aspect ratio dependent etching effects, and related memory devices and electronic systems",0,G11C|H01L|H10B
10991684,2021-04-27,3D stacked integrated circuits having functional blocks configured to provide redundancy sites,2,G06F|G11C|H01L|H10D
10991445,2021-04-27,Memory sub-system including an in-package sequencer to perform error correction and memory testing operations,2,G06F|G11C
10991440,2021-04-27,Performing read operation prior to two-pass programming of storage system,0,G06F|G11C
10991436,2021-04-27,Dynamic delay of NAND read commands,1,G06F|G11C
10991415,2021-04-27,Semiconductor device performing implicit precharge operation,1,G11C|H01L
10991411,2021-04-27,Method and apparatuses for performing a voltage adjustment operation on a section of memory cells based on a quantity of access operations,1,G06F|G11C
10990551,2021-04-27,"High speed, parallel configuration of multiple field programmable gate arrays",1,G06F
10990548,2021-04-27,Quality of service levels for a direct memory access engine in a memory sub-system,2,G06F
10990526,2021-04-27,Handling asynchronous power loss in a memory sub-system that programs sequentially,34,G06F|Y02D
10990475,2021-04-27,Read level edge find operations in a memory sub-system,1,G06F|G11C
10990472,2021-04-27,Spare substitution in memory system,0,G06F|G11C
10990466,2021-04-27,Memory sub-system with dynamic calibration using component-based function(s),5,G06F|G11C
10990392,2021-04-27,"Efficient loop execution for a multi-threaded, self-scheduling reconfigurable computing fabric",63,G06F|H04L|Y02D
10990391,2021-04-27,"Backpressure control using a stop signal for a multi-threaded, self-scheduling reconfigurable computing fabric",63,G06F
10990389,2021-04-27,Bit string operations using a computing tile,0,G06F|H03M
10990387,2021-04-27,Converting floating-point operands into universal number format operands for processing in a multi-user network,0,G06F|Y02D
10990321,2021-04-27,Memory sub-system for supporting deterministic and non-deterministic commands based on command expiration and the state of the intermediate command queue,3,G06F|Y02D
10990319,2021-04-27,Adaptive watchdog in a memory device,1,G06F|G11C
10990317,2021-04-27,Memory with automatic background precondition upon powerup,1,G06F|G11C
10990308,2021-04-27,Solid state drive controller,0,G06F|G11C
10985953,2021-04-20,Channel equalization for multi-level signaling,1,G11C|H04L
10985252,2021-04-20,"Integrated assemblies, and methods of forming integrated assemblies",2,H01L|H10B|H10D
10985251,2021-04-20,Apparatuses including memory cells with gaps comprising low dielectric constant materials,4,H01L|H10B|H10D
10985239,2021-04-20,Oxidative trim,0,H01L|H10D
10985179,2021-04-20,Memory arrays and methods used in forming a memory array comprising strings of memory cells and operative through-array-vias,0,H01L|H10B|H10D
10985165,2021-04-20,Methods of forming microelectronic devices,0,G11C|H01L|H10B
10984136,2021-04-20,Secure memory device with unique identifier for authentication,3,G06F|H04L
10983939,2021-04-20,"System and method for independent, direct and parallel communication among multiple field programmable gate arrays",0,G06F
10983934,2021-04-20,Individually addressing memory devices disconnected from a data bus,1,G06F
10983918,2021-04-20,Hybrid logical to physical caching scheme,3,G06F
10983890,2021-04-20,Real time trigger rate monitoring in a memory sub-system,0,G06F
10983852,2021-04-20,Power management component for memory sub-system voltage regulation,4,G06F|G11C
10983829,2021-04-20,Dynamic size of static SLC cache,0,G06F
10983795,2021-04-20,Extended memory operations,0,G06F
10983727,2021-04-20,Determination of data integrity based on sentinel cells,0,G06F
10983724,2021-04-20,Controller with distributed sequencer components,0,G06F
10983706,2021-04-20,Multiple endianness compatibility,1,G06F
10981576,2021-04-20,Determination of reliability of vehicle control commands via memory test,3,B60W|B60Y|G05D|G06N
10979097,2021-04-13,Wireless devices and systems including examples of full duplex transmission using neural networks or recurrent neural networks,21,H04B|H04L
10978554,2021-04-13,"Elevationally-elongated conductive structure of integrated circuitry, method of forming an array of capacitors, method of forming DRAM circuitry, and method of forming an elevationally-elongated conductive structure of integrated circuitry",0,H01L|H10B|H10D
10978478,2021-04-13,Block-on-block memory array architecture using bi-directional staircases,9,G11C|H01L|H10B
10978474,2021-04-13,"Devices including stack structures, and related methods and electronic systems",0,H01L|H10B
10978427,2021-04-13,Stacked semiconductor die assemblies with partitioned logic and associated systems and methods,31,G11C|H01L
10978426,2021-04-13,Semiconductor packages with pass-through clock traces and associated systems and methods,2,G11C|H01L|H05K
10978386,2021-04-13,Microelectronic devices with through-silicon vias and associated methods of manufacturing,0,H01L
10978306,2021-04-13,Semiconductor recess formation,0,H01L|H10B|H10D
10978295,2021-04-13,Epitaxial growth on semiconductor structures,0,G11C|H01L|H10B
10978132,2021-04-13,Apparatuses and methods for staggered timing of skipped refresh operations,29,G11C|H01L
10978128,2021-04-13,Memory cell imprint avoidance,0,G06F|G11C
10978117,2021-04-13,Centralized placement of command and address swapping in memory devices,0,G11C|H01L|Y02D
10978116,2021-04-13,Multiple concurrent modulation schemes in a memory system,5,G06F|G11C|Y02D
10978112,2021-04-13,Memory devices having special mode access,0,G06F|G11C
10977314,2021-04-13,Inexact search acceleration,0,G06F
10977309,2021-04-13,Methods and systems for creating networks,1,G06F|G06N
10977198,2021-04-13,Hybrid memory system interface,1,G06F
10977186,2021-04-13,Last written page searching,1,G06F|G11C
10977182,2021-04-13,Logical block mapping based on an offset,0,G06F
10977174,2021-04-13,Using a common pool of blocks for user data and a system data structure,0,G06F
10977173,2021-04-13,Memory device with dynamic storage mode control,3,G06F
10977139,2021-04-13,Detailed failure notifications in memory sub-systems,1,G06F|G11C
10977115,2021-04-13,NAND parity information techniques for systems with limited RAM,1,G06F|G11C
10977033,2021-04-13,Mask patterns generated in memory from seed vectors,0,G06F|G11C
10976960,2021-04-13,Methods of synchronizing memory operations and memory systems employing the same,0,G06F|G11C
10976945,2021-04-13,Memory devices with multiple sets of latencies and methods for operating the same,0,G06F|G11C
10976943,2021-04-13,Apparatuses and methods to change data category values,1,G06F|G11C
10976936,2021-04-13,Sensing operations in memory,4,G06F|G11C
10972139,2021-04-06,Wireless devices and systems including examples of compensating power amplifier noise with neural networks or recurrent neural networks,25,G06N|H03F|H04B
10972078,2021-04-06,Internal clock distortion calibration using DC component offset of clock signal,0,G06F|G11C|H03K|H04L
10971500,2021-04-06,Methods used in the fabrication of integrated circuitry,0,H01L|H10B|H10D
10971471,2021-04-06,Methods and systems for manufacturing semiconductor devices,2,H01L
10971422,2021-04-06,Semiconductor die assembly having a heat spreader that extends through an underlying interposer and related technology,0,H01L
10971409,2021-04-06,Methods and systems for measuring semiconductor devices,0,G01N|H01L
10971360,2021-04-06,Methods of forming a channel region of a transistor and methods used in forming a memory array,0,H01L|H10B|H10D
10971233,2021-04-06,Read window budget based dynamic program step characteristic adjustment,0,G06F|G11C
10971203,2021-04-06,Wear leveling for random access and ferroelectric memory,0,G06F|G11C
10970247,2021-04-06,Conditional operation in an internal processor of a memory device,0,G06F|Y02D
10970228,2021-04-06,Mapping table compression using a run length encoding algorithm,2,G06F|H03M
10970222,2021-04-06,Eviction of a cache line based on a modification of a sector of the cache line,0,G06F
10970218,2021-04-06,Apparatuses and methods for compute enabled cache,2,G06F|G11C|Y02D
10970205,2021-04-06,Logical-to-physical data structures for tracking logical block addresses indicative of a collision,0,G06F
10970170,2021-04-06,Shared parity protection,0,G06F
10970160,2021-04-06,Bit error rate based dynamic program step characteristic adjustment,0,G06F
10970003,2021-04-06,Scalable low-latency storage interface,0,G06F
10969994,2021-04-06,Throttle response signals from a memory system,2,G06F
10969978,2021-04-06,Configurable buffer manager arbitration request throttling mechanism,0,G06F
10969963,2021-04-06,Namespaces allocation in non-volatile memory devices,8,G06F|Y02D
10969434,2021-04-06,Methods and apparatuses to detect test probe contact at external terminals,0,G01R|G06F
10964811,2021-03-30,Transistor and methods of forming transistors,0,H01L|H10D
10964708,2021-03-30,Fuse-array element,0,H01L|H10B|H10D
10964702,2021-03-30,Semiconductor device with first-in-first-out circuit,2,G06F|G11C|H10B
10964654,2021-03-30,3DI solder cup,0,H01L
10964621,2021-03-30,Memory device with high resistivity thermal barrier,0,H01L
10964592,2021-03-30,Methods of forming conductive vias and methods of forming memory circuitry,0,H01L|H10B
10964536,2021-03-30,Formation of an atomic layer of germanium in an opening of a substrate material having a high aspect ratio,0,H01L|H10B|H10D
10964532,2021-03-30,Methods of forming semiconductor devices comprising silicon nitride on high aspect ratio features,1,H01L
10964525,2021-03-30,Removing a sacrificial material via sublimation in forming a semiconductor,0,B08B|B81C|H01L
10964372,2021-03-30,Memory cell biasing techniques,3,G06F|G11C
10964358,2021-03-30,Apparatuses and methods for scatter and gather,0,G06F|G11C
10963398,2021-03-30,Virtual register file,0,G06F
10963396,2021-03-30,Memory system for binding data to a memory namespace,7,G06F|Y02D
10963342,2021-03-30,Metadata-assisted encoding and decoding for a memory sub-system,0,G06F|H03M
10963340,2021-03-30,Storing critical data at a memory system,0,G06F
10963336,2021-03-30,Semiconductor device with user defined operations and associated methods and systems,5,G06F
10963265,2021-03-30,Apparatus and method to switch configurable logic units,1,G06F
10963185,2021-03-30,Memory sub-system for performing wear-leveling adjustments based on memory component endurance estimations,2,G06F
10963184,2021-03-30,Non-volatile memory module architecture to support memory error correction,2,G06F|G11C|Y02D
10963168,2021-03-30,Memory system and operations of the same,0,G06F|H04B|Y02D
10963164,2021-03-30,Non-deterministic memory protocol,0,G06F
10958593,2021-03-23,Methods and apparatuses for processing multiple communications signals with a single integrated circuit chip,2,H04B|H04L|H04W|Y02D
10957741,2021-03-23,"Multitier arrangements of integrated devices, and methods of forming sense/access lines",0,H01L|H10B|H10N
10957681,2021-03-23,Integrated assemblies comprising sense-amplifier-circuitry and wordline-driver-circuitry under memory cells of a memory array,3,G11C|H01L|H10B|H10D
10957644,2021-03-23,Integrated structures with conductive regions having at least one element from group 2 of the periodic table,0,H01L
10957625,2021-03-23,Pillar-last methods for forming semiconductor devices,0,H01L
10957549,2021-03-23,"Methods of forming semiconductor devices using mask materials, and related semiconductor devices and systems",0,H01L|H10B
10957530,2021-03-23,Freezing a sacrificial material in forming a semiconductor,1,B08B|B81C|H01L
10957418,2021-03-23,Interconnect system,0,G01R|G06F|G11C|H01R
10957417,2021-03-23,On-die memory power analytics and management,0,G06F|G11C|Y02E|Y04S
10957416,2021-03-23,Methods and apparatus for maintaining characterized memory devices,2,G06F|G11C|H04L
10957381,2021-03-23,Metadata grouping for un-map techniques,0,G06F|G11C
10957365,2021-03-23,Setting local power domain timeout via temperature sensor systems and methods,5,G06F|G11C|H03K|Y02D
10956642,2021-03-23,Apparatuses and methods for measuring an electrical characteristic of a model signal line and providing measurement information,0,G06F|G11C
10956576,2021-03-23,Secure boot via system and power management microcontroller,1,G06F|H04L
10956439,2021-03-23,Data transfer with a bit vector operation device,3,G06F|H04L
10956344,2021-03-23,Providing information for a controller memory buffer elasticity status of a memory sub-system to a host system,1,G06F
10956334,2021-03-23,Uninterrupted read of consecutive pages for memory,0,G06F|G11C
10956333,2021-03-23,Prefetching data based on data transfer within a memory system,0,G06F|Y02D
10956315,2021-03-23,Memory devices and methods which may facilitate tensor memory access,3,G06F
10956290,2021-03-23,Memory management,0,G06F
10956262,2021-03-23,Deferred error code correction with improved effective data bandwidth performance,2,G06F|G11C|H03M
10956086,2021-03-23,Memory controller,0,G06F
10956066,2021-03-23,Non-volatile memory adapted to configure low power dynamic random access memory,0,G06F|G11C|Y02D
10956065,2021-03-23,Solid state storage device with quick boot from NAND media,0,G06F|G11C
10956053,2021-03-23,Selective relocation of data of a subset of a data block based on distribution of reliability statistics,0,G06F|Y02D
10956043,2021-03-23,Computing reduction and prefix sum operations in memory,1,G06F|G11C
10953593,2021-03-23,Molding compound including a carbon nano-tube dispersion,0,B29C|B29K|B29L|B82Y|H01L
10952352,2021-03-16,Assemblies including heat dispersing elements and related systems and methods,1,F28F|G06F|H05K
10952333,2021-03-16,Method for stress reduction in semiconductor package via carrier,2,H01L|H05K
10951239,2021-03-16,Performing a decoding operation to simulate switching a bit of an identified set of bits of a data block,0,G06F|G11C|H03M
10951232,2021-03-16,Error correction bit flipping scheme,4,G06F|G11C|H03M
10950663,2021-03-16,Cross-point memory array and related fabrication techniques,0,G11C|H01L|H10B|H10N
10950618,2021-03-16,Memory arrays,3,G06F|H10B
10950580,2021-03-16,Semiconductor device assemblies with lids including circuit elements,0,H01L
10950568,2021-03-16,Semiconductor device assembly with surface-mount die support structures,3,H01L
10950565,2021-03-16,"Interconnect structures for preventing solder bridging, and associated systems and methods",0,H01L
10950564,2021-03-16,Methods of forming microelectronic devices having a patterned surface structure,1,H01L
10950496,2021-03-16,"Microelectronic devices comprising manganese-containing conductive structures, and related electronic systems",0,H01L
10950318,2021-03-16,Memory proximity disturb management,0,G06F|G11C
10950317,2021-03-16,Read disturb scan consolidation,3,G06F|G11C
10950315,2021-03-16,Preread and read threshold voltage optimization,14,G06F|G11C
10950313,2021-03-16,Responding to changes in available power supply,0,G06F|G11C|Y02D
10950286,2021-03-16,Periphery fill and localized capacitance,0,G11C|H01L|H10B
10950282,2021-03-16,Methods for on-die memory termination and memory devices and systems employing the same,1,G06F|G11C
10949347,2021-03-16,Multiple data channel memory module architecture,2,G06F|G11C
10949344,2021-03-16,Garbage collection,0,G06F
10949300,2021-03-16,Error correction code event detection,0,G06F|G11C
10949299,2021-03-16,Error code calculation on sensing circuitry,0,G06F|G11C|H03M
10949297,2021-03-16,NAND device mixed parity management,1,G06F|G11C
10949293,2021-03-16,Erroneous bit discovery in memory system,3,G06F|G11C|Y02D
10949291,2021-03-16,Partially written superblock treatment,0,G06F|G11C|H03M
10949290,2021-03-16,Validation of a symbol response memory,0,G06F|H03M
10949284,2021-03-16,Techniques using nonvolatile memory and volatile memory,0,G06F|G11C|H10B
10949210,2021-03-16,Shadow cache for securing conditional speculative instruction execution,8,G06F
10949117,2021-03-16,Direct data transfer in memory and between devices of a memory module,0,G06F|G11C
10949101,2021-03-16,Storage device operation orchestration,0,G06F
10949091,2021-03-16,"Memory controllers, memory systems, solid state drives and methods for processing a number of commands",1,G06F
10943921,2021-03-09,Methods of forming integrated assemblies,0,H01L|H10B|H10D
10943920,2021-03-09,Methods of fabricating integrated structures,0,H01L|H10B|H10D
10943907,2021-03-09,"Integrated circuitry comprising an array, method of forming an array, method of forming DRAM circuitry, and method used in the fabrication of integrated circuitry",0,H01L|H10B|H10D|Y10S
10943888,2021-03-09,Interconnect structure with redundant electrical connectors and associated systems and methods,3,H01L
10943860,2021-03-09,Semiconductor device with flexible circuit for enabling non-destructive attaching and detaching of device to system board,0,H01L|H01R|H10N
10943842,2021-03-09,"Semiconductor device with a protection mechanism and associated systems, devices, and methods",1,H01L
10943841,2021-03-09,"Substrates, structures within a scribe-line area of a substrate, and methods of forming a conductive line of a redistribution layer of a substrate and of forming a structure within a scribe-line area of the substrate",0,H01L
10943794,2021-03-09,Semiconductor device assembly with pillar array and test ability,0,H01L
10943659,2021-03-09,Data state synchronization,0,G06F|G11C|Y02D
10943642,2021-03-09,Integrated memory assemblies comprising multiple memory array decks,1,G11C|H01L|H10B|H10D
10943637,2021-03-09,Apparatus with a row-hammer address latch mechanism,2,G06F|G11C
10943628,2021-03-09,Memory device capable of adjusting clock signal based on operating speed and propagation delay of command/address signal,2,G06F|G11C
10943622,2021-03-09,High bandwidth memory having plural channels,0,G11C|H01L|H10B
10942890,2021-03-09,Bit string accumulation in memory array periphery,2,G06F|G11C
10942889,2021-03-09,Bit string accumulation in memory array periphery,1,G06F|G11C
10942881,2021-03-09,Parallel operations in aggregated and virtualized solid state drives,8,G06F
10942879,2021-03-09,Handling operation collisions in a non-volatile memory,1,G06F
10942877,2021-03-09,Methods and systems for devices with self-selecting bus decoder,0,G06F
10942873,2021-03-09,Memory tile access and selection patterns,0,G06F|G11C
10942863,2021-03-09,Security configurations in page table entries for execution domains using a sandbox application operation,9,G06F|G11C
10942861,2021-03-09,Configurable logic block networks and managing coherent memory in the same,1,G06F
10942854,2021-03-09,Prefetch management for memory,0,G06F|Y02D
10942846,2021-03-09,Aggregated and virtualized solid state drives accessed via multiple logical address spaces,8,G06F
10942843,2021-03-09,Storing data elements of different lengths in respective adjacent rows or columns according to memory shapes,1,G06F
10942809,2021-03-09,Changing of error correction codes based on the wear of a memory sub-system,0,G06F|H03M
10942796,2021-03-09,Identifying asynchronous power loss,2,G06F|G11C
10942661,2021-03-09,Non-volatile memory including selective error correction,0,G06F|G11C
10942657,2021-03-09,Power management integrated circuit (PMIC) master/slave functionality,2,G06F|Y02D
10942652,2021-03-09,Apparatuses and methods for parallel writing to multiple memory device structures,2,G06F|G11C
10937911,2021-03-02,Method of forming a transistor,1,H01L|H10D
10937776,2021-03-02,"Solid state transducers with state detection, and associated systems and methods",0,H01L|H05B|H10D|H10H|Y02B
10937749,2021-03-02,Methods of forming microelectronic devices including dummy dice,8,H01L
10937690,2021-03-02,Selective dielectric deposition,0,H01L|H10B
10937682,2021-03-02,TCB bond tip design to mitigate top die warpage and solder stretching issue,0,H01L
10937654,2021-03-02,Methods of doping a silicon-containing material and methods of forming a semiconductor device,0,H01L
10937644,2021-03-02,Using sacrificial solids in semiconductor processing,0,H01L
10937518,2021-03-02,Multiple algorithmic pattern generator testing of a memory device,0,G06F|G11C|Y02D
10936661,2021-03-02,Data tree with order-based node traversal,2,G06F
10936496,2021-03-02,Managing collisions in a non-volatile memory system with a coherency checker,0,G06F
10936416,2021-03-02,Redundant array of independent NAND for a three-dimensional memory array,0,G06F|G11C|H10B|Y02D
10936392,2021-03-02,Read window size,2,G06F|G11C
10936250,2021-03-02,Host accelerated operations in managed NAND devices,1,G06F
10936249,2021-03-02,Stack management in memory systems,1,G06F|Y02D
10936246,2021-03-02,Dynamic background scan optimization in a memory sub-system,3,G06F|G11C
10936235,2021-03-02,Apparatuses and methods for data movement,0,G06F|G11C
10936221,2021-03-02,Reconfigurable memory architectures,2,G06F|G11C|H01L
10936213,2021-03-02,Techniques for secure writes by non-privileged users,1,G06F|H04L
10936210,2021-03-02,Apparatuses and methods to control memory operations on buffers,0,G06F
10936209,2021-03-02,Memory error indicator for high-reliability applications,1,G06F
10935930,2021-03-02,"Method, apparatus and system providing holographic layer as micro-lens and color filter array in an imager",0,G03H|H04N|H10F
10932105,2021-02-23,Memory pooling between selected memory resources on vehicles or base stations,0,G06F|H04B|H04L|H04W
10931307,2021-02-23,Variable read error code correction,1,G06F|H03M
10930846,2021-02-23,"Methods of forming silicon-containing dielectric materials and methods of forming a semiconductor device comprising nitrogen radicals and oxygen-containing, silicon-containing, or carbon-containing precursors",0,C23C|H01L|H10B|H10N
10930751,2021-02-23,Ferroelectric assemblies,0,G11C|H01L|H10B|H10D
10930659,2021-02-23,Methods of improving adhesion of photoresist in a staircase structure and methods of forming a staircase structure,0,G03F|H01L|H10B
10930658,2021-02-23,Memory arrays and methods used in forming a memory array,3,H01L|H10B
10930652,2021-02-23,Apparatuses including buried digit lines,0,H01L|H10B
10930645,2021-02-23,Semiconductor devices with package-level configurability,0,H01L|H10B|H10D
10930632,2021-02-23,Memory device with a multiplexed command/address bus,3,G06F|G11C|H01L
10930585,2021-02-23,"Memory devices, semiconductor devices and related methods",0,H01L|H10B
10930548,2021-02-23,Methods of forming an apparatus for making semiconductor dieves,0,H01L
10930499,2021-02-23,Semiconductor structure formation,0,H01L|H10B|H10D
10930366,2021-02-23,Storage device with test interface,0,G06F|G11C|Y02D
10930363,2021-02-23,TSV auto repair scheme on stacked die,4,G11C|H01L
10930354,2021-02-23,Enhanced flush transfer efficiency via flush prediction,0,G06F|G11C
10929764,2021-02-23,Boolean satisfiability,0,G06N
10929474,2021-02-23,Proactive corrective actions in memory based on a probabilistic data structure,0,G06F
10929301,2021-02-23,Hierarchical memory systems,4,G06F
10929283,2021-02-23,Apparatuses and methods for transferring data,0,G06F|Y02D
10929154,2021-02-23,Overflow detection and correction in state machine engines,1,G05B|G06F
10929056,2021-02-23,Interruption of program operations at a memory sub-system,0,G06F
10929033,2021-02-23,Allocating variable media types of memory devices in a memory system,2,G06F
10929023,2021-02-23,Bank to bank data transfer,2,G06F|G11C|Y02D
10924277,2021-02-16,Certifying authenticity of stored code and code updates,0,G06F|H04L
10924152,2021-02-16,Mixing coefficient data for processing mode selection,10,G06N|H03M|H04B|H04L|H04W
10923593,2021-02-16,Transistor and methods of forming transistors,0,H01L|H10B|H10D
10923494,2021-02-16,Electronic devices comprising a source below memory cells and related systems,0,H01L|H10B|H10D
10923493,2021-02-16,"Microelectronic devices, electronic systems, and related methods",0,G11C|H01L|H10B|H10D
10923480,2021-02-16,Capacitance reduction in a semiconductor device,1,H01L|H10B
10923478,2021-02-16,Reduction of roughness on a sidewall of an opening,0,H01G|H01L|H10B|H10D
10923448,2021-02-16,Bond pad with micro-protrusions for direct metallic bonding,0,H01L
10923447,2021-02-16,Semiconductor device assembly with die support structures,2,H01L
10923387,2021-02-16,Array of gated devices and methods of forming an array of gated devices,0,H01L|H10B|H10D
10923211,2021-02-16,Efficient scrambling and encoding for copyback procedures in a memory subsystem,1,G06F|G11C
10922262,2021-02-16,Semiconductor layered device with data bus inversion,0,G06F|G11C|H10B|Y02D
10922247,2021-02-16,Interface components,1,G06F|G11C|Y02D
10922221,2021-02-16,Memory management,0,G06F|G11C
10922174,2021-02-16,Selective error rate information for multidimensional memory,0,G06F
10922098,2021-02-16,DSP execution slice array to provide operands to multiple logic units,1,G06F|G06N
10922020,2021-02-16,Writing and querying operations in content addressable memory systems with content addressable memory buffers,0,G06F|G11C
10922017,2021-02-16,Memories for reading data corresponding to multiple addresses associated with a read command,1,G06F|G11C
10922010,2021-02-16,Secure data removal,2,G06F|G11C
10921996,2021-02-16,Data lines updating for data generation,1,G06F|G11C|H03K
10921995,2021-02-16,Systems and methods for packing data in a scalable memory system protocol,0,G06F|G11C|H04L|Y02D
10916564,2021-02-09,"Assemblies having vertically-extending structures, and methods of forming assemblies having vertically-extending channel material pillars",0,H01L|H10B
10916553,2021-02-09,3D vertical NAND memory device including multiple select lines and control lines having different vertical spacing,2,G06F|G11C|H10B
10916548,2021-02-09,Memory arrays with vertical access transistors,1,G11C|H01L|H10B|H10D
10916527,2021-02-09,Apparatuses and methods for semiconductor die heat dissipation,0,H01L
10916497,2021-02-09,Apparatuses and methods for protecting transistor in a memory circuit,2,H01L|H10B|H10D
10916489,2021-02-09,Memory core chip having TSVS,8,G11C|H01L
10916487,2021-02-09,Method for manufacturing a semiconductor device assembly with through-mold cooling channel formed in encapsulant,3,H01L
10916418,2021-02-09,Using sacrificial polymer materials in semiconductor processing,1,B81B|B81C|H01L
10916324,2021-02-09,Data state synchronization involving memory cells having an inverted data state written thereto,0,G06F|G11C
10916316,2021-02-09,Managed NAND performance throttling,4,G06F|G11C|H04L
10916292,2021-02-09,Performing a refresh operation based on system characteristics,1,G06F|G11C|Y02D
10915774,2021-02-09,Bus translator,0,G06F|G06V
10915546,2021-02-09,Counter-based compaction of key-value store tree data block,7,G06F
10915487,2021-02-09,Switching reduction bus using data bit inversion,0,G06F|G11C
10915474,2021-02-09,Apparatuses and methods including memory commands for semiconductor memories,4,G06F|G11C|Y02D
10915467,2021-02-09,"Scalable, parameterizable, and script-generatable buffer manager architecture",0,G06F|Y02D
10915465,2021-02-09,Memory configured to store predefined set of domain registers for instructions being executed in computer processors,9,G06F
10915457,2021-02-09,Memory access control through permissions specified in page table entries for execution domains,11,G06F|G11C
10915450,2021-02-09,Methods and systems for padding data received by a state machine engine,1,G06F|G06N
10915444,2021-02-09,Garbage collection candidate selection using block overwrite rate,2,G06F
10915443,2021-02-09,Allocation of overprovisioned blocks for minimizing write amplification in solid state drives,2,G06F
10915440,2021-02-09,Namespace mapping optimization in non-volatile memory devices,9,G06F|Y02D
10915400,2021-02-09,Dynamic over provisioning allocation for purposed blocks,2,G06F
10915395,2021-02-09,Read retry with targeted auto read calibrate,2,G06F|G11C
10915326,2021-02-09,Cache systems and circuits for syncing caches or cache sets,9,G06F
10915321,2021-02-09,Apparatuses and methods for memory operations having variable latencies,0,G06F|G11C
10915271,2021-02-09,Memory controller with programmable atomic operations,0,G06F
10915263,2021-02-09,Apparatuses and methods for partitioned parallel data movement,1,G06F|G11C
10915249,2021-02-09,Apparatuses and methods for in-memory operations,0,G06F|G11C
10910438,2021-02-02,Memory array with graded memory stack resistances,4,G11C|H01L|H10B|H10N
10910395,2021-02-02,Methods of forming semiconductor device structures,4,H01L|H10B
10910379,2021-02-02,"Integrated assemblies comprising memory cells and shielding material between the memory cells, and methods of forming integrated assemblies",2,H01L|H10B
10910366,2021-02-02,3D stacked integrated circuits having functional blocks configured to accelerate artificial neural network (ANN) computation,3,G06N|H01L|H10D
10910358,2021-02-02,"Integrated assemblies having capacitive units, and having resistive structures coupled with the capacitive units",0,H01L|H10D
10910310,2021-02-02,Methods of forming semiconductor devices,0,H01L|H10B
10910306,2021-02-02,"Devices including vias extending through alternating dielectric materials and conductive materials, and related electronic devices",0,H01L|H10B|H10D
10910255,2021-02-02,Arrays of cross-point memory structures,0,G11C|H01L|H10B
10910081,2021-02-02,Management of test resources to perform reliability testing of memory components,2,G06F|G11C
10910048,2021-02-02,Extended memory communication,4,G06F|G11C
10910037,2021-02-02,Apparatuses and methods for input receiver circuits and receiver masks for same,3,G06F|G11C
10910027,2021-02-02,Apparatuses and methods for controlling word line discharge,4,G06F|G11C
10909452,2021-02-02,Methods and systems for power management in a pattern recognition processing system,0,G06F|G06N|G06V|Y02D
10909251,2021-02-02,Modification of a segment of data based on an encryption operation,1,G06F|H04L
10909046,2021-02-02,Memory access determination,5,G06F
10909011,2021-02-02,Intelligent post-packaging repair,1,G06F|G11C
10908990,2021-02-02,Shared address counters for multiple modes of operation in a memory device,0,G06F|Y02D
10908915,2021-02-02,Extended tags for speculative and normal executions,10,G06F
10908876,2021-02-02,Determination of a match between data values stored by several arrays,0,G06F|G11C|H03K
10908845,2021-02-02,Managing threshold voltage drift based on a temperature-dependent slope of the threshold voltage drift of a memory sub-system,3,G06F|G11C
10908832,2021-02-02,Common pool management,0,G06F
10908823,2021-02-02,Data transfer for wear leveling with bank clusters,0,G06F
10908821,2021-02-02,Use of outstanding command queues for separate read-only cache and write-read cache in a memory sub-system,0,G06F
10906506,2021-02-02,Security of user data stored in shared vehicles,1,B60R|B60W|G06Q|H04L|H04W
