{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579728489273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579728489279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 16:28:09 2020 " "Processing started: Wed Jan 22 16:28:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579728489279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728489279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_driver -c VGA_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_driver -c VGA_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728489279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579728489904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/mem_device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/mem_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_device-bhv " "Found design unit 1: mem_device-bhv" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501585 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_device " "Found entity 1: mem_device" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "../vga_lib.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-bhv " "Found design unit 1: vga-bhv" {  } { { "../vga.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501594 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/sync_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/sync_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_gen-bhv " "Found design unit 1: sync_gen-bhv" {  } { { "../sync_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/sync_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501598 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_gen " "Found entity 1: sync_gen" {  } { { "../sync_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/sync_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bhv " "Found design unit 1: counter-bhv" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501601 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/color_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/color_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_split-bhv " "Found design unit 1: color_split-bhv" {  } { { "../color_split.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/color_split.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501605 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_split " "Found entity 1: color_split" {  } { { "../color_split.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/color_split.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-bhv " "Found design unit 1: clk_div-bhv" {  } { { "../clk_div.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501609 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/addr_gen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_gen-linear " "Found design unit 1: addr_gen-linear" {  } { { "../addr_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/addr_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501614 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addr_gen-xy " "Found design unit 2: addr_gen-xy" {  } { { "../addr_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/addr_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501614 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "../addr_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/addr_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r1p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r1p-SYN " "Found design unit 1: r1p-SYN" {  } { { "r1p.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/r1p.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501617 ""} { "Info" "ISGN_ENTITY_NAME" "1 r1p " "Found entity 1: r1p" {  } { { "r1p.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/r1p.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579728501752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_sync vga.vhd(20) " "Verilog HDL or VHDL warning at vga.vhd(20): object \"h_sync\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579728501753 "|vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_sync vga.vhd(20) " "Verilog HDL or VHDL warning at vga.vhd(20): object \"v_sync\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579728501753 "|vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:U_CLK " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:U_CLK\"" {  } { { "../vga.vhd" "U_CLK" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U_COUNTER " "Elaborating entity \"counter\" for hierarchy \"counter:U_COUNTER\"" {  } { { "../vga.vhd" "U_COUNTER" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_gen sync_gen:U_SYNC_GEN " "Elaborating entity \"sync_gen\" for hierarchy \"sync_gen:U_SYNC_GEN\"" {  } { { "../vga.vhd" "U_SYNC_GEN" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "addr_gen addr_gen:U_ADDR_GEN A:xy " "Elaborating entity \"addr_gen\" using architecture \"A:xy\" for hierarchy \"addr_gen:U_ADDR_GEN\"" {  } { { "../vga.vhd" "U_ADDR_GEN" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_split color_split:U_COLOR_CHANNELS " "Elaborating entity \"color_split\" for hierarchy \"color_split:U_COLOR_CHANNELS\"" {  } { { "../vga.vhd" "U_COLOR_CHANNELS" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_device mem_device:U_MEM_DEV " "Elaborating entity \"mem_device\" for hierarchy \"mem_device:U_MEM_DEV\"" {  } { { "../vga.vhd" "U_MEM_DEV" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_sel mem_device.vhd(30) " "Verilog HDL or VHDL warning at mem_device.vhd(30): object \"mem_sel\" assigned a value but never read" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579728501824 "|vga|mem_device:U_MEM_DEV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m mem_device.vhd(35) " "VHDL Process Statement warning at mem_device.vhd(35): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579728501824 "|vga|mem_device:U_MEM_DEV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r1p mem_device:U_MEM_DEV\|r1p:U_MEM " "Elaborating entity \"r1p\" for hierarchy \"mem_device:U_MEM_DEV\|r1p:U_MEM\"" {  } { { "../mem_device.vhd" "U_MEM" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\"" {  } { { "r1p.vhd" "altsyncram_component" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/r1p.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\"" {  } { { "r1p.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/r1p.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gray1.mif " "Parameter \"init_file\" = \"gray1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579728501933 ""}  } { { "r1p.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/r1p.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579728501933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_htr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_htr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_htr3 " "Found entity 1: altsyncram_htr3" {  } { { "db/altsyncram_htr3.tdf" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/db/altsyncram_htr3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728501996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728501996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_htr3 mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\|altsyncram_htr3:auto_generated " "Elaborating entity \"altsyncram_htr3\" for hierarchy \"mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\|altsyncram_htr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728501997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728502052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728502052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\|altsyncram_htr3:auto_generated\|decode_h7a:rden_decode " "Elaborating entity \"decode_h7a\" for hierarchy \"mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\|altsyncram_htr3:auto_generated\|decode_h7a:rden_decode\"" {  } { { "db/altsyncram_htr3.tdf" "rden_decode" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/db/altsyncram_htr3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728502054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c3b " "Found entity 1: mux_c3b" {  } { { "db/mux_c3b.tdf" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/db/mux_c3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728502108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728502108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c3b mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\|altsyncram_htr3:auto_generated\|mux_c3b:mux2 " "Elaborating entity \"mux_c3b\" for hierarchy \"mem_device:U_MEM_DEV\|r1p:U_MEM\|altsyncram:altsyncram_component\|altsyncram_htr3:auto_generated\|mux_c3b:mux2\"" {  } { { "db/altsyncram_htr3.tdf" "mux2" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/db/altsyncram_htr3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728502109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579728503062 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|x_cnt\[8\] Low " "Register counter:U_COUNTER\|x_cnt\[8\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|x_cnt\[4\] Low " "Register counter:U_COUNTER\|x_cnt\[4\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|x_cnt\[3\] Low " "Register counter:U_COUNTER\|x_cnt\[3\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|x_cnt\[2\] Low " "Register counter:U_COUNTER\|x_cnt\[2\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|x_cnt\[1\] Low " "Register counter:U_COUNTER\|x_cnt\[1\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|x_cnt\[0\] Low " "Register counter:U_COUNTER\|x_cnt\[0\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|x_cnt\[9\] Low " "Register counter:U_COUNTER\|x_cnt\[9\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|y_cnt\[9\] Low " "Register counter:U_COUNTER\|y_cnt\[9\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|y_cnt\[2\] Low " "Register counter:U_COUNTER\|y_cnt\[2\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:U_COUNTER\|y_cnt\[3\] Low " "Register counter:U_COUNTER\|y_cnt\[3\] will power up to Low" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1579728503181 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1579728503181 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579728503498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579728503772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579728503772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579728503862 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579728503862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579728503862 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1579728503862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579728503862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579728503899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 16:28:23 2020 " "Processing ended: Wed Jan 22 16:28:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579728503899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579728503899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579728503899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728503899 ""}
