#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Jan  5 12:53:22 2018
# Process ID: 8972
# Current directory: F:/project_test/project_summary
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13608 F:\project_test\project_summary\project_summary.xpr
# Log file: F:/project_test/project_summary/vivado.log
# Journal file: F:/project_test/project_summary\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project_test/project_summary/project_summary.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/project_test/nodaelay_coe/data_ram.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado2017.3/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 866.375 ; gain = 135.070
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado2017.3/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/project_test/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado2017.3/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jan  5 12:54:17 2018. For additional details about this file, please refer to the WebTalk help file at F:/vivado2017.3/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jan  5 12:54:17 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 867.961 ; gain = 1.586
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {F:/project_test/project_summary/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config F:/project_test/project_summary/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 871.941 ; gain = 5.566
run 1000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 893.484 ; gain = 17.512
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 959.078 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado2017.3/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_test/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/project_test/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 959.078 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado2017.3/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.078 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 959.078 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 969.418 ; gain = 10.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 992.531 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  5 16:17:06 2018...
