0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jacka/lab5_week1/lab5_week1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sim_1/new/testbenchwk1.sv,1740635948,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/control.sv,1740634742,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/cpu.sv,,control,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/cpu.sv,1740636844,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/cpu_to_io.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/hex_driver.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/hex_driver.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/instantiate_ram.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/load_reg.sv,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/load_reg.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/memory.sv,,load_reg,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/memory.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/mio_mux.sv,,memory,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/processor_top.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/slc3.sv,,processor_top,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/slc3.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/sync.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/test_memory.sv,1740459522,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sim_1/new/testbenchwk1.sv,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/types.sv,1740459522,verilog,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/bus_enable_mux.sv,,,SLC3_TYPES,,,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/bus_enable_mux.sv,1740627254,systemVerilog,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sim_1/new/testbenchwk1.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/control.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/cpu.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/load_reg.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/memory.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/processor_top.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/slc3.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/sync.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/test_memory.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/mio_mux.sv;C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/pc_mux.sv,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/control.sv,,$unit_bus_enable_mux_sv_3402343907;bus_enable_mux,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/mio_mux.sv,1740630555,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/pc_mux.sv,,mio_mux,,uvm,,,,,,
C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/new/pc_mux.sv,1740627378,systemVerilog,,C:/Users/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/processor_top.sv,,pc_mux,,uvm,,,,,,
