{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542405675264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542405675265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 17:01:15 2018 " "Processing started: Fri Nov 16 17:01:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542405675265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542405675265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UC -c UC " "Command: quartus_map --read_settings_files=on --write_settings_files=off UC -c UC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542405675265 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542405675840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542405676613 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542405676613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542405676613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UC " "Elaborating entity \"UC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542405676662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676692 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(62) " "VHDL Process Statement warning at UC.vhd(62): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676707 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(65) " "VHDL Process Statement warning at UC.vhd(65): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676707 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(68) " "VHDL Process Statement warning at UC.vhd(68): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676708 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(71) " "VHDL Process Statement warning at UC.vhd(71): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676709 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(74) " "VHDL Process Statement warning at UC.vhd(74): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676709 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(77) " "VHDL Process Statement warning at UC.vhd(77): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676709 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(80) " "VHDL Process Statement warning at UC.vhd(80): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676710 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(83) " "VHDL Process Statement warning at UC.vhd(83): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676710 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(86) " "VHDL Process Statement warning at UC.vhd(86): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676710 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(89) " "VHDL Process Statement warning at UC.vhd(89): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676711 "|UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(92) " "VHDL Process Statement warning at UC.vhd(92): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542405676711 "|UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "est_sig UC.vhd(22) " "VHDL Process Statement warning at UC.vhd(22): inferring latch(es) for signal or variable \"est_sig\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542405676713 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WRegister UC.vhd(22) " "Inferred latch for \"est_sig.WRegister\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676717 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteSUB UC.vhd(22) " "Inferred latch for \"est_sig.ExecuteSUB\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676718 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteMUL UC.vhd(22) " "Inferred latch for \"est_sig.ExecuteMUL\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676718 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADD UC.vhd(22) " "Inferred latch for \"est_sig.ExecuteADD\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676718 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADDI UC.vhd(22) " "Inferred latch for \"est_sig.ExecuteADDI\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676719 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarMem UC.vhd(22) " "Inferred latch for \"est_sig.GuarMem\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676719 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.LeerMem UC.vhd(22) " "Inferred latch for \"est_sig.LeerMem\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676719 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirLM UC.vhd(22) " "Inferred latch for \"est_sig.CalDirLM\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676719 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarDir UC.vhd(22) " "Inferred latch for \"est_sig.GuarDir\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676720 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirSM UC.vhd(22) " "Inferred latch for \"est_sig.CalDirSM\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676720 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBgt UC.vhd(22) " "Inferred latch for \"est_sig.ExBgt\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676720 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBne UC.vhd(22) " "Inferred latch for \"est_sig.ExBne\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676720 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBeq UC.vhd(22) " "Inferred latch for \"est_sig.ExBeq\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676720 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExJ UC.vhd(22) " "Inferred latch for \"est_sig.ExJ\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676721 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WM UC.vhd(22) " "Inferred latch for \"est_sig.WM\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676721 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Inp UC.vhd(22) " "Inferred latch for \"est_sig.Inp\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676721 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.OutSS UC.vhd(22) " "Inferred latch for \"est_sig.OutSS\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676721 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.RM UC.vhd(22) " "Inferred latch for \"est_sig.RM\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676722 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Dir UC.vhd(22) " "Inferred latch for \"est_sig.Dir\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676722 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Decode UC.vhd(22) " "Inferred latch for \"est_sig.Decode\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676722 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Fetch UC.vhd(22) " "Inferred latch for \"est_sig.Fetch\" at UC.vhd(22)" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542405676723 "|UC"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IO\[2\] GND " "Pin \"IO\[2\]\" is stuck at GND" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542405677540 "|UC|IO[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542405677540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542405677867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542405677867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "UC.vhd" "" { Text "C:/VHDL/UC/UC.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542405677915 "|UC|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1542405677915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542405677916 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542405677916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542405677916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542405677916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542405677968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 17:01:17 2018 " "Processing ended: Fri Nov 16 17:01:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542405677968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542405677968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542405677968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542405677968 ""}
