{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748525492918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748525492918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 15:31:32 2025 " "Processing started: Thu May 29 15:31:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748525492918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525492918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SYCYF -c SYCYF " "Command: quartus_map --read_settings_files=on --write_settings_files=off SYCYF -c SYCYF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525492919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748525493218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748525493218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twiddle_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file twiddle_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twiddle_rom " "Found entity 1: twiddle_rom" {  } { { "twiddle_rom.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/twiddle_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748525500930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525500930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_input " "Found entity 1: rom_input" {  } { { "rom_input.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/rom_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748525500949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525500949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096 " "Found entity 1: ram_4096" {  } { { "ram_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/ram_4096.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748525500950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525500950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_tb " "Found entity 1: fft_tb" {  } { { "fft_tb.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748525500952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525500952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fft_4096.sv(96) " "Verilog HDL information at fft_4096.sv(96): always construct contains both blocking and non-blocking assignments" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748525500953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_4096.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_4096.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_4096 " "Found entity 1: fft_4096" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748525500954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525500954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/butterfly.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748525500955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525500955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_4096 " "Elaborating entity \"fft_4096\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748525505329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fft_4096.sv(60) " "Verilog HDL assignment warning at fft_4096.sv(60): truncated value with size 32 to match size of target (12)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505332 "|fft_4096"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fft_4096.sv(63) " "Verilog HDL assignment warning at fft_4096.sv(63): truncated value with size 32 to match size of target (12)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505332 "|fft_4096"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fft_4096.sv(137) " "Verilog HDL assignment warning at fft_4096.sv(137): truncated value with size 32 to match size of target (12)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505332 "|fft_4096"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fft_4096.sv(139) " "Verilog HDL assignment warning at fft_4096.sv(139): truncated value with size 32 to match size of target (12)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505332 "|fft_4096"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fft_4096.sv(144) " "Verilog HDL assignment warning at fft_4096.sv(144): truncated value with size 32 to match size of target (12)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505332 "|fft_4096"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fft_4096.sv(207) " "Verilog HDL assignment warning at fft_4096.sv(207): truncated value with size 32 to match size of target (12)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505333 "|fft_4096"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fft_4096.sv(213) " "Verilog HDL assignment warning at fft_4096.sv(213): truncated value with size 32 to match size of target (12)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505333 "|fft_4096"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft_4096.sv(219) " "Verilog HDL assignment warning at fft_4096.sv(219): truncated value with size 32 to match size of target (4)" {  } { { "fft_4096.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525505333 "|fft_4096"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_input rom_input:rom_inst " "Elaborating entity \"rom_input\" for hierarchy \"rom_input:rom_inst\"" {  } { { "fft_4096.sv" "rom_inst" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748525505334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twiddle_rom twiddle_rom:tw_inst " "Elaborating entity \"twiddle_rom\" for hierarchy \"twiddle_rom:tw_inst\"" {  } { { "fft_4096.sv" "tw_inst" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748525505335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096 ram_4096:ram_inst " "Elaborating entity \"ram_4096\" for hierarchy \"ram_4096:ram_inst\"" {  } { { "fft_4096.sv" "ram_inst" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748525505356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:bf_inst " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:bf_inst\"" {  } { { "fft_4096.sv" "bf_inst" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/fft_4096.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748525506530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.sv(14) " "Verilog HDL assignment warning at butterfly.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/butterfly.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525506531 "|fft_4096|butterfly:bf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.sv(15) " "Verilog HDL assignment warning at butterfly.sv(15): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.sv" "" { Text "C:/Users/jakub/Desktop/SYCYF_verilog/butterfly.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748525506531 "|fft_4096|butterfly:bf_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748525519761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748525520019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jakub/Desktop/SYCYF_verilog/output_files/SYCYF.map.smsg " "Generated suppressed messages file C:/Users/jakub/Desktop/SYCYF_verilog/output_files/SYCYF.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525520039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748525520606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748525520606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748525520792 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748525520792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748525520792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748525520792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5280 " "Peak virtual memory: 5280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748525520802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 15:32:00 2025 " "Processing ended: Thu May 29 15:32:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748525520802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748525520802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748525520802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748525520802 ""}
