Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lcd_driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_driver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_driver"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : lcd_driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd" into library work
Parsing entity <lcd_timer>.
Parsing architecture <Behavioral> of entity <lcd_timer>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_driver.vhd" into library work
Parsing entity <lcd_driver>.
Parsing architecture <Behavioral> of entity <lcd_driver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lcd_driver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lcd_timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lcd_timer> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lcd_driver>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_driver.vhd".
        INIT_SEQ_NUMBER = 4
        CMD_SEQ_NUMBER = 3
    Found 3-bit register for signal <sSEQ_CNT>.
    Found 2-bit register for signal <sCMD_PER_CNT>.
    Found 4-bit register for signal <sCURRENT_STATE>.
    Found finite state machine <FSM_0> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <sSEQ_CNT[2]_GND_4_o_add_66_OUT> created at line 1241.
    Found 2-bit adder for signal <sCMD_PER_CNT[1]_GND_4_o_add_70_OUT> created at line 1241.
    Found 4x8-bit Read Only RAM for signal <_n0163>
    Found 1-bit tristate buffer for signal <sIN_DATA<3>> created at line 498
    Found 1-bit tristate buffer for signal <ioD<3>> created at line 502
    Found 1-bit tristate buffer for signal <ioD<2>> created at line 502
    Found 1-bit tristate buffer for signal <ioD<1>> created at line 502
    Found 1-bit tristate buffer for signal <ioD<0>> created at line 502
    Found 3-bit comparator greater for signal <GND_4_o_sSEQ_CNT[2]_LessThan_19_o> created at line 215
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  81 Multiplexer(s).
	inferred   5 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_driver> synthesized.

Synthesizing Unit <lcd_timer_1>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd".
        CLK_PERIOD_NUMBER = 360000
        CLK_CNT_WIDHT = 19
    Found 19-bit register for signal <sCLK_CNT>.
    Found 19-bit adder for signal <sCLK_CNT[18]_GND_5_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lcd_timer_1> synthesized.

Synthesizing Unit <lcd_timer_2>.
    Related source file is "D:\BSc_workspace\Bachelor_work\LCD_controller\lcd_timer.vhd".
        CLK_PERIOD_NUMBER = 10
        CLK_CNT_WIDHT = 4
    Found 4-bit register for signal <sCLK_CNT>.
    Found 4-bit adder for signal <sCLK_CNT[3]_GND_6_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lcd_timer_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 4
 19-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 61
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 19
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lcd_driver>.
The following registers are absorbed into counter <sSEQ_CNT>: 1 register on signal <sSEQ_CNT>.
The following registers are absorbed into counter <sCMD_PER_CNT>: 1 register on signal <sCMD_PER_CNT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0163> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sSEQ_CNT<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lcd_driver> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_timer_1>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
Unit <lcd_timer_1> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_timer_2>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
Unit <lcd_timer_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 4
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 61
 4-bit 2-to-1 multiplexer                              : 18
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <sCURRENT_STATE[1:4]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 0000
 lcd_init_seq      | 0001
 lcd_config        | 0010
 display_config    | 0011
 display_config_bf | 0100
 clear_screen_bf   | 0101
 clear_screen      | 0110
 cursor_config_bf  | 0111
 cursor_config     | 1000
 stop_print        | 1001
-------------------------------
WARNING:Xst:2041 - Unit lcd_driver: 1 internal tristate is replaced by logic (pull-up yes): sIN_DATA<3>.

Optimizing unit <lcd_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_driver, actual ratio is 0.
FlipFlop sCURRENT_STATE_FSM_FFd1 has been replicated 1 time(s)
FlipFlop sCURRENT_STATE_FSM_FFd2 has been replicated 1 time(s)
FlipFlop sCURRENT_STATE_FSM_FFd3 has been replicated 1 time(s)
FlipFlop sCURRENT_STATE_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lcd_driver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 138
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 15
#      LUT5                        : 28
#      LUT6                        : 26
#      MUXCY                       : 18
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 36
#      FDC                         : 13
#      FDCE                        : 23
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 3
#      OBUFT                       : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  54576     0%  
 Number of Slice LUTs:                   97  out of  27288     0%  
    Number used as Logic:                97  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      64  out of    100    64%  
   Number with an unused LUT:             3  out of    100     3%  
   Number of fully used LUT-FF pairs:    33  out of    100    33%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    358     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.459ns (Maximum Frequency: 154.823MHz)
   Minimum input arrival time before clock: 4.309ns
   Maximum output required time after clock: 7.141ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 6.459ns (frequency: 154.823MHz)
  Total number of paths / destination ports: 1657 / 59
-------------------------------------------------------------------------
Delay:               6.459ns (Levels of Logic = 3)
  Source:            eLCD_INIT_TIMER/sCLK_CNT_6 (FF)
  Destination:       eLCD_INIT_TIMER/sCLK_CNT_0 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: eLCD_INIT_TIMER/sCLK_CNT_6 to eLCD_INIT_TIMER/sCLK_CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  eLCD_INIT_TIMER/sCLK_CNT_6 (eLCD_INIT_TIMER/sCLK_CNT_6)
     LUT6:I0->O           21   0.254   1.538  eLCD_INIT_TIMER/oTC<18>3 (eLCD_INIT_TIMER/oTC<18>2)
     LUT4:I1->O            7   0.235   0.910  eLCD_INIT_TIMER/oTC<18>4 (sINIT_PERIOD_TC)
     LUT5:I4->O           19   0.254   1.260  eLCD_INIT_TIMER/_n0015_inv1 (eLCD_INIT_TIMER/_n0015_inv)
     FDCE:CE                   0.302          eLCD_INIT_TIMER/sCLK_CNT_0
    ----------------------------------------
    Total                      6.459ns (1.570ns logic, 4.889ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 46 / 44
-------------------------------------------------------------------------
Offset:              4.309ns (Levels of Logic = 2)
  Source:            inRST (PAD)
  Destination:       sCURRENT_STATE_FSM_FFd4 (FF)
  Destination Clock: iCLK rising

  Data Path: inRST to sCURRENT_STATE_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  inRST_IBUF (inRST_IBUF)
     INV:I->O             36   0.255   1.586  inRST_inv1_INV_0 (inRST_inv)
     FDCE:CLR                  0.459          eLCD_INIT_TIMER/sCLK_CNT_0
    ----------------------------------------
    Total                      4.309ns (2.042ns logic, 2.267ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 53 / 6
-------------------------------------------------------------------------
Offset:              7.141ns (Levels of Logic = 3)
  Source:            sCURRENT_STATE_FSM_FFd3 (FF)
  Destination:       ioD<0> (PAD)
  Source Clock:      iCLK rising

  Data Path: sCURRENT_STATE_FSM_FFd3 to ioD<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.525   1.833  sCURRENT_STATE_FSM_FFd3 (sCURRENT_STATE_FSM_FFd3)
     LUT5:I0->O            1   0.254   0.682  Mmux_sOUT_DATA1_SW0 (N5)
     LUT3:I2->O            1   0.254   0.681  Mmux_sOUT_DATA1 (sOUT_DATA<0>)
     OBUFT:I->O                2.912          ioD_0_OBUFT (ioD<0>)
    ----------------------------------------
    Total                      7.141ns (3.945ns logic, 3.196ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    6.459|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.17 secs
 
--> 

Total memory usage is 279492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

