{
  "module_name": "acx.h",
  "hash_id": "9d7565707e6b7bab92ff6529e3e99adff760f4eb0a978a8d90df0874fa02edc9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wl18xx/acx.h",
  "human_readable_source": " \n \n\n#ifndef __WL18XX_ACX_H__\n#define __WL18XX_ACX_H__\n\n#include \"../wlcore/wlcore.h\"\n#include \"../wlcore/acx.h\"\n\nenum {\n\tACX_NS_IPV6_FILTER\t\t = 0x0050,\n\tACX_PEER_HT_OPERATION_MODE_CFG\t = 0x0051,\n\tACX_CSUM_CONFIG\t\t\t = 0x0052,\n\tACX_SIM_CONFIG\t\t\t = 0x0053,\n\tACX_CLEAR_STATISTICS\t\t = 0x0054,\n\tACX_AUTO_RX_STREAMING\t\t = 0x0055,\n\tACX_PEER_CAP\t\t\t = 0x0056,\n\tACX_INTERRUPT_NOTIFY\t\t = 0x0057,\n\tACX_RX_BA_FILTER\t\t = 0x0058,\n\tACX_AP_SLEEP_CFG                 = 0x0059,\n\tACX_DYNAMIC_TRACES_CFG\t\t = 0x005A,\n\tACX_TIME_SYNC_CFG\t\t = 0x005B,\n};\n\n \n#define WL18XX_HOST_IF_LEN_SIZE_FIELD 15\n\n#define WL18XX_ACX_EVENTS_VECTOR\t(WL1271_ACX_INTR_WATCHDOG\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_INIT_COMPLETE\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_EVENT_A\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_EVENT_B\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_CMD_COMPLETE\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_HW_AVAILABLE\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_DATA\t\t| \\\n\t\t\t\t\t WL1271_ACX_SW_INTR_WATCHDOG)\n\n#define WL18XX_INTR_MASK\t\t(WL1271_ACX_INTR_WATCHDOG\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_EVENT_A\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_EVENT_B\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_HW_AVAILABLE\t| \\\n\t\t\t\t\t WL1271_ACX_INTR_DATA\t\t| \\\n\t\t\t\t\t WL1271_ACX_SW_INTR_WATCHDOG)\n\nstruct wl18xx_acx_host_config_bitmap {\n\tstruct acx_header header;\n\n\t__le32 host_cfg_bitmap;\n\n\t__le32 host_sdio_block_size;\n\n\t \n\t__le32 extra_mem_blocks;\n\n\t \n\t__le32 length_field_size;\n\n} __packed;\n\nenum {\n\tCHECKSUM_OFFLOAD_DISABLED = 0,\n\tCHECKSUM_OFFLOAD_ENABLED  = 1,\n\tCHECKSUM_OFFLOAD_FAKE_RX  = 2,\n\tCHECKSUM_OFFLOAD_INVALID  = 0xFF\n};\n\nstruct wl18xx_acx_checksum_state {\n\tstruct acx_header header;\n\n\t  \n\tu8 checksum_state;\n\tu8 pad[3];\n} __packed;\n\n\nstruct wl18xx_acx_error_stats {\n\tu32 error_frame_non_ctrl;\n\tu32 error_frame_ctrl;\n\tu32 error_frame_during_protection;\n\tu32 null_frame_tx_start;\n\tu32 null_frame_cts_start;\n\tu32 bar_retry;\n\tu32 num_frame_cts_nul_flid;\n\tu32 tx_abort_failure;\n\tu32 tx_resume_failure;\n\tu32 rx_cmplt_db_overflow_cnt;\n\tu32 elp_while_rx_exch;\n\tu32 elp_while_tx_exch;\n\tu32 elp_while_tx;\n\tu32 elp_while_nvic_pending;\n\tu32 rx_excessive_frame_len;\n\tu32 burst_mismatch;\n\tu32 tbc_exch_mismatch;\n} __packed;\n\n#define NUM_OF_RATES_INDEXES 30\nstruct wl18xx_acx_tx_stats {\n\tu32 tx_prepared_descs;\n\tu32 tx_cmplt;\n\tu32 tx_template_prepared;\n\tu32 tx_data_prepared;\n\tu32 tx_template_programmed;\n\tu32 tx_data_programmed;\n\tu32 tx_burst_programmed;\n\tu32 tx_starts;\n\tu32 tx_stop;\n\tu32 tx_start_templates;\n\tu32 tx_start_int_templates;\n\tu32 tx_start_fw_gen;\n\tu32 tx_start_data;\n\tu32 tx_start_null_frame;\n\tu32 tx_exch;\n\tu32 tx_retry_template;\n\tu32 tx_retry_data;\n\tu32 tx_retry_per_rate[NUM_OF_RATES_INDEXES];\n\tu32 tx_exch_pending;\n\tu32 tx_exch_expiry;\n\tu32 tx_done_template;\n\tu32 tx_done_data;\n\tu32 tx_done_int_template;\n\tu32 tx_cfe1;\n\tu32 tx_cfe2;\n\tu32 frag_called;\n\tu32 frag_mpdu_alloc_failed;\n\tu32 frag_init_called;\n\tu32 frag_in_process_called;\n\tu32 frag_tkip_called;\n\tu32 frag_key_not_found;\n\tu32 frag_need_fragmentation;\n\tu32 frag_bad_mblk_num;\n\tu32 frag_failed;\n\tu32 frag_cache_hit;\n\tu32 frag_cache_miss;\n} __packed;\n\nstruct wl18xx_acx_rx_stats {\n\tu32 rx_beacon_early_term;\n\tu32 rx_out_of_mpdu_nodes;\n\tu32 rx_hdr_overflow;\n\tu32 rx_dropped_frame;\n\tu32 rx_done_stage;\n\tu32 rx_done;\n\tu32 rx_defrag;\n\tu32 rx_defrag_end;\n\tu32 rx_cmplt;\n\tu32 rx_pre_complt;\n\tu32 rx_cmplt_task;\n\tu32 rx_phy_hdr;\n\tu32 rx_timeout;\n\tu32 rx_rts_timeout;\n\tu32 rx_timeout_wa;\n\tu32 defrag_called;\n\tu32 defrag_init_called;\n\tu32 defrag_in_process_called;\n\tu32 defrag_tkip_called;\n\tu32 defrag_need_defrag;\n\tu32 defrag_decrypt_failed;\n\tu32 decrypt_key_not_found;\n\tu32 defrag_need_decrypt;\n\tu32 rx_tkip_replays;\n\tu32 rx_xfr;\n} __packed;\n\nstruct wl18xx_acx_isr_stats {\n\tu32 irqs;\n} __packed;\n\n#define PWR_STAT_MAX_CONT_MISSED_BCNS_SPREAD 10\n\nstruct wl18xx_acx_pwr_stats {\n\tu32 missing_bcns_cnt;\n\tu32 rcvd_bcns_cnt;\n\tu32 connection_out_of_sync;\n\tu32 cont_miss_bcns_spread[PWR_STAT_MAX_CONT_MISSED_BCNS_SPREAD];\n\tu32 rcvd_awake_bcns_cnt;\n\tu32 sleep_time_count;\n\tu32 sleep_time_avg;\n\tu32 sleep_cycle_avg;\n\tu32 sleep_percent;\n\tu32 ap_sleep_active_conf;\n\tu32 ap_sleep_user_conf;\n\tu32 ap_sleep_counter;\n} __packed;\n\nstruct wl18xx_acx_rx_filter_stats {\n\tu32 beacon_filter;\n\tu32 arp_filter;\n\tu32 mc_filter;\n\tu32 dup_filter;\n\tu32 data_filter;\n\tu32 ibss_filter;\n\tu32 protection_filter;\n\tu32 accum_arp_pend_requests;\n\tu32 max_arp_queue_dep;\n} __packed;\n\nstruct wl18xx_acx_rx_rate_stats {\n\tu32 rx_frames_per_rates[50];\n} __packed;\n\n#define AGGR_STATS_TX_AGG\t16\n#define AGGR_STATS_RX_SIZE_LEN\t16\n\nstruct wl18xx_acx_aggr_stats {\n\tu32 tx_agg_rate[AGGR_STATS_TX_AGG];\n\tu32 tx_agg_len[AGGR_STATS_TX_AGG];\n\tu32 rx_size[AGGR_STATS_RX_SIZE_LEN];\n} __packed;\n\n#define PIPE_STATS_HW_FIFO\t11\n\nstruct wl18xx_acx_pipeline_stats {\n\tu32 hs_tx_stat_fifo_int;\n\tu32 hs_rx_stat_fifo_int;\n\tu32 enc_tx_stat_fifo_int;\n\tu32 enc_rx_stat_fifo_int;\n\tu32 rx_complete_stat_fifo_int;\n\tu32 pre_proc_swi;\n\tu32 post_proc_swi;\n\tu32 sec_frag_swi;\n\tu32 pre_to_defrag_swi;\n\tu32 defrag_to_rx_xfer_swi;\n\tu32 dec_packet_in;\n\tu32 dec_packet_in_fifo_full;\n\tu32 dec_packet_out;\n\tu16 pipeline_fifo_full[PIPE_STATS_HW_FIFO];\n\tu16 padding;\n} __packed;\n\n#define DIVERSITY_STATS_NUM_OF_ANT\t2\n\nstruct wl18xx_acx_diversity_stats {\n\tu32 num_of_packets_per_ant[DIVERSITY_STATS_NUM_OF_ANT];\n\tu32 total_num_of_toggles;\n} __packed;\n\nstruct wl18xx_acx_thermal_stats {\n\tu16 irq_thr_low;\n\tu16 irq_thr_high;\n\tu16 tx_stop;\n\tu16 tx_resume;\n\tu16 false_irq;\n\tu16 adc_source_unexpected;\n} __packed;\n\n#define WL18XX_NUM_OF_CALIBRATIONS_ERRORS 18\nstruct wl18xx_acx_calib_failure_stats {\n\tu16 fail_count[WL18XX_NUM_OF_CALIBRATIONS_ERRORS];\n\tu32 calib_count;\n} __packed;\n\nstruct wl18xx_roaming_stats {\n\ts32 rssi_level;\n} __packed;\n\nstruct wl18xx_dfs_stats {\n\tu32 num_of_radar_detections;\n} __packed;\n\nstruct wl18xx_acx_statistics {\n\tstruct acx_header header;\n\n\tstruct wl18xx_acx_error_stats\t\terror;\n\tstruct wl18xx_acx_tx_stats\t\ttx;\n\tstruct wl18xx_acx_rx_stats\t\trx;\n\tstruct wl18xx_acx_isr_stats\t\tisr;\n\tstruct wl18xx_acx_pwr_stats\t\tpwr;\n\tstruct wl18xx_acx_rx_filter_stats\trx_filter;\n\tstruct wl18xx_acx_rx_rate_stats\t\trx_rate;\n\tstruct wl18xx_acx_aggr_stats\t\taggr_size;\n\tstruct wl18xx_acx_pipeline_stats\tpipeline;\n\tstruct wl18xx_acx_diversity_stats\tdiversity;\n\tstruct wl18xx_acx_thermal_stats\t\tthermal;\n\tstruct wl18xx_acx_calib_failure_stats\tcalib;\n\tstruct wl18xx_roaming_stats\t\troaming;\n\tstruct wl18xx_dfs_stats\t\t\tdfs;\n} __packed;\n\nstruct wl18xx_acx_clear_statistics {\n\tstruct acx_header header;\n};\n\nenum wlcore_bandwidth {\n\tWLCORE_BANDWIDTH_20MHZ,\n\tWLCORE_BANDWIDTH_40MHZ,\n};\n\nstruct wlcore_peer_ht_operation_mode {\n\tstruct acx_header header;\n\n\tu8 hlid;\n\tu8 bandwidth;  \n\tu8 padding[2];\n};\n\n \nstruct wlcore_acx_peer_cap {\n\tstruct acx_header header;\n\n\t \n\t__le32 ht_capabilites;\n\n\t \n\t__le32 supported_rates;\n\n\t \n\tu8 hlid;\n\n\t \n\tu8 ampdu_max_length;\n\n\t \n\tu8 ampdu_min_spacing;\n\n\tu8 padding;\n} __packed;\n\n \nstruct wl18xx_acx_interrupt_notify {\n\tstruct acx_header header;\n\tu32 enable;\n};\n\n \nstruct wl18xx_acx_rx_ba_filter {\n\tstruct acx_header header;\n\tu32 enable;\n};\n\nstruct acx_ap_sleep_cfg {\n\tstruct acx_header header;\n\t \n\tu8 idle_duty_cycle;\n\t \n\tu8 connected_duty_cycle;\n\t \n\tu8 max_stations_thresh;\n\t \n\tu8 idle_conn_thresh;\n} __packed;\n\n \nstruct acx_dynamic_fw_traces_cfg {\n\tstruct acx_header header;\n\t__le32 dynamic_fw_traces;\n} __packed;\n\n \nstruct acx_time_sync_cfg {\n\tstruct acx_header header;\n\tu8 sync_mode;\n\tu8 zone_mac_addr[ETH_ALEN];\n\tu8 padding[1];\n} __packed;\n\nint wl18xx_acx_host_if_cfg_bitmap(struct wl1271 *wl, u32 host_cfg_bitmap,\n\t\t\t\t  u32 sdio_blk_size, u32 extra_mem_blks,\n\t\t\t\t  u32 len_field_size);\nint wl18xx_acx_set_checksum_state(struct wl1271 *wl);\nint wl18xx_acx_clear_statistics(struct wl1271 *wl);\nint wl18xx_acx_peer_ht_operation_mode(struct wl1271 *wl, u8 hlid, bool wide);\nint wl18xx_acx_set_peer_cap(struct wl1271 *wl,\n\t\t\t    struct ieee80211_sta_ht_cap *ht_cap,\n\t\t\t    bool allow_ht_operation,\n\t\t\t    u32 rate_set, u8 hlid);\nint wl18xx_acx_interrupt_notify_config(struct wl1271 *wl, bool action);\nint wl18xx_acx_rx_ba_filter(struct wl1271 *wl, bool action);\nint wl18xx_acx_ap_sleep(struct wl1271 *wl);\nint wl18xx_acx_dynamic_fw_traces(struct wl1271 *wl);\nint wl18xx_acx_time_sync_cfg(struct wl1271 *wl);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}