#ifndef _MT_PMIC_UPMU_HW_H_
#define _MT_PMIC_UPMU_HW_H_

#include <mach/mt_typedefs.h>

//MT6331
#define MT6331_PMIC_REG_BASE (0x0000)

#define MT6331_STRUP_CON0         ((UINT32)(MT6331_PMIC_REG_BASE+0x0000))
#define MT6331_STRUP_CON2         ((UINT32)(MT6331_PMIC_REG_BASE+0x0002))
#define MT6331_STRUP_CON3         ((UINT32)(MT6331_PMIC_REG_BASE+0x0004))
#define MT6331_STRUP_CON4         ((UINT32)(MT6331_PMIC_REG_BASE+0x0006))
#define MT6331_STRUP_CON5         ((UINT32)(MT6331_PMIC_REG_BASE+0x0008))
#define MT6331_STRUP_CON6         ((UINT32)(MT6331_PMIC_REG_BASE+0x000A))
#define MT6331_STRUP_CON7         ((UINT32)(MT6331_PMIC_REG_BASE+0x000C))
#define MT6331_STRUP_CON8         ((UINT32)(MT6331_PMIC_REG_BASE+0x000E))
#define MT6331_STRUP_CON9         ((UINT32)(MT6331_PMIC_REG_BASE+0x0010))
#define MT6331_STRUP_CON10        ((UINT32)(MT6331_PMIC_REG_BASE+0x0012))
#define MT6331_STRUP_CON11        ((UINT32)(MT6331_PMIC_REG_BASE+0x0014))
#define MT6331_STRUP_CON12        ((UINT32)(MT6331_PMIC_REG_BASE+0x0016))
#define MT6331_STRUP_CON13        ((UINT32)(MT6331_PMIC_REG_BASE+0x0018))
#define MT6331_STRUP_CON14        ((UINT32)(MT6331_PMIC_REG_BASE+0x001A))
#define MT6331_STRUP_CON15        ((UINT32)(MT6331_PMIC_REG_BASE+0x001C))
#define MT6331_STRUP_CON16        ((UINT32)(MT6331_PMIC_REG_BASE+0x001E))
#define MT6331_STRUP_CON17        ((UINT32)(MT6331_PMIC_REG_BASE+0x0020))
#define MT6331_STRUP_CON18        ((UINT32)(MT6331_PMIC_REG_BASE+0x0022))
#define MT6331_HWCID              ((UINT32)(MT6331_PMIC_REG_BASE+0x0100))
#define MT6331_SWCID              ((UINT32)(MT6331_PMIC_REG_BASE+0x0102))
#define MT6331_EXT_PMIC_STATUS    ((UINT32)(MT6331_PMIC_REG_BASE+0x0104))
#define MT6331_TOP_CON            ((UINT32)(MT6331_PMIC_REG_BASE+0x0106))
#define MT6331_TEST_OUT           ((UINT32)(MT6331_PMIC_REG_BASE+0x0108))
#define MT6331_TEST_CON0          ((UINT32)(MT6331_PMIC_REG_BASE+0x010A))
#define MT6331_TEST_CON1          ((UINT32)(MT6331_PMIC_REG_BASE+0x010C))
#define MT6331_TESTMODE_SW        ((UINT32)(MT6331_PMIC_REG_BASE+0x010E))
#define MT6331_EN_STATUS0         ((UINT32)(MT6331_PMIC_REG_BASE+0x0110))
#define MT6331_EN_STATUS1         ((UINT32)(MT6331_PMIC_REG_BASE+0x0112))
#define MT6331_EN_STATUS2         ((UINT32)(MT6331_PMIC_REG_BASE+0x0114))
#define MT6331_OCSTATUS0          ((UINT32)(MT6331_PMIC_REG_BASE+0x0116))
#define MT6331_OCSTATUS1          ((UINT32)(MT6331_PMIC_REG_BASE+0x0118))
#define MT6331_OCSTATUS2          ((UINT32)(MT6331_PMIC_REG_BASE+0x011A))
#define MT6331_PGSTATUS           ((UINT32)(MT6331_PMIC_REG_BASE+0x011C))
#define MT6331_TOPSTATUS          ((UINT32)(MT6331_PMIC_REG_BASE+0x011E))
#define MT6331_TDSEL_CON          ((UINT32)(MT6331_PMIC_REG_BASE+0x0120))
#define MT6331_RDSEL_CON          ((UINT32)(MT6331_PMIC_REG_BASE+0x0122))
#define MT6331_SMT_CON0           ((UINT32)(MT6331_PMIC_REG_BASE+0x0124))
#define MT6331_SMT_CON1           ((UINT32)(MT6331_PMIC_REG_BASE+0x0126))
#define MT6331_SMT_CON2           ((UINT32)(MT6331_PMIC_REG_BASE+0x0128))
#define MT6331_DRV_CON0           ((UINT32)(MT6331_PMIC_REG_BASE+0x012A))
#define MT6331_DRV_CON1           ((UINT32)(MT6331_PMIC_REG_BASE+0x012C))
#define MT6331_DRV_CON2           ((UINT32)(MT6331_PMIC_REG_BASE+0x012E))
#define MT6331_DRV_CON3           ((UINT32)(MT6331_PMIC_REG_BASE+0x0130))
#define MT6331_TOP_STATUS         ((UINT32)(MT6331_PMIC_REG_BASE+0x0132))
#define MT6331_TOP_STATUS_SET     ((UINT32)(MT6331_PMIC_REG_BASE+0x0134))
#define MT6331_TOP_STATUS_CLR     ((UINT32)(MT6331_PMIC_REG_BASE+0x0136))
#define MT6331_TOP_CKPDN_CON0     ((UINT32)(MT6331_PMIC_REG_BASE+0x0138))
#define MT6331_TOP_CKPDN_CON0_SET ((UINT32)(MT6331_PMIC_REG_BASE+0x013A))
#define MT6331_TOP_CKPDN_CON0_CLR ((UINT32)(MT6331_PMIC_REG_BASE+0x013C))
#define MT6331_TOP_CKPDN_CON1     ((UINT32)(MT6331_PMIC_REG_BASE+0x013E))
#define MT6331_TOP_CKPDN_CON1_SET ((UINT32)(MT6331_PMIC_REG_BASE+0x0140))
#define MT6331_TOP_CKPDN_CON1_CLR ((UINT32)(MT6331_PMIC_REG_BASE+0x0142))
#define MT6331_TOP_CKPDN_CON2     ((UINT32)(MT6331_PMIC_REG_BASE+0x0144))
#define MT6331_TOP_CKPDN_CON2_SET ((UINT32)(MT6331_PMIC_REG_BASE+0x0146))
#define MT6331_TOP_CKPDN_CON2_CLR ((UINT32)(MT6331_PMIC_REG_BASE+0x0148))
#define MT6331_TOP_CKSEL_CON      ((UINT32)(MT6331_PMIC_REG_BASE+0x014A))
#define MT6331_TOP_CKSEL_CON_SET  ((UINT32)(MT6331_PMIC_REG_BASE+0x014C))
#define MT6331_TOP_CKSEL_CON_CLR  ((UINT32)(MT6331_PMIC_REG_BASE+0x014E))
#define MT6331_TOP_CKHWEN_CON     ((UINT32)(MT6331_PMIC_REG_BASE+0x0150))
#define MT6331_TOP_CKHWEN_CON_SET ((UINT32)(MT6331_PMIC_REG_BASE+0x0152))
#define MT6331_TOP_CKHWEN_CON_CLR ((UINT32)(MT6331_PMIC_REG_BASE+0x0154))
#define MT6331_TOP_CKTST_CON0     ((UINT32)(MT6331_PMIC_REG_BASE+0x0156))
#define MT6331_TOP_CKTST_CON1     ((UINT32)(MT6331_PMIC_REG_BASE+0x0158))
#define MT6331_TOP_CLKSQ          ((UINT32)(MT6331_PMIC_REG_BASE+0x015A))
#define MT6331_TOP_CLKSQ_SET      ((UINT32)(MT6331_PMIC_REG_BASE+0x015C))
#define MT6331_TOP_CLKSQ_CLR      ((UINT32)(MT6331_PMIC_REG_BASE+0x015E))
#define MT6331_TOP_RST_CON        ((UINT32)(MT6331_PMIC_REG_BASE+0x0160))
#define MT6331_TOP_RST_CON_SET    ((UINT32)(MT6331_PMIC_REG_BASE+0x0162))
#define MT6331_TOP_RST_CON_CLR    ((UINT32)(MT6331_PMIC_REG_BASE+0x0164))
#define MT6331_TOP_RST_MISC       ((UINT32)(MT6331_PMIC_REG_BASE+0x0166))
#define MT6331_TOP_RST_MISC_SET   ((UINT32)(MT6331_PMIC_REG_BASE+0x0168))
#define MT6331_TOP_RST_MISC_CLR   ((UINT32)(MT6331_PMIC_REG_BASE+0x016A))
#define MT6331_INT_CON0           ((UINT32)(MT6331_PMIC_REG_BASE+0x016C))
#define MT6331_INT_CON0_SET       ((UINT32)(MT6331_PMIC_REG_BASE+0x016E))
#define MT6331_INT_CON0_CLR       ((UINT32)(MT6331_PMIC_REG_BASE+0x0170))
#define MT6331_INT_CON1           ((UINT32)(MT6331_PMIC_REG_BASE+0x0172))
#define MT6331_INT_CON1_SET       ((UINT32)(MT6331_PMIC_REG_BASE+0x0174))
#define MT6331_INT_CON1_CLR       ((UINT32)(MT6331_PMIC_REG_BASE+0x0176))
#define MT6331_INT_MISC_CON       ((UINT32)(MT6331_PMIC_REG_BASE+0x0178))
#define MT6331_INT_MISC_CON_SET   ((UINT32)(MT6331_PMIC_REG_BASE+0x017A))
#define MT6331_INT_MISC_CON_CLR   ((UINT32)(MT6331_PMIC_REG_BASE+0x017C))
#define MT6331_INT_STATUS0        ((UINT32)(MT6331_PMIC_REG_BASE+0x017E))
#define MT6331_INT_STATUS1        ((UINT32)(MT6331_PMIC_REG_BASE+0x0180))
#define MT6331_OC_GEAR_0          ((UINT32)(MT6331_PMIC_REG_BASE+0x0182))
#define MT6331_FQMTR_CON0         ((UINT32)(MT6331_PMIC_REG_BASE+0x0184))
#define MT6331_FQMTR_CON1         ((UINT32)(MT6331_PMIC_REG_BASE+0x0186))
#define MT6331_FQMTR_CON2         ((UINT32)(MT6331_PMIC_REG_BASE+0x0188))
#define MT6331_RG_SPI_CON         ((UINT32)(MT6331_PMIC_REG_BASE+0x018A))
#define MT6331_DEW_DIO_EN         ((UINT32)(MT6331_PMIC_REG_BASE+0x018C))
#define MT6331_DEW_READ_TEST      ((UINT32)(MT6331_PMIC_REG_BASE+0x018E))
#define MT6331_DEW_WRITE_TEST     ((UINT32)(MT6331_PMIC_REG_BASE+0x0190))
#define MT6331_DEW_CRC_SWRST      ((UINT32)(MT6331_PMIC_REG_BASE+0x0192))
#define MT6331_DEW_CRC_EN         ((UINT32)(MT6331_PMIC_REG_BASE+0x0194))
#define MT6331_DEW_CRC_VAL        ((UINT32)(MT6331_PMIC_REG_BASE+0x0196))
#define MT6331_DEW_DBG_MON_SEL    ((UINT32)(MT6331_PMIC_REG_BASE+0x0198))
#define MT6331_DEW_CIPHER_KEY_SEL ((UINT32)(MT6331_PMIC_REG_BASE+0x019A))
#define MT6331_DEW_CIPHER_IV_SEL  ((UINT32)(MT6331_PMIC_REG_BASE+0x019C))
#define MT6331_DEW_CIPHER_EN      ((UINT32)(MT6331_PMIC_REG_BASE+0x019E))
#define MT6331_DEW_CIPHER_RDY     ((UINT32)(MT6331_PMIC_REG_BASE+0x01A0))
#define MT6331_DEW_CIPHER_MODE    ((UINT32)(MT6331_PMIC_REG_BASE+0x01A2))
#define MT6331_DEW_CIPHER_SWRST   ((UINT32)(MT6331_PMIC_REG_BASE+0x01A4))
#define MT6331_DEW_RDDMY_NO       ((UINT32)(MT6331_PMIC_REG_BASE+0x01A6))
#define MT6331_INT_TYPE_CON0      ((UINT32)(MT6331_PMIC_REG_BASE+0x01A8))
#define MT6331_INT_TYPE_CON0_SET  ((UINT32)(MT6331_PMIC_REG_BASE+0x01AA))
#define MT6331_INT_TYPE_CON0_CLR  ((UINT32)(MT6331_PMIC_REG_BASE+0x01AC))
#define MT6331_INT_TYPE_CON1      ((UINT32)(MT6331_PMIC_REG_BASE+0x01AE))
#define MT6331_INT_TYPE_CON1_SET  ((UINT32)(MT6331_PMIC_REG_BASE+0x01B0))
#define MT6331_INT_TYPE_CON1_CLR  ((UINT32)(MT6331_PMIC_REG_BASE+0x01B2))
#define MT6331_INT_STA            ((UINT32)(MT6331_PMIC_REG_BASE+0x01B4))
#define MT6331_BUCK_ALL_CON0      ((UINT32)(MT6331_PMIC_REG_BASE+0x0200))
#define MT6331_BUCK_ALL_CON1      ((UINT32)(MT6331_PMIC_REG_BASE+0x0202))
#define MT6331_BUCK_ALL_CON2      ((UINT32)(MT6331_PMIC_REG_BASE+0x0204))
#define MT6331_BUCK_ALL_CON3      ((UINT32)(MT6331_PMIC_REG_BASE+0x0206))
#define MT6331_BUCK_ALL_CON4      ((UINT32)(MT6331_PMIC_REG_BASE+0x0208))
#define MT6331_BUCK_ALL_CON5      ((UINT32)(MT6331_PMIC_REG_BASE+0x020A))
#define MT6331_BUCK_ALL_CON6      ((UINT32)(MT6331_PMIC_REG_BASE+0x020C))
#define MT6331_BUCK_ALL_CON7      ((UINT32)(MT6331_PMIC_REG_BASE+0x020E))
#define MT6331_BUCK_ALL_CON8      ((UINT32)(MT6331_PMIC_REG_BASE+0x0210))
#define MT6331_BUCK_ALL_CON9      ((UINT32)(MT6331_PMIC_REG_BASE+0x0212))
#define MT6331_BUCK_ALL_CON10     ((UINT32)(MT6331_PMIC_REG_BASE+0x0214))
#define MT6331_BUCK_ALL_CON11     ((UINT32)(MT6331_PMIC_REG_BASE+0x0216))
#define MT6331_BUCK_ALL_CON12     ((UINT32)(MT6331_PMIC_REG_BASE+0x0218))
#define MT6331_BUCK_ALL_CON13     ((UINT32)(MT6331_PMIC_REG_BASE+0x021A))
#define MT6331_BUCK_ALL_CON14     ((UINT32)(MT6331_PMIC_REG_BASE+0x021C))
#define MT6331_BUCK_ALL_CON15     ((UINT32)(MT6331_PMIC_REG_BASE+0x021E))
#define MT6331_BUCK_ALL_CON16     ((UINT32)(MT6331_PMIC_REG_BASE+0x0220))
#define MT6331_BUCK_ALL_CON17     ((UINT32)(MT6331_PMIC_REG_BASE+0x0222))
#define MT6331_BUCK_ALL_CON18     ((UINT32)(MT6331_PMIC_REG_BASE+0x0224))
#define MT6331_BUCK_ALL_CON19     ((UINT32)(MT6331_PMIC_REG_BASE+0x0226))
#define MT6331_BUCK_ALL_CON20     ((UINT32)(MT6331_PMIC_REG_BASE+0x0228))
#define MT6331_BUCK_ALL_CON21     ((UINT32)(MT6331_PMIC_REG_BASE+0x022A))
#define MT6331_BUCK_ALL_CON22     ((UINT32)(MT6331_PMIC_REG_BASE+0x022C))
#define MT6331_BUCK_ALL_CON23     ((UINT32)(MT6331_PMIC_REG_BASE+0x022E))
#define MT6331_BUCK_ALL_CON24     ((UINT32)(MT6331_PMIC_REG_BASE+0x0230))
#define MT6331_BUCK_ALL_CON25     ((UINT32)(MT6331_PMIC_REG_BASE+0x0232))
#define MT6331_BUCK_ALL_CON26     ((UINT32)(MT6331_PMIC_REG_BASE+0x0234))
#define MT6331_VDVFS11_CON0       ((UINT32)(MT6331_PMIC_REG_BASE+0x0236))
#define MT6331_VDVFS11_CON1       ((UINT32)(MT6331_PMIC_REG_BASE+0x0238))
#define MT6331_VDVFS11_CON2       ((UINT32)(MT6331_PMIC_REG_BASE+0x023A))
#define MT6331_VDVFS11_CON3       ((UINT32)(MT6331_PMIC_REG_BASE+0x023C))
#define MT6331_VDVFS11_CON4       ((UINT32)(MT6331_PMIC_REG_BASE+0x023E))
#define MT6331_VDVFS11_CON5       ((UINT32)(MT6331_PMIC_REG_BASE+0x0240))
#define MT6331_VDVFS11_CON6       ((UINT32)(MT6331_PMIC_REG_BASE+0x0242))
#define MT6331_VDVFS11_CON7       ((UINT32)(MT6331_PMIC_REG_BASE+0x0244))
#define MT6331_VDVFS11_CON8       ((UINT32)(MT6331_PMIC_REG_BASE+0x0246))
#define MT6331_VDVFS11_CON9       ((UINT32)(MT6331_PMIC_REG_BASE+0x0248))
#define MT6331_VDVFS11_CON10      ((UINT32)(MT6331_PMIC_REG_BASE+0x024A))
#define MT6331_VDVFS11_CON11      ((UINT32)(MT6331_PMIC_REG_BASE+0x024C))
#define MT6331_VDVFS11_CON12      ((UINT32)(MT6331_PMIC_REG_BASE+0x024E))
#define MT6331_VDVFS11_CON13      ((UINT32)(MT6331_PMIC_REG_BASE+0x0250))
#define MT6331_VDVFS11_CON14      ((UINT32)(MT6331_PMIC_REG_BASE+0x0252))
#define MT6331_VDVFS11_CON18      ((UINT32)(MT6331_PMIC_REG_BASE+0x025A))
#define MT6331_VDVFS11_CON19      ((UINT32)(MT6331_PMIC_REG_BASE+0x025C))
#define MT6331_VDVFS11_CON20      ((UINT32)(MT6331_PMIC_REG_BASE+0x025E))
#define MT6331_VDVFS11_CON21      ((UINT32)(MT6331_PMIC_REG_BASE+0x0260))
#define MT6331_VDVFS11_CON22      ((UINT32)(MT6331_PMIC_REG_BASE+0x0262))
#define MT6331_VDVFS11_CON23      ((UINT32)(MT6331_PMIC_REG_BASE+0x0264))
#define MT6331_VDVFS11_CON24      ((UINT32)(MT6331_PMIC_REG_BASE+0x0266))
#define MT6331_VDVFS11_CON25      ((UINT32)(MT6331_PMIC_REG_BASE+0x0268))
#define MT6331_VDVFS11_CON26      ((UINT32)(MT6331_PMIC_REG_BASE+0x026A))
#define MT6331_VDVFS11_CON27      ((UINT32)(MT6331_PMIC_REG_BASE+0x026C))
#define MT6331_VDVFS12_CON0       ((UINT32)(MT6331_PMIC_REG_BASE+0x026E))
#define MT6331_VDVFS12_CON1       ((UINT32)(MT6331_PMIC_REG_BASE+0x0270))
#define MT6331_VDVFS12_CON2       ((UINT32)(MT6331_PMIC_REG_BASE+0x0272))
#define MT6331_VDVFS12_CON3       ((UINT32)(MT6331_PMIC_REG_BASE+0x0274))
#define MT6331_VDVFS12_CON4       ((UINT32)(MT6331_PMIC_REG_BASE+0x0276))
#define MT6331_VDVFS12_CON5       ((UINT32)(MT6331_PMIC_REG_BASE+0x0278))
#define MT6331_VDVFS12_CON6       ((UINT32)(MT6331_PMIC_REG_BASE+0x027A))
#define MT6331_VDVFS12_CON7       ((UINT32)(MT6331_PMIC_REG_BASE+0x027C))
#define MT6331_VDVFS12_CON8       ((UINT32)(MT6331_PMIC_REG_BASE+0x027E))
#define MT6331_VDVFS12_CON9       ((UINT32)(MT6331_PMIC_REG_BASE+0x0280))
#define MT6331_VDVFS12_CON10      ((UINT32)(MT6331_PMIC_REG_BASE+0x0282))
#define MT6331_VDVFS12_CON11      ((UINT32)(MT6331_PMIC_REG_BASE+0x0284))
#define MT6331_VDVFS12_CON12      ((UINT32)(MT6331_PMIC_REG_BASE+0x0286))
#define MT6331_VDVFS12_CON13      ((UINT32)(MT6331_PMIC_REG_BASE+0x0288))
#define MT6331_VDVFS12_CON14      ((UINT32)(MT6331_PMIC_REG_BASE+0x028A))
#define MT6331_VDVFS12_CON18      ((UINT32)(MT6331_PMIC_REG_BASE+0x0292))
#define MT6331_VDVFS12_CON19      ((UINT32)(MT6331_PMIC_REG_BASE+0x0294))
#define MT6331_VDVFS12_CON20      ((UINT32)(MT6331_PMIC_REG_BASE+0x0296))
#define MT6331_VDVFS13_CON0       ((UINT32)(MT6331_PMIC_REG_BASE+0x0298))
#define MT6331_VDVFS13_CON1       ((UINT32)(MT6331_PMIC_REG_BASE+0x029A))
#define MT6331_VDVFS13_CON2       ((UINT32)(MT6331_PMIC_REG_BASE+0x029C))
#define MT6331_VDVFS13_CON3       ((UINT32)(MT6331_PMIC_REG_BASE+0x029E))
#define MT6331_VDVFS13_CON4       ((UINT32)(MT6331_PMIC_REG_BASE+0x02A0))
#define MT6331_VDVFS13_CON5       ((UINT32)(MT6331_PMIC_REG_BASE+0x02A2))
#define MT6331_VDVFS13_CON6       ((UINT32)(MT6331_PMIC_REG_BASE+0x02A4))
#define MT6331_VDVFS13_CON7       ((UINT32)(MT6331_PMIC_REG_BASE+0x02A6))
#define MT6331_VDVFS13_CON8       ((UINT32)(MT6331_PMIC_REG_BASE+0x02A8))
#define MT6331_VDVFS13_CON9       ((UINT32)(MT6331_PMIC_REG_BASE+0x02AA))
#define MT6331_VDVFS13_CON10      ((UINT32)(MT6331_PMIC_REG_BASE+0x02AC))
#define MT6331_VDVFS13_CON11      ((UINT32)(MT6331_PMIC_REG_BASE+0x02AE))
#define MT6331_VDVFS13_CON12      ((UINT32)(MT6331_PMIC_REG_BASE+0x02B0))
#define MT6331_VDVFS13_CON13      ((UINT32)(MT6331_PMIC_REG_BASE+0x02B2))
#define MT6331_VDVFS13_CON14      ((UINT32)(MT6331_PMIC_REG_BASE+0x02B4))
#define MT6331_VDVFS13_CON18      ((UINT32)(MT6331_PMIC_REG_BASE+0x02BC))
#define MT6331_VDVFS13_CON19      ((UINT32)(MT6331_PMIC_REG_BASE+0x02BE))
#define MT6331_VDVFS13_CON20      ((UINT32)(MT6331_PMIC_REG_BASE+0x02C0))
#define MT6331_VDVFS14_CON0       ((UINT32)(MT6331_PMIC_REG_BASE+0x02C2))
#define MT6331_VDVFS14_CON1       ((UINT32)(MT6331_PMIC_REG_BASE+0x02C4))
#define MT6331_VDVFS14_CON2       ((UINT32)(MT6331_PMIC_REG_BASE+0x02C6))
#define MT6331_VDVFS14_CON3       ((UINT32)(MT6331_PMIC_REG_BASE+0x02C8))
#define MT6331_VDVFS14_CON4       ((UINT32)(MT6331_PMIC_REG_BASE+0x02CA))
#define MT6331_VDVFS14_CON5       ((UINT32)(MT6331_PMIC_REG_BASE+0x02CC))
#define MT6331_VDVFS14_CON6       ((UINT32)(MT6331_PMIC_REG_BASE+0x02CE))
#define MT6331_VDVFS14_CON7       ((UINT32)(MT6331_PMIC_REG_BASE+0x02D0))
#define MT6331_VDVFS14_CON8       ((UINT32)(MT6331_PMIC_REG_BASE+0x02D2))
#define MT6331_VDVFS14_CON9       ((UINT32)(MT6331_PMIC_REG_BASE+0x02D4))
#define MT6331_VDVFS14_CON10      ((UINT32)(MT6331_PMIC_REG_BASE+0x02D6))
#define MT6331_VDVFS14_CON11      ((UINT32)(MT6331_PMIC_REG_BASE+0x02D8))
#define MT6331_VDVFS14_CON12      ((UINT32)(MT6331_PMIC_REG_BASE+0x02DA))
#define MT6331_VDVFS14_CON13      ((UINT32)(MT6331_PMIC_REG_BASE+0x02DC))
#define MT6331_VDVFS14_CON14      ((UINT32)(MT6331_PMIC_REG_BASE+0x02DE))
#define MT6331_VDVFS14_CON18      ((UINT32)(MT6331_PMIC_REG_BASE+0x02E6))
#define MT6331_VDVFS14_CON19      ((UINT32)(MT6331_PMIC_REG_BASE+0x02E8))
#define MT6331_VDVFS14_CON20      ((UINT32)(MT6331_PMIC_REG_BASE+0x02EA))
#define MT6331_VGPU_CON0          ((UINT32)(MT6331_PMIC_REG_BASE+0x0300))
#define MT6331_VGPU_CON1          ((UINT32)(MT6331_PMIC_REG_BASE+0x0302))
#define MT6331_VGPU_CON2          ((UINT32)(MT6331_PMIC_REG_BASE+0x0304))
#define MT6331_VGPU_CON3          ((UINT32)(MT6331_PMIC_REG_BASE+0x0306))
#define MT6331_VGPU_CON4          ((UINT32)(MT6331_PMIC_REG_BASE+0x0308))
#define MT6331_VGPU_CON5          ((UINT32)(MT6331_PMIC_REG_BASE+0x030A))
#define MT6331_VGPU_CON6          ((UINT32)(MT6331_PMIC_REG_BASE+0x030C))
#define MT6331_VGPU_CON7          ((UINT32)(MT6331_PMIC_REG_BASE+0x030E))
#define MT6331_VGPU_CON8          ((UINT32)(MT6331_PMIC_REG_BASE+0x0310))
#define MT6331_VGPU_CON9          ((UINT32)(MT6331_PMIC_REG_BASE+0x0312))
#define MT6331_VGPU_CON10         ((UINT32)(MT6331_PMIC_REG_BASE+0x0314))
#define MT6331_VGPU_CON11         ((UINT32)(MT6331_PMIC_REG_BASE+0x0316))
#define MT6331_VGPU_CON12         ((UINT32)(MT6331_PMIC_REG_BASE+0x0318))
#define MT6331_VGPU_CON13         ((UINT32)(MT6331_PMIC_REG_BASE+0x031A))
#define MT6331_VGPU_CON14         ((UINT32)(MT6331_PMIC_REG_BASE+0x031C))
#define MT6331_VGPU_CON15         ((UINT32)(MT6331_PMIC_REG_BASE+0x031E))
#define MT6331_VGPU_CON16         ((UINT32)(MT6331_PMIC_REG_BASE+0x0320))
#define MT6331_VGPU_CON17         ((UINT32)(MT6331_PMIC_REG_BASE+0x0322))
#define MT6331_VGPU_CON18         ((UINT32)(MT6331_PMIC_REG_BASE+0x0324))
#define MT6331_VGPU_CON19         ((UINT32)(MT6331_PMIC_REG_BASE+0x0326))
#define MT6331_VGPU_CON20         ((UINT32)(MT6331_PMIC_REG_BASE+0x0328))
#define MT6331_VCORE1_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x032A))
#define MT6331_VCORE1_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x032C))
#define MT6331_VCORE1_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x032E))
#define MT6331_VCORE1_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0330))
#define MT6331_VCORE1_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0332))
#define MT6331_VCORE1_CON5        ((UINT32)(MT6331_PMIC_REG_BASE+0x0334))
#define MT6331_VCORE1_CON6        ((UINT32)(MT6331_PMIC_REG_BASE+0x0336))
#define MT6331_VCORE1_CON7        ((UINT32)(MT6331_PMIC_REG_BASE+0x0338))
#define MT6331_VCORE1_CON8        ((UINT32)(MT6331_PMIC_REG_BASE+0x033A))
#define MT6331_VCORE1_CON9        ((UINT32)(MT6331_PMIC_REG_BASE+0x033C))
#define MT6331_VCORE1_CON10       ((UINT32)(MT6331_PMIC_REG_BASE+0x033E))
#define MT6331_VCORE1_CON11       ((UINT32)(MT6331_PMIC_REG_BASE+0x0340))
#define MT6331_VCORE1_CON12       ((UINT32)(MT6331_PMIC_REG_BASE+0x0342))
#define MT6331_VCORE1_CON13       ((UINT32)(MT6331_PMIC_REG_BASE+0x0344))
#define MT6331_VCORE1_CON14       ((UINT32)(MT6331_PMIC_REG_BASE+0x0346))
#define MT6331_VCORE1_CON15       ((UINT32)(MT6331_PMIC_REG_BASE+0x0348))
#define MT6331_VCORE1_CON16       ((UINT32)(MT6331_PMIC_REG_BASE+0x034A))
#define MT6331_VCORE1_CON17       ((UINT32)(MT6331_PMIC_REG_BASE+0x034C))
#define MT6331_VCORE1_CON18       ((UINT32)(MT6331_PMIC_REG_BASE+0x034E))
#define MT6331_VCORE1_CON19       ((UINT32)(MT6331_PMIC_REG_BASE+0x0350))
#define MT6331_VCORE1_CON20       ((UINT32)(MT6331_PMIC_REG_BASE+0x0352))
#define MT6331_VCORE2_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0354))
#define MT6331_VCORE2_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x0356))
#define MT6331_VCORE2_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0358))
#define MT6331_VCORE2_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x035A))
#define MT6331_VCORE2_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x035C))
#define MT6331_VCORE2_CON5        ((UINT32)(MT6331_PMIC_REG_BASE+0x035E))
#define MT6331_VCORE2_CON6        ((UINT32)(MT6331_PMIC_REG_BASE+0x0360))
#define MT6331_VCORE2_CON7        ((UINT32)(MT6331_PMIC_REG_BASE+0x0362))
#define MT6331_VCORE2_CON8        ((UINT32)(MT6331_PMIC_REG_BASE+0x0364))
#define MT6331_VCORE2_CON9        ((UINT32)(MT6331_PMIC_REG_BASE+0x0366))
#define MT6331_VCORE2_CON10       ((UINT32)(MT6331_PMIC_REG_BASE+0x0368))
#define MT6331_VCORE2_CON11       ((UINT32)(MT6331_PMIC_REG_BASE+0x036A))
#define MT6331_VCORE2_CON12       ((UINT32)(MT6331_PMIC_REG_BASE+0x036C))
#define MT6331_VCORE2_CON13       ((UINT32)(MT6331_PMIC_REG_BASE+0x036E))
#define MT6331_VCORE2_CON14       ((UINT32)(MT6331_PMIC_REG_BASE+0x0370))
#define MT6331_VCORE2_CON15       ((UINT32)(MT6331_PMIC_REG_BASE+0x0372))
#define MT6331_VCORE2_CON16       ((UINT32)(MT6331_PMIC_REG_BASE+0x0374))
#define MT6331_VCORE2_CON17       ((UINT32)(MT6331_PMIC_REG_BASE+0x0376))
#define MT6331_VCORE2_CON18       ((UINT32)(MT6331_PMIC_REG_BASE+0x0378))
#define MT6331_VCORE2_CON19       ((UINT32)(MT6331_PMIC_REG_BASE+0x037A))
#define MT6331_VCORE2_CON20       ((UINT32)(MT6331_PMIC_REG_BASE+0x037C))
#define MT6331_VCORE2_CON21       ((UINT32)(MT6331_PMIC_REG_BASE+0x037E))
#define MT6331_VIO18_CON0         ((UINT32)(MT6331_PMIC_REG_BASE+0x0380))
#define MT6331_VIO18_CON1         ((UINT32)(MT6331_PMIC_REG_BASE+0x0382))
#define MT6331_VIO18_CON2         ((UINT32)(MT6331_PMIC_REG_BASE+0x0384))
#define MT6331_VIO18_CON3         ((UINT32)(MT6331_PMIC_REG_BASE+0x0386))
#define MT6331_VIO18_CON4         ((UINT32)(MT6331_PMIC_REG_BASE+0x0388))
#define MT6331_VIO18_CON5         ((UINT32)(MT6331_PMIC_REG_BASE+0x038A))
#define MT6331_VIO18_CON6         ((UINT32)(MT6331_PMIC_REG_BASE+0x038C))
#define MT6331_VIO18_CON7         ((UINT32)(MT6331_PMIC_REG_BASE+0x038E))
#define MT6331_VIO18_CON8         ((UINT32)(MT6331_PMIC_REG_BASE+0x0390))
#define MT6331_VIO18_CON9         ((UINT32)(MT6331_PMIC_REG_BASE+0x0392))
#define MT6331_VIO18_CON10        ((UINT32)(MT6331_PMIC_REG_BASE+0x0394))
#define MT6331_VIO18_CON11        ((UINT32)(MT6331_PMIC_REG_BASE+0x0396))
#define MT6331_VIO18_CON12        ((UINT32)(MT6331_PMIC_REG_BASE+0x0398))
#define MT6331_VIO18_CON13        ((UINT32)(MT6331_PMIC_REG_BASE+0x039A))
#define MT6331_VIO18_CON14        ((UINT32)(MT6331_PMIC_REG_BASE+0x039C))
#define MT6331_VIO18_CON15        ((UINT32)(MT6331_PMIC_REG_BASE+0x039E))
#define MT6331_VIO18_CON16        ((UINT32)(MT6331_PMIC_REG_BASE+0x03A0))
#define MT6331_VIO18_CON17        ((UINT32)(MT6331_PMIC_REG_BASE+0x03A2))
#define MT6331_VIO18_CON18        ((UINT32)(MT6331_PMIC_REG_BASE+0x03A4))
#define MT6331_VIO18_CON19        ((UINT32)(MT6331_PMIC_REG_BASE+0x03A6))
#define MT6331_VIO18_CON20        ((UINT32)(MT6331_PMIC_REG_BASE+0x03A8))
#define MT6331_BUCK_K_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x03AA))
#define MT6331_BUCK_K_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x03AC))
#define MT6331_BUCK_K_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x03AE))
#define MT6331_BUCK_K_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x03B0))
#define MT6331_ZCD_CON0           ((UINT32)(MT6331_PMIC_REG_BASE+0x0400))
#define MT6331_ZCD_CON1           ((UINT32)(MT6331_PMIC_REG_BASE+0x0402))
#define MT6331_ZCD_CON2           ((UINT32)(MT6331_PMIC_REG_BASE+0x0404))
#define MT6331_ZCD_CON3           ((UINT32)(MT6331_PMIC_REG_BASE+0x0406))
#define MT6331_ZCD_CON4           ((UINT32)(MT6331_PMIC_REG_BASE+0x0408))
#define MT6331_ZCD_CON5           ((UINT32)(MT6331_PMIC_REG_BASE+0x040A))
#define MT6331_ISINK0_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x040C))
#define MT6331_ISINK0_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x040E))
#define MT6331_ISINK0_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0410))
#define MT6331_ISINK0_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0412))
#define MT6331_ISINK0_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0414))
#define MT6331_ISINK1_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0416))
#define MT6331_ISINK1_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x0418))
#define MT6331_ISINK1_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x041A))
#define MT6331_ISINK1_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x041C))
#define MT6331_ISINK1_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x041E))
#define MT6331_ISINK2_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0420))
#define MT6331_ISINK2_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x0422))
#define MT6331_ISINK2_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0424))
#define MT6331_ISINK2_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0426))
#define MT6331_ISINK2_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0428))
#define MT6331_ISINK3_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x042A))
#define MT6331_ISINK3_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x042C))
#define MT6331_ISINK3_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x042E))
#define MT6331_ISINK3_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0430))
#define MT6331_ISINK3_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0432))
#define MT6331_ISINK_ANA0         ((UINT32)(MT6331_PMIC_REG_BASE+0x0434))
#define MT6331_ISINK_ANA1         ((UINT32)(MT6331_PMIC_REG_BASE+0x0436))
#define MT6331_ISINK_PHASE_DLY    ((UINT32)(MT6331_PMIC_REG_BASE+0x0438))
#define MT6331_ISINK_EN_CTRL      ((UINT32)(MT6331_PMIC_REG_BASE+0x043A))
#define MT6331_ANALDO_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0500))
#define MT6331_ANALDO_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x0502))
#define MT6331_ANALDO_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0504))
#define MT6331_ANALDO_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0506))
#define MT6331_ANALDO_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0508))
#define MT6331_ANALDO_CON5        ((UINT32)(MT6331_PMIC_REG_BASE+0x050A))
#define MT6331_ANALDO_CON6        ((UINT32)(MT6331_PMIC_REG_BASE+0x050C))
#define MT6331_ANALDO_CON7        ((UINT32)(MT6331_PMIC_REG_BASE+0x050E))
#define MT6331_ANALDO_CON8        ((UINT32)(MT6331_PMIC_REG_BASE+0x0510))
#define MT6331_ANALDO_CON9        ((UINT32)(MT6331_PMIC_REG_BASE+0x0512))
#define MT6331_ANALDO_CON10       ((UINT32)(MT6331_PMIC_REG_BASE+0x0514))
#define MT6331_ANALDO_CON11       ((UINT32)(MT6331_PMIC_REG_BASE+0x0516))
#define MT6331_ANALDO_CON12       ((UINT32)(MT6331_PMIC_REG_BASE+0x0518))
#define MT6331_ANALDO_CON13       ((UINT32)(MT6331_PMIC_REG_BASE+0x051A))
#define MT6331_SYSLDO_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x051C))
#define MT6331_SYSLDO_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x051E))
#define MT6331_SYSLDO_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0520))
#define MT6331_SYSLDO_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0522))
#define MT6331_SYSLDO_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0524))
#define MT6331_SYSLDO_CON5        ((UINT32)(MT6331_PMIC_REG_BASE+0x0526))
#define MT6331_SYSLDO_CON6        ((UINT32)(MT6331_PMIC_REG_BASE+0x0528))
#define MT6331_SYSLDO_CON7        ((UINT32)(MT6331_PMIC_REG_BASE+0x052A))
#define MT6331_SYSLDO_CON8        ((UINT32)(MT6331_PMIC_REG_BASE+0x052C))
#define MT6331_SYSLDO_CON9        ((UINT32)(MT6331_PMIC_REG_BASE+0x052E))
#define MT6331_SYSLDO_CON10       ((UINT32)(MT6331_PMIC_REG_BASE+0x0530))
#define MT6331_SYSLDO_CON11       ((UINT32)(MT6331_PMIC_REG_BASE+0x0532))
#define MT6331_SYSLDO_CON12       ((UINT32)(MT6331_PMIC_REG_BASE+0x0534))
#define MT6331_SYSLDO_CON13       ((UINT32)(MT6331_PMIC_REG_BASE+0x0536))
#define MT6331_SYSLDO_CON14       ((UINT32)(MT6331_PMIC_REG_BASE+0x0538))
#define MT6331_SYSLDO_CON15       ((UINT32)(MT6331_PMIC_REG_BASE+0x053A))
#define MT6331_SYSLDO_CON16       ((UINT32)(MT6331_PMIC_REG_BASE+0x053C))
#define MT6331_SYSLDO_CON17       ((UINT32)(MT6331_PMIC_REG_BASE+0x053E))
#define MT6331_SYSLDO_CON18       ((UINT32)(MT6331_PMIC_REG_BASE+0x0540))
#define MT6331_SYSLDO_CON19       ((UINT32)(MT6331_PMIC_REG_BASE+0x0542))
#define MT6331_SYSLDO_CON20       ((UINT32)(MT6331_PMIC_REG_BASE+0x0544))
#define MT6331_SYSLDO_CON21       ((UINT32)(MT6331_PMIC_REG_BASE+0x0546))
#define MT6331_DIGLDO_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0548))
#define MT6331_DIGLDO_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x054A))
#define MT6331_DIGLDO_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x054C))
#define MT6331_DIGLDO_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x054E))
#define MT6331_DIGLDO_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0550))
#define MT6331_DIGLDO_CON5        ((UINT32)(MT6331_PMIC_REG_BASE+0x0552))
#define MT6331_DIGLDO_CON6        ((UINT32)(MT6331_PMIC_REG_BASE+0x0554))
#define MT6331_DIGLDO_CON7        ((UINT32)(MT6331_PMIC_REG_BASE+0x0556))
#define MT6331_DIGLDO_CON8        ((UINT32)(MT6331_PMIC_REG_BASE+0x0558))
#define MT6331_DIGLDO_CON9        ((UINT32)(MT6331_PMIC_REG_BASE+0x055A))
#define MT6331_DIGLDO_CON10       ((UINT32)(MT6331_PMIC_REG_BASE+0x055C))
#define MT6331_DIGLDO_CON11       ((UINT32)(MT6331_PMIC_REG_BASE+0x055E))
#define MT6331_DIGLDO_CON12       ((UINT32)(MT6331_PMIC_REG_BASE+0x0560))
#define MT6331_DIGLDO_CON13       ((UINT32)(MT6331_PMIC_REG_BASE+0x0562))
#define MT6331_DIGLDO_CON14       ((UINT32)(MT6331_PMIC_REG_BASE+0x0564))
#define MT6331_DIGLDO_CON15       ((UINT32)(MT6331_PMIC_REG_BASE+0x0566))
#define MT6331_DIGLDO_CON16       ((UINT32)(MT6331_PMIC_REG_BASE+0x0568))
#define MT6331_DIGLDO_CON17       ((UINT32)(MT6331_PMIC_REG_BASE+0x056A))
#define MT6331_DIGLDO_CON18       ((UINT32)(MT6331_PMIC_REG_BASE+0x056C))
#define MT6331_DIGLDO_CON19       ((UINT32)(MT6331_PMIC_REG_BASE+0x056E))
#define MT6331_DIGLDO_CON20       ((UINT32)(MT6331_PMIC_REG_BASE+0x0570))
#define MT6331_DIGLDO_CON21       ((UINT32)(MT6331_PMIC_REG_BASE+0x0572))
#define MT6331_DIGLDO_CON22       ((UINT32)(MT6331_PMIC_REG_BASE+0x0574))
#define MT6331_DIGLDO_CON23       ((UINT32)(MT6331_PMIC_REG_BASE+0x0576))
#define MT6331_DIGLDO_CON24       ((UINT32)(MT6331_PMIC_REG_BASE+0x0578))
#define MT6331_DIGLDO_CON25       ((UINT32)(MT6331_PMIC_REG_BASE+0x057A))
#define MT6331_DIGLDO_CON26       ((UINT32)(MT6331_PMIC_REG_BASE+0x057C))
#define MT6331_DIGLDO_CON27       ((UINT32)(MT6331_PMIC_REG_BASE+0x057E))
#define MT6331_DIGLDO_CON28       ((UINT32)(MT6331_PMIC_REG_BASE+0x0580))
#define MT6331_OTP_CON0           ((UINT32)(MT6331_PMIC_REG_BASE+0x0600))
#define MT6331_OTP_CON1           ((UINT32)(MT6331_PMIC_REG_BASE+0x0602))
#define MT6331_OTP_CON2           ((UINT32)(MT6331_PMIC_REG_BASE+0x0604))
#define MT6331_OTP_CON3           ((UINT32)(MT6331_PMIC_REG_BASE+0x0606))
#define MT6331_OTP_CON4           ((UINT32)(MT6331_PMIC_REG_BASE+0x0608))
#define MT6331_OTP_CON5           ((UINT32)(MT6331_PMIC_REG_BASE+0x060A))
#define MT6331_OTP_CON6           ((UINT32)(MT6331_PMIC_REG_BASE+0x060C))
#define MT6331_OTP_CON7           ((UINT32)(MT6331_PMIC_REG_BASE+0x060E))
#define MT6331_OTP_CON8           ((UINT32)(MT6331_PMIC_REG_BASE+0x0610))
#define MT6331_OTP_CON9           ((UINT32)(MT6331_PMIC_REG_BASE+0x0612))
#define MT6331_OTP_CON10          ((UINT32)(MT6331_PMIC_REG_BASE+0x0614))
#define MT6331_OTP_CON11          ((UINT32)(MT6331_PMIC_REG_BASE+0x0616))
#define MT6331_OTP_CON12          ((UINT32)(MT6331_PMIC_REG_BASE+0x0618))
#define MT6331_OTP_CON13          ((UINT32)(MT6331_PMIC_REG_BASE+0x061A))
#define MT6331_OTP_CON14          ((UINT32)(MT6331_PMIC_REG_BASE+0x061C))
#define MT6331_OTP_DOUT_0_15      ((UINT32)(MT6331_PMIC_REG_BASE+0x061E))
#define MT6331_OTP_DOUT_16_31     ((UINT32)(MT6331_PMIC_REG_BASE+0x0620))
#define MT6331_OTP_DOUT_32_47     ((UINT32)(MT6331_PMIC_REG_BASE+0x0622))
#define MT6331_OTP_DOUT_48_63     ((UINT32)(MT6331_PMIC_REG_BASE+0x0624))
#define MT6331_OTP_DOUT_64_79     ((UINT32)(MT6331_PMIC_REG_BASE+0x0626))
#define MT6331_OTP_DOUT_80_95     ((UINT32)(MT6331_PMIC_REG_BASE+0x0628))
#define MT6331_OTP_DOUT_96_111    ((UINT32)(MT6331_PMIC_REG_BASE+0x062A))
#define MT6331_OTP_DOUT_112_127   ((UINT32)(MT6331_PMIC_REG_BASE+0x062C))
#define MT6331_OTP_DOUT_128_143   ((UINT32)(MT6331_PMIC_REG_BASE+0x062E))
#define MT6331_OTP_DOUT_144_159   ((UINT32)(MT6331_PMIC_REG_BASE+0x0630))
#define MT6331_OTP_DOUT_160_175   ((UINT32)(MT6331_PMIC_REG_BASE+0x0632))
#define MT6331_OTP_DOUT_176_191   ((UINT32)(MT6331_PMIC_REG_BASE+0x0634))
#define MT6331_OTP_DOUT_192_207   ((UINT32)(MT6331_PMIC_REG_BASE+0x0636))
#define MT6331_OTP_DOUT_208_223   ((UINT32)(MT6331_PMIC_REG_BASE+0x0638))
#define MT6331_OTP_DOUT_224_239   ((UINT32)(MT6331_PMIC_REG_BASE+0x063A))
#define MT6331_OTP_DOUT_240_255   ((UINT32)(MT6331_PMIC_REG_BASE+0x063C))
#define MT6331_OTP_VAL_0_15       ((UINT32)(MT6331_PMIC_REG_BASE+0x063E))
#define MT6331_OTP_VAL_16_31      ((UINT32)(MT6331_PMIC_REG_BASE+0x0640))
#define MT6331_OTP_VAL_32_47      ((UINT32)(MT6331_PMIC_REG_BASE+0x0642))
#define MT6331_OTP_VAL_48_63      ((UINT32)(MT6331_PMIC_REG_BASE+0x0644))
#define MT6331_OTP_VAL_64_79      ((UINT32)(MT6331_PMIC_REG_BASE+0x0646))
#define MT6331_OTP_VAL_80_95      ((UINT32)(MT6331_PMIC_REG_BASE+0x0648))
#define MT6331_OTP_VAL_96_111     ((UINT32)(MT6331_PMIC_REG_BASE+0x064A))
#define MT6331_OTP_VAL_112_127    ((UINT32)(MT6331_PMIC_REG_BASE+0x064C))
#define MT6331_OTP_VAL_128_143    ((UINT32)(MT6331_PMIC_REG_BASE+0x064E))
#define MT6331_OTP_VAL_144_159    ((UINT32)(MT6331_PMIC_REG_BASE+0x0650))
#define MT6331_OTP_VAL_160_175    ((UINT32)(MT6331_PMIC_REG_BASE+0x0652))
#define MT6331_OTP_VAL_176_191    ((UINT32)(MT6331_PMIC_REG_BASE+0x0654))
#define MT6331_OTP_VAL_192_207    ((UINT32)(MT6331_PMIC_REG_BASE+0x0656))
#define MT6331_OTP_VAL_208_223    ((UINT32)(MT6331_PMIC_REG_BASE+0x0658))
#define MT6331_OTP_VAL_224_239    ((UINT32)(MT6331_PMIC_REG_BASE+0x065A))
#define MT6331_OTP_VAL_240_255    ((UINT32)(MT6331_PMIC_REG_BASE+0x065C))
#define MT6331_RTC_MIX_CON0       ((UINT32)(MT6331_PMIC_REG_BASE+0x065E))
#define MT6331_RTC_MIX_CON1       ((UINT32)(MT6331_PMIC_REG_BASE+0x0660))
#define MT6331_AUDDAC_CFG0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0662))
#define MT6331_AUDBUF_CFG0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0664))
#define MT6331_AUDBUF_CFG1        ((UINT32)(MT6331_PMIC_REG_BASE+0x0666))
#define MT6331_AUDBUF_CFG2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0668))
#define MT6331_AUDBUF_CFG3        ((UINT32)(MT6331_PMIC_REG_BASE+0x066A))
#define MT6331_AUDBUF_CFG4        ((UINT32)(MT6331_PMIC_REG_BASE+0x066C))
#define MT6331_AUDBUF_CFG5        ((UINT32)(MT6331_PMIC_REG_BASE+0x066E))
#define MT6331_AUDBUF_CFG6        ((UINT32)(MT6331_PMIC_REG_BASE+0x0670))
#define MT6331_AUDBUF_CFG7        ((UINT32)(MT6331_PMIC_REG_BASE+0x0672))
#define MT6331_AUDBUF_CFG8        ((UINT32)(MT6331_PMIC_REG_BASE+0x0674))
#define MT6331_IBIASDIST_CFG0     ((UINT32)(MT6331_PMIC_REG_BASE+0x0676))
#define MT6331_AUDCLKGEN_CFG0     ((UINT32)(MT6331_PMIC_REG_BASE+0x0678))
#define MT6331_AUDLDO_CFG0        ((UINT32)(MT6331_PMIC_REG_BASE+0x067A))
#define MT6331_AUDDCDC_CFG0       ((UINT32)(MT6331_PMIC_REG_BASE+0x067C))
#define MT6331_AUDDCDC_CFG1       ((UINT32)(MT6331_PMIC_REG_BASE+0x067E))
#define MT6331_AUDNVREGGLB_CFG0   ((UINT32)(MT6331_PMIC_REG_BASE+0x0680))
#define MT6331_AUD_NCP0           ((UINT32)(MT6331_PMIC_REG_BASE+0x0682))
#define MT6331_AUD_ZCD_CFG0       ((UINT32)(MT6331_PMIC_REG_BASE+0x0684))
#define MT6331_AUDPREAMP_CFG0     ((UINT32)(MT6331_PMIC_REG_BASE+0x0686))
#define MT6331_AUDPREAMP_CFG1     ((UINT32)(MT6331_PMIC_REG_BASE+0x0688))
#define MT6331_AUDPREAMP_CFG2     ((UINT32)(MT6331_PMIC_REG_BASE+0x068A))
#define MT6331_AUDADC_CFG0        ((UINT32)(MT6331_PMIC_REG_BASE+0x068C))
#define MT6331_AUDADC_CFG1        ((UINT32)(MT6331_PMIC_REG_BASE+0x068E))
#define MT6331_AUDADC_CFG2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0690))
#define MT6331_AUDADC_CFG3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0692))
#define MT6331_AUDADC_CFG4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0694))
#define MT6331_AUDADC_CFG5        ((UINT32)(MT6331_PMIC_REG_BASE+0x0696))
#define MT6331_AUDDIGMI_CFG0      ((UINT32)(MT6331_PMIC_REG_BASE+0x0698))
#define MT6331_AUDDIGMI_CFG1      ((UINT32)(MT6331_PMIC_REG_BASE+0x069A))
#define MT6331_AUDMICBIAS_CFG0    ((UINT32)(MT6331_PMIC_REG_BASE+0x069C))
#define MT6331_AUDMICBIAS_CFG1    ((UINT32)(MT6331_PMIC_REG_BASE+0x069E))
#define MT6331_AUDENCSPARE_CFG0   ((UINT32)(MT6331_PMIC_REG_BASE+0x06A0))
#define MT6331_AUDPREAMPGAIN_CFG0 ((UINT32)(MT6331_PMIC_REG_BASE+0x06A2))
#define MT6331_AUDMADPLL_CFG0     ((UINT32)(MT6331_PMIC_REG_BASE+0x06A4))
#define MT6331_AUDMADPLL_CFG1     ((UINT32)(MT6331_PMIC_REG_BASE+0x06A6))
#define MT6331_AUDMADPLL_CFG2     ((UINT32)(MT6331_PMIC_REG_BASE+0x06A8))
#define MT6331_AUDLDO_NVREG_CFG0  ((UINT32)(MT6331_PMIC_REG_BASE+0x06AA))
#define MT6331_AUDLDO_NVREG_CFG1  ((UINT32)(MT6331_PMIC_REG_BASE+0x06AC))
#define MT6331_AUDLDO_NVREG_CFG2  ((UINT32)(MT6331_PMIC_REG_BASE+0x06AE))
#define MT6331_AUXADC_ADC0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0700))
#define MT6331_AUXADC_ADC1        ((UINT32)(MT6331_PMIC_REG_BASE+0x0702))
#define MT6331_AUXADC_ADC2        ((UINT32)(MT6331_PMIC_REG_BASE+0x0704))
#define MT6331_AUXADC_ADC3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0706))
#define MT6331_AUXADC_ADC4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0708))
#define MT6331_AUXADC_ADC5        ((UINT32)(MT6331_PMIC_REG_BASE+0x070A))
#define MT6331_AUXADC_ADC6        ((UINT32)(MT6331_PMIC_REG_BASE+0x070C))
#define MT6331_AUXADC_ADC7        ((UINT32)(MT6331_PMIC_REG_BASE+0x070E))
#define MT6331_AUXADC_ADC8        ((UINT32)(MT6331_PMIC_REG_BASE+0x0710))
#define MT6331_AUXADC_ADC9        ((UINT32)(MT6331_PMIC_REG_BASE+0x0712))
#define MT6331_AUXADC_ADC10       ((UINT32)(MT6331_PMIC_REG_BASE+0x0714))
#define MT6331_AUXADC_ADC11       ((UINT32)(MT6331_PMIC_REG_BASE+0x0716))
#define MT6331_AUXADC_ADC12       ((UINT32)(MT6331_PMIC_REG_BASE+0x0718))
#define MT6331_AUXADC_ADC13       ((UINT32)(MT6331_PMIC_REG_BASE+0x071A))
#define MT6331_AUXADC_ADC14       ((UINT32)(MT6331_PMIC_REG_BASE+0x071C))
#define MT6331_AUXADC_ADC15       ((UINT32)(MT6331_PMIC_REG_BASE+0x071E))
#define MT6331_AUXADC_ADC16       ((UINT32)(MT6331_PMIC_REG_BASE+0x0720))
#define MT6331_AUXADC_ADC17       ((UINT32)(MT6331_PMIC_REG_BASE+0x0722))
#define MT6331_AUXADC_ADC18       ((UINT32)(MT6331_PMIC_REG_BASE+0x0724))
#define MT6331_AUXADC_ADC19       ((UINT32)(MT6331_PMIC_REG_BASE+0x0726))
#define MT6331_AUXADC_STA0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0728))
#define MT6331_AUXADC_STA1        ((UINT32)(MT6331_PMIC_REG_BASE+0x072A))
#define MT6331_AUXADC_RQST0       ((UINT32)(MT6331_PMIC_REG_BASE+0x072C))
#define MT6331_AUXADC_RQST0_SET   ((UINT32)(MT6331_PMIC_REG_BASE+0x072E))
#define MT6331_AUXADC_RQST0_CLR   ((UINT32)(MT6331_PMIC_REG_BASE+0x0730))
#define MT6331_AUXADC_RQST1       ((UINT32)(MT6331_PMIC_REG_BASE+0x0732))
#define MT6331_AUXADC_RQST1_SET   ((UINT32)(MT6331_PMIC_REG_BASE+0x0734))
#define MT6331_AUXADC_RQST1_CLR   ((UINT32)(MT6331_PMIC_REG_BASE+0x0736))
#define MT6331_AUXADC_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x0738))
#define MT6331_AUXADC_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x073A))
#define MT6331_AUXADC_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x073C))
#define MT6331_AUXADC_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x073E))
#define MT6331_AUXADC_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0740))
#define MT6331_AUXADC_CON5        ((UINT32)(MT6331_PMIC_REG_BASE+0x0742))
#define MT6331_AUXADC_CON6        ((UINT32)(MT6331_PMIC_REG_BASE+0x0744))
#define MT6331_AUXADC_CON7        ((UINT32)(MT6331_PMIC_REG_BASE+0x0746))
#define MT6331_AUXADC_CON8        ((UINT32)(MT6331_PMIC_REG_BASE+0x0748))
#define MT6331_AUXADC_CON9        ((UINT32)(MT6331_PMIC_REG_BASE+0x074A))
#define MT6331_AUXADC_CON10       ((UINT32)(MT6331_PMIC_REG_BASE+0x074C))
#define MT6331_AUXADC_CON11       ((UINT32)(MT6331_PMIC_REG_BASE+0x074E))
#define MT6331_AUXADC_CON12       ((UINT32)(MT6331_PMIC_REG_BASE+0x0750))
#define MT6331_AUXADC_CON13       ((UINT32)(MT6331_PMIC_REG_BASE+0x0752))
#define MT6331_AUXADC_CON14       ((UINT32)(MT6331_PMIC_REG_BASE+0x0754))
#define MT6331_AUXADC_CON15       ((UINT32)(MT6331_PMIC_REG_BASE+0x0756))
#define MT6331_AUXADC_CON16       ((UINT32)(MT6331_PMIC_REG_BASE+0x0758))
#define MT6331_AUXADC_CON17       ((UINT32)(MT6331_PMIC_REG_BASE+0x075A))
#define MT6331_AUXADC_CON18       ((UINT32)(MT6331_PMIC_REG_BASE+0x075C))
#define MT6331_AUXADC_CON19       ((UINT32)(MT6331_PMIC_REG_BASE+0x075E))
#define MT6331_AUXADC_CON20       ((UINT32)(MT6331_PMIC_REG_BASE+0x0760))
#define MT6331_AUXADC_CON21       ((UINT32)(MT6331_PMIC_REG_BASE+0x0762))
#define MT6331_AUXADC_CON22       ((UINT32)(MT6331_PMIC_REG_BASE+0x0764))
#define MT6331_AUXADC_CON23       ((UINT32)(MT6331_PMIC_REG_BASE+0x0766))
#define MT6331_AUXADC_CON24       ((UINT32)(MT6331_PMIC_REG_BASE+0x0768))
#define MT6331_AUXADC_CON25       ((UINT32)(MT6331_PMIC_REG_BASE+0x076A))
#define MT6331_AUXADC_CON26       ((UINT32)(MT6331_PMIC_REG_BASE+0x076C))
#define MT6331_AUXADC_CON27       ((UINT32)(MT6331_PMIC_REG_BASE+0x076E))
#define MT6331_AUXADC_CON28       ((UINT32)(MT6331_PMIC_REG_BASE+0x0770))
#define MT6331_AUXADC_CON29       ((UINT32)(MT6331_PMIC_REG_BASE+0x0772))
#define MT6331_AUXADC_CON30       ((UINT32)(MT6331_PMIC_REG_BASE+0x0774))
#define MT6331_AUXADC_CON31       ((UINT32)(MT6331_PMIC_REG_BASE+0x0776))
#define MT6331_AUXADC_CON32       ((UINT32)(MT6331_PMIC_REG_BASE+0x0778))
#define MT6331_ACCDET_CON0        ((UINT32)(MT6331_PMIC_REG_BASE+0x077A))
#define MT6331_ACCDET_CON1        ((UINT32)(MT6331_PMIC_REG_BASE+0x077C))
#define MT6331_ACCDET_CON2        ((UINT32)(MT6331_PMIC_REG_BASE+0x077E))
#define MT6331_ACCDET_CON3        ((UINT32)(MT6331_PMIC_REG_BASE+0x0780))
#define MT6331_ACCDET_CON4        ((UINT32)(MT6331_PMIC_REG_BASE+0x0782))
#define MT6331_ACCDET_CON5        ((UINT32)(MT6331_PMIC_REG_BASE+0x0784))
#define MT6331_ACCDET_CON6        ((UINT32)(MT6331_PMIC_REG_BASE+0x0786))
#define MT6331_ACCDET_CON7        ((UINT32)(MT6331_PMIC_REG_BASE+0x0788))
#define MT6331_ACCDET_CON8        ((UINT32)(MT6331_PMIC_REG_BASE+0x078A))
#define MT6331_ACCDET_CON9        ((UINT32)(MT6331_PMIC_REG_BASE+0x078C))
#define MT6331_ACCDET_CON10       ((UINT32)(MT6331_PMIC_REG_BASE+0x078E))
#define MT6331_ACCDET_CON11       ((UINT32)(MT6331_PMIC_REG_BASE+0x0790))
#define MT6331_ACCDET_CON12       ((UINT32)(MT6331_PMIC_REG_BASE+0x0792))
#define MT6331_ACCDET_CON13       ((UINT32)(MT6331_PMIC_REG_BASE+0x0794))
#define MT6331_ACCDET_CON14       ((UINT32)(MT6331_PMIC_REG_BASE+0x0796))
#define MT6331_ACCDET_CON15       ((UINT32)(MT6331_PMIC_REG_BASE+0x0798))
#define MT6331_ACCDET_CON16       ((UINT32)(MT6331_PMIC_REG_BASE+0x079A))
#define MT6331_ACCDET_CON17       ((UINT32)(MT6331_PMIC_REG_BASE+0x079C))
#define MT6331_ACCDET_CON18       ((UINT32)(MT6331_PMIC_REG_BASE+0x079E))
#define MT6331_ACCDET_CON19       ((UINT32)(MT6331_PMIC_REG_BASE+0x07A0))
#define MT6331_ACCDET_CON20       ((UINT32)(MT6331_PMIC_REG_BASE+0x07A2))
#define MT6331_ACCDET_CON21       ((UINT32)(MT6331_PMIC_REG_BASE+0x07A4))
#define MT6331_ACCDET_CON22       ((UINT32)(MT6331_PMIC_REG_BASE+0x07A6))
#define MT6331_ACCDET_CON23       ((UINT32)(MT6331_PMIC_REG_BASE+0x07A8))
#define MT6331_ACCDET_CON24       ((UINT32)(MT6331_PMIC_REG_BASE+0x07AA))
//mask is HEX;  shift is Integer
#define MT6331_PMIC_THR_DET_DIS_MASK                          0x1
#define MT6331_PMIC_THR_DET_DIS_SHIFT                         0
#define MT6331_PMIC_RG_THR_TMODE_MASK                         0x1
#define MT6331_PMIC_RG_THR_TMODE_SHIFT                        1
#define MT6331_PMIC_RG_THR_TEMP_SEL_MASK                      0x1
#define MT6331_PMIC_RG_THR_TEMP_SEL_SHIFT                     2
#define MT6331_PMIC_RG_STRUP_THR_SEL_MASK                     0x3
#define MT6331_PMIC_RG_STRUP_THR_SEL_SHIFT                    3
#define MT6331_PMIC_THR_HWPDN_EN_MASK                         0x1
#define MT6331_PMIC_THR_HWPDN_EN_SHIFT                        5
#define MT6331_PMIC_RG_THRDET_SEL_MASK                        0x1
#define MT6331_PMIC_RG_THRDET_SEL_SHIFT                       6
#define MT6331_PMIC_RG_STRUP_IREF_TRIM_MASK                   0x1F
#define MT6331_PMIC_RG_STRUP_IREF_TRIM_SHIFT                  0
#define MT6331_PMIC_RG_USBDL_EN_MASK                          0x1
#define MT6331_PMIC_RG_USBDL_EN_SHIFT                         0
#define MT6331_PMIC_RG_FCHR_KEYDET_EN_MASK                    0x1
#define MT6331_PMIC_RG_FCHR_KEYDET_EN_SHIFT                   1
#define MT6331_PMIC_RG_FCHR_PU_EN_MASK                        0x1
#define MT6331_PMIC_RG_FCHR_PU_EN_SHIFT                       2
#define MT6331_PMIC_RG_EN_DRVSEL_MASK                         0x1
#define MT6331_PMIC_RG_EN_DRVSEL_SHIFT                        4
#define MT6331_PMIC_RG_RSTB_DRV_SEL_MASK                      0x1
#define MT6331_PMIC_RG_RSTB_DRV_SEL_SHIFT                     5
#define MT6331_PMIC_RG_VREF_BG_MASK                           0x7
#define MT6331_PMIC_RG_VREF_BG_SHIFT                          12
#define MT6331_PMIC_RG_PMU_RSV_MASK                           0xF
#define MT6331_PMIC_RG_PMU_RSV_SHIFT                          0
#define MT6331_PMIC_THR_TEST_MASK                             0x3
#define MT6331_PMIC_THR_TEST_SHIFT                            0
#define MT6331_PMIC_PMU_THR_DEB_MASK                          0x7
#define MT6331_PMIC_PMU_THR_DEB_SHIFT                         4
#define MT6331_PMIC_PMU_THR_STATUS_MASK                       0x7
#define MT6331_PMIC_PMU_THR_STATUS_SHIFT                      8
#define MT6331_PMIC_DDUVLO_DEB_EN_MASK                        0x1
#define MT6331_PMIC_DDUVLO_DEB_EN_SHIFT                       0
#define MT6331_PMIC_PWRBB_DEB_EN_MASK                         0x1
#define MT6331_PMIC_PWRBB_DEB_EN_SHIFT                        1
#define MT6331_PMIC_STRUP_OSC_EN_MASK                         0x1
#define MT6331_PMIC_STRUP_OSC_EN_SHIFT                        2
#define MT6331_PMIC_STRUP_OSC_EN_SEL_MASK                     0x1
#define MT6331_PMIC_STRUP_OSC_EN_SEL_SHIFT                    3
#define MT6331_PMIC_STRUP_FT_CTRL_MASK                        0x3
#define MT6331_PMIC_STRUP_FT_CTRL_SHIFT                       4
#define MT6331_PMIC_STRUP_PWRON_FORCE_MASK                    0x1
#define MT6331_PMIC_STRUP_PWRON_FORCE_SHIFT                   6
#define MT6331_PMIC_BIAS_GEN_EN_FORCE_MASK                    0x1
#define MT6331_PMIC_BIAS_GEN_EN_FORCE_SHIFT                   7
#define MT6331_PMIC_STRUP_PWRON_MASK                          0x1
#define MT6331_PMIC_STRUP_PWRON_SHIFT                         8
#define MT6331_PMIC_STRUP_PWRON_SEL_MASK                      0x1
#define MT6331_PMIC_STRUP_PWRON_SEL_SHIFT                     9
#define MT6331_PMIC_BIAS_GEN_EN_MASK                          0x1
#define MT6331_PMIC_BIAS_GEN_EN_SHIFT                         10
#define MT6331_PMIC_BIAS_GEN_EN_SEL_MASK                      0x1
#define MT6331_PMIC_BIAS_GEN_EN_SEL_SHIFT                     11
#define MT6331_PMIC_RTC_XOSC32_ENB_SW_MASK                    0x1
#define MT6331_PMIC_RTC_XOSC32_ENB_SW_SHIFT                   12
#define MT6331_PMIC_RTC_XOSC32_ENB_SEL_MASK                   0x1
#define MT6331_PMIC_RTC_XOSC32_ENB_SEL_SHIFT                  13
#define MT6331_PMIC_STRUP_DIG_IO_PG_FORCE_MASK                0x1
#define MT6331_PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT               15
#define MT6331_PMIC_VDVFS11_PG_H2L_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS11_PG_H2L_EN_SHIFT                   0
#define MT6331_PMIC_VDVFS12_PG_H2L_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS12_PG_H2L_EN_SHIFT                   1
#define MT6331_PMIC_VDVFS13_PG_H2L_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS13_PG_H2L_EN_SHIFT                   2
#define MT6331_PMIC_VDVFS14_PG_H2L_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS14_PG_H2L_EN_SHIFT                   3
#define MT6331_PMIC_VCORE1_PG_H2L_EN_MASK                     0x1
#define MT6331_PMIC_VCORE1_PG_H2L_EN_SHIFT                    4
#define MT6331_PMIC_VCORE2_PG_H2L_EN_MASK                     0x1
#define MT6331_PMIC_VCORE2_PG_H2L_EN_SHIFT                    5
#define MT6331_PMIC_VGPU_PG_H2L_EN_MASK                       0x1
#define MT6331_PMIC_VGPU_PG_H2L_EN_SHIFT                      6
#define MT6331_PMIC_VIO18_PG_H2L_EN_MASK                      0x1
#define MT6331_PMIC_VIO18_PG_H2L_EN_SHIFT                     7
#define MT6331_PMIC_VAUD32_PG_H2L_EN_MASK                     0x1
#define MT6331_PMIC_VAUD32_PG_H2L_EN_SHIFT                    8
#define MT6331_PMIC_VTCXO1_PG_H2L_EN_MASK                     0x1
#define MT6331_PMIC_VTCXO1_PG_H2L_EN_SHIFT                    9
#define MT6331_PMIC_VUSB_PG_H2L_EN_MASK                       0x1
#define MT6331_PMIC_VUSB_PG_H2L_EN_SHIFT                      10
#define MT6331_PMIC_VSRAM_DVFS1_PG_H2L_EN_MASK                0x1
#define MT6331_PMIC_VSRAM_DVFS1_PG_H2L_EN_SHIFT               11
#define MT6331_PMIC_VIO28_PG_H2L_EN_MASK                      0x1
#define MT6331_PMIC_VIO28_PG_H2L_EN_SHIFT                     12
#define MT6331_PMIC_VDVFS11_PG_ENB_MASK                       0x1
#define MT6331_PMIC_VDVFS11_PG_ENB_SHIFT                      0
#define MT6331_PMIC_VDVFS12_PG_ENB_MASK                       0x1
#define MT6331_PMIC_VDVFS12_PG_ENB_SHIFT                      1
#define MT6331_PMIC_VDVFS13_PG_ENB_MASK                       0x1
#define MT6331_PMIC_VDVFS13_PG_ENB_SHIFT                      2
#define MT6331_PMIC_VDVFS14_PG_ENB_MASK                       0x1
#define MT6331_PMIC_VDVFS14_PG_ENB_SHIFT                      3
#define MT6331_PMIC_VCORE1_PG_ENB_MASK                        0x1
#define MT6331_PMIC_VCORE1_PG_ENB_SHIFT                       4
#define MT6331_PMIC_VCORE2_PG_ENB_MASK                        0x1
#define MT6331_PMIC_VCORE2_PG_ENB_SHIFT                       5
#define MT6331_PMIC_VGPU_PG_ENB_MASK                          0x1
#define MT6331_PMIC_VGPU_PG_ENB_SHIFT                         6
#define MT6331_PMIC_VIO18_PG_ENB_MASK                         0x1
#define MT6331_PMIC_VIO18_PG_ENB_SHIFT                        7
#define MT6331_PMIC_VAUD32_PG_ENB_MASK                        0x1
#define MT6331_PMIC_VAUD32_PG_ENB_SHIFT                       8
#define MT6331_PMIC_VTCXO1_PG_ENB_MASK                        0x1
#define MT6331_PMIC_VTCXO1_PG_ENB_SHIFT                       9
#define MT6331_PMIC_VUSB_PG_ENB_MASK                          0x1
#define MT6331_PMIC_VUSB_PG_ENB_SHIFT                         10
#define MT6331_PMIC_VSRAM_DVFS1_PG_ENB_MASK                   0x1
#define MT6331_PMIC_VSRAM_DVFS1_PG_ENB_SHIFT                  11
#define MT6331_PMIC_VIO28_PG_ENB_MASK                         0x1
#define MT6331_PMIC_VIO28_PG_ENB_SHIFT                        12
#define MT6331_PMIC_RG_EXT_PMIC_STATUS_PG_ENB_MASK            0x1
#define MT6331_PMIC_RG_EXT_PMIC_STATUS_PG_ENB_SHIFT           13
#define MT6331_PMIC_RG_EXT_PMIC_EN_PG_ENB_MASK                0x1
#define MT6331_PMIC_RG_EXT_PMIC_EN_PG_ENB_SHIFT               14
#define MT6331_PMIC_CLR_JUST_RST_MASK                         0x1
#define MT6331_PMIC_CLR_JUST_RST_SHIFT                        4
#define MT6331_PMIC_UVLO_L2H_DEB_EN_MASK                      0x1
#define MT6331_PMIC_UVLO_L2H_DEB_EN_SHIFT                     5
#define MT6331_PMIC_JUST_PWRKEY_RST_MASK                      0x1
#define MT6331_PMIC_JUST_PWRKEY_RST_SHIFT                     14
#define MT6331_PMIC_QI_OSC_EN_MASK                            0x1
#define MT6331_PMIC_QI_OSC_EN_SHIFT                           15
#define MT6331_PMIC_STRUP_EXT_PMIC_EN_MASK                    0x1
#define MT6331_PMIC_STRUP_EXT_PMIC_EN_SHIFT                   0
#define MT6331_PMIC_STRUP_EXT_PMIC_SEL_MASK                   0x1
#define MT6331_PMIC_STRUP_EXT_PMIC_SEL_SHIFT                  1
#define MT6331_PMIC_STRUP_CON8_RSV0_MASK                      0x7F
#define MT6331_PMIC_STRUP_CON8_RSV0_SHIFT                     8
#define MT6331_PMIC_QI_EXT_PMIC_EN_MASK                       0x1
#define MT6331_PMIC_QI_EXT_PMIC_EN_SHIFT                      15
#define MT6331_PMIC_STRUP_AUXADC_START_SW_MASK                0x1
#define MT6331_PMIC_STRUP_AUXADC_START_SW_SHIFT               4
#define MT6331_PMIC_STRUP_AUXADC_RSTB_SW_MASK                 0x1
#define MT6331_PMIC_STRUP_AUXADC_RSTB_SW_SHIFT                5
#define MT6331_PMIC_STRUP_AUXADC_START_SEL_MASK               0x1
#define MT6331_PMIC_STRUP_AUXADC_START_SEL_SHIFT              6
#define MT6331_PMIC_STRUP_AUXADC_RSTB_SEL_MASK                0x1
#define MT6331_PMIC_STRUP_AUXADC_RSTB_SEL_SHIFT               7
#define MT6331_PMIC_STRUP_PWROFF_SEQ_EN_MASK                  0x1
#define MT6331_PMIC_STRUP_PWROFF_SEQ_EN_SHIFT                 0
#define MT6331_PMIC_STRUP_PWROFF_PREOFF_EN_MASK               0x1
#define MT6331_PMIC_STRUP_PWROFF_PREOFF_EN_SHIFT              1
#define MT6331_PMIC_STRUP_PP_EN_MASK                          0x1
#define MT6331_PMIC_STRUP_PP_EN_SHIFT                         0
#define MT6331_PMIC_STRUP_PP_EN_SEL_MASK                      0x1
#define MT6331_PMIC_STRUP_PP_EN_SEL_SHIFT                     1
#define MT6331_PMIC_STRUP_DIG0_RSV0_MASK                      0xF
#define MT6331_PMIC_STRUP_DIG0_RSV0_SHIFT                     2
#define MT6331_PMIC_STRUP_DIG1_RSV0_MASK                      0x3F
#define MT6331_PMIC_STRUP_DIG1_RSV0_SHIFT                     6
#define MT6331_PMIC_RG_UVLO_VTHL_VSYS_MASK                    0x3
#define MT6331_PMIC_RG_UVLO_VTHL_VSYS_SHIFT                   12
#define MT6331_PMIC_RG_UVLO_VTHL_MASK                         0x3
#define MT6331_PMIC_RG_UVLO_VTHL_SHIFT                        14
#define MT6331_PMIC_RG_BGR_TEST_RSTB_MASK                     0x1
#define MT6331_PMIC_RG_BGR_TEST_RSTB_SHIFT                    0
#define MT6331_PMIC_RG_BGR_TEST_EN_MASK                       0x1
#define MT6331_PMIC_RG_BGR_TEST_EN_SHIFT                      1
#define MT6331_PMIC_RG_BGR_TRIM_MASK                          0x1F
#define MT6331_PMIC_RG_BGR_TRIM_SHIFT                         5
#define MT6331_PMIC_RG_BGR_TRIM_EN_MASK                       0x1
#define MT6331_PMIC_RG_BGR_TRIM_EN_SHIFT                      10
#define MT6331_PMIC_RG_BGR_RSEL_MASK                          0x7
#define MT6331_PMIC_RG_BGR_RSEL_SHIFT                         11
#define MT6331_PMIC_RG_BGR_UNCHOP_PH_MASK                     0x1
#define MT6331_PMIC_RG_BGR_UNCHOP_PH_SHIFT                    14
#define MT6331_PMIC_RG_BGR_UNCHOP_MASK                        0x1
#define MT6331_PMIC_RG_BGR_UNCHOP_SHIFT                       15
#define MT6331_PMIC_RG_STRUP_RSV_MASK                         0xFF
#define MT6331_PMIC_RG_STRUP_RSV_SHIFT                        0
#define MT6331_PMIC_RG_EN_SMT_MASK                            0x1
#define MT6331_PMIC_RG_EN_SMT_SHIFT                           0
#define MT6331_PMIC_RG_EN_SR_MASK                             0x1
#define MT6331_PMIC_RG_EN_SR_SHIFT                            1
#define MT6331_PMIC_RG_EN_E8_MASK                             0x1
#define MT6331_PMIC_RG_EN_E8_SHIFT                            2
#define MT6331_PMIC_RG_EN_E4_MASK                             0x1
#define MT6331_PMIC_RG_EN_E4_SHIFT                            3
#define MT6331_PMIC_RG_TESTMODE_SWEN_MASK                     0x1
#define MT6331_PMIC_RG_TESTMODE_SWEN_SHIFT                    11
#define MT6331_PMIC_STRUP_DIG0_RSV1_MASK                      0xF
#define MT6331_PMIC_STRUP_DIG0_RSV1_SHIFT                     12
#define MT6331_PMIC_RG_RSV_SWREG_MASK                         0xFFFF
#define MT6331_PMIC_RG_RSV_SWREG_SHIFT                        0
#define MT6331_PMIC_STRUP_PG_STATUS_MASK                      0x1
#define MT6331_PMIC_STRUP_PG_STATUS_SHIFT                     0
#define MT6331_PMIC_STRUP_PG_STATUS_CLR_MASK                  0x1
#define MT6331_PMIC_STRUP_PG_STATUS_CLR_SHIFT                 15
#define MT6331_PMIC_HWCID_MASK                                0xFFFF
#define MT6331_PMIC_HWCID_SHIFT                               0
#define MT6331_PMIC_SWCID_MASK                                0xFFFF
#define MT6331_PMIC_SWCID_SHIFT                               0
#define MT6331_PMIC_INIT_EXCEP_STATUS_MASK                    0x1
#define MT6331_PMIC_INIT_EXCEP_STATUS_SHIFT                   0
#define MT6331_PMIC_RTRY_EXCEP_STATUS_MASK                    0x1
#define MT6331_PMIC_RTRY_EXCEP_STATUS_SHIFT                   1
#define MT6331_PMIC_TOFF_EXCEP_STATUS_MASK                    0x1
#define MT6331_PMIC_TOFF_EXCEP_STATUS_SHIFT                   2
#define MT6331_PMIC_EXT_PMIC_MON_MASK                         0x1FF
#define MT6331_PMIC_EXT_PMIC_MON_SHIFT                        3
#define MT6331_PMIC_EXCEP_CLR_MASK                            0x1
#define MT6331_PMIC_EXCEP_CLR_SHIFT                           15
#define MT6331_PMIC_RG_SRCLKEN_IN1_EN_MASK                    0x1
#define MT6331_PMIC_RG_SRCLKEN_IN1_EN_SHIFT                   0
#define MT6331_PMIC_RG_SRCLKEN_IN2_EN_MASK                    0x1
#define MT6331_PMIC_RG_SRCLKEN_IN2_EN_SHIFT                   1
#define MT6331_PMIC_RG_OSC_SEL_MASK                           0x1
#define MT6331_PMIC_RG_OSC_SEL_SHIFT                          2
#define MT6331_PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK               0x1
#define MT6331_PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT              4
#define MT6331_PMIC_RG_SRCLKEN_IN2_HW_MODE_MASK               0x1
#define MT6331_PMIC_RG_SRCLKEN_IN2_HW_MODE_SHIFT              5
#define MT6331_PMIC_RG_OSC_SEL_HW_MODE_MASK                   0x1
#define MT6331_PMIC_RG_OSC_SEL_HW_MODE_SHIFT                  6
#define MT6331_PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK                0x1
#define MT6331_PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT               8
#define MT6331_PMIC_RG_OSC_EN_AUTO_OFF_MASK                   0x1
#define MT6331_PMIC_RG_OSC_EN_AUTO_OFF_SHIFT                  9
#define MT6331_PMIC_TEST_OUT_MASK                             0xFF
#define MT6331_PMIC_TEST_OUT_SHIFT                            0
#define MT6331_PMIC_RG_MON_FLAG_SEL_MASK                      0xFF
#define MT6331_PMIC_RG_MON_FLAG_SEL_SHIFT                     0
#define MT6331_PMIC_RG_MON_GRP_SEL_MASK                       0xF
#define MT6331_PMIC_RG_MON_GRP_SEL_SHIFT                      8
#define MT6331_PMIC_RG_NANDTREE_MODE_MASK                     0x1
#define MT6331_PMIC_RG_NANDTREE_MODE_SHIFT                    0
#define MT6331_PMIC_RG_TEST_AUXADC_MASK                       0x1
#define MT6331_PMIC_RG_TEST_AUXADC_SHIFT                      1
#define MT6331_PMIC_RG_EFUSE_MODE_MASK                        0x1
#define MT6331_PMIC_RG_EFUSE_MODE_SHIFT                       2
#define MT6331_PMIC_RG_TEST_STRUP_MASK                        0x1
#define MT6331_PMIC_RG_TEST_STRUP_SHIFT                       3
#define MT6331_PMIC_TESTMODE_SW_MASK                          0x1
#define MT6331_PMIC_TESTMODE_SW_SHIFT                         0
#define MT6331_PMIC_EN_STATUS_VDVFS11_MASK                    0x1
#define MT6331_PMIC_EN_STATUS_VDVFS11_SHIFT                   0
#define MT6331_PMIC_EN_STATUS_VDVFS12_MASK                    0x1
#define MT6331_PMIC_EN_STATUS_VDVFS12_SHIFT                   1
#define MT6331_PMIC_EN_STATUS_VDVFS13_MASK                    0x1
#define MT6331_PMIC_EN_STATUS_VDVFS13_SHIFT                   2
#define MT6331_PMIC_EN_STATUS_VDVFS14_MASK                    0x1
#define MT6331_PMIC_EN_STATUS_VDVFS14_SHIFT                   3
#define MT6331_PMIC_EN_STATUS_VGPU_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VGPU_SHIFT                      4
#define MT6331_PMIC_EN_STATUS_VCORE1_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VCORE1_SHIFT                    5
#define MT6331_PMIC_EN_STATUS_VCORE2_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VCORE2_SHIFT                    6
#define MT6331_PMIC_EN_STATUS_VIO18_MASK                      0x1
#define MT6331_PMIC_EN_STATUS_VIO18_SHIFT                     7
#define MT6331_PMIC_EN_STATUS_VRTC_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VRTC_SHIFT                      9
#define MT6331_PMIC_EN_STATUS_VTCXO1_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VTCXO1_SHIFT                    10
#define MT6331_PMIC_EN_STATUS_VTCXO2_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VTCXO2_SHIFT                    11
#define MT6331_PMIC_EN_STATUS_VAUD32_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VAUD32_SHIFT                    12
#define MT6331_PMIC_EN_STATUS_VAUXA32_MASK                    0x1
#define MT6331_PMIC_EN_STATUS_VAUXA32_SHIFT                   13
#define MT6331_PMIC_EN_STATUS_VCAMA_MASK                      0x1
#define MT6331_PMIC_EN_STATUS_VCAMA_SHIFT                     14
#define MT6331_PMIC_EN_STATUS_VIO28_MASK                      0x1
#define MT6331_PMIC_EN_STATUS_VIO28_SHIFT                     15
#define MT6331_PMIC_EN_STATUS_VCAM_AF_MASK                    0x1
#define MT6331_PMIC_EN_STATUS_VCAM_AF_SHIFT                   0
#define MT6331_PMIC_EN_STATUS_VMC_MASK                        0x1
#define MT6331_PMIC_EN_STATUS_VMC_SHIFT                       1
#define MT6331_PMIC_EN_STATUS_VMCH_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VMCH_SHIFT                      2
#define MT6331_PMIC_EN_STATUS_VEMC33_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VEMC33_SHIFT                    3
#define MT6331_PMIC_EN_STATUS_VGP1_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VGP1_SHIFT                      4
#define MT6331_PMIC_EN_STATUS_VGP4_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VGP4_SHIFT                      5
#define MT6331_PMIC_EN_STATUS_VSIM1_MASK                      0x1
#define MT6331_PMIC_EN_STATUS_VSIM1_SHIFT                     6
#define MT6331_PMIC_EN_STATUS_VSIM2_MASK                      0x1
#define MT6331_PMIC_EN_STATUS_VSIM2_SHIFT                     7
#define MT6331_PMIC_EN_STATUS_VFBB_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VFBB_SHIFT                      8
#define MT6331_PMIC_EN_STATUS_VMIPI_MASK                      0x1
#define MT6331_PMIC_EN_STATUS_VMIPI_SHIFT                     9
#define MT6331_PMIC_EN_STATUS_VIBR_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VIBR_SHIFT                      10
#define MT6331_PMIC_EN_STATUS_VCAMD_MASK                      0x1
#define MT6331_PMIC_EN_STATUS_VCAMD_SHIFT                     11
#define MT6331_PMIC_EN_STATUS_VUSB10_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VUSB10_SHIFT                    12
#define MT6331_PMIC_EN_STATUS_VCAM_IO_MASK                    0x1
#define MT6331_PMIC_EN_STATUS_VCAM_IO_SHIFT                   13
#define MT6331_PMIC_EN_STATUS_VSRAM_DVFS1_MASK                0x1
#define MT6331_PMIC_EN_STATUS_VSRAM_DVFS1_SHIFT               14
#define MT6331_PMIC_EN_STATUS_VGP2_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VGP2_SHIFT                      15
#define MT6331_PMIC_EN_STATUS_VGP3_MASK                       0x1
#define MT6331_PMIC_EN_STATUS_VGP3_SHIFT                      0
#define MT6331_PMIC_EN_STATUS_VBIASN_MASK                     0x1
#define MT6331_PMIC_EN_STATUS_VBIASN_SHIFT                    1
#define MT6331_PMIC_OC_STATUS_VDVFS11_MASK                    0x1
#define MT6331_PMIC_OC_STATUS_VDVFS11_SHIFT                   0
#define MT6331_PMIC_OC_STATUS_VDVFS12_MASK                    0x1
#define MT6331_PMIC_OC_STATUS_VDVFS12_SHIFT                   1
#define MT6331_PMIC_OC_STATUS_VDVFS13_MASK                    0x1
#define MT6331_PMIC_OC_STATUS_VDVFS13_SHIFT                   2
#define MT6331_PMIC_OC_STATUS_VDVFS14_MASK                    0x1
#define MT6331_PMIC_OC_STATUS_VDVFS14_SHIFT                   4
#define MT6331_PMIC_OC_STATUS_VGPU_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VGPU_SHIFT                      5
#define MT6331_PMIC_OC_STATUS_VCORE1_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VCORE1_SHIFT                    6
#define MT6331_PMIC_OC_STATUS_VCORE2_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VCORE2_SHIFT                    7
#define MT6331_PMIC_OC_STATUS_VIO18_MASK                      0x1
#define MT6331_PMIC_OC_STATUS_VIO18_SHIFT                     8
#define MT6331_PMIC_OC_STATUS_VTCXO1_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VTCXO1_SHIFT                    9
#define MT6331_PMIC_OC_STATUS_VTCXO2_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VTCXO2_SHIFT                    10
#define MT6331_PMIC_OC_STATUS_VAUD32_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VAUD32_SHIFT                    11
#define MT6331_PMIC_OC_STATUS_VAUXA32_MASK                    0x1
#define MT6331_PMIC_OC_STATUS_VAUXA32_SHIFT                   12
#define MT6331_PMIC_OC_STATUS_VCAMA_MASK                      0x1
#define MT6331_PMIC_OC_STATUS_VCAMA_SHIFT                     13
#define MT6331_PMIC_OC_STATUS_VIO28_MASK                      0x1
#define MT6331_PMIC_OC_STATUS_VIO28_SHIFT                     14
#define MT6331_PMIC_OC_STATUS_VCAM_AF_MASK                    0x1
#define MT6331_PMIC_OC_STATUS_VCAM_AF_SHIFT                   15
#define MT6331_PMIC_OC_STATUS_VMC_MASK                        0x1
#define MT6331_PMIC_OC_STATUS_VMC_SHIFT                       0
#define MT6331_PMIC_OC_STATUS_VMCH_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VMCH_SHIFT                      1
#define MT6331_PMIC_OC_STATUS_VEMC33_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VEMC33_SHIFT                    2
#define MT6331_PMIC_OC_STATUS_VGP1_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VGP1_SHIFT                      3
#define MT6331_PMIC_OC_STATUS_VGP4_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VGP4_SHIFT                      4
#define MT6331_PMIC_OC_STATUS_VSIM1_MASK                      0x1
#define MT6331_PMIC_OC_STATUS_VSIM1_SHIFT                     5
#define MT6331_PMIC_OC_STATUS_VSIM2_MASK                      0x1
#define MT6331_PMIC_OC_STATUS_VSIM2_SHIFT                     6
#define MT6331_PMIC_OC_STATUS_VFBB_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VFBB_SHIFT                      7
#define MT6331_PMIC_OC_STATUS_VMIPI_MASK                      0x1
#define MT6331_PMIC_OC_STATUS_VMIPI_SHIFT                     8
#define MT6331_PMIC_OC_STATUS_VIBR_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VIBR_SHIFT                      10
#define MT6331_PMIC_OC_STATUS_VCAMD_MASK                      0x1
#define MT6331_PMIC_OC_STATUS_VCAMD_SHIFT                     11
#define MT6331_PMIC_OC_STATUS_VUSB10_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VUSB10_SHIFT                    12
#define MT6331_PMIC_OC_STATUS_VCAM_IO_MASK                    0x1
#define MT6331_PMIC_OC_STATUS_VCAM_IO_SHIFT                   13
#define MT6331_PMIC_OC_STATUS_VSRAM_DVFS1_MASK                0x1
#define MT6331_PMIC_OC_STATUS_VSRAM_DVFS1_SHIFT               14
#define MT6331_PMIC_OC_STATUS_VBIASN_MASK                     0x1
#define MT6331_PMIC_OC_STATUS_VBIASN_SHIFT                    15
#define MT6331_PMIC_OC_STATUS_VGP2_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VGP2_SHIFT                      0
#define MT6331_PMIC_OC_STATUS_VGP3_MASK                       0x1
#define MT6331_PMIC_OC_STATUS_VGP3_SHIFT                      1
#define MT6331_PMIC_VTCXO1_PG_DEB_MASK                        0x1
#define MT6331_PMIC_VTCXO1_PG_DEB_SHIFT                       3
#define MT6331_PMIC_VAUD32_PG_DEB_MASK                        0x1
#define MT6331_PMIC_VAUD32_PG_DEB_SHIFT                       4
#define MT6331_PMIC_VSRAM_DVFS1_PG_DEB_MASK                   0x1
#define MT6331_PMIC_VSRAM_DVFS1_PG_DEB_SHIFT                  5
#define MT6331_PMIC_VIO28_PG_DEB_MASK                         0x1
#define MT6331_PMIC_VIO28_PG_DEB_SHIFT                        6
#define MT6331_PMIC_VUSB10_PG_DEB_MASK                        0x1
#define MT6331_PMIC_VUSB10_PG_DEB_SHIFT                       7
#define MT6331_PMIC_VIO18_PG_DEB_MASK                         0x1
#define MT6331_PMIC_VIO18_PG_DEB_SHIFT                        8
#define MT6331_PMIC_VCORE2_PG_DEB_MASK                        0x1
#define MT6331_PMIC_VCORE2_PG_DEB_SHIFT                       9
#define MT6331_PMIC_VCORE1_PG_DEB_MASK                        0x1
#define MT6331_PMIC_VCORE1_PG_DEB_SHIFT                       10
#define MT6331_PMIC_VGPU_PG_DEB_MASK                          0x1
#define MT6331_PMIC_VGPU_PG_DEB_SHIFT                         11
#define MT6331_PMIC_VDVFS14_PG_DEB_MASK                       0x1
#define MT6331_PMIC_VDVFS14_PG_DEB_SHIFT                      12
#define MT6331_PMIC_VDVFS13_PG_DEB_MASK                       0x1
#define MT6331_PMIC_VDVFS13_PG_DEB_SHIFT                      13
#define MT6331_PMIC_VDVFS12_PG_DEB_MASK                       0x1
#define MT6331_PMIC_VDVFS12_PG_DEB_SHIFT                      14
#define MT6331_PMIC_VDVFS11_PG_DEB_MASK                       0x1
#define MT6331_PMIC_VDVFS11_PG_DEB_SHIFT                      15
#define MT6331_PMIC_PMU_TEST_MODE_SCAN_MASK                   0x1
#define MT6331_PMIC_PMU_TEST_MODE_SCAN_SHIFT                  0
#define MT6331_PMIC_PWRKEY_DEB_MASK                           0x1
#define MT6331_PMIC_PWRKEY_DEB_SHIFT                          1
#define MT6331_PMIC_HOMEKEY_DEB_MASK                          0x1
#define MT6331_PMIC_HOMEKEY_DEB_SHIFT                         2
#define MT6331_PMIC_RTC_XTAL_DET_DONE_MASK                    0x1
#define MT6331_PMIC_RTC_XTAL_DET_DONE_SHIFT                   6
#define MT6331_PMIC_XOSC32_ENB_DET_MASK                       0x1
#define MT6331_PMIC_XOSC32_ENB_DET_SHIFT                      7
#define MT6331_PMIC_RTC_XTAL_DET_RSV_MASK                     0xF
#define MT6331_PMIC_RTC_XTAL_DET_RSV_SHIFT                    8
#define MT6331_PMIC_RG_PMU_TDSEL_MASK                         0x1
#define MT6331_PMIC_RG_PMU_TDSEL_SHIFT                        0
#define MT6331_PMIC_RG_SPI_TDSEL_MASK                         0x1
#define MT6331_PMIC_RG_SPI_TDSEL_SHIFT                        1
#define MT6331_PMIC_RG_AUD_TDSEL_MASK                         0x1
#define MT6331_PMIC_RG_AUD_TDSEL_SHIFT                        2
#define MT6331_PMIC_RG_PMU_RDSEL_MASK                         0x1
#define MT6331_PMIC_RG_PMU_RDSEL_SHIFT                        0
#define MT6331_PMIC_RG_SPI_RDSEL_MASK                         0x1
#define MT6331_PMIC_RG_SPI_RDSEL_SHIFT                        1
#define MT6331_PMIC_RG_AUD_RDSEL_MASK                         0x1
#define MT6331_PMIC_RG_AUD_RDSEL_SHIFT                        2
#define MT6331_PMIC_RG_SMT_WDTRSTB_IN_MASK                    0x1
#define MT6331_PMIC_RG_SMT_WDTRSTB_IN_SHIFT                   0
#define MT6331_PMIC_RG_SMT_HOMEKEY_MASK                       0x1
#define MT6331_PMIC_RG_SMT_HOMEKEY_SHIFT                      1
#define MT6331_PMIC_RG_SMT_SRCLKEN_IN1_MASK                   0x1
#define MT6331_PMIC_RG_SMT_SRCLKEN_IN1_SHIFT                  2
#define MT6331_PMIC_RG_SMT_SRCLKEN_IN2_MASK                   0x1
#define MT6331_PMIC_RG_SMT_SRCLKEN_IN2_SHIFT                  3
#define MT6331_PMIC_RG_SMT_RTC_32K1V8_1_MASK                  0x1
#define MT6331_PMIC_RG_SMT_RTC_32K1V8_1_SHIFT                 4
#define MT6331_PMIC_RG_SMT_RTC_32K1V8_2_MASK                  0x1
#define MT6331_PMIC_RG_SMT_RTC_32K1V8_2_SHIFT                 5
#define MT6331_PMIC_RG_SMT_SPI_CLK_MASK                       0x1
#define MT6331_PMIC_RG_SMT_SPI_CLK_SHIFT                      0
#define MT6331_PMIC_RG_SMT_SPI_CSN_MASK                       0x1
#define MT6331_PMIC_RG_SMT_SPI_CSN_SHIFT                      1
#define MT6331_PMIC_RG_SMT_SPI_MOSI_MASK                      0x1
#define MT6331_PMIC_RG_SMT_SPI_MOSI_SHIFT                     2
#define MT6331_PMIC_RG_SMT_SPI_MISO_MASK                      0x1
#define MT6331_PMIC_RG_SMT_SPI_MISO_SHIFT                     3
#define MT6331_PMIC_RG_SMT_AUD_CLK_MASK                       0x1
#define MT6331_PMIC_RG_SMT_AUD_CLK_SHIFT                      0
#define MT6331_PMIC_RG_SMT_AUD_DAT1_MOSI_MASK                 0x1
#define MT6331_PMIC_RG_SMT_AUD_DAT1_MOSI_SHIFT                1
#define MT6331_PMIC_RG_SMT_AUD_DAT1_MISO_MASK                 0x1
#define MT6331_PMIC_RG_SMT_AUD_DAT1_MISO_SHIFT                2
#define MT6331_PMIC_RG_SMT_AUD_DAT2_MOSI_MASK                 0x1
#define MT6331_PMIC_RG_SMT_AUD_DAT2_MOSI_SHIFT                3
#define MT6331_PMIC_RG_SMT_AUD_DAT2_MISO_MASK                 0x1
#define MT6331_PMIC_RG_SMT_AUD_DAT2_MISO_SHIFT                4
#define MT6331_PMIC_RG_OCTL_SRCLKEN_IN1_MASK                  0xF
#define MT6331_PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT                 0
#define MT6331_PMIC_RG_OCTL_SRCLKEN_IN2_MASK                  0xF
#define MT6331_PMIC_RG_OCTL_SRCLKEN_IN2_SHIFT                 4
#define MT6331_PMIC_RG_OCTL_RTC_32K1V8_1_MASK                 0xF
#define MT6331_PMIC_RG_OCTL_RTC_32K1V8_1_SHIFT                8
#define MT6331_PMIC_RG_OCTL_RTC_32K1V8_2_MASK                 0xF
#define MT6331_PMIC_RG_OCTL_RTC_32K1V8_2_SHIFT                12
#define MT6331_PMIC_RG_OCTL_SPI_CLK_MASK                      0xF
#define MT6331_PMIC_RG_OCTL_SPI_CLK_SHIFT                     0
#define MT6331_PMIC_RG_OCTL_SPI_CSN_MASK                      0xF
#define MT6331_PMIC_RG_OCTL_SPI_CSN_SHIFT                     4
#define MT6331_PMIC_RG_OCTL_SPI_MOSI_MASK                     0xF
#define MT6331_PMIC_RG_OCTL_SPI_MOSI_SHIFT                    8
#define MT6331_PMIC_RG_OCTL_SPI_MISO_MASK                     0xF
#define MT6331_PMIC_RG_OCTL_SPI_MISO_SHIFT                    12
#define MT6331_PMIC_RG_OCTL_AUD_DAT1_MOSI_MASK                0xF
#define MT6331_PMIC_RG_OCTL_AUD_DAT1_MOSI_SHIFT               0
#define MT6331_PMIC_RG_OCTL_AUD_DAT1_MISO_MASK                0xF
#define MT6331_PMIC_RG_OCTL_AUD_DAT1_MISO_SHIFT               4
#define MT6331_PMIC_RG_OCTL_AUD_DAT2_MOSI_MASK                0xF
#define MT6331_PMIC_RG_OCTL_AUD_DAT2_MOSI_SHIFT               8
#define MT6331_PMIC_RG_OCTL_AUD_DAT2_MISO_MASK                0xF
#define MT6331_PMIC_RG_OCTL_AUD_DAT2_MISO_SHIFT               12
#define MT6331_PMIC_RG_OCTL_HOMEKEY_MASK                      0xF
#define MT6331_PMIC_RG_OCTL_HOMEKEY_SHIFT                     0
#define MT6331_PMIC_RG_OCTL_AUD_CLK_MASK                      0xF
#define MT6331_PMIC_RG_OCTL_AUD_CLK_SHIFT                     4
#define MT6331_PMIC_TOP_STATUS_MASK                           0xF
#define MT6331_PMIC_TOP_STATUS_SHIFT                          0
#define MT6331_PMIC_TOP_STATUS_SET_MASK                       0x3
#define MT6331_PMIC_TOP_STATUS_SET_SHIFT                      0
#define MT6331_PMIC_TOP_STATUS_CLR_MASK                       0x3
#define MT6331_PMIC_TOP_STATUS_CLR_SHIFT                      0
#define MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_MASK                  0x1
#define MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_SHIFT                 0
#define MT6331_PMIC_RG_G_DRV_2M_CK_PDN_MASK                   0x1
#define MT6331_PMIC_RG_G_DRV_2M_CK_PDN_SHIFT                  1
#define MT6331_PMIC_RG_ACCDET_CK_PDN_MASK                     0x1
#define MT6331_PMIC_RG_ACCDET_CK_PDN_SHIFT                    2
#define MT6331_PMIC_RG_DRV_32K_CK_PDN_MASK                    0x1
#define MT6331_PMIC_RG_DRV_32K_CK_PDN_SHIFT                   3
#define MT6331_PMIC_RG_DRV_ISINK0_CK_PDN_MASK                 0x1
#define MT6331_PMIC_RG_DRV_ISINK0_CK_PDN_SHIFT                4
#define MT6331_PMIC_RG_DRV_ISINK1_CK_PDN_MASK                 0x1
#define MT6331_PMIC_RG_DRV_ISINK1_CK_PDN_SHIFT                5
#define MT6331_PMIC_RG_DRV_ISINK2_CK_PDN_MASK                 0x1
#define MT6331_PMIC_RG_DRV_ISINK2_CK_PDN_SHIFT                6
#define MT6331_PMIC_RG_DRV_ISINK3_CK_PDN_MASK                 0x1
#define MT6331_PMIC_RG_DRV_ISINK3_CK_PDN_SHIFT                7
#define MT6331_PMIC_RG_AUXADC_1M_CK_PDN_MASK                  0x1
#define MT6331_PMIC_RG_AUXADC_1M_CK_PDN_SHIFT                 8
#define MT6331_PMIC_RG_AUXADC_12M_CK_PDN_MASK                 0x1
#define MT6331_PMIC_RG_AUXADC_12M_CK_PDN_SHIFT                9
#define MT6331_PMIC_RG_AUXADC_CK_PDN_MASK                     0x1
#define MT6331_PMIC_RG_AUXADC_CK_PDN_SHIFT                    10
#define MT6331_PMIC_RG_AUXADC_32K_CK_PDN_MASK                 0x1
#define MT6331_PMIC_RG_AUXADC_32K_CK_PDN_SHIFT                11
#define MT6331_PMIC_RG_AUDIF_CK_PDN_MASK                      0x1
#define MT6331_PMIC_RG_AUDIF_CK_PDN_SHIFT                     12
#define MT6331_PMIC_RG_AUD_CK_PDN_MASK                        0x1
#define MT6331_PMIC_RG_AUD_CK_PDN_SHIFT                       13
#define MT6331_PMIC_RG_ZCD13M_CK_PDN_MASK                     0x1
#define MT6331_PMIC_RG_ZCD13M_CK_PDN_SHIFT                    14
#define MT6331_PMIC_RG_MAD13M_CK_PDN_MASK                     0x1
#define MT6331_PMIC_RG_MAD13M_CK_PDN_SHIFT                    15
#define MT6331_PMIC_TOP_CKPDN_CON0_SET_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKPDN_CON0_SET_SHIFT                  0
#define MT6331_PMIC_TOP_CKPDN_CON0_CLR_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKPDN_CON0_CLR_SHIFT                  0
#define MT6331_PMIC_RG_RTC_32K_CK_PDN_MASK                    0x1
#define MT6331_PMIC_RG_RTC_32K_CK_PDN_SHIFT                   0
#define MT6331_PMIC_RG_RTC_MCLK_PDN_MASK                      0x1
#define MT6331_PMIC_RG_RTC_MCLK_PDN_SHIFT                     1
#define MT6331_PMIC_RG_RTC_75K_CK_PDN_MASK                    0x1
#define MT6331_PMIC_RG_RTC_75K_CK_PDN_SHIFT                   2
#define MT6331_PMIC_RG_RTCDET_CK_PDN_MASK                     0x1
#define MT6331_PMIC_RG_RTCDET_CK_PDN_SHIFT                    3
#define MT6331_PMIC_RG_RTC32K_1V8_1_O_PDN_MASK                0x1
#define MT6331_PMIC_RG_RTC32K_1V8_1_O_PDN_SHIFT               4
#define MT6331_PMIC_RG_RTC32K_1V8_2_O_PDN_MASK                0x1
#define MT6331_PMIC_RG_RTC32K_1V8_2_O_PDN_SHIFT               5
#define MT6331_PMIC_RG_RTC_2SEC_OFF_DET_PDN_MASK              0x1
#define MT6331_PMIC_RG_RTC_2SEC_OFF_DET_PDN_SHIFT             6
#define MT6331_PMIC_RG_FQMTR_CK_PDN_MASK                      0x1
#define MT6331_PMIC_RG_FQMTR_CK_PDN_SHIFT                     7
#define MT6331_PMIC_RG_LDOSTB_1M_CK_PDN_MASK                  0x1
#define MT6331_PMIC_RG_LDOSTB_1M_CK_PDN_SHIFT                 8
#define MT6331_PMIC_RG_FBB_12M_CK_PDN_MASK                    0x1
#define MT6331_PMIC_RG_FBB_12M_CK_PDN_SHIFT                   9
#define MT6331_PMIC_RG_BUCK_ANA_CK_PDN_MASK                   0x1
#define MT6331_PMIC_RG_BUCK_ANA_CK_PDN_SHIFT                  10
#define MT6331_PMIC_RG_BUCK_32K_CK_PDN_MASK                   0x1
#define MT6331_PMIC_RG_BUCK_32K_CK_PDN_SHIFT                  11
#define MT6331_PMIC_RG_BUCK_1M_CK_PDN_MASK                    0x1
#define MT6331_PMIC_RG_BUCK_1M_CK_PDN_SHIFT                   12
#define MT6331_PMIC_RG_BUCK_12M_CK_PDN_MASK                   0x1
#define MT6331_PMIC_RG_BUCK_12M_CK_PDN_SHIFT                  13
#define MT6331_PMIC_RG_PWMOC_6M_CK_PDN_MASK                   0x1
#define MT6331_PMIC_RG_PWMOC_6M_CK_PDN_SHIFT                  14
#define MT6331_PMIC_RG_INTRP_CK_PDN_MASK                      0x1
#define MT6331_PMIC_RG_INTRP_CK_PDN_SHIFT                     15
#define MT6331_PMIC_TOP_CKPDN_CON1_SET_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKPDN_CON1_SET_SHIFT                  0
#define MT6331_PMIC_TOP_CKPDN_CON1_CLR_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKPDN_CON1_CLR_SHIFT                  0
#define MT6331_PMIC_RG_STRUP_75K_CK_PDN_MASK                  0x1
#define MT6331_PMIC_RG_STRUP_75K_CK_PDN_SHIFT                 0
#define MT6331_PMIC_RG_STRUP_32K_CK_PDN_MASK                  0x1
#define MT6331_PMIC_RG_STRUP_32K_CK_PDN_SHIFT                 1
#define MT6331_PMIC_RG_EFUSE_CK_PDN_MASK                      0x1
#define MT6331_PMIC_RG_EFUSE_CK_PDN_SHIFT                     2
#define MT6331_PMIC_RG_BGR_TEST_CK_PDN_MASK                   0x1
#define MT6331_PMIC_RG_BGR_TEST_CK_PDN_SHIFT                  3
#define MT6331_PMIC_RG_SMPS_CK_DIV_PDN_MASK                   0x1
#define MT6331_PMIC_RG_SMPS_CK_DIV_PDN_SHIFT                  4
#define MT6331_PMIC_RG_SPI_CK_PDN_MASK                        0x1
#define MT6331_PMIC_RG_SPI_CK_PDN_SHIFT                       5
#define MT6331_PMIC_RG_STRUP_AUXADC_CK_PDN_MASK               0x1
#define MT6331_PMIC_RG_STRUP_AUXADC_CK_PDN_SHIFT              6
#define MT6331_PMIC_TOP_CKPDN_CON2_RSV_MASK                   0x1FF
#define MT6331_PMIC_TOP_CKPDN_CON2_RSV_SHIFT                  7
#define MT6331_PMIC_TOP_CKPDN_CON2_SET_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKPDN_CON2_SET_SHIFT                  0
#define MT6331_PMIC_TOP_CKPDN_CON2_CLR_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKPDN_CON2_CLR_SHIFT                  0
#define MT6331_PMIC_RG_AUDIF_CK_CKSEL_MASK                    0x1
#define MT6331_PMIC_RG_AUDIF_CK_CKSEL_SHIFT                   0
#define MT6331_PMIC_RG_AUD_CK_CKSEL_MASK                      0x1
#define MT6331_PMIC_RG_AUD_CK_CKSEL_SHIFT                     1
#define MT6331_PMIC_RG_FQMTR_CK_CKSEL_MASK                    0x3
#define MT6331_PMIC_RG_FQMTR_CK_CKSEL_SHIFT                   2
#define MT6331_PMIC_RG_DRV_ISINK0_CK_CKSEL_MASK               0x1
#define MT6331_PMIC_RG_DRV_ISINK0_CK_CKSEL_SHIFT              4
#define MT6331_PMIC_RG_DRV_ISINK1_CK_CKSEL_MASK               0x1
#define MT6331_PMIC_RG_DRV_ISINK1_CK_CKSEL_SHIFT              5
#define MT6331_PMIC_RG_DRV_ISINK2_CK_CKSEL_MASK               0x1
#define MT6331_PMIC_RG_DRV_ISINK2_CK_CKSEL_SHIFT              6
#define MT6331_PMIC_RG_DRV_ISINK3_CK_CKSEL_MASK               0x1
#define MT6331_PMIC_RG_DRV_ISINK3_CK_CKSEL_SHIFT              7
#define MT6331_PMIC_RG_STRUP_75K_CK_CKSEL_MASK                0x1
#define MT6331_PMIC_RG_STRUP_75K_CK_CKSEL_SHIFT               8
#define MT6331_PMIC_RG_BGR_TEST_CK_CKSEL_MASK                 0x1
#define MT6331_PMIC_RG_BGR_TEST_CK_CKSEL_SHIFT                9
#define MT6331_PMIC_RG_75K_32K_SEL_MASK                       0x1
#define MT6331_PMIC_RG_75K_32K_SEL_SHIFT                      10
#define MT6331_PMIC_RG_AUXADC_CK_DIVSEL_MASK                  0x3
#define MT6331_PMIC_RG_AUXADC_CK_DIVSEL_SHIFT                 12
#define MT6331_PMIC_TOP_CKSEL_CON_RSV_MASK                    0x1
#define MT6331_PMIC_TOP_CKSEL_CON_RSV_SHIFT                   14
#define MT6331_PMIC_RG_OSC_SEL_HW_SRC_SEL_MASK                0x1
#define MT6331_PMIC_RG_OSC_SEL_HW_SRC_SEL_SHIFT               15
#define MT6331_PMIC_TOP_CKSEL_CON_SET_MASK                    0xFFFF
#define MT6331_PMIC_TOP_CKSEL_CON_SET_SHIFT                   0
#define MT6331_PMIC_TOP_CKSEL_CON_CLR_MASK                    0xFFFF
#define MT6331_PMIC_TOP_CKSEL_CON_CLR_SHIFT                   0
#define MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_MASK             0x1
#define MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_SHIFT            0
#define MT6331_PMIC_RG_G_DRV_2M_CK_PDN_HWEN_MASK              0x1
#define MT6331_PMIC_RG_G_DRV_2M_CK_PDN_HWEN_SHIFT             1
#define MT6331_PMIC_RG_AUXADC_CK_PDN_HWEN_MASK                0x1
#define MT6331_PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT               2
#define MT6331_PMIC_RG_BUCK_1M_CK_PDN_HWEN_MASK               0x1
#define MT6331_PMIC_RG_BUCK_1M_CK_PDN_HWEN_SHIFT              3
#define MT6331_PMIC_RG_EFUSE_CK_PDN_HWEN_MASK                 0x1
#define MT6331_PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT                4
#define MT6331_PMIC_TOP_CKHWEN_CON_RSV_MASK                   0x7
#define MT6331_PMIC_TOP_CKHWEN_CON_RSV_SHIFT                  5
#define MT6331_PMIC_TOP_CKHWEN_CON_SET_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKHWEN_CON_SET_SHIFT                  0
#define MT6331_PMIC_TOP_CKHWEN_CON_CLR_MASK                   0xFFFF
#define MT6331_PMIC_TOP_CKHWEN_CON_CLR_SHIFT                  0
#define MT6331_PMIC_RG_PMU75K_CK_TST_DIS_MASK                 0x1
#define MT6331_PMIC_RG_PMU75K_CK_TST_DIS_SHIFT                0
#define MT6331_PMIC_RG_SMPS_CK_TST_DIS_MASK                   0x1
#define MT6331_PMIC_RG_SMPS_CK_TST_DIS_SHIFT                  1
#define MT6331_PMIC_RG_AUD26M_CK_TST_DIS_MASK                 0x1
#define MT6331_PMIC_RG_AUD26M_CK_TST_DIS_SHIFT                2
#define MT6331_PMIC_RG_MAD13M_CK_TST_DIS_MASK                 0x1
#define MT6331_PMIC_RG_MAD13M_CK_TST_DIS_SHIFT                3
#define MT6331_PMIC_RG_RTC32K_CK_TST_DIS_MASK                 0x1
#define MT6331_PMIC_RG_RTC32K_CK_TST_DIS_SHIFT                4
#define MT6331_PMIC_TOP_CKTST_CON0_RSV_MASK                   0x7
#define MT6331_PMIC_TOP_CKTST_CON0_RSV_SHIFT                  5
#define MT6331_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_MASK             0x1
#define MT6331_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_SHIFT            8
#define MT6331_PMIC_RG_DRV_ISINK0_CK_TSTSEL_MASK              0x1
#define MT6331_PMIC_RG_DRV_ISINK0_CK_TSTSEL_SHIFT             0
#define MT6331_PMIC_RG_DRV_ISINK1_CK_TSTSEL_MASK              0x1
#define MT6331_PMIC_RG_DRV_ISINK1_CK_TSTSEL_SHIFT             1
#define MT6331_PMIC_RG_DRV_ISINK2_CK_TSTSEL_MASK              0x1
#define MT6331_PMIC_RG_DRV_ISINK2_CK_TSTSEL_SHIFT             2
#define MT6331_PMIC_RG_DRV_ISINK3_CK_TSTSEL_MASK              0x1
#define MT6331_PMIC_RG_DRV_ISINK3_CK_TSTSEL_SHIFT             3
#define MT6331_PMIC_RG_FQMTR_CK_TSTSEL_MASK                   0x1
#define MT6331_PMIC_RG_FQMTR_CK_TSTSEL_SHIFT                  4
#define MT6331_PMIC_RG_RTCDET_CK_TSTSEL_MASK                  0x1
#define MT6331_PMIC_RG_RTCDET_CK_TSTSEL_SHIFT                 5
#define MT6331_PMIC_RG_PMU75K_CK_TSTSEL_MASK                  0x1
#define MT6331_PMIC_RG_PMU75K_CK_TSTSEL_SHIFT                 6
#define MT6331_PMIC_RG_SMPS_CK_TSTSEL_MASK                    0x1
#define MT6331_PMIC_RG_SMPS_CK_TSTSEL_SHIFT                   7
#define MT6331_PMIC_RG_AUD26M_CK_TSTSEL_MASK                  0x1
#define MT6331_PMIC_RG_AUD26M_CK_TSTSEL_SHIFT                 8
#define MT6331_PMIC_RG_MAD13M_CK_TSTSEL_MASK                  0x1
#define MT6331_PMIC_RG_MAD13M_CK_TSTSEL_SHIFT                 9
#define MT6331_PMIC_RG_AUDIF_CK_TSTSEL_MASK                   0x1
#define MT6331_PMIC_RG_AUDIF_CK_TSTSEL_SHIFT                  10
#define MT6331_PMIC_RG_AUD_CK_TSTSEL_MASK                     0x1
#define MT6331_PMIC_RG_AUD_CK_TSTSEL_SHIFT                    11
#define MT6331_PMIC_RG_STRUP_75K_CK_TSTSEL_MASK               0x1
#define MT6331_PMIC_RG_STRUP_75K_CK_TSTSEL_SHIFT              12
#define MT6331_PMIC_RG_RTC32K_CK_TSTSEL_MASK                  0x1
#define MT6331_PMIC_RG_RTC32K_CK_TSTSEL_SHIFT                 13
#define MT6331_PMIC_TOP_CKTST_CON1_RSV_MASK                   0x3
#define MT6331_PMIC_TOP_CKTST_CON1_RSV_SHIFT                  14
#define MT6331_PMIC_RG_CLKSQ_EN_AUD_MASK                      0x1
#define MT6331_PMIC_RG_CLKSQ_EN_AUD_SHIFT                     0
#define MT6331_PMIC_RG_CLKSQ_EN_FQR_MASK                      0x1
#define MT6331_PMIC_RG_CLKSQ_EN_FQR_SHIFT                     1
#define MT6331_PMIC_TOP_CLKSQ_SET_MASK                        0x3
#define MT6331_PMIC_TOP_CLKSQ_SET_SHIFT                       0
#define MT6331_PMIC_TOP_CLKSQ_CLR_MASK                        0x3
#define MT6331_PMIC_TOP_CLKSQ_CLR_SHIFT                       0
#define MT6331_PMIC_RG_EFUSE_MAN_RST_MASK                     0x1
#define MT6331_PMIC_RG_EFUSE_MAN_RST_SHIFT                    0
#define MT6331_PMIC_RG_AUXADC_RST_MASK                        0x1
#define MT6331_PMIC_RG_AUXADC_RST_SHIFT                       1
#define MT6331_PMIC_RG_AUDIO_RST_MASK                         0x1
#define MT6331_PMIC_RG_AUDIO_RST_SHIFT                        2
#define MT6331_PMIC_RG_ACCDET_RST_MASK                        0x1
#define MT6331_PMIC_RG_ACCDET_RST_SHIFT                       3
#define MT6331_PMIC_RG_DRIVER_RST_MASK                        0x1
#define MT6331_PMIC_RG_DRIVER_RST_SHIFT                       4
#define MT6331_PMIC_RG_RTC_RST_MASK                           0x1
#define MT6331_PMIC_RG_RTC_RST_SHIFT                          5
#define MT6331_PMIC_RG_FQMTR_RST_MASK                         0x1
#define MT6331_PMIC_RG_FQMTR_RST_SHIFT                        6
#define MT6331_PMIC_TOP_RST_CON_RSV_MASK                      0x1FF
#define MT6331_PMIC_TOP_RST_CON_RSV_SHIFT                     7
#define MT6331_PMIC_TOP_RST_CON_SET_MASK                      0xFFFF
#define MT6331_PMIC_TOP_RST_CON_SET_SHIFT                     0
#define MT6331_PMIC_TOP_RST_CON_CLR_MASK                      0xFFFF
#define MT6331_PMIC_TOP_RST_CON_CLR_SHIFT                     0
#define MT6331_PMIC_RG_WDTRSTB_EN_MASK                        0x1
#define MT6331_PMIC_RG_WDTRSTB_EN_SHIFT                       0
#define MT6331_PMIC_RG_WDTRSTB_MODE_MASK                      0x1
#define MT6331_PMIC_RG_WDTRSTB_MODE_SHIFT                     1
#define MT6331_PMIC_WDTRSTB_STATUS_MASK                       0x1
#define MT6331_PMIC_WDTRSTB_STATUS_SHIFT                      2
#define MT6331_PMIC_WDTRSTB_STATUS_CLR_MASK                   0x1
#define MT6331_PMIC_WDTRSTB_STATUS_CLR_SHIFT                  3
#define MT6331_PMIC_RG_WDTRSTB_FB_EN_MASK                     0x1
#define MT6331_PMIC_RG_WDTRSTB_FB_EN_SHIFT                    4
#define MT6331_PMIC_RG_HOMEKEY_RST_EN_MASK                    0x1
#define MT6331_PMIC_RG_HOMEKEY_RST_EN_SHIFT                   8
#define MT6331_PMIC_RG_PWRKEY_RST_EN_MASK                     0x1
#define MT6331_PMIC_RG_PWRKEY_RST_EN_SHIFT                    9
#define MT6331_PMIC_RG_PWRRST_TMR_DIS_MASK                    0x1
#define MT6331_PMIC_RG_PWRRST_TMR_DIS_SHIFT                   10
#define MT6331_PMIC_RG_PWRKEY_RST_TD_MASK                     0x3
#define MT6331_PMIC_RG_PWRKEY_RST_TD_SHIFT                    12
#define MT6331_PMIC_TOP_RST_MISC_SET_MASK                     0xFFFF
#define MT6331_PMIC_TOP_RST_MISC_SET_SHIFT                    0
#define MT6331_PMIC_TOP_RST_MISC_CLR_MASK                     0xFFFF
#define MT6331_PMIC_TOP_RST_MISC_CLR_SHIFT                    0
#define MT6331_PMIC_RG_INT_EN_PWRKEY_MASK                     0x1
#define MT6331_PMIC_RG_INT_EN_PWRKEY_SHIFT                    0
#define MT6331_PMIC_RG_INT_EN_HOMEKEY_MASK                    0x1
#define MT6331_PMIC_RG_INT_EN_HOMEKEY_SHIFT                   1
#define MT6331_PMIC_RG_INT_EN_CHRDET_MASK                     0x1
#define MT6331_PMIC_RG_INT_EN_CHRDET_SHIFT                    2
#define MT6331_PMIC_RG_INT_EN_THR_H_MASK                      0x1
#define MT6331_PMIC_RG_INT_EN_THR_H_SHIFT                     3
#define MT6331_PMIC_RG_INT_EN_THR_L_MASK                      0x1
#define MT6331_PMIC_RG_INT_EN_THR_L_SHIFT                     4
#define MT6331_PMIC_RG_INT_EN_BAT_H_MASK                      0x1
#define MT6331_PMIC_RG_INT_EN_BAT_H_SHIFT                     5
#define MT6331_PMIC_RG_INT_EN_BAT_L_MASK                      0x1
#define MT6331_PMIC_RG_INT_EN_BAT_L_SHIFT                     6
#define MT6331_PMIC_RG_INT_EN_RTC_MASK                        0x1
#define MT6331_PMIC_RG_INT_EN_RTC_SHIFT                       7
#define MT6331_PMIC_RG_INT_EN_AUDIO_MASK                      0x1
#define MT6331_PMIC_RG_INT_EN_AUDIO_SHIFT                     8
#define MT6331_PMIC_RG_INT_EN_MAD_MASK                        0x1
#define MT6331_PMIC_RG_INT_EN_MAD_SHIFT                       9
#define MT6331_PMIC_RG_INT_EN_ACCDET_MASK                     0x1
#define MT6331_PMIC_RG_INT_EN_ACCDET_SHIFT                    10
#define MT6331_PMIC_RG_INT_EN_ACCDET_EINT_MASK                0x1
#define MT6331_PMIC_RG_INT_EN_ACCDET_EINT_SHIFT               11
#define MT6331_PMIC_RG_INT_EN_ACCDET_NEGV_MASK                0x1
#define MT6331_PMIC_RG_INT_EN_ACCDET_NEGV_SHIFT               12
#define MT6331_PMIC_INT_CON0_SET_MASK                         0xFFFF
#define MT6331_PMIC_INT_CON0_SET_SHIFT                        0
#define MT6331_PMIC_INT_CON0_CLR_MASK                         0xFFFF
#define MT6331_PMIC_INT_CON0_CLR_SHIFT                        0
#define MT6331_PMIC_RG_INT_EN_VDVFS11_OC_MASK                 0x1
#define MT6331_PMIC_RG_INT_EN_VDVFS11_OC_SHIFT                0
#define MT6331_PMIC_RG_INT_EN_VDVFS12_OC_MASK                 0x1
#define MT6331_PMIC_RG_INT_EN_VDVFS12_OC_SHIFT                1
#define MT6331_PMIC_RG_INT_EN_VDVFS13_OC_MASK                 0x1
#define MT6331_PMIC_RG_INT_EN_VDVFS13_OC_SHIFT                2
#define MT6331_PMIC_RG_INT_EN_VDVFS14_OC_MASK                 0x1
#define MT6331_PMIC_RG_INT_EN_VDVFS14_OC_SHIFT                3
#define MT6331_PMIC_RG_INT_EN_VGPU_OC_MASK                    0x1
#define MT6331_PMIC_RG_INT_EN_VGPU_OC_SHIFT                   4
#define MT6331_PMIC_RG_INT_EN_VCORE1_OC_MASK                  0x1
#define MT6331_PMIC_RG_INT_EN_VCORE1_OC_SHIFT                 5
#define MT6331_PMIC_RG_INT_EN_VCORE2_OC_MASK                  0x1
#define MT6331_PMIC_RG_INT_EN_VCORE2_OC_SHIFT                 6
#define MT6331_PMIC_RG_INT_EN_VIO18_OC_MASK                   0x1
#define MT6331_PMIC_RG_INT_EN_VIO18_OC_SHIFT                  7
#define MT6331_PMIC_RG_INT_EN_LDO_OC_MASK                     0x1
#define MT6331_PMIC_RG_INT_EN_LDO_OC_SHIFT                    8
#define MT6331_PMIC_RG_INT_CON1_RSV0_MASK                     0x1
#define MT6331_PMIC_RG_INT_CON1_RSV0_SHIFT                    9
#define MT6331_PMIC_RG_INT_CON1_RSV1_MASK                     0x1
#define MT6331_PMIC_RG_INT_CON1_RSV1_SHIFT                    10
#define MT6331_PMIC_RG_INT_CON1_RSV2_MASK                     0x1
#define MT6331_PMIC_RG_INT_CON1_RSV2_SHIFT                    11
#define MT6331_PMIC_RG_INT_CON1_RSV3_MASK                     0x1
#define MT6331_PMIC_RG_INT_CON1_RSV3_SHIFT                    12
#define MT6331_PMIC_INT_CON1_SET_MASK                         0xFFFF
#define MT6331_PMIC_INT_CON1_SET_SHIFT                        0
#define MT6331_PMIC_INT_CON1_CLR_MASK                         0xFFFF
#define MT6331_PMIC_INT_CON1_CLR_SHIFT                        0
#define MT6331_PMIC_POLARITY_MASK                             0x1
#define MT6331_PMIC_POLARITY_SHIFT                            0
#define MT6331_PMIC_RG_HOMEKEY_INT_SEL_MASK                   0x1
#define MT6331_PMIC_RG_HOMEKEY_INT_SEL_SHIFT                  1
#define MT6331_PMIC_RG_PWRKEY_INT_SEL_MASK                    0x1
#define MT6331_PMIC_RG_PWRKEY_INT_SEL_SHIFT                   2
#define MT6331_PMIC_INT_MISC_CON_SET_MASK                     0xFFFF
#define MT6331_PMIC_INT_MISC_CON_SET_SHIFT                    0
#define MT6331_PMIC_INT_MISC_CON_CLR_MASK                     0xFFFF
#define MT6331_PMIC_INT_MISC_CON_CLR_SHIFT                    0
#define MT6331_PMIC_RG_INT_STATUS_PWRKEY_MASK                 0x1
#define MT6331_PMIC_RG_INT_STATUS_PWRKEY_SHIFT                0
#define MT6331_PMIC_RG_INT_STATUS_HOMEKEY_MASK                0x1
#define MT6331_PMIC_RG_INT_STATUS_HOMEKEY_SHIFT               1
#define MT6331_PMIC_RG_INT_STATUS_CHRDET_MASK                 0x1
#define MT6331_PMIC_RG_INT_STATUS_CHRDET_SHIFT                2
#define MT6331_PMIC_RG_INT_STATUS_THR_H_MASK                  0x1
#define MT6331_PMIC_RG_INT_STATUS_THR_H_SHIFT                 3
#define MT6331_PMIC_RG_INT_STATUS_THR_L_MASK                  0x1
#define MT6331_PMIC_RG_INT_STATUS_THR_L_SHIFT                 4
#define MT6331_PMIC_RG_INT_STATUS_BAT_H_MASK                  0x1
#define MT6331_PMIC_RG_INT_STATUS_BAT_H_SHIFT                 5
#define MT6331_PMIC_RG_INT_STATUS_BAT_L_MASK                  0x1
#define MT6331_PMIC_RG_INT_STATUS_BAT_L_SHIFT                 6
#define MT6331_PMIC_RG_INT_STATUS_RTC_MASK                    0x1
#define MT6331_PMIC_RG_INT_STATUS_RTC_SHIFT                   7
#define MT6331_PMIC_RG_INT_STATUS_AUDIO_MASK                  0x1
#define MT6331_PMIC_RG_INT_STATUS_AUDIO_SHIFT                 8
#define MT6331_PMIC_RG_INT_STATUS_MAD_MASK                    0x1
#define MT6331_PMIC_RG_INT_STATUS_MAD_SHIFT                   9
#define MT6331_PMIC_RG_INT_STATUS_ACCDET_MASK                 0x1
#define MT6331_PMIC_RG_INT_STATUS_ACCDET_SHIFT                10
#define MT6331_PMIC_RG_INT_STATUS_ACCDET_EINT_MASK            0x1
#define MT6331_PMIC_RG_INT_STATUS_ACCDET_EINT_SHIFT           11
#define MT6331_PMIC_RG_INT_STATUS_ACCDET_NEGV_MASK            0x1
#define MT6331_PMIC_RG_INT_STATUS_ACCDET_NEGV_SHIFT           12
#define MT6331_PMIC_RG_INT_STATUS_VDVFS11_OC_MASK             0x1
#define MT6331_PMIC_RG_INT_STATUS_VDVFS11_OC_SHIFT            0
#define MT6331_PMIC_RG_INT_STATUS_VDVFS12_OC_MASK             0x1
#define MT6331_PMIC_RG_INT_STATUS_VDVFS12_OC_SHIFT            1
#define MT6331_PMIC_RG_INT_STATUS_VDVFS13_OC_MASK             0x1
#define MT6331_PMIC_RG_INT_STATUS_VDVFS13_OC_SHIFT            2
#define MT6331_PMIC_RG_INT_STATUS_VDVFS14_OC_MASK             0x1
#define MT6331_PMIC_RG_INT_STATUS_VDVFS14_OC_SHIFT            3
#define MT6331_PMIC_RG_INT_STATUS_VGPU_OC_MASK                0x1
#define MT6331_PMIC_RG_INT_STATUS_VGPU_OC_SHIFT               4
#define MT6331_PMIC_RG_INT_STATUS_VCORE1_OC_MASK              0x1
#define MT6331_PMIC_RG_INT_STATUS_VCORE1_OC_SHIFT             5
#define MT6331_PMIC_RG_INT_STATUS_VCORE2_OC_MASK              0x1
#define MT6331_PMIC_RG_INT_STATUS_VCORE2_OC_SHIFT             6
#define MT6331_PMIC_RG_INT_STATUS_VIO18_OC_MASK               0x1
#define MT6331_PMIC_RG_INT_STATUS_VIO18_OC_SHIFT              7
#define MT6331_PMIC_RG_INT_STATUS_LDO_OC_MASK                 0x1
#define MT6331_PMIC_RG_INT_STATUS_LDO_OC_SHIFT                8
#define MT6331_PMIC_OC_GEAR_LDO_MASK                          0x3
#define MT6331_PMIC_OC_GEAR_LDO_SHIFT                         0
#define MT6331_PMIC_FQMTR_TCKSEL_MASK                         0x7
#define MT6331_PMIC_FQMTR_TCKSEL_SHIFT                        0
#define MT6331_PMIC_FQMTR_BUSY_MASK                           0x1
#define MT6331_PMIC_FQMTR_BUSY_SHIFT                          3
#define MT6331_PMIC_FQMTR_EN_MASK                             0x1
#define MT6331_PMIC_FQMTR_EN_SHIFT                            15
#define MT6331_PMIC_FQMTR_WINSET_MASK                         0xFFFF
#define MT6331_PMIC_FQMTR_WINSET_SHIFT                        0
#define MT6331_PMIC_FQMTR_DATA_MASK                           0xFFFF
#define MT6331_PMIC_FQMTR_DATA_SHIFT                          0
#define MT6331_PMIC_RG_SPI_CON_MASK                           0x1
#define MT6331_PMIC_RG_SPI_CON_SHIFT                          0
#define MT6331_PMIC_DEW_DIO_EN_MASK                           0x1
#define MT6331_PMIC_DEW_DIO_EN_SHIFT                          0
#define MT6331_PMIC_DEW_READ_TEST_MASK                        0xFFFF
#define MT6331_PMIC_DEW_READ_TEST_SHIFT                       0
#define MT6331_PMIC_DEW_WRITE_TEST_MASK                       0xFFFF
#define MT6331_PMIC_DEW_WRITE_TEST_SHIFT                      0
#define MT6331_PMIC_DEW_CRC_SWRST_MASK                        0x1
#define MT6331_PMIC_DEW_CRC_SWRST_SHIFT                       0
#define MT6331_PMIC_DEW_CRC_EN_MASK                           0x1
#define MT6331_PMIC_DEW_CRC_EN_SHIFT                          0
#define MT6331_PMIC_DEW_CRC_VAL_MASK                          0xFF
#define MT6331_PMIC_DEW_CRC_VAL_SHIFT                         0
#define MT6331_PMIC_DEW_DBG_MON_SEL_MASK                      0xF
#define MT6331_PMIC_DEW_DBG_MON_SEL_SHIFT                     0
#define MT6331_PMIC_DEW_CIPHER_KEY_SEL_MASK                   0x3
#define MT6331_PMIC_DEW_CIPHER_KEY_SEL_SHIFT                  0
#define MT6331_PMIC_DEW_CIPHER_IV_SEL_MASK                    0x3
#define MT6331_PMIC_DEW_CIPHER_IV_SEL_SHIFT                   0
#define MT6331_PMIC_DEW_CIPHER_EN_MASK                        0x1
#define MT6331_PMIC_DEW_CIPHER_EN_SHIFT                       0
#define MT6331_PMIC_DEW_CIPHER_RDY_MASK                       0x1
#define MT6331_PMIC_DEW_CIPHER_RDY_SHIFT                      0
#define MT6331_PMIC_DEW_CIPHER_MODE_MASK                      0x1
#define MT6331_PMIC_DEW_CIPHER_MODE_SHIFT                     0
#define MT6331_PMIC_DEW_CIPHER_SWRST_MASK                     0x1
#define MT6331_PMIC_DEW_CIPHER_SWRST_SHIFT                    0
#define MT6331_PMIC_DEW_RDDMY_NO_MASK                         0xF
#define MT6331_PMIC_DEW_RDDMY_NO_SHIFT                        0
#define MT6331_PMIC_INT_TYPE_CON0_MASK                        0x1FFF
#define MT6331_PMIC_INT_TYPE_CON0_SHIFT                       0
#define MT6331_PMIC_INT_TYPE_CON0_SET_MASK                    0x1FFF
#define MT6331_PMIC_INT_TYPE_CON0_SET_SHIFT                   0
#define MT6331_PMIC_INT_TYPE_CON0_CLR_MASK                    0x1FFF
#define MT6331_PMIC_INT_TYPE_CON0_CLR_SHIFT                   0
#define MT6331_PMIC_INT_TYPE_CON1_MASK                        0x1FF
#define MT6331_PMIC_INT_TYPE_CON1_SHIFT                       0
#define MT6331_PMIC_INT_TYPE_CON1_SET_MASK                    0x1FF
#define MT6331_PMIC_INT_TYPE_CON1_SET_SHIFT                   0
#define MT6331_PMIC_INT_TYPE_CON1_CLR_MASK                    0x1FF
#define MT6331_PMIC_INT_TYPE_CON1_CLR_SHIFT                   0
#define MT6331_PMIC_CPU_INT_STA_MASK                          0x1
#define MT6331_PMIC_CPU_INT_STA_SHIFT                         0
#define MT6331_PMIC_MD32_INT_STA_MASK                         0x1
#define MT6331_PMIC_MD32_INT_STA_SHIFT                        1
#define MT6331_PMIC_RG_SMPS_TESTMODE_B_MASK                   0x1FF
#define MT6331_PMIC_RG_SMPS_TESTMODE_B_SHIFT                  7
#define MT6331_PMIC_VSLEEP_SRC0_MASK                          0x1FF
#define MT6331_PMIC_VSLEEP_SRC0_SHIFT                         0
#define MT6331_PMIC_VSLEEP_SRC1_MASK                          0xF
#define MT6331_PMIC_VSLEEP_SRC1_SHIFT                         12
#define MT6331_PMIC_R2R_SRC0_MASK                             0x1FF
#define MT6331_PMIC_R2R_SRC0_SHIFT                            0
#define MT6331_PMIC_R2R_SRC1_MASK                             0xF
#define MT6331_PMIC_R2R_SRC1_SHIFT                            12
#define MT6331_PMIC_BUCK_OSC_SEL_SRC0_MASK                    0x1FF
#define MT6331_PMIC_BUCK_OSC_SEL_SRC0_SHIFT                   0
#define MT6331_PMIC_SRCLKEN_DLY_SRC1_MASK                     0xF
#define MT6331_PMIC_SRCLKEN_DLY_SRC1_SHIFT                    12
#define MT6331_PMIC_BUCK_CON5_RSV0_MASK                       0xFFFF
#define MT6331_PMIC_BUCK_CON5_RSV0_SHIFT                      0
#define MT6331_PMIC_QI_VGPU_DIG_MON_MASK                      0xF
#define MT6331_PMIC_QI_VGPU_DIG_MON_SHIFT                     0
#define MT6331_PMIC_QI_VIO18_DIG_MON_MASK                     0xF
#define MT6331_PMIC_QI_VIO18_DIG_MON_SHIFT                    4
#define MT6331_PMIC_QI_VCORE1_DIG_MON_MASK                    0xF
#define MT6331_PMIC_QI_VCORE1_DIG_MON_SHIFT                   0
#define MT6331_PMIC_QI_VCORE2_DIG_MON_MASK                    0xF
#define MT6331_PMIC_QI_VCORE2_DIG_MON_SHIFT                   4
#define MT6331_PMIC_QI_VDVFS13_DIG_MON_MASK                   0xFF
#define MT6331_PMIC_QI_VDVFS13_DIG_MON_SHIFT                  0
#define MT6331_PMIC_QI_VDVFS14_DIG_MON_MASK                   0xFF
#define MT6331_PMIC_QI_VDVFS14_DIG_MON_SHIFT                  8
#define MT6331_PMIC_QI_VDVFS11_DIG_MON_MASK                   0xFF
#define MT6331_PMIC_QI_VDVFS11_DIG_MON_SHIFT                  0
#define MT6331_PMIC_QI_VDVFS12_DIG_MON_MASK                   0xFF
#define MT6331_PMIC_QI_VDVFS12_DIG_MON_SHIFT                  8
#define MT6331_PMIC_VDVFS11_OC_EN_MASK                        0x1
#define MT6331_PMIC_VDVFS11_OC_EN_SHIFT                       0
#define MT6331_PMIC_VDVFS11_OC_DEG_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS11_OC_DEG_EN_SHIFT                   1
#define MT6331_PMIC_VDVFS11_OC_WND_MASK                       0x3
#define MT6331_PMIC_VDVFS11_OC_WND_SHIFT                      2
#define MT6331_PMIC_VDVFS11_OC_THD_MASK                       0x3
#define MT6331_PMIC_VDVFS11_OC_THD_SHIFT                      6
#define MT6331_PMIC_VDVFS12_OC_EN_MASK                        0x1
#define MT6331_PMIC_VDVFS12_OC_EN_SHIFT                       0
#define MT6331_PMIC_VDVFS12_OC_DEG_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS12_OC_DEG_EN_SHIFT                   1
#define MT6331_PMIC_VDVFS12_OC_WND_MASK                       0x3
#define MT6331_PMIC_VDVFS12_OC_WND_SHIFT                      2
#define MT6331_PMIC_VDVFS12_OC_THD_MASK                       0x3
#define MT6331_PMIC_VDVFS12_OC_THD_SHIFT                      6
#define MT6331_PMIC_VDVFS13_OC_EN_MASK                        0x1
#define MT6331_PMIC_VDVFS13_OC_EN_SHIFT                       0
#define MT6331_PMIC_VDVFS13_OC_DEG_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS13_OC_DEG_EN_SHIFT                   1
#define MT6331_PMIC_VDVFS13_OC_WND_MASK                       0x3
#define MT6331_PMIC_VDVFS13_OC_WND_SHIFT                      2
#define MT6331_PMIC_VDVFS13_OC_THD_MASK                       0x3
#define MT6331_PMIC_VDVFS13_OC_THD_SHIFT                      6
#define MT6331_PMIC_VDVFS14_OC_EN_MASK                        0x1
#define MT6331_PMIC_VDVFS14_OC_EN_SHIFT                       0
#define MT6331_PMIC_VDVFS14_OC_DEG_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS14_OC_DEG_EN_SHIFT                   1
#define MT6331_PMIC_VDVFS14_OC_WND_MASK                       0x3
#define MT6331_PMIC_VDVFS14_OC_WND_SHIFT                      2
#define MT6331_PMIC_VDVFS14_OC_THD_MASK                       0x3
#define MT6331_PMIC_VDVFS14_OC_THD_SHIFT                      6
#define MT6331_PMIC_VGPU_OC_EN_MASK                           0x1
#define MT6331_PMIC_VGPU_OC_EN_SHIFT                          0
#define MT6331_PMIC_VGPU_OC_DEG_EN_MASK                       0x1
#define MT6331_PMIC_VGPU_OC_DEG_EN_SHIFT                      1
#define MT6331_PMIC_VGPU_OC_WND_MASK                          0x3
#define MT6331_PMIC_VGPU_OC_WND_SHIFT                         2
#define MT6331_PMIC_VGPU_OC_THD_MASK                          0x3
#define MT6331_PMIC_VGPU_OC_THD_SHIFT                         6
#define MT6331_PMIC_VCORE1_OC_EN_MASK                         0x1
#define MT6331_PMIC_VCORE1_OC_EN_SHIFT                        0
#define MT6331_PMIC_VCORE1_OC_DEG_EN_MASK                     0x1
#define MT6331_PMIC_VCORE1_OC_DEG_EN_SHIFT                    1
#define MT6331_PMIC_VCORE1_OC_WND_MASK                        0x3
#define MT6331_PMIC_VCORE1_OC_WND_SHIFT                       2
#define MT6331_PMIC_VCORE1_OC_THD_MASK                        0x3
#define MT6331_PMIC_VCORE1_OC_THD_SHIFT                       6
#define MT6331_PMIC_VCORE2_OC_EN_MASK                         0x1
#define MT6331_PMIC_VCORE2_OC_EN_SHIFT                        0
#define MT6331_PMIC_VCORE2_OC_DEG_EN_MASK                     0x1
#define MT6331_PMIC_VCORE2_OC_DEG_EN_SHIFT                    1
#define MT6331_PMIC_VCORE2_OC_WND_MASK                        0x3
#define MT6331_PMIC_VCORE2_OC_WND_SHIFT                       2
#define MT6331_PMIC_VCORE2_OC_THD_MASK                        0x3
#define MT6331_PMIC_VCORE2_OC_THD_SHIFT                       6
#define MT6331_PMIC_VIO18_OC_EN_MASK                          0x1
#define MT6331_PMIC_VIO18_OC_EN_SHIFT                         0
#define MT6331_PMIC_VIO18_OC_DEG_EN_MASK                      0x1
#define MT6331_PMIC_VIO18_OC_DEG_EN_SHIFT                     1
#define MT6331_PMIC_VIO18_OC_WND_MASK                         0x3
#define MT6331_PMIC_VIO18_OC_WND_SHIFT                        2
#define MT6331_PMIC_VIO18_OC_THD_MASK                         0x3
#define MT6331_PMIC_VIO18_OC_THD_SHIFT                        6
#define MT6331_PMIC_VDVFS11_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_PMIC_VDVFS11_EN_OC_SDN_SEL_SHIFT               0
#define MT6331_PMIC_VDVFS12_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_PMIC_VDVFS12_EN_OC_SDN_SEL_SHIFT               1
#define MT6331_PMIC_VDVFS13_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_PMIC_VDVFS13_EN_OC_SDN_SEL_SHIFT               2
#define MT6331_PMIC_VDVFS14_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_PMIC_VDVFS14_EN_OC_SDN_SEL_SHIFT               3
#define MT6331_PMIC_VGPU_EN_OC_SDN_SEL_MASK                   0x1
#define MT6331_PMIC_VGPU_EN_OC_SDN_SEL_SHIFT                  4
#define MT6331_PMIC_VCORE1_EN_OC_SDN_SEL_MASK                 0x1
#define MT6331_PMIC_VCORE1_EN_OC_SDN_SEL_SHIFT                5
#define MT6331_PMIC_VCORE2_EN_OC_SDN_SEL_MASK                 0x1
#define MT6331_PMIC_VCORE2_EN_OC_SDN_SEL_SHIFT                6
#define MT6331_PMIC_VIO18_EN_OC_SDN_SEL_MASK                  0x1
#define MT6331_PMIC_VIO18_EN_OC_SDN_SEL_SHIFT                 7
#define MT6331_PMIC_VDVFS11_OC_FLAG_CLR_MASK                  0x1
#define MT6331_PMIC_VDVFS11_OC_FLAG_CLR_SHIFT                 0
#define MT6331_PMIC_VDVFS12_OC_FLAG_CLR_MASK                  0x1
#define MT6331_PMIC_VDVFS12_OC_FLAG_CLR_SHIFT                 1
#define MT6331_PMIC_VDVFS13_OC_FLAG_CLR_MASK                  0x1
#define MT6331_PMIC_VDVFS13_OC_FLAG_CLR_SHIFT                 2
#define MT6331_PMIC_VDVFS14_OC_FLAG_CLR_MASK                  0x1
#define MT6331_PMIC_VDVFS14_OC_FLAG_CLR_SHIFT                 3
#define MT6331_PMIC_VGPU_OC_FLAG_CLR_MASK                     0x1
#define MT6331_PMIC_VGPU_OC_FLAG_CLR_SHIFT                    4
#define MT6331_PMIC_VCORE1_OC_FLAG_CLR_MASK                   0x1
#define MT6331_PMIC_VCORE1_OC_FLAG_CLR_SHIFT                  5
#define MT6331_PMIC_VCORE2_OC_FLAG_CLR_MASK                   0x1
#define MT6331_PMIC_VCORE2_OC_FLAG_CLR_SHIFT                  6
#define MT6331_PMIC_VIO18_OC_FLAG_CLR_MASK                    0x1
#define MT6331_PMIC_VIO18_OC_FLAG_CLR_SHIFT                   7
#define MT6331_PMIC_VDVFS11_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_PMIC_VDVFS11_OC_FLAG_CLR_SEL_SHIFT             8
#define MT6331_PMIC_VDVFS12_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_PMIC_VDVFS12_OC_FLAG_CLR_SEL_SHIFT             9
#define MT6331_PMIC_VDVFS13_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_PMIC_VDVFS13_OC_FLAG_CLR_SEL_SHIFT             10
#define MT6331_PMIC_VDVFS14_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_PMIC_VDVFS14_OC_FLAG_CLR_SEL_SHIFT             11
#define MT6331_PMIC_VGPU_OC_FLAG_CLR_SEL_MASK                 0x1
#define MT6331_PMIC_VGPU_OC_FLAG_CLR_SEL_SHIFT                12
#define MT6331_PMIC_VCORE1_OC_FLAG_CLR_SEL_MASK               0x1
#define MT6331_PMIC_VCORE1_OC_FLAG_CLR_SEL_SHIFT              13
#define MT6331_PMIC_VCORE2_OC_FLAG_CLR_SEL_MASK               0x1
#define MT6331_PMIC_VCORE2_OC_FLAG_CLR_SEL_SHIFT              14
#define MT6331_PMIC_VIO18_OC_FLAG_CLR_SEL_MASK                0x1
#define MT6331_PMIC_VIO18_OC_FLAG_CLR_SEL_SHIFT               15
#define MT6331_PMIC_VDVFS11_OC_INT_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS11_OC_INT_EN_SHIFT                   0
#define MT6331_PMIC_VDVFS12_OC_INT_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS12_OC_INT_EN_SHIFT                   1
#define MT6331_PMIC_VDVFS13_OC_INT_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS13_OC_INT_EN_SHIFT                   2
#define MT6331_PMIC_VDVFS14_OC_INT_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS14_OC_INT_EN_SHIFT                   3
#define MT6331_PMIC_VGPU_OC_INT_EN_MASK                       0x1
#define MT6331_PMIC_VGPU_OC_INT_EN_SHIFT                      4
#define MT6331_PMIC_VCORE1_OC_INT_EN_MASK                     0x1
#define MT6331_PMIC_VCORE1_OC_INT_EN_SHIFT                    5
#define MT6331_PMIC_VCORE2_OC_INT_EN_MASK                     0x1
#define MT6331_PMIC_VCORE2_OC_INT_EN_SHIFT                    6
#define MT6331_PMIC_VIO18_OC_INT_EN_MASK                      0x1
#define MT6331_PMIC_VIO18_OC_INT_EN_SHIFT                     7
#define MT6331_PMIC_VDVFS11_OC_STATUS_MASK                    0x1
#define MT6331_PMIC_VDVFS11_OC_STATUS_SHIFT                   0
#define MT6331_PMIC_VDVFS12_OC_STATUS_MASK                    0x1
#define MT6331_PMIC_VDVFS12_OC_STATUS_SHIFT                   1
#define MT6331_PMIC_VDVFS13_OC_STATUS_MASK                    0x1
#define MT6331_PMIC_VDVFS13_OC_STATUS_SHIFT                   2
#define MT6331_PMIC_VDVFS14_OC_STATUS_MASK                    0x1
#define MT6331_PMIC_VDVFS14_OC_STATUS_SHIFT                   3
#define MT6331_PMIC_VGPU_OC_STATUS_MASK                       0x1
#define MT6331_PMIC_VGPU_OC_STATUS_SHIFT                      4
#define MT6331_PMIC_VCORE1_OC_STATUS_MASK                     0x1
#define MT6331_PMIC_VCORE1_OC_STATUS_SHIFT                    5
#define MT6331_PMIC_VCORE2_OC_STATUS_MASK                     0x1
#define MT6331_PMIC_VCORE2_OC_STATUS_SHIFT                    6
#define MT6331_PMIC_VIO18_OC_STATUS_MASK                      0x1
#define MT6331_PMIC_VIO18_OC_STATUS_SHIFT                     7
#define MT6331_PMIC_VSRAM_DVFS1_TRACK_SLEEP_CTRL_MASK         0x1
#define MT6331_PMIC_VSRAM_DVFS1_TRACK_SLEEP_CTRL_SHIFT        0
#define MT6331_PMIC_VSRAM_DVFS1_TRACK_ON_CTRL_MASK            0x1
#define MT6331_PMIC_VSRAM_DVFS1_TRACK_ON_CTRL_SHIFT           1
#define MT6331_PMIC_VDVFS1_TRACK_ON_CTRL_MASK                 0x1
#define MT6331_PMIC_VDVFS1_TRACK_ON_CTRL_SHIFT                2
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_DELTA_MASK              0x7F
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_DELTA_SHIFT             0
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_OFFSET_MASK             0x7F
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_OFFSET_SHIFT            8
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_LB_MASK              0x7F
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_LB_SHIFT             0
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_HB_MASK              0x7F
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_HB_SHIFT             8
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_LB_MASK           0x7F
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_LB_SHIFT          0
#define MT6331_PMIC_RG_VSRAM_DVFS1_TRIMH_MASK                 0x1F
#define MT6331_PMIC_RG_VSRAM_DVFS1_TRIMH_SHIFT                11
#define MT6331_PMIC_RG_VSRAM_DVFS1_TRIML_MASK                 0x1F
#define MT6331_PMIC_RG_VSRAM_DVFS1_TRIML_SHIFT                0
#define MT6331_PMIC_RG_VDVFS11_ZXOS_TRIM_MASK                 0x3F
#define MT6331_PMIC_RG_VDVFS11_ZXOS_TRIM_SHIFT                8
#define MT6331_PMIC_RG_VDVFS11_TRIMH_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS11_TRIMH_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS11_TRIML_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS11_TRIML_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS11_CSR_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS11_CSR_SHIFT                      6
#define MT6331_PMIC_RG_VDVFS11_CSL_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS11_CSL_SHIFT                      8
#define MT6331_PMIC_RG_VDVFS11_ZX_OS_MASK                     0x3
#define MT6331_PMIC_RG_VDVFS11_ZX_OS_SHIFT                    14
#define MT6331_PMIC_RG_VDVFS11_AVP_EN_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS11_AVP_EN_SHIFT                   3
#define MT6331_PMIC_RG_VDVFS11_CSM_MASK                       0x7
#define MT6331_PMIC_RG_VDVFS11_CSM_SHIFT                      4
#define MT6331_PMIC_RG_VDVFS11_MODESET_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS11_MODESET_SHIFT                  8
#define MT6331_PMIC_RG_VDVFS11_NDIS_EN_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS11_NDIS_EN_SHIFT                  9
#define MT6331_PMIC_RG_VDVFS11_SLP_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS11_SLP_SHIFT                      0
#define MT6331_PMIC_RG_VDVFS11_VSLEEP_MASK                    0x7
#define MT6331_PMIC_RG_VDVFS11_VSLEEP_SHIFT                   4
#define MT6331_PMIC_RG_VDVFS11_RSV_MASK                       0xFF
#define MT6331_PMIC_RG_VDVFS11_RSV_SHIFT                      0
#define MT6331_PMIC_VDVFS11_EN_CTRL_MASK                      0x1
#define MT6331_PMIC_VDVFS11_EN_CTRL_SHIFT                     0
#define MT6331_PMIC_VDVFS11_VOSEL_CTRL_MASK                   0x1
#define MT6331_PMIC_VDVFS11_VOSEL_CTRL_SHIFT                  1
#define MT6331_PMIC_VDVFS11_DIG0_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS11_DIG0_RSV1_SHIFT                   2
#define MT6331_PMIC_VDVFS11_DIG1_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS11_DIG1_RSV1_SHIFT                   3
#define MT6331_PMIC_VDVFS11_EN_SEL_MASK                       0x3
#define MT6331_PMIC_VDVFS11_EN_SEL_SHIFT                      0
#define MT6331_PMIC_VDVFS11_VOSEL_SEL_MASK                    0x3
#define MT6331_PMIC_VDVFS11_VOSEL_SEL_SHIFT                   4
#define MT6331_PMIC_VDVFS11_DIG0_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS11_DIG0_RSV2_SHIFT                   8
#define MT6331_PMIC_VDVFS11_DIG1_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS11_DIG1_RSV2_SHIFT                   12
#define MT6331_PMIC_VDVFS11_EN_MASK                           0x1
#define MT6331_PMIC_VDVFS11_EN_SHIFT                          0
#define MT6331_PMIC_VDVFS11_STBTD_MASK                        0x3
#define MT6331_PMIC_VDVFS11_STBTD_SHIFT                       4
#define MT6331_PMIC_QI_VDVFS11_STB_MASK                       0x1
#define MT6331_PMIC_QI_VDVFS11_STB_SHIFT                      12
#define MT6331_PMIC_QI_VDVFS11_EN_MASK                        0x1
#define MT6331_PMIC_QI_VDVFS11_EN_SHIFT                       13
#define MT6331_PMIC_QI_VDVFS11_OC_STATUS_MASK                 0x1
#define MT6331_PMIC_QI_VDVFS11_OC_STATUS_SHIFT                15
#define MT6331_PMIC_VDVFS11_SFCHG_FRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS11_SFCHG_FRATE_SHIFT                 0
#define MT6331_PMIC_VDVFS11_SFCHG_FEN_MASK                    0x1
#define MT6331_PMIC_VDVFS11_SFCHG_FEN_SHIFT                   7
#define MT6331_PMIC_VDVFS11_SFCHG_RRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS11_SFCHG_RRATE_SHIFT                 8
#define MT6331_PMIC_VDVFS11_SFCHG_REN_MASK                    0x1
#define MT6331_PMIC_VDVFS11_SFCHG_REN_SHIFT                   15
#define MT6331_PMIC_VDVFS11_VOSEL_MASK                        0x7F
#define MT6331_PMIC_VDVFS11_VOSEL_SHIFT                       0
#define MT6331_PMIC_VDVFS11_VOSEL_ON_MASK                     0x7F
#define MT6331_PMIC_VDVFS11_VOSEL_ON_SHIFT                    0
#define MT6331_PMIC_VDVFS11_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_PMIC_VDVFS11_VOSEL_SLEEP_SHIFT                 0
#define MT6331_PMIC_NI_VDVFS11_VOSEL_MASK                     0x7F
#define MT6331_PMIC_NI_VDVFS11_VOSEL_SHIFT                    0
#define MT6331_PMIC_VDVFS11_TRANS_TD_MASK                     0x3
#define MT6331_PMIC_VDVFS11_TRANS_TD_SHIFT                    0
#define MT6331_PMIC_VDVFS11_TRANS_CTRL_MASK                   0x3
#define MT6331_PMIC_VDVFS11_TRANS_CTRL_SHIFT                  4
#define MT6331_PMIC_VDVFS11_TRANS_ONCE_MASK                   0x1
#define MT6331_PMIC_VDVFS11_TRANS_ONCE_SHIFT                  6
#define MT6331_PMIC_NI_VDVFS11_VOSEL_TRANS_MASK               0x1
#define MT6331_PMIC_NI_VDVFS11_VOSEL_TRANS_SHIFT              7
#define MT6331_PMIC_VDVFS11_VSLEEP_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS11_VSLEEP_EN_SHIFT                   8
#define MT6331_PMIC_VDVFS11_R2R_PDN_MASK                      0x1
#define MT6331_PMIC_VDVFS11_R2R_PDN_SHIFT                     10
#define MT6331_PMIC_VDVFS11_VSLEEP_SEL_MASK                   0x1
#define MT6331_PMIC_VDVFS11_VSLEEP_SEL_SHIFT                  11
#define MT6331_PMIC_NI_VDVFS11_R2R_PDN_MASK                   0x1
#define MT6331_PMIC_NI_VDVFS11_R2R_PDN_SHIFT                  14
#define MT6331_PMIC_NI_VDVFS11_VSLEEP_SEL_MASK                0x1
#define MT6331_PMIC_NI_VDVFS11_VSLEEP_SEL_SHIFT               15
#define MT6331_PMIC_RG_VDVFS11_PKMODE_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS11_PKMODE_SHIFT                   0
#define MT6331_PMIC_RG_VDVFS11_CS_CAL_MASK                    0x3
#define MT6331_PMIC_RG_VDVFS11_CS_CAL_SHIFT                   1
#define MT6331_PMIC_RG_VDVFS11_RC_MASK                        0x7
#define MT6331_PMIC_RG_VDVFS11_RC_SHIFT                       5
#define MT6331_PMIC_QI_VDVFS11_VSLEEP_MASK                    0x3
#define MT6331_PMIC_QI_VDVFS11_VSLEEP_SHIFT                   8
#define MT6331_PMIC_RG_VDVFS11_PFM_CSR_MASK                   0x3
#define MT6331_PMIC_RG_VDVFS11_PFM_CSR_SHIFT                  11
#define MT6331_PMIC_RGS_VDVFS11_ENPWM_STATUS_MASK             0x1
#define MT6331_PMIC_RGS_VDVFS11_ENPWM_STATUS_SHIFT            13
#define MT6331_PMIC_RG_VDVFS11_TRANS_BST_MASK                 0xFF
#define MT6331_PMIC_RG_VDVFS11_TRANS_BST_SHIFT                0
#define MT6331_PMIC_RG_VSRAM_DVFS1_VSLEEP_MASK                0x7
#define MT6331_PMIC_RG_VSRAM_DVFS1_VSLEEP_SHIFT               0
#define MT6331_PMIC_QI_VDVFS1_LATCH_MODECONFIG_MASK           0x1
#define MT6331_PMIC_QI_VDVFS1_LATCH_MODECONFIG_SHIFT          3
#define MT6331_PMIC_QI_VDVFS1_EN_MODECONFIG_MASK              0x1
#define MT6331_PMIC_QI_VDVFS1_EN_MODECONFIG_SHIFT             4
#define MT6331_PMIC_RG_VDVFS11_DIG0_RSV_MASK                  0x7
#define MT6331_PMIC_RG_VDVFS11_DIG0_RSV_SHIFT                 5
#define MT6331_PMIC_QI_VSRAM_DVFS1_VSLEEP_MASK                0x3
#define MT6331_PMIC_QI_VSRAM_DVFS1_VSLEEP_SHIFT               8
#define MT6331_PMIC_RG_VDVFS11_DIG1_RSV_MASK                  0x3F
#define MT6331_PMIC_RG_VDVFS11_DIG1_RSV_SHIFT                 10
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_CTRL_MASK               0x1
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_CTRL_SHIFT              0
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_SEL_MASK                0x3
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_SEL_SHIFT               1
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_MASK                 0x7F
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_SHIFT                0
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_MASK              0x7F
#define MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_SHIFT             0
#define MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_MASK                 0x7F
#define MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_SHIFT                0
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_FRATE_MASK              0x7F
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_FRATE_SHIFT             0
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_FEN_MASK                0x1
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_FEN_SHIFT               7
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_RRATE_MASK              0x7F
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_RRATE_SHIFT             8
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_REN_MASK                0x1
#define MT6331_PMIC_VSRAM_DVFS1_SFCHG_REN_SHIFT               15
#define MT6331_PMIC_VSRAM_DVFS1_TRANS_TD_MASK                 0x3
#define MT6331_PMIC_VSRAM_DVFS1_TRANS_TD_SHIFT                0
#define MT6331_PMIC_VSRAM_DVFS1_TRANS_CTRL_MASK               0x3
#define MT6331_PMIC_VSRAM_DVFS1_TRANS_CTRL_SHIFT              4
#define MT6331_PMIC_VSRAM_DVFS1_TRANS_ONCE_MASK               0x1
#define MT6331_PMIC_VSRAM_DVFS1_TRANS_ONCE_SHIFT              6
#define MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_TRANS_MASK           0x1
#define MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_TRANS_SHIFT          7
#define MT6331_PMIC_VSRAM_DVFS1_VSLEEP_EN_MASK                0x1
#define MT6331_PMIC_VSRAM_DVFS1_VSLEEP_EN_SHIFT               8
#define MT6331_PMIC_VSRAM_DVFS1_R2R_PDN_MASK                  0x1
#define MT6331_PMIC_VSRAM_DVFS1_R2R_PDN_SHIFT                 10
#define MT6331_PMIC_VSRAM_DVFS1_VSLEEP_SEL_MASK               0x1
#define MT6331_PMIC_VSRAM_DVFS1_VSLEEP_SEL_SHIFT              11
#define MT6331_PMIC_NI_VSRAM_DVFS1_R2R_PDN_MASK               0x1
#define MT6331_PMIC_NI_VSRAM_DVFS1_R2R_PDN_SHIFT              14
#define MT6331_PMIC_NI_VSRAM_DVFS1_VSLEEP_SEL_MASK            0x1
#define MT6331_PMIC_NI_VSRAM_DVFS1_VSLEEP_SEL_SHIFT           15
#define MT6331_PMIC_RG_VDVFS12_ZXOS_TRIM_MASK                 0x3F
#define MT6331_PMIC_RG_VDVFS12_ZXOS_TRIM_SHIFT                8
#define MT6331_PMIC_RG_VDVFS12_TRIMH_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS12_TRIMH_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS12_TRIML_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS12_TRIML_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS12_CSR_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS12_CSR_SHIFT                      6
#define MT6331_PMIC_RG_VDVFS12_CSL_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS12_CSL_SHIFT                      8
#define MT6331_PMIC_RG_VDVFS12_ZX_OS_MASK                     0x3
#define MT6331_PMIC_RG_VDVFS12_ZX_OS_SHIFT                    14
#define MT6331_PMIC_RG_VDVFS12_AVP_EN_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS12_AVP_EN_SHIFT                   3
#define MT6331_PMIC_RG_VDVFS12_CSM_MASK                       0x7
#define MT6331_PMIC_RG_VDVFS12_CSM_SHIFT                      4
#define MT6331_PMIC_RG_VDVFS12_MODESET_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS12_MODESET_SHIFT                  8
#define MT6331_PMIC_RG_VDVFS12_NDIS_EN_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS12_NDIS_EN_SHIFT                  9
#define MT6331_PMIC_RG_VDVFS12_SLP_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS12_SLP_SHIFT                      0
#define MT6331_PMIC_RG_VDVFS12_VSLEEP_MASK                    0x7
#define MT6331_PMIC_RG_VDVFS12_VSLEEP_SHIFT                   4
#define MT6331_PMIC_RG_VDVFS12_RSV_MASK                       0xFF
#define MT6331_PMIC_RG_VDVFS12_RSV_SHIFT                      0
#define MT6331_PMIC_VDVFS12_EN_CTRL_MASK                      0x1
#define MT6331_PMIC_VDVFS12_EN_CTRL_SHIFT                     0
#define MT6331_PMIC_VDVFS12_VOSEL_CTRL_MASK                   0x1
#define MT6331_PMIC_VDVFS12_VOSEL_CTRL_SHIFT                  1
#define MT6331_PMIC_VDVFS12_DIG0_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS12_DIG0_RSV1_SHIFT                   2
#define MT6331_PMIC_VDVFS12_DIG1_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS12_DIG1_RSV1_SHIFT                   3
#define MT6331_PMIC_VDVFS12_EN_SEL_MASK                       0x3
#define MT6331_PMIC_VDVFS12_EN_SEL_SHIFT                      0
#define MT6331_PMIC_VDVFS12_VOSEL_SEL_MASK                    0x3
#define MT6331_PMIC_VDVFS12_VOSEL_SEL_SHIFT                   4
#define MT6331_PMIC_VDVFS12_DIG0_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS12_DIG0_RSV2_SHIFT                   8
#define MT6331_PMIC_VDVFS12_DIG1_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS12_DIG1_RSV2_SHIFT                   12
#define MT6331_PMIC_VDVFS12_EN_MASK                           0x1
#define MT6331_PMIC_VDVFS12_EN_SHIFT                          0
#define MT6331_PMIC_VDVFS12_STBTD_MASK                        0x3
#define MT6331_PMIC_VDVFS12_STBTD_SHIFT                       4
#define MT6331_PMIC_QI_VDVFS12_STB_MASK                       0x1
#define MT6331_PMIC_QI_VDVFS12_STB_SHIFT                      12
#define MT6331_PMIC_QI_VDVFS12_EN_MASK                        0x1
#define MT6331_PMIC_QI_VDVFS12_EN_SHIFT                       13
#define MT6331_PMIC_QI_VDVFS12_OC_STATUS_MASK                 0x1
#define MT6331_PMIC_QI_VDVFS12_OC_STATUS_SHIFT                15
#define MT6331_PMIC_VDVFS12_SFCHG_FRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS12_SFCHG_FRATE_SHIFT                 0
#define MT6331_PMIC_VDVFS12_SFCHG_FEN_MASK                    0x1
#define MT6331_PMIC_VDVFS12_SFCHG_FEN_SHIFT                   7
#define MT6331_PMIC_VDVFS12_SFCHG_RRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS12_SFCHG_RRATE_SHIFT                 8
#define MT6331_PMIC_VDVFS12_SFCHG_REN_MASK                    0x1
#define MT6331_PMIC_VDVFS12_SFCHG_REN_SHIFT                   15
#define MT6331_PMIC_VDVFS12_VOSEL_MASK                        0x7F
#define MT6331_PMIC_VDVFS12_VOSEL_SHIFT                       0
#define MT6331_PMIC_VDVFS12_VOSEL_ON_MASK                     0x7F
#define MT6331_PMIC_VDVFS12_VOSEL_ON_SHIFT                    0
#define MT6331_PMIC_VDVFS12_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_PMIC_VDVFS12_VOSEL_SLEEP_SHIFT                 0
#define MT6331_PMIC_NI_VDVFS12_VOSEL_MASK                     0x7F
#define MT6331_PMIC_NI_VDVFS12_VOSEL_SHIFT                    0
#define MT6331_PMIC_VDVFS12_TRANS_TD_MASK                     0x3
#define MT6331_PMIC_VDVFS12_TRANS_TD_SHIFT                    0
#define MT6331_PMIC_VDVFS12_TRANS_CTRL_MASK                   0x3
#define MT6331_PMIC_VDVFS12_TRANS_CTRL_SHIFT                  4
#define MT6331_PMIC_VDVFS12_TRANS_ONCE_MASK                   0x1
#define MT6331_PMIC_VDVFS12_TRANS_ONCE_SHIFT                  6
#define MT6331_PMIC_NI_VDVFS12_VOSEL_TRANS_MASK               0x1
#define MT6331_PMIC_NI_VDVFS12_VOSEL_TRANS_SHIFT              7
#define MT6331_PMIC_VDVFS12_VSLEEP_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS12_VSLEEP_EN_SHIFT                   8
#define MT6331_PMIC_VDVFS12_R2R_PDN_MASK                      0x1
#define MT6331_PMIC_VDVFS12_R2R_PDN_SHIFT                     10
#define MT6331_PMIC_VDVFS12_VSLEEP_SEL_MASK                   0x1
#define MT6331_PMIC_VDVFS12_VSLEEP_SEL_SHIFT                  11
#define MT6331_PMIC_NI_VDVFS12_R2R_PDN_MASK                   0x1
#define MT6331_PMIC_NI_VDVFS12_R2R_PDN_SHIFT                  14
#define MT6331_PMIC_NI_VDVFS12_VSLEEP_SEL_MASK                0x1
#define MT6331_PMIC_NI_VDVFS12_VSLEEP_SEL_SHIFT               15
#define MT6331_PMIC_RG_VDVFS12_PKMODE_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS12_PKMODE_SHIFT                   0
#define MT6331_PMIC_RG_VDVFS12_CS_CAL_MASK                    0x3
#define MT6331_PMIC_RG_VDVFS12_CS_CAL_SHIFT                   1
#define MT6331_PMIC_RG_VDVFS12_RC_MASK                        0x7
#define MT6331_PMIC_RG_VDVFS12_RC_SHIFT                       5
#define MT6331_PMIC_QI_VDVFS12_VSLEEP_MASK                    0x3
#define MT6331_PMIC_QI_VDVFS12_VSLEEP_SHIFT                   8
#define MT6331_PMIC_RG_VDVFS12_PFM_CSR_MASK                   0x3
#define MT6331_PMIC_RG_VDVFS12_PFM_CSR_SHIFT                  11
#define MT6331_PMIC_RGS_VDVFS12_ENPWM_STATUS_MASK             0x1
#define MT6331_PMIC_RGS_VDVFS12_ENPWM_STATUS_SHIFT            13
#define MT6331_PMIC_RG_VDVFS12_TRANS_BST_MASK                 0xFF
#define MT6331_PMIC_RG_VDVFS12_TRANS_BST_SHIFT                0
#define MT6331_PMIC_RG_VDVFS13_ZXOS_TRIM_MASK                 0x3F
#define MT6331_PMIC_RG_VDVFS13_ZXOS_TRIM_SHIFT                8
#define MT6331_PMIC_RG_VDVFS13_TRIMH_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS13_TRIMH_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS13_TRIML_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS13_TRIML_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS13_CSR_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS13_CSR_SHIFT                      6
#define MT6331_PMIC_RG_VDVFS13_CSL_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS13_CSL_SHIFT                      8
#define MT6331_PMIC_RG_VDVFS13_ZX_OS_MASK                     0x3
#define MT6331_PMIC_RG_VDVFS13_ZX_OS_SHIFT                    14
#define MT6331_PMIC_RG_VDVFS13_AVP_EN_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS13_AVP_EN_SHIFT                   3
#define MT6331_PMIC_RG_VDVFS13_CSM_MASK                       0x7
#define MT6331_PMIC_RG_VDVFS13_CSM_SHIFT                      4
#define MT6331_PMIC_RG_VDVFS13_MODESET_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS13_MODESET_SHIFT                  8
#define MT6331_PMIC_RG_VDVFS13_NDIS_EN_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS13_NDIS_EN_SHIFT                  9
#define MT6331_PMIC_RG_VDVFS13_SLP_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS13_SLP_SHIFT                      0
#define MT6331_PMIC_RG_VDVFS13_VSLEEP_MASK                    0x7
#define MT6331_PMIC_RG_VDVFS13_VSLEEP_SHIFT                   4
#define MT6331_PMIC_RG_VDVFS13_RSV_MASK                       0xFF
#define MT6331_PMIC_RG_VDVFS13_RSV_SHIFT                      0
#define MT6331_PMIC_VDVFS13_EN_CTRL_MASK                      0x1
#define MT6331_PMIC_VDVFS13_EN_CTRL_SHIFT                     0
#define MT6331_PMIC_VDVFS13_VOSEL_CTRL_MASK                   0x1
#define MT6331_PMIC_VDVFS13_VOSEL_CTRL_SHIFT                  1
#define MT6331_PMIC_VDVFS13_DIG0_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS13_DIG0_RSV1_SHIFT                   2
#define MT6331_PMIC_VDVFS13_DIG1_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS13_DIG1_RSV1_SHIFT                   3
#define MT6331_PMIC_VDVFS13_EN_SEL_MASK                       0x3
#define MT6331_PMIC_VDVFS13_EN_SEL_SHIFT                      0
#define MT6331_PMIC_VDVFS13_VOSEL_SEL_MASK                    0x3
#define MT6331_PMIC_VDVFS13_VOSEL_SEL_SHIFT                   4
#define MT6331_PMIC_VDVFS13_DIG0_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS13_DIG0_RSV2_SHIFT                   8
#define MT6331_PMIC_VDVFS13_DIG1_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS13_DIG1_RSV2_SHIFT                   12
#define MT6331_PMIC_VDVFS13_EN_MASK                           0x1
#define MT6331_PMIC_VDVFS13_EN_SHIFT                          0
#define MT6331_PMIC_VDVFS13_STBTD_MASK                        0x3
#define MT6331_PMIC_VDVFS13_STBTD_SHIFT                       4
#define MT6331_PMIC_QI_VDVFS13_STB_MASK                       0x1
#define MT6331_PMIC_QI_VDVFS13_STB_SHIFT                      12
#define MT6331_PMIC_QI_VDVFS13_EN_MASK                        0x1
#define MT6331_PMIC_QI_VDVFS13_EN_SHIFT                       13
#define MT6331_PMIC_QI_VDVFS13_OC_STATUS_MASK                 0x1
#define MT6331_PMIC_QI_VDVFS13_OC_STATUS_SHIFT                15
#define MT6331_PMIC_VDVFS13_SFCHG_FRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS13_SFCHG_FRATE_SHIFT                 0
#define MT6331_PMIC_VDVFS13_SFCHG_FEN_MASK                    0x1
#define MT6331_PMIC_VDVFS13_SFCHG_FEN_SHIFT                   7
#define MT6331_PMIC_VDVFS13_SFCHG_RRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS13_SFCHG_RRATE_SHIFT                 8
#define MT6331_PMIC_VDVFS13_SFCHG_REN_MASK                    0x1
#define MT6331_PMIC_VDVFS13_SFCHG_REN_SHIFT                   15
#define MT6331_PMIC_VDVFS13_VOSEL_MASK                        0x7F
#define MT6331_PMIC_VDVFS13_VOSEL_SHIFT                       0
#define MT6331_PMIC_VDVFS13_VOSEL_ON_MASK                     0x7F
#define MT6331_PMIC_VDVFS13_VOSEL_ON_SHIFT                    0
#define MT6331_PMIC_VDVFS13_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_PMIC_VDVFS13_VOSEL_SLEEP_SHIFT                 0
#define MT6331_PMIC_NI_VDVFS13_VOSEL_MASK                     0x7F
#define MT6331_PMIC_NI_VDVFS13_VOSEL_SHIFT                    0
#define MT6331_PMIC_VDVFS13_TRANS_TD_MASK                     0x3
#define MT6331_PMIC_VDVFS13_TRANS_TD_SHIFT                    0
#define MT6331_PMIC_VDVFS13_TRANS_CTRL_MASK                   0x3
#define MT6331_PMIC_VDVFS13_TRANS_CTRL_SHIFT                  4
#define MT6331_PMIC_VDVFS13_TRANS_ONCE_MASK                   0x1
#define MT6331_PMIC_VDVFS13_TRANS_ONCE_SHIFT                  6
#define MT6331_PMIC_NI_VDVFS13_VOSEL_TRANS_MASK               0x1
#define MT6331_PMIC_NI_VDVFS13_VOSEL_TRANS_SHIFT              7
#define MT6331_PMIC_VDVFS13_VSLEEP_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS13_VSLEEP_EN_SHIFT                   8
#define MT6331_PMIC_VDVFS13_R2R_PDN_MASK                      0x1
#define MT6331_PMIC_VDVFS13_R2R_PDN_SHIFT                     10
#define MT6331_PMIC_VDVFS13_VSLEEP_SEL_MASK                   0x1
#define MT6331_PMIC_VDVFS13_VSLEEP_SEL_SHIFT                  11
#define MT6331_PMIC_NI_VDVFS13_R2R_PDN_MASK                   0x1
#define MT6331_PMIC_NI_VDVFS13_R2R_PDN_SHIFT                  14
#define MT6331_PMIC_NI_VDVFS13_VSLEEP_SEL_MASK                0x1
#define MT6331_PMIC_NI_VDVFS13_VSLEEP_SEL_SHIFT               15
#define MT6331_PMIC_RG_VDVFS13_PKMODE_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS13_PKMODE_SHIFT                   0
#define MT6331_PMIC_RG_VDVFS13_CS_CAL_MASK                    0x3
#define MT6331_PMIC_RG_VDVFS13_CS_CAL_SHIFT                   1
#define MT6331_PMIC_RG_VDVFS13_RC_MASK                        0x7
#define MT6331_PMIC_RG_VDVFS13_RC_SHIFT                       5
#define MT6331_PMIC_QI_VDVFS13_VSLEEP_MASK                    0x3
#define MT6331_PMIC_QI_VDVFS13_VSLEEP_SHIFT                   8
#define MT6331_PMIC_RG_VDVFS13_PFM_CSR_MASK                   0x3
#define MT6331_PMIC_RG_VDVFS13_PFM_CSR_SHIFT                  11
#define MT6331_PMIC_RGS_VDVFS13_ENPWM_STATUS_MASK             0x1
#define MT6331_PMIC_RGS_VDVFS13_ENPWM_STATUS_SHIFT            13
#define MT6331_PMIC_RG_VDVFS13_TRANS_BST_MASK                 0xFF
#define MT6331_PMIC_RG_VDVFS13_TRANS_BST_SHIFT                0
#define MT6331_PMIC_RG_VDVFS14_ZXOS_TRIM_MASK                 0x3F
#define MT6331_PMIC_RG_VDVFS14_ZXOS_TRIM_SHIFT                8
#define MT6331_PMIC_RG_VDVFS14_TRIMH_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS14_TRIMH_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS14_TRIML_MASK                     0x1F
#define MT6331_PMIC_RG_VDVFS14_TRIML_SHIFT                    0
#define MT6331_PMIC_RG_VDVFS14_CSR_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS14_CSR_SHIFT                      6
#define MT6331_PMIC_RG_VDVFS14_CSL_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS14_CSL_SHIFT                      8
#define MT6331_PMIC_RG_VDVFS14_ZX_OS_MASK                     0x3
#define MT6331_PMIC_RG_VDVFS14_ZX_OS_SHIFT                    14
#define MT6331_PMIC_RG_VDVFS14_AVP_EN_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS14_AVP_EN_SHIFT                   3
#define MT6331_PMIC_RG_VDVFS14_CSM_MASK                       0x7
#define MT6331_PMIC_RG_VDVFS14_CSM_SHIFT                      4
#define MT6331_PMIC_RG_VDVFS14_MODESET_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS14_MODESET_SHIFT                  8
#define MT6331_PMIC_RG_VDVFS14_NDIS_EN_MASK                   0x1
#define MT6331_PMIC_RG_VDVFS14_NDIS_EN_SHIFT                  9
#define MT6331_PMIC_RG_VDVFS14_SLP_MASK                       0x3
#define MT6331_PMIC_RG_VDVFS14_SLP_SHIFT                      0
#define MT6331_PMIC_RG_VDVFS14_VSLEEP_MASK                    0x7
#define MT6331_PMIC_RG_VDVFS14_VSLEEP_SHIFT                   4
#define MT6331_PMIC_RG_VDVFS14_RSV_MASK                       0xFF
#define MT6331_PMIC_RG_VDVFS14_RSV_SHIFT                      0
#define MT6331_PMIC_VDVFS14_EN_CTRL_MASK                      0x1
#define MT6331_PMIC_VDVFS14_EN_CTRL_SHIFT                     0
#define MT6331_PMIC_VDVFS14_VOSEL_CTRL_MASK                   0x1
#define MT6331_PMIC_VDVFS14_VOSEL_CTRL_SHIFT                  1
#define MT6331_PMIC_VDVFS14_DIG0_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS14_DIG0_RSV1_SHIFT                   2
#define MT6331_PMIC_VDVFS14_DIG1_RSV1_MASK                    0x1
#define MT6331_PMIC_VDVFS14_DIG1_RSV1_SHIFT                   3
#define MT6331_PMIC_VDVFS14_EN_SEL_MASK                       0x3
#define MT6331_PMIC_VDVFS14_EN_SEL_SHIFT                      0
#define MT6331_PMIC_VDVFS14_VOSEL_SEL_MASK                    0x3
#define MT6331_PMIC_VDVFS14_VOSEL_SEL_SHIFT                   4
#define MT6331_PMIC_VDVFS14_DIG0_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS14_DIG0_RSV2_SHIFT                   8
#define MT6331_PMIC_VDVFS14_DIG1_RSV2_MASK                    0x3
#define MT6331_PMIC_VDVFS14_DIG1_RSV2_SHIFT                   12
#define MT6331_PMIC_VDVFS14_EN_MASK                           0x1
#define MT6331_PMIC_VDVFS14_EN_SHIFT                          0
#define MT6331_PMIC_VDVFS14_STBTD_MASK                        0x3
#define MT6331_PMIC_VDVFS14_STBTD_SHIFT                       4
#define MT6331_PMIC_QI_VDVFS14_STB_MASK                       0x1
#define MT6331_PMIC_QI_VDVFS14_STB_SHIFT                      12
#define MT6331_PMIC_QI_VDVFS14_EN_MASK                        0x1
#define MT6331_PMIC_QI_VDVFS14_EN_SHIFT                       13
#define MT6331_PMIC_QI_VDVFS14_OC_STATUS_MASK                 0x1
#define MT6331_PMIC_QI_VDVFS14_OC_STATUS_SHIFT                15
#define MT6331_PMIC_VDVFS14_SFCHG_FRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS14_SFCHG_FRATE_SHIFT                 0
#define MT6331_PMIC_VDVFS14_SFCHG_FEN_MASK                    0x1
#define MT6331_PMIC_VDVFS14_SFCHG_FEN_SHIFT                   7
#define MT6331_PMIC_VDVFS14_SFCHG_RRATE_MASK                  0x7F
#define MT6331_PMIC_VDVFS14_SFCHG_RRATE_SHIFT                 8
#define MT6331_PMIC_VDVFS14_SFCHG_REN_MASK                    0x1
#define MT6331_PMIC_VDVFS14_SFCHG_REN_SHIFT                   15
#define MT6331_PMIC_VDVFS14_VOSEL_MASK                        0x7F
#define MT6331_PMIC_VDVFS14_VOSEL_SHIFT                       0
#define MT6331_PMIC_VDVFS14_VOSEL_ON_MASK                     0x7F
#define MT6331_PMIC_VDVFS14_VOSEL_ON_SHIFT                    0
#define MT6331_PMIC_VDVFS14_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_PMIC_VDVFS14_VOSEL_SLEEP_SHIFT                 0
#define MT6331_PMIC_NI_VDVFS14_VOSEL_MASK                     0x7F
#define MT6331_PMIC_NI_VDVFS14_VOSEL_SHIFT                    0
#define MT6331_PMIC_VDVFS14_TRANS_TD_MASK                     0x3
#define MT6331_PMIC_VDVFS14_TRANS_TD_SHIFT                    0
#define MT6331_PMIC_VDVFS14_TRANS_CTRL_MASK                   0x3
#define MT6331_PMIC_VDVFS14_TRANS_CTRL_SHIFT                  4
#define MT6331_PMIC_VDVFS14_TRANS_ONCE_MASK                   0x1
#define MT6331_PMIC_VDVFS14_TRANS_ONCE_SHIFT                  6
#define MT6331_PMIC_NI_VDVFS14_VOSEL_TRANS_MASK               0x1
#define MT6331_PMIC_NI_VDVFS14_VOSEL_TRANS_SHIFT              7
#define MT6331_PMIC_VDVFS14_VSLEEP_EN_MASK                    0x1
#define MT6331_PMIC_VDVFS14_VSLEEP_EN_SHIFT                   8
#define MT6331_PMIC_VDVFS14_R2R_PDN_MASK                      0x1
#define MT6331_PMIC_VDVFS14_R2R_PDN_SHIFT                     10
#define MT6331_PMIC_VDVFS14_VSLEEP_SEL_MASK                   0x1
#define MT6331_PMIC_VDVFS14_VSLEEP_SEL_SHIFT                  11
#define MT6331_PMIC_NI_VDVFS14_R2R_PDN_MASK                   0x1
#define MT6331_PMIC_NI_VDVFS14_R2R_PDN_SHIFT                  14
#define MT6331_PMIC_NI_VDVFS14_VSLEEP_SEL_MASK                0x1
#define MT6331_PMIC_NI_VDVFS14_VSLEEP_SEL_SHIFT               15
#define MT6331_PMIC_RG_VDVFS14_PKMODE_MASK                    0x1
#define MT6331_PMIC_RG_VDVFS14_PKMODE_SHIFT                   0
#define MT6331_PMIC_RG_VDVFS14_CS_CAL_MASK                    0x3
#define MT6331_PMIC_RG_VDVFS14_CS_CAL_SHIFT                   1
#define MT6331_PMIC_RG_VDVFS14_RC_MASK                        0x7
#define MT6331_PMIC_RG_VDVFS14_RC_SHIFT                       5
#define MT6331_PMIC_QI_VDVFS14_VSLEEP_MASK                    0x3
#define MT6331_PMIC_QI_VDVFS14_VSLEEP_SHIFT                   8
#define MT6331_PMIC_RG_VDVFS14_PFM_CSR_MASK                   0x3
#define MT6331_PMIC_RG_VDVFS14_PFM_CSR_SHIFT                  11
#define MT6331_PMIC_RGS_VDVFS14_ENPWM_STATUS_MASK             0x1
#define MT6331_PMIC_RGS_VDVFS14_ENPWM_STATUS_SHIFT            13
#define MT6331_PMIC_RG_VDVFS14_TRANS_BST_MASK                 0xFF
#define MT6331_PMIC_RG_VDVFS14_TRANS_BST_SHIFT                0
#define MT6331_PMIC_RG_VGPU_ZXOS_TRIM_MASK                    0x3F
#define MT6331_PMIC_RG_VGPU_ZXOS_TRIM_SHIFT                   8
#define MT6331_PMIC_RG_VGPU_TRIMH_MASK                        0x1F
#define MT6331_PMIC_RG_VGPU_TRIMH_SHIFT                       0
#define MT6331_PMIC_RG_VGPU_TRIML_MASK                        0x1F
#define MT6331_PMIC_RG_VGPU_TRIML_SHIFT                       0
#define MT6331_PMIC_RG_VGPU_RZSEL_MASK                        0x7
#define MT6331_PMIC_RG_VGPU_RZSEL_SHIFT                       0
#define MT6331_PMIC_RG_VGPU_CC_MASK                           0x3
#define MT6331_PMIC_RG_VGPU_CC_SHIFT                          4
#define MT6331_PMIC_RG_VGPU_CSR_MASK                          0x3
#define MT6331_PMIC_RG_VGPU_CSR_SHIFT                         6
#define MT6331_PMIC_RG_VGPU_CSL_MASK                          0xF
#define MT6331_PMIC_RG_VGPU_CSL_SHIFT                         8
#define MT6331_PMIC_RG_VGPU_ZX_OS_MASK                        0x3
#define MT6331_PMIC_RG_VGPU_ZX_OS_SHIFT                       14
#define MT6331_PMIC_RG_VGPU_CSM_MASK                          0x7
#define MT6331_PMIC_RG_VGPU_CSM_SHIFT                         4
#define MT6331_PMIC_RG_VGPU_MODESET_MASK                      0x1
#define MT6331_PMIC_RG_VGPU_MODESET_SHIFT                     8
#define MT6331_PMIC_RG_VGPU_NDIS_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGPU_NDIS_EN_SHIFT                     9
#define MT6331_PMIC_RG_VGPU_SLP_MASK                          0x3
#define MT6331_PMIC_RG_VGPU_SLP_SHIFT                         0
#define MT6331_PMIC_RG_VGPU_VSLEEP_MASK                       0x7
#define MT6331_PMIC_RG_VGPU_VSLEEP_SHIFT                      4
#define MT6331_PMIC_RG_VGPU_RSV_MASK                          0xFF
#define MT6331_PMIC_RG_VGPU_RSV_SHIFT                         0
#define MT6331_PMIC_VGPU_EN_CTRL_MASK                         0x1
#define MT6331_PMIC_VGPU_EN_CTRL_SHIFT                        0
#define MT6331_PMIC_VGPU_VOSEL_CTRL_MASK                      0x1
#define MT6331_PMIC_VGPU_VOSEL_CTRL_SHIFT                     1
#define MT6331_PMIC_VGPU_DLC_CTRL_MASK                        0x1
#define MT6331_PMIC_VGPU_DLC_CTRL_SHIFT                       2
#define MT6331_PMIC_VGPU_BURST_CTRL_MASK                      0x1
#define MT6331_PMIC_VGPU_BURST_CTRL_SHIFT                     3
#define MT6331_PMIC_VGPU_EN_SEL_MASK                          0x3
#define MT6331_PMIC_VGPU_EN_SEL_SHIFT                         0
#define MT6331_PMIC_VGPU_VOSEL_SEL_MASK                       0x3
#define MT6331_PMIC_VGPU_VOSEL_SEL_SHIFT                      4
#define MT6331_PMIC_VGPU_DLC_SEL_MASK                         0x3
#define MT6331_PMIC_VGPU_DLC_SEL_SHIFT                        8
#define MT6331_PMIC_VGPU_BURST_SEL_MASK                       0x3
#define MT6331_PMIC_VGPU_BURST_SEL_SHIFT                      12
#define MT6331_PMIC_VGPU_EN_MASK                              0x1
#define MT6331_PMIC_VGPU_EN_SHIFT                             0
#define MT6331_PMIC_VGPU_STBTD_MASK                           0x3
#define MT6331_PMIC_VGPU_STBTD_SHIFT                          4
#define MT6331_PMIC_QI_VGPU_STB_MASK                          0x1
#define MT6331_PMIC_QI_VGPU_STB_SHIFT                         12
#define MT6331_PMIC_QI_VGPU_EN_MASK                           0x1
#define MT6331_PMIC_QI_VGPU_EN_SHIFT                          13
#define MT6331_PMIC_QI_VGPU_OC_STATUS_MASK                    0x1
#define MT6331_PMIC_QI_VGPU_OC_STATUS_SHIFT                   15
#define MT6331_PMIC_VGPU_SFCHG_FRATE_MASK                     0x7F
#define MT6331_PMIC_VGPU_SFCHG_FRATE_SHIFT                    0
#define MT6331_PMIC_VGPU_SFCHG_FEN_MASK                       0x1
#define MT6331_PMIC_VGPU_SFCHG_FEN_SHIFT                      7
#define MT6331_PMIC_VGPU_SFCHG_RRATE_MASK                     0x7F
#define MT6331_PMIC_VGPU_SFCHG_RRATE_SHIFT                    8
#define MT6331_PMIC_VGPU_SFCHG_REN_MASK                       0x1
#define MT6331_PMIC_VGPU_SFCHG_REN_SHIFT                      15
#define MT6331_PMIC_VGPU_VOSEL_MASK                           0x7F
#define MT6331_PMIC_VGPU_VOSEL_SHIFT                          0
#define MT6331_PMIC_VGPU_VOSEL_ON_MASK                        0x7F
#define MT6331_PMIC_VGPU_VOSEL_ON_SHIFT                       0
#define MT6331_PMIC_VGPU_VOSEL_SLEEP_MASK                     0x7F
#define MT6331_PMIC_VGPU_VOSEL_SLEEP_SHIFT                    0
#define MT6331_PMIC_NI_VGPU_VOSEL_MASK                        0x7F
#define MT6331_PMIC_NI_VGPU_VOSEL_SHIFT                       0
#define MT6331_PMIC_VGPU_BURST_MASK                           0x7
#define MT6331_PMIC_VGPU_BURST_SHIFT                          0
#define MT6331_PMIC_VGPU_BURST_ON_MASK                        0x7
#define MT6331_PMIC_VGPU_BURST_ON_SHIFT                       4
#define MT6331_PMIC_VGPU_BURST_SLEEP_MASK                     0x7
#define MT6331_PMIC_VGPU_BURST_SLEEP_SHIFT                    8
#define MT6331_PMIC_QI_VGPU_BURST_MASK                        0x7
#define MT6331_PMIC_QI_VGPU_BURST_SHIFT                       12
#define MT6331_PMIC_VGPU_DLC_MASK                             0x3
#define MT6331_PMIC_VGPU_DLC_SHIFT                            0
#define MT6331_PMIC_VGPU_DLC_ON_MASK                          0x3
#define MT6331_PMIC_VGPU_DLC_ON_SHIFT                         4
#define MT6331_PMIC_VGPU_DLC_SLEEP_MASK                       0x3
#define MT6331_PMIC_VGPU_DLC_SLEEP_SHIFT                      8
#define MT6331_PMIC_QI_VGPU_DLC_MASK                          0x3
#define MT6331_PMIC_QI_VGPU_DLC_SHIFT                         12
#define MT6331_PMIC_VGPU_DLC_N_MASK                           0x3
#define MT6331_PMIC_VGPU_DLC_N_SHIFT                          0
#define MT6331_PMIC_VGPU_DLC_N_ON_MASK                        0x3
#define MT6331_PMIC_VGPU_DLC_N_ON_SHIFT                       4
#define MT6331_PMIC_VGPU_DLC_N_SLEEP_MASK                     0x3
#define MT6331_PMIC_VGPU_DLC_N_SLEEP_SHIFT                    8
#define MT6331_PMIC_QI_VGPU_DLC_N_MASK                        0x3
#define MT6331_PMIC_QI_VGPU_DLC_N_SHIFT                       12
#define MT6331_PMIC_VGPU_TRANS_TD_MASK                        0x3
#define MT6331_PMIC_VGPU_TRANS_TD_SHIFT                       0
#define MT6331_PMIC_VGPU_TRANS_CTRL_MASK                      0x3
#define MT6331_PMIC_VGPU_TRANS_CTRL_SHIFT                     4
#define MT6331_PMIC_VGPU_TRANS_ONCE_MASK                      0x1
#define MT6331_PMIC_VGPU_TRANS_ONCE_SHIFT                     6
#define MT6331_PMIC_NI_VGPU_VOSEL_TRANS_MASK                  0x1
#define MT6331_PMIC_NI_VGPU_VOSEL_TRANS_SHIFT                 7
#define MT6331_PMIC_VGPU_VSLEEP_EN_MASK                       0x1
#define MT6331_PMIC_VGPU_VSLEEP_EN_SHIFT                      8
#define MT6331_PMIC_VGPU_R2R_PDN_MASK                         0x1
#define MT6331_PMIC_VGPU_R2R_PDN_SHIFT                        10
#define MT6331_PMIC_VGPU_VSLEEP_SEL_MASK                      0x1
#define MT6331_PMIC_VGPU_VSLEEP_SEL_SHIFT                     11
#define MT6331_PMIC_NI_VGPU_R2R_PDN_MASK                      0x1
#define MT6331_PMIC_NI_VGPU_R2R_PDN_SHIFT                     14
#define MT6331_PMIC_NI_VGPU_VSLEEP_SEL_MASK                   0x1
#define MT6331_PMIC_NI_VGPU_VSLEEP_SEL_SHIFT                  15
#define MT6331_PMIC_RG_VGPU_DTS_ENB_MASK                      0x1
#define MT6331_PMIC_RG_VGPU_DTS_ENB_SHIFT                     0
#define MT6331_PMIC_RG_VGPU_TRAN_BST_MASK                     0x3F
#define MT6331_PMIC_RG_VGPU_TRAN_BST_SHIFT                    1
#define MT6331_PMIC_QI_VGPU_VSLEEP_MASK                       0x3
#define MT6331_PMIC_QI_VGPU_VSLEEP_SHIFT                      8
#define MT6331_PMIC_QI_VGPU_MODE_MASK                         0x1
#define MT6331_PMIC_QI_VGPU_MODE_SHIFT                        10
#define MT6331_PMIC_RGS_VGPU_ENPWM_STATUS_MASK                0x1
#define MT6331_PMIC_RGS_VGPU_ENPWM_STATUS_SHIFT               13
#define MT6331_PMIC_RG_VGPU_PFM_RIP_MASK                      0x3
#define MT6331_PMIC_RG_VGPU_PFM_RIP_SHIFT                     14
#define MT6331_PMIC_RG_VGPU_RCL_TRIM_MASK                     0x1F
#define MT6331_PMIC_RG_VGPU_RCL_TRIM_SHIFT                    0
#define MT6331_PMIC_RG_VGPU_RCL_TRIM_EN_MASK                  0x1
#define MT6331_PMIC_RG_VGPU_RCL_TRIM_EN_SHIFT                 7
#define MT6331_PMIC_RG_VCORE1_ZXOS_TRIM_MASK                  0x3F
#define MT6331_PMIC_RG_VCORE1_ZXOS_TRIM_SHIFT                 8
#define MT6331_PMIC_RG_VCORE1_TRIMH_MASK                      0x1F
#define MT6331_PMIC_RG_VCORE1_TRIMH_SHIFT                     0
#define MT6331_PMIC_RG_VCORE1_TRIML_MASK                      0x1F
#define MT6331_PMIC_RG_VCORE1_TRIML_SHIFT                     0
#define MT6331_PMIC_RG_VCORE1_RZSEL_MASK                      0x7
#define MT6331_PMIC_RG_VCORE1_RZSEL_SHIFT                     0
#define MT6331_PMIC_RG_VCORE1_CC_MASK                         0x3
#define MT6331_PMIC_RG_VCORE1_CC_SHIFT                        4
#define MT6331_PMIC_RG_VCORE1_CSR_MASK                        0x3
#define MT6331_PMIC_RG_VCORE1_CSR_SHIFT                       6
#define MT6331_PMIC_RG_VCORE1_CSL_MASK                        0xF
#define MT6331_PMIC_RG_VCORE1_CSL_SHIFT                       8
#define MT6331_PMIC_RG_VCORE1_ZX_OS_MASK                      0x3
#define MT6331_PMIC_RG_VCORE1_ZX_OS_SHIFT                     14
#define MT6331_PMIC_RG_VCORE1_AVP_OS_MASK                     0x7
#define MT6331_PMIC_RG_VCORE1_AVP_OS_SHIFT                    0
#define MT6331_PMIC_RG_VCORE1_AVP_EN_MASK                     0x1
#define MT6331_PMIC_RG_VCORE1_AVP_EN_SHIFT                    3
#define MT6331_PMIC_RG_VCORE1_CSM_MASK                        0x7
#define MT6331_PMIC_RG_VCORE1_CSM_SHIFT                       4
#define MT6331_PMIC_RG_VCORE1_MODESET_MASK                    0x1
#define MT6331_PMIC_RG_VCORE1_MODESET_SHIFT                   8
#define MT6331_PMIC_RG_VCORE1_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VCORE1_NDIS_EN_SHIFT                   9
#define MT6331_PMIC_RG_VCORE1_SLP_MASK                        0x3
#define MT6331_PMIC_RG_VCORE1_SLP_SHIFT                       0
#define MT6331_PMIC_RG_VCORE1_VSLEEP_MASK                     0x7
#define MT6331_PMIC_RG_VCORE1_VSLEEP_SHIFT                    4
#define MT6331_PMIC_RG_VCORE1_RSV_MASK                        0xFF
#define MT6331_PMIC_RG_VCORE1_RSV_SHIFT                       0
#define MT6331_PMIC_VCORE1_EN_CTRL_MASK                       0x1
#define MT6331_PMIC_VCORE1_EN_CTRL_SHIFT                      0
#define MT6331_PMIC_VCORE1_VOSEL_CTRL_MASK                    0x1
#define MT6331_PMIC_VCORE1_VOSEL_CTRL_SHIFT                   1
#define MT6331_PMIC_VCORE1_DLC_CTRL_MASK                      0x1
#define MT6331_PMIC_VCORE1_DLC_CTRL_SHIFT                     2
#define MT6331_PMIC_VCORE1_BURST_CTRL_MASK                    0x1
#define MT6331_PMIC_VCORE1_BURST_CTRL_SHIFT                   3
#define MT6331_PMIC_VCORE1_EN_SEL_MASK                        0x3
#define MT6331_PMIC_VCORE1_EN_SEL_SHIFT                       0
#define MT6331_PMIC_VCORE1_VOSEL_SEL_MASK                     0x3
#define MT6331_PMIC_VCORE1_VOSEL_SEL_SHIFT                    4
#define MT6331_PMIC_VCORE1_DLC_SEL_MASK                       0x3
#define MT6331_PMIC_VCORE1_DLC_SEL_SHIFT                      8
#define MT6331_PMIC_VCORE1_BURST_SEL_MASK                     0x3
#define MT6331_PMIC_VCORE1_BURST_SEL_SHIFT                    12
#define MT6331_PMIC_VCORE1_EN_MASK                            0x1
#define MT6331_PMIC_VCORE1_EN_SHIFT                           0
#define MT6331_PMIC_VCORE1_STBTD_MASK                         0x3
#define MT6331_PMIC_VCORE1_STBTD_SHIFT                        4
#define MT6331_PMIC_QI_VCORE1_STB_MASK                        0x1
#define MT6331_PMIC_QI_VCORE1_STB_SHIFT                       12
#define MT6331_PMIC_QI_VCORE1_EN_MASK                         0x1
#define MT6331_PMIC_QI_VCORE1_EN_SHIFT                        13
#define MT6331_PMIC_QI_VCORE1_OC_STATUS_MASK                  0x1
#define MT6331_PMIC_QI_VCORE1_OC_STATUS_SHIFT                 15
#define MT6331_PMIC_VCORE1_SFCHG_FRATE_MASK                   0x7F
#define MT6331_PMIC_VCORE1_SFCHG_FRATE_SHIFT                  0
#define MT6331_PMIC_VCORE1_SFCHG_FEN_MASK                     0x1
#define MT6331_PMIC_VCORE1_SFCHG_FEN_SHIFT                    7
#define MT6331_PMIC_VCORE1_SFCHG_RRATE_MASK                   0x7F
#define MT6331_PMIC_VCORE1_SFCHG_RRATE_SHIFT                  8
#define MT6331_PMIC_VCORE1_SFCHG_REN_MASK                     0x1
#define MT6331_PMIC_VCORE1_SFCHG_REN_SHIFT                    15
#define MT6331_PMIC_VCORE1_VOSEL_MASK                         0x7F
#define MT6331_PMIC_VCORE1_VOSEL_SHIFT                        0
#define MT6331_PMIC_VCORE1_VOSEL_ON_MASK                      0x7F
#define MT6331_PMIC_VCORE1_VOSEL_ON_SHIFT                     0
#define MT6331_PMIC_VCORE1_VOSEL_SLEEP_MASK                   0x7F
#define MT6331_PMIC_VCORE1_VOSEL_SLEEP_SHIFT                  0
#define MT6331_PMIC_NI_VCORE1_VOSEL_MASK                      0x7F
#define MT6331_PMIC_NI_VCORE1_VOSEL_SHIFT                     0
#define MT6331_PMIC_VCORE1_BURST_MASK                         0x7
#define MT6331_PMIC_VCORE1_BURST_SHIFT                        0
#define MT6331_PMIC_VCORE1_BURST_ON_MASK                      0x7
#define MT6331_PMIC_VCORE1_BURST_ON_SHIFT                     4
#define MT6331_PMIC_VCORE1_BURST_SLEEP_MASK                   0x7
#define MT6331_PMIC_VCORE1_BURST_SLEEP_SHIFT                  8
#define MT6331_PMIC_QI_VCORE1_BURST_MASK                      0x7
#define MT6331_PMIC_QI_VCORE1_BURST_SHIFT                     12
#define MT6331_PMIC_VCORE1_DLC_MASK                           0x3
#define MT6331_PMIC_VCORE1_DLC_SHIFT                          0
#define MT6331_PMIC_VCORE1_DLC_ON_MASK                        0x3
#define MT6331_PMIC_VCORE1_DLC_ON_SHIFT                       4
#define MT6331_PMIC_VCORE1_DLC_SLEEP_MASK                     0x3
#define MT6331_PMIC_VCORE1_DLC_SLEEP_SHIFT                    8
#define MT6331_PMIC_QI_VCORE1_DLC_MASK                        0x3
#define MT6331_PMIC_QI_VCORE1_DLC_SHIFT                       12
#define MT6331_PMIC_VCORE1_DLC_N_MASK                         0x3
#define MT6331_PMIC_VCORE1_DLC_N_SHIFT                        0
#define MT6331_PMIC_VCORE1_DLC_N_ON_MASK                      0x3
#define MT6331_PMIC_VCORE1_DLC_N_ON_SHIFT                     4
#define MT6331_PMIC_VCORE1_DLC_N_SLEEP_MASK                   0x3
#define MT6331_PMIC_VCORE1_DLC_N_SLEEP_SHIFT                  8
#define MT6331_PMIC_QI_VCORE1_DLC_N_MASK                      0x3
#define MT6331_PMIC_QI_VCORE1_DLC_N_SHIFT                     12
#define MT6331_PMIC_VCORE1_TRANS_TD_MASK                      0x3
#define MT6331_PMIC_VCORE1_TRANS_TD_SHIFT                     0
#define MT6331_PMIC_VCORE1_TRANS_CTRL_MASK                    0x3
#define MT6331_PMIC_VCORE1_TRANS_CTRL_SHIFT                   4
#define MT6331_PMIC_VCORE1_TRANS_ONCE_MASK                    0x1
#define MT6331_PMIC_VCORE1_TRANS_ONCE_SHIFT                   6
#define MT6331_PMIC_NI_VCORE1_VOSEL_TRANS_MASK                0x1
#define MT6331_PMIC_NI_VCORE1_VOSEL_TRANS_SHIFT               7
#define MT6331_PMIC_VCORE1_VSLEEP_EN_MASK                     0x1
#define MT6331_PMIC_VCORE1_VSLEEP_EN_SHIFT                    8
#define MT6331_PMIC_VCORE1_R2R_PDN_MASK                       0x1
#define MT6331_PMIC_VCORE1_R2R_PDN_SHIFT                      10
#define MT6331_PMIC_VCORE1_VSLEEP_SEL_MASK                    0x1
#define MT6331_PMIC_VCORE1_VSLEEP_SEL_SHIFT                   11
#define MT6331_PMIC_NI_VCORE1_R2R_PDN_MASK                    0x1
#define MT6331_PMIC_NI_VCORE1_R2R_PDN_SHIFT                   14
#define MT6331_PMIC_NI_VCORE1_VSLEEP_SEL_MASK                 0x1
#define MT6331_PMIC_NI_VCORE1_VSLEEP_SEL_SHIFT                15
#define MT6331_PMIC_RG_VCORE1_DTS_ENB_MASK                    0x1
#define MT6331_PMIC_RG_VCORE1_DTS_ENB_SHIFT                   0
#define MT6331_PMIC_RG_VCORE1_TRAN_BST_MASK                   0x3F
#define MT6331_PMIC_RG_VCORE1_TRAN_BST_SHIFT                  1
#define MT6331_PMIC_QI_VCORE1_VSLEEP_MASK                     0x3
#define MT6331_PMIC_QI_VCORE1_VSLEEP_SHIFT                    8
#define MT6331_PMIC_QI_VCORE1_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VCORE1_MODE_SHIFT                      10
#define MT6331_PMIC_RGS_VCORE1_ENPWM_STATUS_MASK              0x1
#define MT6331_PMIC_RGS_VCORE1_ENPWM_STATUS_SHIFT             13
#define MT6331_PMIC_RG_VCORE1_PFM_RIP_MASK                    0x3
#define MT6331_PMIC_RG_VCORE1_PFM_RIP_SHIFT                   14
#define MT6331_PMIC_RG_VCORE1_RCL_TRIM_MASK                   0x1F
#define MT6331_PMIC_RG_VCORE1_RCL_TRIM_SHIFT                  0
#define MT6331_PMIC_RG_VCORE1_RCL_TRIM_EN_MASK                0x1
#define MT6331_PMIC_RG_VCORE1_RCL_TRIM_EN_SHIFT               7
#define MT6331_PMIC_RG_VCORE2_ZXOS_TRIM_MASK                  0x3F
#define MT6331_PMIC_RG_VCORE2_ZXOS_TRIM_SHIFT                 8
#define MT6331_PMIC_RG_VCORE2_TRIMH_MASK                      0xF
#define MT6331_PMIC_RG_VCORE2_TRIMH_SHIFT                     0
#define MT6331_PMIC_RG_VCORE2_TRIML_MASK                      0xF
#define MT6331_PMIC_RG_VCORE2_TRIML_SHIFT                     0
#define MT6331_PMIC_RG_VCORE2_RZSEL_MASK                      0x7
#define MT6331_PMIC_RG_VCORE2_RZSEL_SHIFT                     0
#define MT6331_PMIC_RG_VCORE2_CC_MASK                         0x3
#define MT6331_PMIC_RG_VCORE2_CC_SHIFT                        4
#define MT6331_PMIC_RG_VCORE2_CSR_MASK                        0x3
#define MT6331_PMIC_RG_VCORE2_CSR_SHIFT                       6
#define MT6331_PMIC_RG_VCORE2_CSL_MASK                        0xF
#define MT6331_PMIC_RG_VCORE2_CSL_SHIFT                       8
#define MT6331_PMIC_RG_VCORE2_ZX_OS_MASK                      0x3
#define MT6331_PMIC_RG_VCORE2_ZX_OS_SHIFT                     14
#define MT6331_PMIC_RG_VCORE2_CSM_MASK                        0x7
#define MT6331_PMIC_RG_VCORE2_CSM_SHIFT                       4
#define MT6331_PMIC_RG_VCORE2_MODESET_MASK                    0x1
#define MT6331_PMIC_RG_VCORE2_MODESET_SHIFT                   8
#define MT6331_PMIC_RG_VCORE2_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VCORE2_NDIS_EN_SHIFT                   9
#define MT6331_PMIC_RG_VCORE2_SLP_MASK                        0x3
#define MT6331_PMIC_RG_VCORE2_SLP_SHIFT                       0
#define MT6331_PMIC_RG_VCORE2_VSLEEP_MASK                     0x7
#define MT6331_PMIC_RG_VCORE2_VSLEEP_SHIFT                    4
#define MT6331_PMIC_RG_VCORE2_RSV_MASK                        0xFF
#define MT6331_PMIC_RG_VCORE2_RSV_SHIFT                       0
#define MT6331_PMIC_VCORE2_EN_CTRL_MASK                       0x1
#define MT6331_PMIC_VCORE2_EN_CTRL_SHIFT                      0
#define MT6331_PMIC_VCORE2_VOSEL_CTRL_MASK                    0x1
#define MT6331_PMIC_VCORE2_VOSEL_CTRL_SHIFT                   1
#define MT6331_PMIC_VCORE2_DLC_CTRL_MASK                      0x1
#define MT6331_PMIC_VCORE2_DLC_CTRL_SHIFT                     2
#define MT6331_PMIC_VCORE2_BURST_CTRL_MASK                    0x1
#define MT6331_PMIC_VCORE2_BURST_CTRL_SHIFT                   3
#define MT6331_PMIC_VCORE2_EN_SEL_MASK                        0x3
#define MT6331_PMIC_VCORE2_EN_SEL_SHIFT                       0
#define MT6331_PMIC_VCORE2_VOSEL_SEL_MASK                     0x3
#define MT6331_PMIC_VCORE2_VOSEL_SEL_SHIFT                    4
#define MT6331_PMIC_VCORE2_DLC_SEL_MASK                       0x3
#define MT6331_PMIC_VCORE2_DLC_SEL_SHIFT                      8
#define MT6331_PMIC_VCORE2_BURST_SEL_MASK                     0x3
#define MT6331_PMIC_VCORE2_BURST_SEL_SHIFT                    12
#define MT6331_PMIC_VCORE2_EN_MASK                            0x1
#define MT6331_PMIC_VCORE2_EN_SHIFT                           0
#define MT6331_PMIC_VCORE2_STBTD_MASK                         0x3
#define MT6331_PMIC_VCORE2_STBTD_SHIFT                        4
#define MT6331_PMIC_QI_VCORE2_STB_MASK                        0x1
#define MT6331_PMIC_QI_VCORE2_STB_SHIFT                       12
#define MT6331_PMIC_QI_VCORE2_EN_MASK                         0x1
#define MT6331_PMIC_QI_VCORE2_EN_SHIFT                        13
#define MT6331_PMIC_QI_VCORE2_OC_STATUS_MASK                  0x1
#define MT6331_PMIC_QI_VCORE2_OC_STATUS_SHIFT                 15
#define MT6331_PMIC_VCORE2_SFCHG_FRATE_MASK                   0x7F
#define MT6331_PMIC_VCORE2_SFCHG_FRATE_SHIFT                  0
#define MT6331_PMIC_VCORE2_SFCHG_FEN_MASK                     0x1
#define MT6331_PMIC_VCORE2_SFCHG_FEN_SHIFT                    7
#define MT6331_PMIC_VCORE2_SFCHG_RRATE_MASK                   0x7F
#define MT6331_PMIC_VCORE2_SFCHG_RRATE_SHIFT                  8
#define MT6331_PMIC_VCORE2_SFCHG_REN_MASK                     0x1
#define MT6331_PMIC_VCORE2_SFCHG_REN_SHIFT                    15
#define MT6331_PMIC_VCORE2_VOSEL_MASK                         0x7F
#define MT6331_PMIC_VCORE2_VOSEL_SHIFT                        0
#define MT6331_PMIC_VCORE2_VOSEL_ON_MASK                      0x7F
#define MT6331_PMIC_VCORE2_VOSEL_ON_SHIFT                     0
#define MT6331_PMIC_VCORE2_VOSEL_SLEEP_MASK                   0x7F
#define MT6331_PMIC_VCORE2_VOSEL_SLEEP_SHIFT                  0
#define MT6331_PMIC_NI_VCORE2_VOSEL_MASK                      0x7F
#define MT6331_PMIC_NI_VCORE2_VOSEL_SHIFT                     0
#define MT6331_PMIC_VCORE2_BURST_MASK                         0x7
#define MT6331_PMIC_VCORE2_BURST_SHIFT                        0
#define MT6331_PMIC_VCORE2_BURST_ON_MASK                      0x7
#define MT6331_PMIC_VCORE2_BURST_ON_SHIFT                     4
#define MT6331_PMIC_VCORE2_BURST_SLEEP_MASK                   0x7
#define MT6331_PMIC_VCORE2_BURST_SLEEP_SHIFT                  8
#define MT6331_PMIC_QI_VCORE2_BURST_MASK                      0x7
#define MT6331_PMIC_QI_VCORE2_BURST_SHIFT                     12
#define MT6331_PMIC_VCORE2_DLC_MASK                           0x3
#define MT6331_PMIC_VCORE2_DLC_SHIFT                          0
#define MT6331_PMIC_VCORE2_DLC_ON_MASK                        0x3
#define MT6331_PMIC_VCORE2_DLC_ON_SHIFT                       4
#define MT6331_PMIC_VCORE2_DLC_SLEEP_MASK                     0x3
#define MT6331_PMIC_VCORE2_DLC_SLEEP_SHIFT                    8
#define MT6331_PMIC_QI_VCORE2_DLC_MASK                        0x3
#define MT6331_PMIC_QI_VCORE2_DLC_SHIFT                       12
#define MT6331_PMIC_VCORE2_DLC_N_MASK                         0x3
#define MT6331_PMIC_VCORE2_DLC_N_SHIFT                        0
#define MT6331_PMIC_VCORE2_DLC_N_ON_MASK                      0x3
#define MT6331_PMIC_VCORE2_DLC_N_ON_SHIFT                     4
#define MT6331_PMIC_VCORE2_DLC_N_SLEEP_MASK                   0x3
#define MT6331_PMIC_VCORE2_DLC_N_SLEEP_SHIFT                  8
#define MT6331_PMIC_QI_VCORE2_DLC_N_MASK                      0x3
#define MT6331_PMIC_QI_VCORE2_DLC_N_SHIFT                     12
#define MT6331_PMIC_VCORE2_TRANS_TD_MASK                      0x3
#define MT6331_PMIC_VCORE2_TRANS_TD_SHIFT                     0
#define MT6331_PMIC_VCORE2_TRANS_CTRL_MASK                    0x3
#define MT6331_PMIC_VCORE2_TRANS_CTRL_SHIFT                   4
#define MT6331_PMIC_VCORE2_TRANS_ONCE_MASK                    0x1
#define MT6331_PMIC_VCORE2_TRANS_ONCE_SHIFT                   6
#define MT6331_PMIC_NI_VCORE2_VOSEL_TRANS_MASK                0x1
#define MT6331_PMIC_NI_VCORE2_VOSEL_TRANS_SHIFT               7
#define MT6331_PMIC_VCORE2_VSLEEP_EN_MASK                     0x1
#define MT6331_PMIC_VCORE2_VSLEEP_EN_SHIFT                    8
#define MT6331_PMIC_VCORE2_R2R_PDN_MASK                       0x1
#define MT6331_PMIC_VCORE2_R2R_PDN_SHIFT                      10
#define MT6331_PMIC_VCORE2_VSLEEP_SEL_MASK                    0x1
#define MT6331_PMIC_VCORE2_VSLEEP_SEL_SHIFT                   11
#define MT6331_PMIC_NI_VCORE2_R2R_PDN_MASK                    0x1
#define MT6331_PMIC_NI_VCORE2_R2R_PDN_SHIFT                   14
#define MT6331_PMIC_NI_VCORE2_VSLEEP_SEL_MASK                 0x1
#define MT6331_PMIC_NI_VCORE2_VSLEEP_SEL_SHIFT                15
#define MT6331_PMIC_RG_VCORE2_DTS_ENB_MASK                    0x1
#define MT6331_PMIC_RG_VCORE2_DTS_ENB_SHIFT                   0
#define MT6331_PMIC_RG_VCORE2_TRAN_BST_MASK                   0x3F
#define MT6331_PMIC_RG_VCORE2_TRAN_BST_SHIFT                  1
#define MT6331_PMIC_QI_VCORE2_VSLEEP_MASK                     0x3
#define MT6331_PMIC_QI_VCORE2_VSLEEP_SHIFT                    8
#define MT6331_PMIC_QI_VCORE2_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VCORE2_MODE_SHIFT                      10
#define MT6331_PMIC_RGS_VCORE2_ENPWM_STATUS_MASK              0x1
#define MT6331_PMIC_RGS_VCORE2_ENPWM_STATUS_SHIFT             13
#define MT6331_PMIC_RG_VCORE2_PFM_RIP_MASK                    0x3
#define MT6331_PMIC_RG_VCORE2_PFM_RIP_SHIFT                   14
#define MT6331_PMIC_RG_VCORE2_RCL_TRIM_MASK                   0x1F
#define MT6331_PMIC_RG_VCORE2_RCL_TRIM_SHIFT                  0
#define MT6331_PMIC_RG_VCORE2_RCL_TRIM_EN_MASK                0x1
#define MT6331_PMIC_RG_VCORE2_RCL_TRIM_EN_SHIFT               7
#define MT6331_PMIC_RG_VCORE2_FBDIV_MASK                      0x1
#define MT6331_PMIC_RG_VCORE2_FBDIV_SHIFT                     7
#define MT6331_PMIC_RG_VIO18_ZXOS_TRIM_MASK                   0x3F
#define MT6331_PMIC_RG_VIO18_ZXOS_TRIM_SHIFT                  8
#define MT6331_PMIC_RG_VIO18_TRIMH_MASK                       0xF
#define MT6331_PMIC_RG_VIO18_TRIMH_SHIFT                      0
#define MT6331_PMIC_RG_VIO18_TRIML_MASK                       0xF
#define MT6331_PMIC_RG_VIO18_TRIML_SHIFT                      0
#define MT6331_PMIC_RG_VIO18_RZSEL_MASK                       0x7
#define MT6331_PMIC_RG_VIO18_RZSEL_SHIFT                      0
#define MT6331_PMIC_RG_VIO18_CC_MASK                          0x3
#define MT6331_PMIC_RG_VIO18_CC_SHIFT                         4
#define MT6331_PMIC_RG_VIO18_CSR_MASK                         0x3
#define MT6331_PMIC_RG_VIO18_CSR_SHIFT                        6
#define MT6331_PMIC_RG_VIO18_CSL_MASK                         0xF
#define MT6331_PMIC_RG_VIO18_CSL_SHIFT                        8
#define MT6331_PMIC_RG_VIO18_ZX_OS_MASK                       0x3
#define MT6331_PMIC_RG_VIO18_ZX_OS_SHIFT                      14
#define MT6331_PMIC_RG_VIO18_CSM_MASK                         0x7
#define MT6331_PMIC_RG_VIO18_CSM_SHIFT                        4
#define MT6331_PMIC_RG_VIO18_MODESET_MASK                     0x1
#define MT6331_PMIC_RG_VIO18_MODESET_SHIFT                    8
#define MT6331_PMIC_RG_VIO18_NDIS_EN_MASK                     0x1
#define MT6331_PMIC_RG_VIO18_NDIS_EN_SHIFT                    9
#define MT6331_PMIC_RG_VIO18_SLP_MASK                         0x3
#define MT6331_PMIC_RG_VIO18_SLP_SHIFT                        0
#define MT6331_PMIC_RG_VIO18_VSLEEP_MASK                      0x3
#define MT6331_PMIC_RG_VIO18_VSLEEP_SHIFT                     4
#define MT6331_PMIC_RG_VIO18_RSV_MASK                         0xFF
#define MT6331_PMIC_RG_VIO18_RSV_SHIFT                        0
#define MT6331_PMIC_VIO18_EN_CTRL_MASK                        0x1
#define MT6331_PMIC_VIO18_EN_CTRL_SHIFT                       0
#define MT6331_PMIC_VIO18_VOSEL_CTRL_MASK                     0x1
#define MT6331_PMIC_VIO18_VOSEL_CTRL_SHIFT                    1
#define MT6331_PMIC_VIO18_DLC_CTRL_MASK                       0x1
#define MT6331_PMIC_VIO18_DLC_CTRL_SHIFT                      2
#define MT6331_PMIC_VIO18_BURST_CTRL_MASK                     0x1
#define MT6331_PMIC_VIO18_BURST_CTRL_SHIFT                    3
#define MT6331_PMIC_VIO18_EN_SEL_MASK                         0x3
#define MT6331_PMIC_VIO18_EN_SEL_SHIFT                        0
#define MT6331_PMIC_VIO18_VOSEL_SEL_MASK                      0x3
#define MT6331_PMIC_VIO18_VOSEL_SEL_SHIFT                     4
#define MT6331_PMIC_VIO18_DLC_SEL_MASK                        0x3
#define MT6331_PMIC_VIO18_DLC_SEL_SHIFT                       8
#define MT6331_PMIC_VIO18_BURST_SEL_MASK                      0x3
#define MT6331_PMIC_VIO18_BURST_SEL_SHIFT                     12
#define MT6331_PMIC_VIO18_EN_MASK                             0x1
#define MT6331_PMIC_VIO18_EN_SHIFT                            0
#define MT6331_PMIC_VIO18_STBTD_MASK                          0x3
#define MT6331_PMIC_VIO18_STBTD_SHIFT                         4
#define MT6331_PMIC_QI_VIO18_STB_MASK                         0x1
#define MT6331_PMIC_QI_VIO18_STB_SHIFT                        12
#define MT6331_PMIC_QI_VIO18_EN_MASK                          0x1
#define MT6331_PMIC_QI_VIO18_EN_SHIFT                         13
#define MT6331_PMIC_QI_VIO18_OC_STATUS_MASK                   0x1
#define MT6331_PMIC_QI_VIO18_OC_STATUS_SHIFT                  15
#define MT6331_PMIC_VIO18_SFCHG_FRATE_MASK                    0x7F
#define MT6331_PMIC_VIO18_SFCHG_FRATE_SHIFT                   0
#define MT6331_PMIC_VIO18_SFCHG_FEN_MASK                      0x1
#define MT6331_PMIC_VIO18_SFCHG_FEN_SHIFT                     7
#define MT6331_PMIC_VIO18_SFCHG_RRATE_MASK                    0x7F
#define MT6331_PMIC_VIO18_SFCHG_RRATE_SHIFT                   8
#define MT6331_PMIC_VIO18_SFCHG_REN_MASK                      0x1
#define MT6331_PMIC_VIO18_SFCHG_REN_SHIFT                     15
#define MT6331_PMIC_VIO18_VOSEL_MASK                          0x7F
#define MT6331_PMIC_VIO18_VOSEL_SHIFT                         0
#define MT6331_PMIC_VIO18_VOSEL_ON_MASK                       0x7F
#define MT6331_PMIC_VIO18_VOSEL_ON_SHIFT                      0
#define MT6331_PMIC_VIO18_VOSEL_SLEEP_MASK                    0x7F
#define MT6331_PMIC_VIO18_VOSEL_SLEEP_SHIFT                   0
#define MT6331_PMIC_NI_VIO18_VOSEL_MASK                       0x7F
#define MT6331_PMIC_NI_VIO18_VOSEL_SHIFT                      0
#define MT6331_PMIC_VIO18_BURST_MASK                          0x7
#define MT6331_PMIC_VIO18_BURST_SHIFT                         0
#define MT6331_PMIC_VIO18_BURST_ON_MASK                       0x7
#define MT6331_PMIC_VIO18_BURST_ON_SHIFT                      4
#define MT6331_PMIC_VIO18_BURST_SLEEP_MASK                    0x7
#define MT6331_PMIC_VIO18_BURST_SLEEP_SHIFT                   8
#define MT6331_PMIC_QI_VIO18_BURST_MASK                       0x7
#define MT6331_PMIC_QI_VIO18_BURST_SHIFT                      12
#define MT6331_PMIC_VIO18_DLC_MASK                            0x3
#define MT6331_PMIC_VIO18_DLC_SHIFT                           0
#define MT6331_PMIC_VIO18_DLC_ON_MASK                         0x3
#define MT6331_PMIC_VIO18_DLC_ON_SHIFT                        4
#define MT6331_PMIC_VIO18_DLC_SLEEP_MASK                      0x3
#define MT6331_PMIC_VIO18_DLC_SLEEP_SHIFT                     8
#define MT6331_PMIC_QI_VIO18_DLC_MASK                         0x3
#define MT6331_PMIC_QI_VIO18_DLC_SHIFT                        12
#define MT6331_PMIC_VIO18_DLC_N_MASK                          0x3
#define MT6331_PMIC_VIO18_DLC_N_SHIFT                         0
#define MT6331_PMIC_VIO18_DLC_N_ON_MASK                       0x3
#define MT6331_PMIC_VIO18_DLC_N_ON_SHIFT                      4
#define MT6331_PMIC_VIO18_DLC_N_SLEEP_MASK                    0x3
#define MT6331_PMIC_VIO18_DLC_N_SLEEP_SHIFT                   8
#define MT6331_PMIC_QI_VIO18_DLC_N_MASK                       0x3
#define MT6331_PMIC_QI_VIO18_DLC_N_SHIFT                      12
#define MT6331_PMIC_VIO18_TRANS_TD_MASK                       0x3
#define MT6331_PMIC_VIO18_TRANS_TD_SHIFT                      0
#define MT6331_PMIC_VIO18_TRANS_CTRL_MASK                     0x3
#define MT6331_PMIC_VIO18_TRANS_CTRL_SHIFT                    4
#define MT6331_PMIC_VIO18_TRANS_ONCE_MASK                     0x1
#define MT6331_PMIC_VIO18_TRANS_ONCE_SHIFT                    6
#define MT6331_PMIC_NI_VIO18_VOSEL_TRANS_MASK                 0x1
#define MT6331_PMIC_NI_VIO18_VOSEL_TRANS_SHIFT                7
#define MT6331_PMIC_VIO18_VSLEEP_EN_MASK                      0x1
#define MT6331_PMIC_VIO18_VSLEEP_EN_SHIFT                     8
#define MT6331_PMIC_VIO18_R2R_PDN_MASK                        0x1
#define MT6331_PMIC_VIO18_R2R_PDN_SHIFT                       10
#define MT6331_PMIC_VIO18_VSLEEP_SEL_MASK                     0x1
#define MT6331_PMIC_VIO18_VSLEEP_SEL_SHIFT                    11
#define MT6331_PMIC_NI_VIO18_R2R_PDN_MASK                     0x1
#define MT6331_PMIC_NI_VIO18_R2R_PDN_SHIFT                    14
#define MT6331_PMIC_NI_VIO18_VSLEEP_SEL_MASK                  0x1
#define MT6331_PMIC_NI_VIO18_VSLEEP_SEL_SHIFT                 15
#define MT6331_PMIC_RG_VIO18_DTS_ENB_MASK                     0x1
#define MT6331_PMIC_RG_VIO18_DTS_ENB_SHIFT                    0
#define MT6331_PMIC_RG_VIO18_TRAN_BST_MASK                    0x3F
#define MT6331_PMIC_RG_VIO18_TRAN_BST_SHIFT                   1
#define MT6331_PMIC_RGS_VIO18_ENPWM_STATUS_MASK               0x1
#define MT6331_PMIC_RGS_VIO18_ENPWM_STATUS_SHIFT              13
#define MT6331_PMIC_RG_VIO18_PFM_RIP_MASK                     0x3
#define MT6331_PMIC_RG_VIO18_PFM_RIP_SHIFT                    14
#define MT6331_PMIC_RG_VIO18_RCL_TRIM_MASK                    0x1F
#define MT6331_PMIC_RG_VIO18_RCL_TRIM_SHIFT                   0
#define MT6331_PMIC_RG_VIO18_RCL_TRIM_EN_MASK                 0x1
#define MT6331_PMIC_RG_VIO18_RCL_TRIM_EN_SHIFT                7
#define MT6331_PMIC_K_RST_DONE_MASK                           0x1
#define MT6331_PMIC_K_RST_DONE_SHIFT                          0
#define MT6331_PMIC_K_MAP_SEL_MASK                            0x1
#define MT6331_PMIC_K_MAP_SEL_SHIFT                           1
#define MT6331_PMIC_K_ONCE_EN_MASK                            0x1
#define MT6331_PMIC_K_ONCE_EN_SHIFT                           2
#define MT6331_PMIC_K_ONCE_MASK                               0x1
#define MT6331_PMIC_K_ONCE_SHIFT                              3
#define MT6331_PMIC_K_START_MANUAL_MASK                       0x1
#define MT6331_PMIC_K_START_MANUAL_SHIFT                      4
#define MT6331_PMIC_K_SRC_SEL_MASK                            0x1
#define MT6331_PMIC_K_SRC_SEL_SHIFT                           5
#define MT6331_PMIC_K_AUTO_EN_MASK                            0x1
#define MT6331_PMIC_K_AUTO_EN_SHIFT                           6
#define MT6331_PMIC_K_INV_MASK                                0x1
#define MT6331_PMIC_K_INV_SHIFT                               7
#define MT6331_PMIC_K_CONTROL_SMPS_MASK                       0x3F
#define MT6331_PMIC_K_CONTROL_SMPS_SHIFT                      8
#define MT6331_PMIC_K_RESULT_MASK                             0x1
#define MT6331_PMIC_K_RESULT_SHIFT                            0
#define MT6331_PMIC_K_DONE_MASK                               0x1
#define MT6331_PMIC_K_DONE_SHIFT                              1
#define MT6331_PMIC_K_CONTROL_MASK                            0x3F
#define MT6331_PMIC_K_CONTROL_SHIFT                           2
#define MT6331_PMIC_QI_SMPS_OSC_CAL_MASK                      0x3F
#define MT6331_PMIC_QI_SMPS_OSC_CAL_SHIFT                     8
#define MT6331_PMIC_K_BUCK_CK_CNT_MASK                        0x3FF
#define MT6331_PMIC_K_BUCK_CK_CNT_SHIFT                       0
#define MT6331_PMIC_RG_AUDZCDENABLE_MASK                      0x1
#define MT6331_PMIC_RG_AUDZCDENABLE_SHIFT                     0
#define MT6331_PMIC_RG_AUDZCDGAINSTEPTIME_MASK                0x7
#define MT6331_PMIC_RG_AUDZCDGAINSTEPTIME_SHIFT               1
#define MT6331_PMIC_RG_AUDZCDGAINSTEPSIZE_MASK                0x3
#define MT6331_PMIC_RG_AUDZCDGAINSTEPSIZE_SHIFT               4
#define MT6331_PMIC_RG_AUDZCDTIMEOUTMODESEL_MASK              0x1
#define MT6331_PMIC_RG_AUDZCDTIMEOUTMODESEL_SHIFT             6
#define MT6331_PMIC_RG_AUDZCDCLKSEL_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDZCDCLKSEL_VAUDP32_SHIFT             7
#define MT6331_PMIC_RG_AUDZCDMUXSEL_VAUDP32_MASK              0x7
#define MT6331_PMIC_RG_AUDZCDMUXSEL_VAUDP32_SHIFT             8
#define MT6331_PMIC_RG_AUDLOLGAIN_MASK                        0x1F
#define MT6331_PMIC_RG_AUDLOLGAIN_SHIFT                       0
#define MT6331_PMIC_RG_AUDLORGAIN_MASK                        0x1F
#define MT6331_PMIC_RG_AUDLORGAIN_SHIFT                       7
#define MT6331_PMIC_RG_AUDHPLGAIN_MASK                        0x1F
#define MT6331_PMIC_RG_AUDHPLGAIN_SHIFT                       0
#define MT6331_PMIC_RG_AUDHPRGAIN_MASK                        0x1F
#define MT6331_PMIC_RG_AUDHPRGAIN_SHIFT                       7
#define MT6331_PMIC_RG_AUDHSGAIN_MASK                         0x1F
#define MT6331_PMIC_RG_AUDHSGAIN_SHIFT                        0
#define MT6331_PMIC_RG_AUDIVLGAIN_MASK                        0x7
#define MT6331_PMIC_RG_AUDIVLGAIN_SHIFT                       0
#define MT6331_PMIC_RG_AUDIVRGAIN_MASK                        0x7
#define MT6331_PMIC_RG_AUDIVRGAIN_SHIFT                       8
#define MT6331_PMIC_RG_AUDINTGAIN1_MASK                       0x3F
#define MT6331_PMIC_RG_AUDINTGAIN1_SHIFT                      0
#define MT6331_PMIC_RG_AUDINTGAIN2_MASK                       0x3F
#define MT6331_PMIC_RG_AUDINTGAIN2_SHIFT                      8
#define MT6331_PMIC_ISINK_CH0_MODE_MASK                       0x3
#define MT6331_PMIC_ISINK_CH0_MODE_SHIFT                      2
#define MT6331_PMIC_ISINK0_RSV1_MASK                          0xF
#define MT6331_PMIC_ISINK0_RSV1_SHIFT                         4
#define MT6331_PMIC_ISINK0_RSV0_MASK                          0x7
#define MT6331_PMIC_ISINK0_RSV0_SHIFT                         13
#define MT6331_PMIC_ISINK_DIM0_FSEL_MASK                      0xFFFF
#define MT6331_PMIC_ISINK_DIM0_FSEL_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR0_EN_MASK                      0x1
#define MT6331_PMIC_ISINK_SFSTR0_EN_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR0_TC_MASK                      0x3
#define MT6331_PMIC_ISINK_SFSTR0_TC_SHIFT                     1
#define MT6331_PMIC_ISINK_DIM0_DUTY_MASK                      0x1F
#define MT6331_PMIC_ISINK_DIM0_DUTY_SHIFT                     3
#define MT6331_PMIC_ISINK_CH0_STEP_MASK                       0x7
#define MT6331_PMIC_ISINK_CH0_STEP_SHIFT                      12
#define MT6331_PMIC_ISINK_BREATH0_TF2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH0_TF2_SEL_SHIFT               0
#define MT6331_PMIC_ISINK_BREATH0_TF1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH0_TF1_SEL_SHIFT               4
#define MT6331_PMIC_ISINK_BREATH0_TR2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH0_TR2_SEL_SHIFT               8
#define MT6331_PMIC_ISINK_BREATH0_TR1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH0_TR1_SEL_SHIFT               12
#define MT6331_PMIC_ISINK_BREATH0_TOFF_SEL_MASK               0xF
#define MT6331_PMIC_ISINK_BREATH0_TOFF_SEL_SHIFT              0
#define MT6331_PMIC_ISINK_BREATH0_TON_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH0_TON_SEL_SHIFT               8
#define MT6331_PMIC_ISINK_CH1_MODE_MASK                       0x3
#define MT6331_PMIC_ISINK_CH1_MODE_SHIFT                      2
#define MT6331_PMIC_ISINK1_RSV1_MASK                          0xF
#define MT6331_PMIC_ISINK1_RSV1_SHIFT                         4
#define MT6331_PMIC_ISINK1_RSV0_MASK                          0x7
#define MT6331_PMIC_ISINK1_RSV0_SHIFT                         13
#define MT6331_PMIC_ISINK_DIM1_FSEL_MASK                      0xFFFF
#define MT6331_PMIC_ISINK_DIM1_FSEL_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR1_EN_MASK                      0x1
#define MT6331_PMIC_ISINK_SFSTR1_EN_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR1_TC_MASK                      0x3
#define MT6331_PMIC_ISINK_SFSTR1_TC_SHIFT                     1
#define MT6331_PMIC_ISINK_DIM1_DUTY_MASK                      0x1F
#define MT6331_PMIC_ISINK_DIM1_DUTY_SHIFT                     3
#define MT6331_PMIC_ISINK_CH1_STEP_MASK                       0x7
#define MT6331_PMIC_ISINK_CH1_STEP_SHIFT                      12
#define MT6331_PMIC_ISINK_BREATH1_TF2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH1_TF2_SEL_SHIFT               0
#define MT6331_PMIC_ISINK_BREATH1_TF1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH1_TF1_SEL_SHIFT               4
#define MT6331_PMIC_ISINK_BREATH1_TR2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH1_TR2_SEL_SHIFT               8
#define MT6331_PMIC_ISINK_BREATH1_TR1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH1_TR1_SEL_SHIFT               12
#define MT6331_PMIC_ISINK_BREATH1_TOFF_SEL_MASK               0xF
#define MT6331_PMIC_ISINK_BREATH1_TOFF_SEL_SHIFT              0
#define MT6331_PMIC_ISINK_BREATH1_TON_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH1_TON_SEL_SHIFT               8
#define MT6331_PMIC_ISINK_CH2_MODE_MASK                       0x3
#define MT6331_PMIC_ISINK_CH2_MODE_SHIFT                      2
#define MT6331_PMIC_ISINK2_RSV1_MASK                          0xF
#define MT6331_PMIC_ISINK2_RSV1_SHIFT                         4
#define MT6331_PMIC_ISINK2_RSV0_MASK                          0x7
#define MT6331_PMIC_ISINK2_RSV0_SHIFT                         13
#define MT6331_PMIC_ISINK_DIM2_FSEL_MASK                      0xFFFF
#define MT6331_PMIC_ISINK_DIM2_FSEL_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR2_EN_MASK                      0x1
#define MT6331_PMIC_ISINK_SFSTR2_EN_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR2_TC_MASK                      0x3
#define MT6331_PMIC_ISINK_SFSTR2_TC_SHIFT                     1
#define MT6331_PMIC_ISINK_DIM2_DUTY_MASK                      0x1F
#define MT6331_PMIC_ISINK_DIM2_DUTY_SHIFT                     3
#define MT6331_PMIC_ISINK_CH2_STEP_MASK                       0x7
#define MT6331_PMIC_ISINK_CH2_STEP_SHIFT                      12
#define MT6331_PMIC_ISINK_BREATH2_TF2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH2_TF2_SEL_SHIFT               0
#define MT6331_PMIC_ISINK_BREATH2_TF1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH2_TF1_SEL_SHIFT               4
#define MT6331_PMIC_ISINK_BREATH2_TR2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH2_TR2_SEL_SHIFT               8
#define MT6331_PMIC_ISINK_BREATH2_TR1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH2_TR1_SEL_SHIFT               12
#define MT6331_PMIC_ISINK_BREATH2_TOFF_SEL_MASK               0xF
#define MT6331_PMIC_ISINK_BREATH2_TOFF_SEL_SHIFT              0
#define MT6331_PMIC_ISINK_BREATH2_TON_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH2_TON_SEL_SHIFT               8
#define MT6331_PMIC_ISINK_CH3_MODE_MASK                       0x3
#define MT6331_PMIC_ISINK_CH3_MODE_SHIFT                      2
#define MT6331_PMIC_ISINK3_RSV1_MASK                          0xF
#define MT6331_PMIC_ISINK3_RSV1_SHIFT                         4
#define MT6331_PMIC_ISINK3_RSV0_MASK                          0x7
#define MT6331_PMIC_ISINK3_RSV0_SHIFT                         13
#define MT6331_PMIC_ISINK_DIM3_FSEL_MASK                      0xFFFF
#define MT6331_PMIC_ISINK_DIM3_FSEL_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR3_EN_MASK                      0x1
#define MT6331_PMIC_ISINK_SFSTR3_EN_SHIFT                     0
#define MT6331_PMIC_ISINK_SFSTR3_TC_MASK                      0x3
#define MT6331_PMIC_ISINK_SFSTR3_TC_SHIFT                     1
#define MT6331_PMIC_ISINK_DIM3_DUTY_MASK                      0x1F
#define MT6331_PMIC_ISINK_DIM3_DUTY_SHIFT                     3
#define MT6331_PMIC_ISINK_CH3_STEP_MASK                       0x7
#define MT6331_PMIC_ISINK_CH3_STEP_SHIFT                      12
#define MT6331_PMIC_ISINK_BREATH3_TF2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH3_TF2_SEL_SHIFT               0
#define MT6331_PMIC_ISINK_BREATH3_TF1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH3_TF1_SEL_SHIFT               4
#define MT6331_PMIC_ISINK_BREATH3_TR2_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH3_TR2_SEL_SHIFT               8
#define MT6331_PMIC_ISINK_BREATH3_TR1_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH3_TR1_SEL_SHIFT               12
#define MT6331_PMIC_ISINK_BREATH3_TOFF_SEL_MASK               0xF
#define MT6331_PMIC_ISINK_BREATH3_TOFF_SEL_SHIFT              0
#define MT6331_PMIC_ISINK_BREATH3_TON_SEL_MASK                0xF
#define MT6331_PMIC_ISINK_BREATH3_TON_SEL_SHIFT               8
#define MT6331_PMIC_RG_ISINKS_RSV_MASK                        0xFF
#define MT6331_PMIC_RG_ISINKS_RSV_SHIFT                       0
#define MT6331_PMIC_RG_ISINK3_DOUBLE_EN_MASK                  0x1
#define MT6331_PMIC_RG_ISINK3_DOUBLE_EN_SHIFT                 8
#define MT6331_PMIC_RG_ISINK2_DOUBLE_EN_MASK                  0x1
#define MT6331_PMIC_RG_ISINK2_DOUBLE_EN_SHIFT                 9
#define MT6331_PMIC_RG_ISINK1_DOUBLE_EN_MASK                  0x1
#define MT6331_PMIC_RG_ISINK1_DOUBLE_EN_SHIFT                 10
#define MT6331_PMIC_RG_ISINK0_DOUBLE_EN_MASK                  0x1
#define MT6331_PMIC_RG_ISINK0_DOUBLE_EN_SHIFT                 11
#define MT6331_PMIC_RG_TRIM_SEL_MASK                          0x7
#define MT6331_PMIC_RG_TRIM_SEL_SHIFT                         12
#define MT6331_PMIC_RG_TRIM_EN_MASK                           0x1
#define MT6331_PMIC_RG_TRIM_EN_SHIFT                          15
#define MT6331_PMIC_NI_ISINK3_STATUS_MASK                     0x1
#define MT6331_PMIC_NI_ISINK3_STATUS_SHIFT                    0
#define MT6331_PMIC_NI_ISINK2_STATUS_MASK                     0x1
#define MT6331_PMIC_NI_ISINK2_STATUS_SHIFT                    1
#define MT6331_PMIC_NI_ISINK1_STATUS_MASK                     0x1
#define MT6331_PMIC_NI_ISINK1_STATUS_SHIFT                    2
#define MT6331_PMIC_NI_ISINK0_STATUS_MASK                     0x1
#define MT6331_PMIC_NI_ISINK0_STATUS_SHIFT                    3
#define MT6331_PMIC_ISINK_PHASE0_DLY_EN_MASK                  0x1
#define MT6331_PMIC_ISINK_PHASE0_DLY_EN_SHIFT                 0
#define MT6331_PMIC_ISINK_PHASE1_DLY_EN_MASK                  0x1
#define MT6331_PMIC_ISINK_PHASE1_DLY_EN_SHIFT                 1
#define MT6331_PMIC_ISINK_PHASE2_DLY_EN_MASK                  0x1
#define MT6331_PMIC_ISINK_PHASE2_DLY_EN_SHIFT                 2
#define MT6331_PMIC_ISINK_PHASE3_DLY_EN_MASK                  0x1
#define MT6331_PMIC_ISINK_PHASE3_DLY_EN_SHIFT                 3
#define MT6331_PMIC_ISINK_PHASE_DLY_TC_MASK                   0x3
#define MT6331_PMIC_ISINK_PHASE_DLY_TC_SHIFT                  4
#define MT6331_PMIC_ISINK_CH0_EN_MASK                         0x1
#define MT6331_PMIC_ISINK_CH0_EN_SHIFT                        0
#define MT6331_PMIC_ISINK_CH1_EN_MASK                         0x1
#define MT6331_PMIC_ISINK_CH1_EN_SHIFT                        1
#define MT6331_PMIC_ISINK_CH2_EN_MASK                         0x1
#define MT6331_PMIC_ISINK_CH2_EN_SHIFT                        2
#define MT6331_PMIC_ISINK_CH3_EN_MASK                         0x1
#define MT6331_PMIC_ISINK_CH3_EN_SHIFT                        3
#define MT6331_PMIC_ISINK_CHOP0_EN_MASK                       0x1
#define MT6331_PMIC_ISINK_CHOP0_EN_SHIFT                      4
#define MT6331_PMIC_ISINK_CHOP1_EN_MASK                       0x1
#define MT6331_PMIC_ISINK_CHOP1_EN_SHIFT                      5
#define MT6331_PMIC_ISINK_CHOP2_EN_MASK                       0x1
#define MT6331_PMIC_ISINK_CHOP2_EN_SHIFT                      6
#define MT6331_PMIC_ISINK_CHOP3_EN_MASK                       0x1
#define MT6331_PMIC_ISINK_CHOP3_EN_SHIFT                      7
#define MT6331_PMIC_ISINK_CH0_BIAS_EN_MASK                    0x1
#define MT6331_PMIC_ISINK_CH0_BIAS_EN_SHIFT                   8
#define MT6331_PMIC_ISINK_CH1_BIAS_EN_MASK                    0x1
#define MT6331_PMIC_ISINK_CH1_BIAS_EN_SHIFT                   9
#define MT6331_PMIC_ISINK_CH2_BIAS_EN_MASK                    0x1
#define MT6331_PMIC_ISINK_CH2_BIAS_EN_SHIFT                   10
#define MT6331_PMIC_ISINK_CH3_BIAS_EN_MASK                    0x1
#define MT6331_PMIC_ISINK_CH3_BIAS_EN_SHIFT                   11
#define MT6331_PMIC_RG_ALDO_RSV_MASK                          0x7
#define MT6331_PMIC_RG_ALDO_RSV_SHIFT                         0
#define MT6331_PMIC_RG_VTCXO1_LP_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO1_LP_CTRL_SHIFT                   0
#define MT6331_PMIC_RG_VTCXO1_LP_SET_MASK                     0x1
#define MT6331_PMIC_RG_VTCXO1_LP_SET_SHIFT                    1
#define MT6331_PMIC_RG_VTCXO1_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_PMIC_RG_VTCXO1_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_PMIC_QI_VTCXO1_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VTCXO1_MODE_SHIFT                      7
#define MT6331_PMIC_RG_VTCXO1_STBTD_MASK                      0x3
#define MT6331_PMIC_RG_VTCXO1_STBTD_SHIFT                     8
#define MT6331_PMIC_RG_VTCXO1_EN_MASK                         0x1
#define MT6331_PMIC_RG_VTCXO1_EN_SHIFT                        10
#define MT6331_PMIC_RG_VTCXO1_ON_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO1_ON_CTRL_SHIFT                   11
#define MT6331_PMIC_RG_VTCXO1_SRCLK_EN_SEL_MASK               0x3
#define MT6331_PMIC_RG_VTCXO1_SRCLK_EN_SEL_SHIFT              13
#define MT6331_PMIC_QI_VTCXO1_EN_MASK                         0x1
#define MT6331_PMIC_QI_VTCXO1_EN_SHIFT                        15
#define MT6331_PMIC_RG_VTCXO2_LP_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO2_LP_CTRL_SHIFT                   0
#define MT6331_PMIC_RG_VTCXO2_LP_SET_MASK                     0x1
#define MT6331_PMIC_RG_VTCXO2_LP_SET_SHIFT                    1
#define MT6331_PMIC_RG_VTCXO2_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_PMIC_RG_VTCXO2_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_PMIC_QI_VTCXO2_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VTCXO2_MODE_SHIFT                      7
#define MT6331_PMIC_RG_VTCXO2_STBTD_MASK                      0x3
#define MT6331_PMIC_RG_VTCXO2_STBTD_SHIFT                     8
#define MT6331_PMIC_RG_VTCXO2_EN_MASK                         0x1
#define MT6331_PMIC_RG_VTCXO2_EN_SHIFT                        10
#define MT6331_PMIC_RG_VTCXO2_ON_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO2_ON_CTRL_SHIFT                   11
#define MT6331_PMIC_RG_VTCXO2_SRCLK_EN_SEL_MASK               0x3
#define MT6331_PMIC_RG_VTCXO2_SRCLK_EN_SEL_SHIFT              13
#define MT6331_PMIC_QI_VTCXO2_EN_MASK                         0x1
#define MT6331_PMIC_QI_VTCXO2_EN_SHIFT                        15
#define MT6331_PMIC_RG_VAUD32_LP_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VAUD32_LP_CTRL_SHIFT                   0
#define MT6331_PMIC_RG_VAUD32_LP_SET_MASK                     0x1
#define MT6331_PMIC_RG_VAUD32_LP_SET_SHIFT                    1
#define MT6331_PMIC_RG_VAUD32_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_PMIC_RG_VAUD32_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_PMIC_QI_VAUD32_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VAUD32_MODE_SHIFT                      7
#define MT6331_PMIC_RG_VAUD32_STBTD_MASK                      0x3
#define MT6331_PMIC_RG_VAUD32_STBTD_SHIFT                     8
#define MT6331_PMIC_RG_VAUD32_EN_MASK                         0x1
#define MT6331_PMIC_RG_VAUD32_EN_SHIFT                        10
#define MT6331_PMIC_RG_VAUD32_ON_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VAUD32_ON_CTRL_SHIFT                   11
#define MT6331_PMIC_RG_VAUD32_SRCLK_EN_SEL_MASK               0x3
#define MT6331_PMIC_RG_VAUD32_SRCLK_EN_SEL_SHIFT              13
#define MT6331_PMIC_QI_VAUD32_EN_MASK                         0x1
#define MT6331_PMIC_QI_VAUD32_EN_SHIFT                        15
#define MT6331_PMIC_RG_VAUXA32_LP_CTRL_MASK                   0x1
#define MT6331_PMIC_RG_VAUXA32_LP_CTRL_SHIFT                  0
#define MT6331_PMIC_RG_VAUXA32_LP_SET_MASK                    0x1
#define MT6331_PMIC_RG_VAUXA32_LP_SET_SHIFT                   1
#define MT6331_PMIC_RG_VAUXA32_AUXADC_PWDB_EN_MASK            0x1
#define MT6331_PMIC_RG_VAUXA32_AUXADC_PWDB_EN_SHIFT           2
#define MT6331_PMIC_RG_VAUXA32_SRCLK_MODE_SEL_MASK            0x3
#define MT6331_PMIC_RG_VAUXA32_SRCLK_MODE_SEL_SHIFT           5
#define MT6331_PMIC_QI_VAUXA32_MODE_MASK                      0x1
#define MT6331_PMIC_QI_VAUXA32_MODE_SHIFT                     7
#define MT6331_PMIC_RG_VAUXA32_STBTD_MASK                     0x3
#define MT6331_PMIC_RG_VAUXA32_STBTD_SHIFT                    8
#define MT6331_PMIC_RG_VAUXA32_EN_MASK                        0x1
#define MT6331_PMIC_RG_VAUXA32_EN_SHIFT                       10
#define MT6331_PMIC_RG_VAUXA32_ON_CTRL_MASK                   0x1
#define MT6331_PMIC_RG_VAUXA32_ON_CTRL_SHIFT                  11
#define MT6331_PMIC_RG_VAUXA32_SRCLK_EN_SEL_MASK              0x3
#define MT6331_PMIC_RG_VAUXA32_SRCLK_EN_SEL_SHIFT             13
#define MT6331_PMIC_QI_VAUXA32_EN_MASK                        0x1
#define MT6331_PMIC_QI_VAUXA32_EN_SHIFT                       15
#define MT6331_PMIC_RG_VCAMA_STBTD_MASK                       0x3
#define MT6331_PMIC_RG_VCAMA_STBTD_SHIFT                      8
#define MT6331_PMIC_RG_VCAMA_EN_MASK                          0x1
#define MT6331_PMIC_RG_VCAMA_EN_SHIFT                         15
#define MT6331_PMIC_RG_VAUXA32_NDIS_EN_MASK                   0x1
#define MT6331_PMIC_RG_VAUXA32_NDIS_EN_SHIFT                  2
#define MT6331_PMIC_RG_VAUXA32_VOSEL_MASK                     0x3
#define MT6331_PMIC_RG_VAUXA32_VOSEL_SHIFT                    5
#define MT6331_PMIC_RG_VAUXA32_CAL_MASK                       0xF
#define MT6331_PMIC_RG_VAUXA32_CAL_SHIFT                      8
#define MT6331_PMIC_RG_VTCXO1_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO1_NDIS_EN_SHIFT                   2
#define MT6331_PMIC_RG_VTCXO1_VOSEL_MASK                      0x3
#define MT6331_PMIC_RG_VTCXO1_VOSEL_SHIFT                     5
#define MT6331_PMIC_RG_VTCXO1_CAL_MASK                        0xF
#define MT6331_PMIC_RG_VTCXO1_CAL_SHIFT                       8
#define MT6331_PMIC_RG_VTCXO2_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO2_NDIS_EN_SHIFT                   2
#define MT6331_PMIC_RG_VTCXO2_VOSEL_MASK                      0x3
#define MT6331_PMIC_RG_VTCXO2_VOSEL_SHIFT                     5
#define MT6331_PMIC_RG_VTCXO2_CAL_MASK                        0xF
#define MT6331_PMIC_RG_VTCXO2_CAL_SHIFT                       8
#define MT6331_PMIC_RG_VCAMA_FBSEL_MASK                       0x3
#define MT6331_PMIC_RG_VCAMA_FBSEL_SHIFT                      0
#define MT6331_PMIC_RG_VCAMA_NDIS_EN_MASK                     0x1
#define MT6331_PMIC_RG_VCAMA_NDIS_EN_SHIFT                    2
#define MT6331_PMIC_RG_VCAMA_VOSEL_MASK                       0x7
#define MT6331_PMIC_RG_VCAMA_VOSEL_SHIFT                      4
#define MT6331_PMIC_RG_VCAMA_CAL_MASK                         0xF
#define MT6331_PMIC_RG_VCAMA_CAL_SHIFT                        8
#define MT6331_PMIC_RG_VAUD32_FBSEL_MASK                      0x3
#define MT6331_PMIC_RG_VAUD32_FBSEL_SHIFT                     0
#define MT6331_PMIC_RG_VAUD32_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VAUD32_NDIS_EN_SHIFT                   2
#define MT6331_PMIC_RG_VAUD32_VOSEL_MASK                      0x3
#define MT6331_PMIC_RG_VAUD32_VOSEL_SHIFT                     5
#define MT6331_PMIC_RG_VAUD32_CAL_MASK                        0xF
#define MT6331_PMIC_RG_VAUD32_CAL_SHIFT                       8
#define MT6331_PMIC_RG_VCAMA_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_RG_VCAMA_OCFB_EN_SHIFT                    9
#define MT6331_PMIC_RG_VAUXA32_OCFB_EN_MASK                   0x1
#define MT6331_PMIC_RG_VAUXA32_OCFB_EN_SHIFT                  10
#define MT6331_PMIC_RG_VAUD32_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_RG_VAUD32_OCFB_EN_SHIFT                   11
#define MT6331_PMIC_RG_VTCXO2_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO2_OCFB_EN_SHIFT                   12
#define MT6331_PMIC_RG_VTCXO1_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_RG_VTCXO1_OCFB_EN_SHIFT                   13
#define MT6331_PMIC_ANALDO_DEGTD_SEL_MASK                     0x3
#define MT6331_PMIC_ANALDO_DEGTD_SEL_SHIFT                    14
#define MT6331_PMIC_QI_VCAMA_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_QI_VCAMA_OCFB_EN_SHIFT                    11
#define MT6331_PMIC_QI_VAUXA32_OCFB_EN_MASK                   0x1
#define MT6331_PMIC_QI_VAUXA32_OCFB_EN_SHIFT                  12
#define MT6331_PMIC_QI_VAUD32_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_QI_VAUD32_OCFB_EN_SHIFT                   13
#define MT6331_PMIC_QI_VTCXO2_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_QI_VTCXO2_OCFB_EN_SHIFT                   14
#define MT6331_PMIC_QI_VTCXO1_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_QI_VTCXO1_OCFB_EN_SHIFT                   15
#define MT6331_PMIC_RG_ANALDO_RSV1_MASK                       0xFF
#define MT6331_PMIC_RG_ANALDO_RSV1_SHIFT                      0
#define MT6331_PMIC_RG_ANALDO_RSV0_MASK                       0xFF
#define MT6331_PMIC_RG_ANALDO_RSV0_SHIFT                      8
#define MT6331_PMIC_RG_SYSLDO1_RSV_MASK                       0x7
#define MT6331_PMIC_RG_SYSLDO1_RSV_SHIFT                      0
#define MT6331_PMIC_RG_SYSLDO2_RSV_MASK                       0x7
#define MT6331_PMIC_RG_SYSLDO2_RSV_SHIFT                      3
#define MT6331_PMIC_RG_SYSLDO3_RSV_MASK                       0x7
#define MT6331_PMIC_RG_SYSLDO3_RSV_SHIFT                      6
#define MT6331_PMIC_RG_VCAMD_LP_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VCAMD_LP_CTRL_SHIFT                    0
#define MT6331_PMIC_RG_VCAMD_LP_MODE_SET_MASK                 0x1
#define MT6331_PMIC_RG_VCAMD_LP_MODE_SET_SHIFT                1
#define MT6331_PMIC_RG_VCAMD_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_PMIC_RG_VCAMD_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_PMIC_QI_VCAMD_MODE_MASK                        0x1
#define MT6331_PMIC_QI_VCAMD_MODE_SHIFT                       7
#define MT6331_PMIC_RG_VCAMD_STBTD_MASK                       0x3
#define MT6331_PMIC_RG_VCAMD_STBTD_SHIFT                      8
#define MT6331_PMIC_RG_VCAMD_EN_MASK                          0x1
#define MT6331_PMIC_RG_VCAMD_EN_SHIFT                         15
#define MT6331_PMIC_RG_VUSB10_LP_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VUSB10_LP_CTRL_SHIFT                   0
#define MT6331_PMIC_RG_VUSB10_LP_MODE_SET_MASK                0x1
#define MT6331_PMIC_RG_VUSB10_LP_MODE_SET_SHIFT               1
#define MT6331_PMIC_RG_VUSB10_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_PMIC_RG_VUSB10_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_PMIC_QI_VUSB10_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VUSB10_MODE_SHIFT                      7
#define MT6331_PMIC_RG_VUSB10_STBTD_MASK                      0x3
#define MT6331_PMIC_RG_VUSB10_STBTD_SHIFT                     8
#define MT6331_PMIC_RG_VUSB10_EN_MASK                         0x1
#define MT6331_PMIC_RG_VUSB10_EN_SHIFT                        10
#define MT6331_PMIC_QI_VUSB10_EN_MASK                         0x1
#define MT6331_PMIC_QI_VUSB10_EN_SHIFT                        15
#define MT6331_PMIC_RG_VCAM_IO_LP_CTRL_MASK                   0x1
#define MT6331_PMIC_RG_VCAM_IO_LP_CTRL_SHIFT                  0
#define MT6331_PMIC_RG_VCAM_IO_LP_MODE_SET_MASK               0x1
#define MT6331_PMIC_RG_VCAM_IO_LP_MODE_SET_SHIFT              1
#define MT6331_PMIC_RG_VCAM_IO_SRCLK_MODE_SEL_MASK            0x3
#define MT6331_PMIC_RG_VCAM_IO_SRCLK_MODE_SEL_SHIFT           5
#define MT6331_PMIC_QI_VCAM_IO_MODE_MASK                      0x1
#define MT6331_PMIC_QI_VCAM_IO_MODE_SHIFT                     7
#define MT6331_PMIC_RG_VCAM_IO_STBTD_MASK                     0x3
#define MT6331_PMIC_RG_VCAM_IO_STBTD_SHIFT                    8
#define MT6331_PMIC_RG_VCAM_IO_EN_MASK                        0x1
#define MT6331_PMIC_RG_VCAM_IO_EN_SHIFT                       10
#define MT6331_PMIC_RG_VSRAM_DVFS1_LP_CTRL_MASK               0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_LP_CTRL_SHIFT              0
#define MT6331_PMIC_RG_VSRAM_DVFS1_LP_MODE_SET_MASK           0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_LP_MODE_SET_SHIFT          1
#define MT6331_PMIC_RG_VSRAM_DIG0_RSV0_MASK                   0x1
#define MT6331_PMIC_RG_VSRAM_DIG0_RSV0_SHIFT                  4
#define MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_MODE_SEL_MASK        0x3
#define MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_MODE_SEL_SHIFT       5
#define MT6331_PMIC_QI_VSRAM_DVFS1_MODE_MASK                  0x1
#define MT6331_PMIC_QI_VSRAM_DVFS1_MODE_SHIFT                 7
#define MT6331_PMIC_RG_VSRAM_DVFS1_STBTD_MASK                 0x3
#define MT6331_PMIC_RG_VSRAM_DVFS1_STBTD_SHIFT                8
#define MT6331_PMIC_RG_VSRAM_DVFS1_EN_MASK                    0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_EN_SHIFT                   10
#define MT6331_PMIC_RG_VSRAM_DVFS1_ON_CTRL_MASK               0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_ON_CTRL_SHIFT              11
#define MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_EN_SEL_MASK          0x3
#define MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_EN_SEL_SHIFT         13
#define MT6331_PMIC_QI_VSRAM_DVFS1_EN_MASK                    0x1
#define MT6331_PMIC_QI_VSRAM_DVFS1_EN_SHIFT                   15
#define MT6331_PMIC_RG_VMIPI_LP_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VMIPI_LP_CTRL_SHIFT                    0
#define MT6331_PMIC_RG_VMIPI_LP_MODE_SET_MASK                 0x1
#define MT6331_PMIC_RG_VMIPI_LP_MODE_SET_SHIFT                1
#define MT6331_PMIC_RG_VMIPI_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_PMIC_RG_VMIPI_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_PMIC_QI_VMIPI_MODE_MASK                        0x1
#define MT6331_PMIC_QI_VMIPI_MODE_SHIFT                       7
#define MT6331_PMIC_RG_VMIPI_STBTD_MASK                       0x3
#define MT6331_PMIC_RG_VMIPI_STBTD_SHIFT                      8
#define MT6331_PMIC_RG_VMIPI_EN_MASK                          0x1
#define MT6331_PMIC_RG_VMIPI_EN_SHIFT                         10
#define MT6331_PMIC_RG_VMIPI_ON_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VMIPI_ON_CTRL_SHIFT                    11
#define MT6331_PMIC_RG_VMIPI_SRCLK_EN_SEL_MASK                0x3
#define MT6331_PMIC_RG_VMIPI_SRCLK_EN_SEL_SHIFT               13
#define MT6331_PMIC_QI_VMIPI_EN_MASK                          0x1
#define MT6331_PMIC_QI_VMIPI_EN_SHIFT                         15
#define MT6331_PMIC_RG_VGP2_LP_CTRL_MASK                      0x1
#define MT6331_PMIC_RG_VGP2_LP_CTRL_SHIFT                     0
#define MT6331_PMIC_RG_VGP2_LP_MODE_SET_MASK                  0x1
#define MT6331_PMIC_RG_VGP2_LP_MODE_SET_SHIFT                 1
#define MT6331_PMIC_RG_VGP2_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_PMIC_RG_VGP2_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_PMIC_QI_VGP2_MODE_MASK                         0x1
#define MT6331_PMIC_QI_VGP2_MODE_SHIFT                        7
#define MT6331_PMIC_RG_VGP2_STBTD_MASK                        0x3
#define MT6331_PMIC_RG_VGP2_STBTD_SHIFT                       8
#define MT6331_PMIC_RG_VGP2_EN_MASK                           0x1
#define MT6331_PMIC_RG_VGP2_EN_SHIFT                          10
#define MT6331_PMIC_RG_VGP3_LP_CTRL_MASK                      0x1
#define MT6331_PMIC_RG_VGP3_LP_CTRL_SHIFT                     0
#define MT6331_PMIC_RG_VGP3_LP_MODE_SET_MASK                  0x1
#define MT6331_PMIC_RG_VGP3_LP_MODE_SET_SHIFT                 1
#define MT6331_PMIC_RG_VGP3_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_PMIC_RG_VGP3_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_PMIC_QI_VGP3_MODE_MASK                         0x1
#define MT6331_PMIC_QI_VGP3_MODE_SHIFT                        7
#define MT6331_PMIC_RG_VGP3_STBTD_MASK                        0x3
#define MT6331_PMIC_RG_VGP3_STBTD_SHIFT                       8
#define MT6331_PMIC_RG_VGP3_EN_MASK                           0x1
#define MT6331_PMIC_RG_VGP3_EN_SHIFT                          10
#define MT6331_PMIC_RG_VBIASN_LP_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VBIASN_LP_CTRL_SHIFT                   0
#define MT6331_PMIC_RG_VBIASN_LP_MODE_SET_MASK                0x1
#define MT6331_PMIC_RG_VBIASN_LP_MODE_SET_SHIFT               1
#define MT6331_PMIC_RG_VBIASN_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_PMIC_RG_VBIASN_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_PMIC_QI_VBIASN_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VBIASN_MODE_SHIFT                      7
#define MT6331_PMIC_RG_VBIASN_STBTD_MASK                      0x3
#define MT6331_PMIC_RG_VBIASN_STBTD_SHIFT                     8
#define MT6331_PMIC_RG_VBIASN_EN_MASK                         0x1
#define MT6331_PMIC_RG_VBIASN_EN_SHIFT                        10
#define MT6331_PMIC_QI_VBIASN_EN_MASK                         0x1
#define MT6331_PMIC_QI_VBIASN_EN_SHIFT                        15
#define MT6331_PMIC_RG_VCAMD_NDIS_EN_MASK                     0x1
#define MT6331_PMIC_RG_VCAMD_NDIS_EN_SHIFT                    2
#define MT6331_PMIC_RG_VCAMD_VOSEL_MASK                       0x7
#define MT6331_PMIC_RG_VCAMD_VOSEL_SHIFT                      4
#define MT6331_PMIC_RG_VCAMD_CAL_MASK                         0xF
#define MT6331_PMIC_RG_VCAMD_CAL_SHIFT                        8
#define MT6331_PMIC_RG_VUSB10_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VUSB10_NDIS_EN_SHIFT                   2
#define MT6331_PMIC_RG_VUSB10_VOSEL_MASK                      0xF
#define MT6331_PMIC_RG_VUSB10_VOSEL_SHIFT                     3
#define MT6331_PMIC_RG_VUSB10_CAL_MASK                        0xF
#define MT6331_PMIC_RG_VUSB10_CAL_SHIFT                       8
#define MT6331_PMIC_RG_VCAM_IO_NDIS_EN_MASK                   0x1
#define MT6331_PMIC_RG_VCAM_IO_NDIS_EN_SHIFT                  2
#define MT6331_PMIC_RG_VCAM_IO_VOSEL_MASK                     0xF
#define MT6331_PMIC_RG_VCAM_IO_VOSEL_SHIFT                    3
#define MT6331_PMIC_RG_VCAM_IO_CAL_MASK                       0xF
#define MT6331_PMIC_RG_VCAM_IO_CAL_SHIFT                      8
#define MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_EN_MASK               0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_EN_SHIFT              2
#define MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_PLCUR_MASK            0x3
#define MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_PLCUR_SHIFT           5
#define MT6331_PMIC_RG_VSRAM_DVFS1_POWER_DOWN_NDIS_EN_MASK    0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_POWER_DOWN_NDIS_EN_SHIFT   7
#define MT6331_PMIC_RG_VSRAM_DVFS1_CMP_DEBUG_EN_MASK          0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_CMP_DEBUG_EN_SHIFT         8
#define MT6331_PMIC_RG_VSRAM_DVFS1_VOSEL_MASK                 0x7F
#define MT6331_PMIC_RG_VSRAM_DVFS1_VOSEL_SHIFT                9
#define MT6331_PMIC_RG_VMIPI_NDIS_EN_MASK                     0x1
#define MT6331_PMIC_RG_VMIPI_NDIS_EN_SHIFT                    2
#define MT6331_PMIC_RG_VMIPI_VOSEL_MASK                       0xF
#define MT6331_PMIC_RG_VMIPI_VOSEL_SHIFT                      3
#define MT6331_PMIC_RG_VMIPI_CAL_MASK                         0xF
#define MT6331_PMIC_RG_VMIPI_CAL_SHIFT                        8
#define MT6331_PMIC_RG_VGP2_NDIS_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP2_NDIS_EN_SHIFT                     2
#define MT6331_PMIC_RG_VGP2_VOSEL_MASK                        0xF
#define MT6331_PMIC_RG_VGP2_VOSEL_SHIFT                       3
#define MT6331_PMIC_RG_VGP2_CAL_MASK                          0xF
#define MT6331_PMIC_RG_VGP2_CAL_SHIFT                         8
#define MT6331_PMIC_RG_VGP3_NDIS_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP3_NDIS_EN_SHIFT                     2
#define MT6331_PMIC_RG_VGP3_VOSEL_MASK                        0xF
#define MT6331_PMIC_RG_VGP3_VOSEL_SHIFT                       3
#define MT6331_PMIC_RG_VGP3_CAL_MASK                          0xF
#define MT6331_PMIC_RG_VGP3_CAL_SHIFT                         8
#define MT6331_PMIC_RG_VBIASN_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VBIASN_NDIS_EN_SHIFT                   2
#define MT6331_PMIC_RG_VBIASN_CAL_MASK                        0xF
#define MT6331_PMIC_RG_VBIASN_CAL_SHIFT                       8
#define MT6331_PMIC_RG_VBIASN_RSV2_MASK                       0x7
#define MT6331_PMIC_RG_VBIASN_RSV2_SHIFT                      0
#define MT6331_PMIC_RG_VBIASN_RSV1_MASK                       0x7
#define MT6331_PMIC_RG_VBIASN_RSV1_SHIFT                      7
#define MT6331_PMIC_RG_VBIASN_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_RG_VBIASN_OCFB_EN_SHIFT                   6
#define MT6331_PMIC_RG_VGP3_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP3_OCFB_EN_SHIFT                     7
#define MT6331_PMIC_RG_VGP2_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP2_OCFB_EN_SHIFT                     8
#define MT6331_PMIC_RG_VMIPI_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_RG_VMIPI_OCFB_EN_SHIFT                    9
#define MT6331_PMIC_RG_VSRAM_DVFS1_OCFB_EN_MASK               0x1
#define MT6331_PMIC_RG_VSRAM_DVFS1_OCFB_EN_SHIFT              10
#define MT6331_PMIC_RG_VCAM_IO_OCFB_EN_MASK                   0x1
#define MT6331_PMIC_RG_VCAM_IO_OCFB_EN_SHIFT                  11
#define MT6331_PMIC_RG_VUSB10_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_RG_VUSB10_OCFB_EN_SHIFT                   12
#define MT6331_PMIC_RG_VCAMD_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_RG_VCAMD_OCFB_EN_SHIFT                    13
#define MT6331_PMIC_SYSLDO_DEGTD_SEL_MASK                     0x3
#define MT6331_PMIC_SYSLDO_DEGTD_SEL_SHIFT                    14
#define MT6331_PMIC_QI_VBIASN_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_QI_VBIASN_OCFB_EN_SHIFT                   6
#define MT6331_PMIC_QI_VGP3_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_QI_VGP3_OCFB_EN_SHIFT                     7
#define MT6331_PMIC_QI_VGP2_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_QI_VGP2_OCFB_EN_SHIFT                     8
#define MT6331_PMIC_QI_VMIPI_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_QI_VMIPI_OCFB_EN_SHIFT                    9
#define MT6331_PMIC_QI_VSRAM_DVFS1_OCFB_EN_MASK               0x1
#define MT6331_PMIC_QI_VSRAM_DVFS1_OCFB_EN_SHIFT              10
#define MT6331_PMIC_QI_VCAM_IO_OCFB_EN_MASK                   0x1
#define MT6331_PMIC_QI_VCAM_IO_OCFB_EN_SHIFT                  11
#define MT6331_PMIC_QI_VUSB10_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_QI_VUSB10_OCFB_EN_SHIFT                   12
#define MT6331_PMIC_QI_VCAMD_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_QI_VCAMD_OCFB_EN_SHIFT                    13
#define MT6331_PMIC_RG_VBIASN_VOSEL_MASK                      0x1F
#define MT6331_PMIC_RG_VBIASN_VOSEL_SHIFT                     11
#define MT6331_PMIC_RG_SYSLDO_RSV1_MASK                       0xFF
#define MT6331_PMIC_RG_SYSLDO_RSV1_SHIFT                      0
#define MT6331_PMIC_RG_SYSLDO_RSV0_MASK                       0xFF
#define MT6331_PMIC_RG_SYSLDO_RSV0_SHIFT                      8
#define MT6331_PMIC_RG_DLDO3_RSV_MASK                         0x7F
#define MT6331_PMIC_RG_DLDO3_RSV_SHIFT                        0
#define MT6331_PMIC_RG_DLDO2_RSV_MASK                         0x7
#define MT6331_PMIC_RG_DLDO2_RSV_SHIFT                        10
#define MT6331_PMIC_RG_DLDO1_RSV_MASK                         0x7
#define MT6331_PMIC_RG_DLDO1_RSV_SHIFT                        13
#define MT6331_PMIC_RG_VIO28_LP_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VIO28_LP_CTRL_SHIFT                    0
#define MT6331_PMIC_RG_VIO28_LP_MODE_SET_MASK                 0x1
#define MT6331_PMIC_RG_VIO28_LP_MODE_SET_SHIFT                1
#define MT6331_PMIC_RG_VIO28_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_PMIC_RG_VIO28_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_PMIC_QI_VIO28_MODE_MASK                        0x1
#define MT6331_PMIC_QI_VIO28_MODE_SHIFT                       7
#define MT6331_PMIC_RG_VIO28_STBTD_MASK                       0x3
#define MT6331_PMIC_RG_VIO28_STBTD_SHIFT                      8
#define MT6331_PMIC_RG_VIO28_EN_MASK                          0x1
#define MT6331_PMIC_RG_VIO28_EN_SHIFT                         10
#define MT6331_PMIC_QI_VIO28_EN_MASK                          0x1
#define MT6331_PMIC_QI_VIO28_EN_SHIFT                         15
#define MT6331_PMIC_RG_VCAM_AF_LP_CTRL_MASK                   0x1
#define MT6331_PMIC_RG_VCAM_AF_LP_CTRL_SHIFT                  0
#define MT6331_PMIC_RG_VCAM_AF_LP_MODE_SET_MASK               0x1
#define MT6331_PMIC_RG_VCAM_AF_LP_MODE_SET_SHIFT              1
#define MT6331_PMIC_RG_VCAM_AF_SRCLK_MODE_SEL_MASK            0x3
#define MT6331_PMIC_RG_VCAM_AF_SRCLK_MODE_SEL_SHIFT           5
#define MT6331_PMIC_QI_VCAM_AF_MODE_MASK                      0x1
#define MT6331_PMIC_QI_VCAM_AF_MODE_SHIFT                     7
#define MT6331_PMIC_RG_VCAM_AF_STBTD_MASK                     0x3
#define MT6331_PMIC_RG_VCAM_AF_STBTD_SHIFT                    8
#define MT6331_PMIC_RG_VCAM_AF_EN_MASK                        0x1
#define MT6331_PMIC_RG_VCAM_AF_EN_SHIFT                       10
#define MT6331_PMIC_RG_VMC_LP_CTRL_MASK                       0x1
#define MT6331_PMIC_RG_VMC_LP_CTRL_SHIFT                      0
#define MT6331_PMIC_RG_VMC_LP_MODE_SET_MASK                   0x1
#define MT6331_PMIC_RG_VMC_LP_MODE_SET_SHIFT                  1
#define MT6331_PMIC_RG_VMC_INT_DIS_SEL_MASK                   0x3
#define MT6331_PMIC_RG_VMC_INT_DIS_SEL_SHIFT                  3
#define MT6331_PMIC_RG_VMC_SRCLK_MODE_SEL_MASK                0x3
#define MT6331_PMIC_RG_VMC_SRCLK_MODE_SEL_SHIFT               5
#define MT6331_PMIC_QI_VMC_MODE_MASK                          0x1
#define MT6331_PMIC_QI_VMC_MODE_SHIFT                         7
#define MT6331_PMIC_RG_VMC_STBTD_MASK                         0x3
#define MT6331_PMIC_RG_VMC_STBTD_SHIFT                        8
#define MT6331_PMIC_RG_VMC_EN_MASK                            0x1
#define MT6331_PMIC_RG_VMC_EN_SHIFT                           10
#define MT6331_PMIC_RG_VMC_ON_CTRL_MASK                       0x1
#define MT6331_PMIC_RG_VMC_ON_CTRL_SHIFT                      11
#define MT6331_PMIC_RG_VMC_SRCLK_EN_SEL_MASK                  0x3
#define MT6331_PMIC_RG_VMC_SRCLK_EN_SEL_SHIFT                 13
#define MT6331_PMIC_QI_VMC_EN_MASK                            0x1
#define MT6331_PMIC_QI_VMC_EN_SHIFT                           15
#define MT6331_PMIC_RG_VMCH_LP_CTRL_MASK                      0x1
#define MT6331_PMIC_RG_VMCH_LP_CTRL_SHIFT                     0
#define MT6331_PMIC_RG_VMCH_LP_MODE_SET_MASK                  0x1
#define MT6331_PMIC_RG_VMCH_LP_MODE_SET_SHIFT                 1
#define MT6331_PMIC_RG_VMCH_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_PMIC_RG_VMCH_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_PMIC_QI_VMCH_MODE_MASK                         0x1
#define MT6331_PMIC_QI_VMCH_MODE_SHIFT                        7
#define MT6331_PMIC_RG_VMCH_STBTD_MASK                        0x3
#define MT6331_PMIC_RG_VMCH_STBTD_SHIFT                       8
#define MT6331_PMIC_RG_VMCH_EN_MASK                           0x1
#define MT6331_PMIC_RG_VMCH_EN_SHIFT                          10
#define MT6331_PMIC_RG_VMCH_ON_CTRL_MASK                      0x1
#define MT6331_PMIC_RG_VMCH_ON_CTRL_SHIFT                     11
#define MT6331_PMIC_RG_VMCH_SRCLK_EN_SEL_MASK                 0x3
#define MT6331_PMIC_RG_VMCH_SRCLK_EN_SEL_SHIFT                13
#define MT6331_PMIC_QI_VMCH_EN_MASK                           0x1
#define MT6331_PMIC_QI_VMCH_EN_SHIFT                          15
#define MT6331_PMIC_RG_VEMC33_LP_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VEMC33_LP_CTRL_SHIFT                   0
#define MT6331_PMIC_RG_VEMC33_LP_MODE_SET_MASK                0x1
#define MT6331_PMIC_RG_VEMC33_LP_MODE_SET_SHIFT               1
#define MT6331_PMIC_RG_VEMC33_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_PMIC_RG_VEMC33_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_PMIC_QI_VEMC33_MODE_MASK                       0x1
#define MT6331_PMIC_QI_VEMC33_MODE_SHIFT                      7
#define MT6331_PMIC_RG_VEMC33_STBTD_MASK                      0x3
#define MT6331_PMIC_RG_VEMC33_STBTD_SHIFT                     8
#define MT6331_PMIC_RG_VEMC33_EN_MASK                         0x1
#define MT6331_PMIC_RG_VEMC33_EN_SHIFT                        10
#define MT6331_PMIC_RG_VEMC33_ON_CTRL_MASK                    0x1
#define MT6331_PMIC_RG_VEMC33_ON_CTRL_SHIFT                   11
#define MT6331_PMIC_RG_VEMC33_SRCLK_EN_SEL_MASK               0x3
#define MT6331_PMIC_RG_VEMC33_SRCLK_EN_SEL_SHIFT              13
#define MT6331_PMIC_QI_VEMC33_EN_MASK                         0x1
#define MT6331_PMIC_QI_VEMC33_EN_SHIFT                        15
#define MT6331_PMIC_RG_VGP1_LP_CTRL_MASK                      0x1
#define MT6331_PMIC_RG_VGP1_LP_CTRL_SHIFT                     0
#define MT6331_PMIC_RG_VGP1_LP_MODE_SET_MASK                  0x1
#define MT6331_PMIC_RG_VGP1_LP_MODE_SET_SHIFT                 1
#define MT6331_PMIC_RG_VGP1_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_PMIC_RG_VGP1_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_PMIC_QI_VGP1_MODE_MASK                         0x1
#define MT6331_PMIC_QI_VGP1_MODE_SHIFT                        7
#define MT6331_PMIC_RG_VGP1_STBTD_MASK                        0x3
#define MT6331_PMIC_RG_VGP1_STBTD_SHIFT                       8
#define MT6331_PMIC_RG_VGP1_EN_MASK                           0x1
#define MT6331_PMIC_RG_VGP1_EN_SHIFT                          10
#define MT6331_PMIC_RG_VGP4_LP_CTRL_MASK                      0x1
#define MT6331_PMIC_RG_VGP4_LP_CTRL_SHIFT                     0
#define MT6331_PMIC_RG_VGP4_LP_MODE_SET_MASK                  0x1
#define MT6331_PMIC_RG_VGP4_LP_MODE_SET_SHIFT                 1
#define MT6331_PMIC_RG_VGP4_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_PMIC_RG_VGP4_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_PMIC_QI_VGP4_MODE_MASK                         0x1
#define MT6331_PMIC_QI_VGP4_MODE_SHIFT                        7
#define MT6331_PMIC_RG_VGP4_STBTD_MASK                        0x3
#define MT6331_PMIC_RG_VGP4_STBTD_SHIFT                       8
#define MT6331_PMIC_RG_VGP4_EN_MASK                           0x1
#define MT6331_PMIC_RG_VGP4_EN_SHIFT                          10
#define MT6331_PMIC_RG_VSIM1_LP_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VSIM1_LP_CTRL_SHIFT                    0
#define MT6331_PMIC_RG_VSIM1_LP_MODE_SET_MASK                 0x1
#define MT6331_PMIC_RG_VSIM1_LP_MODE_SET_SHIFT                1
#define MT6331_PMIC_RG_VSIM1_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_PMIC_RG_VSIM1_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_PMIC_QI_VSIM1_MODE_MASK                        0x1
#define MT6331_PMIC_QI_VSIM1_MODE_SHIFT                       7
#define MT6331_PMIC_RG_VSIM1_STBTD_MASK                       0x3
#define MT6331_PMIC_RG_VSIM1_STBTD_SHIFT                      8
#define MT6331_PMIC_RG_VSIM1_EN_MASK                          0x1
#define MT6331_PMIC_RG_VSIM1_EN_SHIFT                         10
#define MT6331_PMIC_RG_VSIM1_ON_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VSIM1_ON_CTRL_SHIFT                    11
#define MT6331_PMIC_RG_VSIM1_SRCLK_EN_SEL_MASK                0x3
#define MT6331_PMIC_RG_VSIM1_SRCLK_EN_SEL_SHIFT               13
#define MT6331_PMIC_QI_VSIM1_EN_MASK                          0x1
#define MT6331_PMIC_QI_VSIM1_EN_SHIFT                         15
#define MT6331_PMIC_RG_VSIM2_LP_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VSIM2_LP_CTRL_SHIFT                    0
#define MT6331_PMIC_RG_VSIM2_LP_MODE_SET_MASK                 0x1
#define MT6331_PMIC_RG_VSIM2_LP_MODE_SET_SHIFT                1
#define MT6331_PMIC_RG_VSIM2_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_PMIC_RG_VSIM2_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_PMIC_QI_VSIM2_MODE_MASK                        0x1
#define MT6331_PMIC_QI_VSIM2_MODE_SHIFT                       7
#define MT6331_PMIC_RG_VSIM2_STBTD_MASK                       0x3
#define MT6331_PMIC_RG_VSIM2_STBTD_SHIFT                      8
#define MT6331_PMIC_RG_VSIM2_EN_MASK                          0x1
#define MT6331_PMIC_RG_VSIM2_EN_SHIFT                         10
#define MT6331_PMIC_RG_VSIM2_ON_CTRL_MASK                     0x1
#define MT6331_PMIC_RG_VSIM2_ON_CTRL_SHIFT                    11
#define MT6331_PMIC_RG_VSIM2_SRCLK_EN_SEL_MASK                0x3
#define MT6331_PMIC_RG_VSIM2_SRCLK_EN_SEL_SHIFT               13
#define MT6331_PMIC_QI_VSIM2_EN_MASK                          0x1
#define MT6331_PMIC_QI_VSIM2_EN_SHIFT                         15
#define MT6331_PMIC_RG_VFBB_RSTB_MASK                         0x1
#define MT6331_PMIC_RG_VFBB_RSTB_SHIFT                        5
#define MT6331_PMIC_RG_VFBB_RSTB_SEL_MASK                     0x1
#define MT6331_PMIC_RG_VFBB_RSTB_SEL_SHIFT                    6
#define MT6331_PMIC_QI_VFBB_RSTB_MASK                         0x1
#define MT6331_PMIC_QI_VFBB_RSTB_SHIFT                        7
#define MT6331_PMIC_RG_VFBB_EN_MASK                           0x1
#define MT6331_PMIC_RG_VFBB_EN_SHIFT                          13
#define MT6331_PMIC_RG_VFBB_EN_SEL_MASK                       0x1
#define MT6331_PMIC_RG_VFBB_EN_SEL_SHIFT                      14
#define MT6331_PMIC_QI_VFBB_EN_MASK                           0x1
#define MT6331_PMIC_QI_VFBB_EN_SHIFT                          15
#define MT6331_PMIC_RG_VRTC_FORCE_ON_MASK                     0x1
#define MT6331_PMIC_RG_VRTC_FORCE_ON_SHIFT                    0
#define MT6331_PMIC_RG_VRTC_EN_MASK                           0x1
#define MT6331_PMIC_RG_VRTC_EN_SHIFT                          8
#define MT6331_PMIC_QI_VRTC_EN_MASK                           0x1
#define MT6331_PMIC_QI_VRTC_EN_SHIFT                          15
#define MT6331_PMIC_RG_VIBR_LP_CTRL_MASK                      0x1
#define MT6331_PMIC_RG_VIBR_LP_CTRL_SHIFT                     0
#define MT6331_PMIC_RG_VIBR_LP_MODE_SET_MASK                  0x1
#define MT6331_PMIC_RG_VIBR_LP_MODE_SET_SHIFT                 1
#define MT6331_PMIC_RG_VIBR_THER_SHEN_EN_MASK                 0x1
#define MT6331_PMIC_RG_VIBR_THER_SHEN_EN_SHIFT                4
#define MT6331_PMIC_RG_VIBR_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_PMIC_RG_VIBR_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_PMIC_QI_VIBR_MODE_MASK                         0x1
#define MT6331_PMIC_QI_VIBR_MODE_SHIFT                        7
#define MT6331_PMIC_RG_VIBR_STBTD_MASK                        0x3
#define MT6331_PMIC_RG_VIBR_STBTD_SHIFT                       8
#define MT6331_PMIC_RG_VIBR_EN_MASK                           0x1
#define MT6331_PMIC_RG_VIBR_EN_SHIFT                          10
#define MT6331_PMIC_QI_VIBR_EN_MASK                           0x1
#define MT6331_PMIC_QI_VIBR_EN_SHIFT                          15
#define MT6331_PMIC_RG_VIO28_NDIS_EN_MASK                     0x1
#define MT6331_PMIC_RG_VIO28_NDIS_EN_SHIFT                    2
#define MT6331_PMIC_RG_VIO28_VOSEL_MASK                       0x7
#define MT6331_PMIC_RG_VIO28_VOSEL_SHIFT                      4
#define MT6331_PMIC_RG_VIO28_CAL_MASK                         0xF
#define MT6331_PMIC_RG_VIO28_CAL_SHIFT                        8
#define MT6331_PMIC_RG_VCAM_AF_NDIS_EN_MASK                   0x1
#define MT6331_PMIC_RG_VCAM_AF_NDIS_EN_SHIFT                  2
#define MT6331_PMIC_RG_VCAM_AF_VOSEL_MASK                     0x7
#define MT6331_PMIC_RG_VCAM_AF_VOSEL_SHIFT                    4
#define MT6331_PMIC_RG_VCAM_AF_CAL_MASK                       0xF
#define MT6331_PMIC_RG_VCAM_AF_CAL_SHIFT                      8
#define MT6331_PMIC_RG_VMC_NDIS_EN_MASK                       0x1
#define MT6331_PMIC_RG_VMC_NDIS_EN_SHIFT                      2
#define MT6331_PMIC_RG_VMC_VOSEL_MASK                         0x7
#define MT6331_PMIC_RG_VMC_VOSEL_SHIFT                        4
#define MT6331_PMIC_RG_VMC_CAL_MASK                           0xF
#define MT6331_PMIC_RG_VMC_CAL_SHIFT                          8
#define MT6331_PMIC_RG_VMCH_NDIS_EN_MASK                      0x1
#define MT6331_PMIC_RG_VMCH_NDIS_EN_SHIFT                     2
#define MT6331_PMIC_RG_VMCH_VOSEL_MASK                        0x1
#define MT6331_PMIC_RG_VMCH_VOSEL_SHIFT                       6
#define MT6331_PMIC_RG_VMCH_CAL_MASK                          0xF
#define MT6331_PMIC_RG_VMCH_CAL_SHIFT                         8
#define MT6331_PMIC_RG_VEMC33_NDIS_EN_MASK                    0x1
#define MT6331_PMIC_RG_VEMC33_NDIS_EN_SHIFT                   2
#define MT6331_PMIC_RG_VEMC33_VOSEL_MASK                      0x1
#define MT6331_PMIC_RG_VEMC33_VOSEL_SHIFT                     6
#define MT6331_PMIC_RG_VEMC33_CAL_MASK                        0xF
#define MT6331_PMIC_RG_VEMC33_CAL_SHIFT                       8
#define MT6331_PMIC_RG_VGP4_NDIS_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP4_NDIS_EN_SHIFT                     2
#define MT6331_PMIC_RG_VGP4_VOSEL_MASK                        0x7
#define MT6331_PMIC_RG_VGP4_VOSEL_SHIFT                       4
#define MT6331_PMIC_RG_VGP4_CAL_MASK                          0xF
#define MT6331_PMIC_RG_VGP4_CAL_SHIFT                         8
#define MT6331_PMIC_RG_VGP1_NDIS_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP1_NDIS_EN_SHIFT                     2
#define MT6331_PMIC_RG_VGP1_VOSEL_MASK                        0x7
#define MT6331_PMIC_RG_VGP1_VOSEL_SHIFT                       4
#define MT6331_PMIC_RG_VGP1_CAL_MASK                          0xF
#define MT6331_PMIC_RG_VGP1_CAL_SHIFT                         8
#define MT6331_PMIC_RG_VIBR_NDIS_EN_MASK                      0x1
#define MT6331_PMIC_RG_VIBR_NDIS_EN_SHIFT                     2
#define MT6331_PMIC_RG_VIBR_VOSEL_MASK                        0x7
#define MT6331_PMIC_RG_VIBR_VOSEL_SHIFT                       4
#define MT6331_PMIC_RG_VIBR_CAL_MASK                          0xF
#define MT6331_PMIC_RG_VIBR_CAL_SHIFT                         8
#define MT6331_PMIC_RG_VSIM1_NDIS_EN_MASK                     0x1
#define MT6331_PMIC_RG_VSIM1_NDIS_EN_SHIFT                    2
#define MT6331_PMIC_RG_VSIM1_VOSEL_MASK                       0x7
#define MT6331_PMIC_RG_VSIM1_VOSEL_SHIFT                      4
#define MT6331_PMIC_RG_VSIM1_CAL_MASK                         0xF
#define MT6331_PMIC_RG_VSIM1_CAL_SHIFT                        8
#define MT6331_PMIC_RG_VSIM2_NDIS_EN_MASK                     0x1
#define MT6331_PMIC_RG_VSIM2_NDIS_EN_SHIFT                    2
#define MT6331_PMIC_RG_VSIM2_VOSEL_MASK                       0x7
#define MT6331_PMIC_RG_VSIM2_VOSEL_SHIFT                      4
#define MT6331_PMIC_RG_VSIM2_CAL_MASK                         0xF
#define MT6331_PMIC_RG_VSIM2_CAL_SHIFT                        8
#define MT6331_PMIC_RG_VFBB_RECOVERY_MASK                     0x3
#define MT6331_PMIC_RG_VFBB_RECOVERY_SHIFT                    2
#define MT6331_PMIC_RG_VFBB_SLEW_CNTRL_MASK                   0x3
#define MT6331_PMIC_RG_VFBB_SLEW_CNTRL_SHIFT                  4
#define MT6331_PMIC_RG_VFBB_VOSEL_MASK                        0x7
#define MT6331_PMIC_RG_VFBB_VOSEL_SHIFT                       6
#define MT6331_PMIC_RG_VFBB_TRIM_MASK                         0x7
#define MT6331_PMIC_RG_VFBB_TRIM_SHIFT                        9
#define MT6331_PMIC_RG_VIBR_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_RG_VIBR_OCFB_EN_SHIFT                     4
#define MT6331_PMIC_RG_VSIM2_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_RG_VSIM2_OCFB_EN_SHIFT                    5
#define MT6331_PMIC_RG_VSIM1_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_RG_VSIM1_OCFB_EN_SHIFT                    6
#define MT6331_PMIC_RG_VGP4_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP4_OCFB_EN_SHIFT                     7
#define MT6331_PMIC_RG_VGP1_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_RG_VGP1_OCFB_EN_SHIFT                     8
#define MT6331_PMIC_RG_VEMC33_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_RG_VEMC33_OCFB_EN_SHIFT                   9
#define MT6331_PMIC_RG_VMCH_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_RG_VMCH_OCFB_EN_SHIFT                     10
#define MT6331_PMIC_RG_VMC_OCFB_EN_MASK                       0x1
#define MT6331_PMIC_RG_VMC_OCFB_EN_SHIFT                      11
#define MT6331_PMIC_RG_VCAM_AF_OCFB_EN_MASK                   0x1
#define MT6331_PMIC_RG_VCAM_AF_OCFB_EN_SHIFT                  12
#define MT6331_PMIC_RG_VIO28_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_RG_VIO28_OCFB_EN_SHIFT                    13
#define MT6331_PMIC_DIGLDO_DEGTD_SEL_MASK                     0x3
#define MT6331_PMIC_DIGLDO_DEGTD_SEL_SHIFT                    14
#define MT6331_PMIC_QI_VIBR_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_QI_VIBR_OCFB_EN_SHIFT                     4
#define MT6331_PMIC_QI_VSIM2_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_QI_VSIM2_OCFB_EN_SHIFT                    5
#define MT6331_PMIC_QI_VSIM1_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_QI_VSIM1_OCFB_EN_SHIFT                    6
#define MT6331_PMIC_QI_VGP4_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_QI_VGP4_OCFB_EN_SHIFT                     7
#define MT6331_PMIC_QI_VGP1_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_QI_VGP1_OCFB_EN_SHIFT                     8
#define MT6331_PMIC_QI_VEMC33_OCFB_EN_MASK                    0x1
#define MT6331_PMIC_QI_VEMC33_OCFB_EN_SHIFT                   9
#define MT6331_PMIC_QI_VMCH_OCFB_EN_MASK                      0x1
#define MT6331_PMIC_QI_VMCH_OCFB_EN_SHIFT                     10
#define MT6331_PMIC_QI_VMC_OCFB_EN_MASK                       0x1
#define MT6331_PMIC_QI_VMC_OCFB_EN_SHIFT                      11
#define MT6331_PMIC_QI_VCAM_AF_OCFB_EN_MASK                   0x1
#define MT6331_PMIC_QI_VCAM_AF_OCFB_EN_SHIFT                  12
#define MT6331_PMIC_QI_VIO28_OCFB_EN_MASK                     0x1
#define MT6331_PMIC_QI_VIO28_OCFB_EN_SHIFT                    13
#define MT6331_PMIC_RG_VFBB_RSV_MASK                          0xFF
#define MT6331_PMIC_RG_VFBB_RSV_SHIFT                         0
#define MT6331_PMIC_RG_DIGLDO_RSV1_MASK                       0xFF
#define MT6331_PMIC_RG_DIGLDO_RSV1_SHIFT                      0
#define MT6331_PMIC_RG_DIGLDO_RSV0_MASK                       0xFF
#define MT6331_PMIC_RG_DIGLDO_RSV0_SHIFT                      8
#define MT6331_PMIC_RG_VDIG18_SRCLKEN_SEL_MASK                0x3
#define MT6331_PMIC_RG_VDIG18_SRCLKEN_SEL_SHIFT               7
#define MT6331_PMIC_RG_VDIG18_SLEEP_VOSEL_MASK                0x7
#define MT6331_PMIC_RG_VDIG18_SLEEP_VOSEL_SHIFT               9
#define MT6331_PMIC_RG_VDIG18_VOSEL_MASK                      0x7
#define MT6331_PMIC_RG_VDIG18_VOSEL_SHIFT                     12
#define MT6331_PMIC_RG_VDIG18_VOSEL_CTRL_MASK                 0x1
#define MT6331_PMIC_RG_VDIG18_VOSEL_CTRL_SHIFT                15
#define MT6331_PMIC_RG_OTP_PA_MASK                            0x3F
#define MT6331_PMIC_RG_OTP_PA_SHIFT                           0
#define MT6331_PMIC_RG_OTP_PDIN_MASK                          0xFF
#define MT6331_PMIC_RG_OTP_PDIN_SHIFT                         0
#define MT6331_PMIC_RG_OTP_PTM_MASK                           0x3
#define MT6331_PMIC_RG_OTP_PTM_SHIFT                          0
#define MT6331_PMIC_RG_OTP_PWE_MASK                           0x1
#define MT6331_PMIC_RG_OTP_PWE_SHIFT                          0
#define MT6331_PMIC_RG_OTP_PPROG_MASK                         0x1
#define MT6331_PMIC_RG_OTP_PPROG_SHIFT                        0
#define MT6331_PMIC_RG_OTP_PWE_SRC_MASK                       0x1
#define MT6331_PMIC_RG_OTP_PWE_SRC_SHIFT                      0
#define MT6331_PMIC_RG_OTP_PROG_PKEY_MASK                     0xFFFF
#define MT6331_PMIC_RG_OTP_PROG_PKEY_SHIFT                    0
#define MT6331_PMIC_RG_OTP_RD_PKEY_MASK                       0xFFFF
#define MT6331_PMIC_RG_OTP_RD_PKEY_SHIFT                      0
#define MT6331_PMIC_RG_OTP_RD_TRIG_MASK                       0x1
#define MT6331_PMIC_RG_OTP_RD_TRIG_SHIFT                      0
#define MT6331_PMIC_RG_RD_RDY_BYPASS_MASK                     0x1
#define MT6331_PMIC_RG_RD_RDY_BYPASS_SHIFT                    0
#define MT6331_PMIC_RG_SKIP_OTP_OUT_MASK                      0x1
#define MT6331_PMIC_RG_SKIP_OTP_OUT_SHIFT                     0
#define MT6331_PMIC_RG_OTP_RD_SW_MASK                         0x1
#define MT6331_PMIC_RG_OTP_RD_SW_SHIFT                        0
#define MT6331_PMIC_RG_OTP_DOUT_SW_MASK                       0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_SW_SHIFT                      0
#define MT6331_PMIC_RG_OTP_RD_BUSY_MASK                       0x1
#define MT6331_PMIC_RG_OTP_RD_BUSY_SHIFT                      0
#define MT6331_PMIC_RG_OTP_RD_ACK_MASK                        0x1
#define MT6331_PMIC_RG_OTP_RD_ACK_SHIFT                       2
#define MT6331_PMIC_RG_OTP_PA_SW_MASK                         0x1F
#define MT6331_PMIC_RG_OTP_PA_SW_SHIFT                        0
#define MT6331_PMIC_RG_OTP_DOUT_0_15_MASK                     0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_0_15_SHIFT                    0
#define MT6331_PMIC_RG_OTP_DOUT_16_31_MASK                    0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_16_31_SHIFT                   0
#define MT6331_PMIC_RG_OTP_DOUT_32_47_MASK                    0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_32_47_SHIFT                   0
#define MT6331_PMIC_RG_OTP_DOUT_48_63_MASK                    0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_48_63_SHIFT                   0
#define MT6331_PMIC_RG_OTP_DOUT_64_79_MASK                    0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_64_79_SHIFT                   0
#define MT6331_PMIC_RG_OTP_DOUT_80_95_MASK                    0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_80_95_SHIFT                   0
#define MT6331_PMIC_RG_OTP_DOUT_96_111_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_96_111_SHIFT                  0
#define MT6331_PMIC_RG_OTP_DOUT_112_127_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_112_127_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_128_143_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_128_143_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_144_159_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_144_159_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_160_175_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_160_175_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_176_191_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_176_191_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_192_207_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_192_207_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_208_223_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_208_223_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_224_239_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_224_239_SHIFT                 0
#define MT6331_PMIC_RG_OTP_DOUT_240_255_MASK                  0xFFFF
#define MT6331_PMIC_RG_OTP_DOUT_240_255_SHIFT                 0
#define MT6331_PMIC_RG_OTP_VAL_0_15_MASK                      0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_0_15_SHIFT                     0
#define MT6331_PMIC_RG_OTP_VAL_16_31_MASK                     0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_16_31_SHIFT                    0
#define MT6331_PMIC_RG_OTP_VAL_32_47_MASK                     0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_32_47_SHIFT                    0
#define MT6331_PMIC_RG_OTP_VAL_48_63_MASK                     0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_48_63_SHIFT                    0
#define MT6331_PMIC_RG_OTP_VAL_64_79_MASK                     0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_64_79_SHIFT                    0
#define MT6331_PMIC_RG_OTP_VAL_80_95_MASK                     0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_80_95_SHIFT                    0
#define MT6331_PMIC_RG_OTP_VAL_96_111_MASK                    0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_96_111_SHIFT                   0
#define MT6331_PMIC_RG_OTP_VAL_112_127_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_112_127_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_128_143_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_128_143_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_144_159_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_144_159_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_160_175_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_160_175_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_176_191_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_176_191_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_192_207_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_192_207_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_208_223_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_208_223_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_224_239_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_224_239_SHIFT                  0
#define MT6331_PMIC_RG_OTP_VAL_240_255_MASK                   0xFFFF
#define MT6331_PMIC_RG_OTP_VAL_240_255_SHIFT                  0
#define MT6331_PMIC_MIX_EOSC32_OPT_MASK                       0x3
#define MT6331_PMIC_MIX_EOSC32_OPT_SHIFT                      0
#define MT6331_PMIC_MIX_XOSC32_STP_CPDTB_MASK                 0x1
#define MT6331_PMIC_MIX_XOSC32_STP_CPDTB_SHIFT                2
#define MT6331_PMIC_MIX_XOSC32_STP_PWDB_MASK                  0x1
#define MT6331_PMIC_MIX_XOSC32_STP_PWDB_SHIFT                 3
#define MT6331_PMIC_MIX_XOSC32_STP_LPDTB_MASK                 0x1
#define MT6331_PMIC_MIX_XOSC32_STP_LPDTB_SHIFT                4
#define MT6331_PMIC_MIX_XOSC32_STP_LPDEN_MASK                 0x1
#define MT6331_PMIC_MIX_XOSC32_STP_LPDEN_SHIFT                5
#define MT6331_PMIC_MIX_XOSC32_STP_LPDRST_MASK                0x1
#define MT6331_PMIC_MIX_XOSC32_STP_LPDRST_SHIFT               6
#define MT6331_PMIC_MIX_XOSC32_STP_CALI_MASK                  0x1F
#define MT6331_PMIC_MIX_XOSC32_STP_CALI_SHIFT                 7
#define MT6331_PMIC_STMP_MODE_MASK                            0x1
#define MT6331_PMIC_STMP_MODE_SHIFT                           12
#define MT6331_PMIC_MIX_EOSC32_STP_CHOP_EN_MASK               0x1
#define MT6331_PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT              0
#define MT6331_PMIC_MIX_DCXO_STP_LVSH_EN_MASK                 0x1
#define MT6331_PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT                1
#define MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_MASK                0x1
#define MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT               2
#define MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK             0x1
#define MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT            3
#define MT6331_PMIC_MIX_RTC_STP_XOSC32_ENB_MASK               0x1
#define MT6331_PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT              4
#define MT6331_PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK      0x1
#define MT6331_PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT     5
#define MT6331_PMIC_MIX_EOSC32_STP_RSV_MASK                   0x3
#define MT6331_PMIC_MIX_EOSC32_STP_RSV_SHIFT                  6
#define MT6331_PMIC_MIX_EOSC32_VCT_EN_MASK                    0x1
#define MT6331_PMIC_MIX_EOSC32_VCT_EN_SHIFT                   8
#define MT6331_PMIC_MIX_STP_BBWAKEUP_MASK                     0x1
#define MT6331_PMIC_MIX_STP_BBWAKEUP_SHIFT                    9
#define MT6331_PMIC_MIX_STP_RTC_DDLO_MASK                     0x1
#define MT6331_PMIC_MIX_STP_RTC_DDLO_SHIFT                    10
#define MT6331_PMIC_MIX_RTC_XOSC32_ENB_MASK                   0x1
#define MT6331_PMIC_MIX_RTC_XOSC32_ENB_SHIFT                  11
#define MT6331_PMIC_MIX_EFUSE_XOSC32_ENB_OPT_MASK             0x1
#define MT6331_PMIC_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT            12
#define MT6331_PMIC_RG_AUDDACLPWRUP_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDDACLPWRUP_VAUDP32_SHIFT             0
#define MT6331_PMIC_RG_AUDDACRPWRUP_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDDACRPWRUP_VAUDP32_SHIFT             1
#define MT6331_PMIC_RG_AUD_DAC_PWR_UP_VA32_MASK               0x1
#define MT6331_PMIC_RG_AUD_DAC_PWR_UP_VA32_SHIFT              2
#define MT6331_PMIC_RG_AUD_DAC_PWL_UP_VA32_MASK               0x1
#define MT6331_PMIC_RG_AUD_DAC_PWL_UP_VA32_SHIFT              3
#define MT6331_PMIC_RG_AUDHSPWRUP_VAUDP32_MASK                0x1
#define MT6331_PMIC_RG_AUDHSPWRUP_VAUDP32_SHIFT               0
#define MT6331_PMIC_RG_AUDHPLPWRUP_VAUDP32_MASK               0x1
#define MT6331_PMIC_RG_AUDHPLPWRUP_VAUDP32_SHIFT              1
#define MT6331_PMIC_RG_AUDHPRPWRUP_VAUDP32_MASK               0x1
#define MT6331_PMIC_RG_AUDHPRPWRUP_VAUDP32_SHIFT              2
#define MT6331_PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32_MASK          0x3
#define MT6331_PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32_SHIFT         3
#define MT6331_PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32_SHIFT        5
#define MT6331_PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32_SHIFT        7
#define MT6331_PMIC_RG_AUDHSSCDISABLE_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_AUDHSSCDISABLE_VAUDP32_SHIFT           13
#define MT6331_PMIC_RG_AUDHPLSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_PMIC_RG_AUDHPLSCDISABLE_VAUDP32_SHIFT          14
#define MT6331_PMIC_RG_AUDHPRSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_PMIC_RG_AUDHPRSCDISABLE_VAUDP32_SHIFT          15
#define MT6331_PMIC_RG_AUDHPLBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_PMIC_RG_AUDHPLBSCCURRENT_VAUDP32_SHIFT         0
#define MT6331_PMIC_RG_AUDHPRBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_PMIC_RG_AUDHPRBSCCURRENT_VAUDP32_SHIFT         1
#define MT6331_PMIC_RG_AUDHSBSCCURRENT_VAUDP32_MASK           0x1
#define MT6331_PMIC_RG_AUDHSBSCCURRENT_VAUDP32_SHIFT          2
#define MT6331_PMIC_RG_AUDHPSTARTUP_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDHPSTARTUP_VAUDP32_SHIFT             3
#define MT6331_PMIC_RG_AUDHSSTARTUP_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDHSSTARTUP_VAUDP32_SHIFT             4
#define MT6331_PMIC_RG_AUDBGBON_VAUDP32_MASK                  0x1
#define MT6331_PMIC_RG_AUDBGBON_VAUDP32_SHIFT                 5
#define MT6331_PMIC_RG_PRECHARGEBUF_EN_VAUDP32_MASK           0x1
#define MT6331_PMIC_RG_PRECHARGEBUF_EN_VAUDP32_SHIFT          6
#define MT6331_PMIC_RG_HPINPUTSTBENH_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_HPINPUTSTBENH_VAUDP32_SHIFT            7
#define MT6331_PMIC_RG_HPOUTPUTSTBENH_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_HPOUTPUTSTBENH_VAUDP32_SHIFT           8
#define MT6331_PMIC_RG_HPINPUTRESET0_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_HPINPUTRESET0_VAUDP32_SHIFT            9
#define MT6331_PMIC_RG_HPOUTPUTRESET0_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_HPOUTPUTRESET0_VAUDP32_SHIFT           10
#define MT6331_PMIC_RG_HPOUT_SHORTVCM_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_HPOUT_SHORTVCM_VAUDP32_SHIFT           11
#define MT6331_PMIC_RG_LINENOISEENH_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_LINENOISEENH_VAUDP32_SHIFT             12
#define MT6331_PMIC_RG_HSINPUTSTBENH_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_HSINPUTSTBENH_VAUDP32_SHIFT            0
#define MT6331_PMIC_RG_HSOUTPUTSTBENH_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_HSOUTPUTSTBENH_VAUDP32_SHIFT           1
#define MT6331_PMIC_RG_HSINPUTRESET0_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_HSINPUTRESET0_VAUDP32_SHIFT            2
#define MT6331_PMIC_RG_HSOUTPUTRESET0_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_HSOUTPUTRESET0_VAUDP32_SHIFT           3
#define MT6331_PMIC_RG_HPOUTSTB_RSEL_VAUDP32_MASK             0x7
#define MT6331_PMIC_RG_HPOUTSTB_RSEL_VAUDP32_SHIFT            4
#define MT6331_PMIC_RG_HSOUT_SHORTVCM_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_HSOUT_SHORTVCM_VAUDP32_SHIFT           7
#define MT6331_PMIC_RG_AUDHPLTRIM_VAUDP32_MASK                0xF
#define MT6331_PMIC_RG_AUDHPLTRIM_VAUDP32_SHIFT               0
#define MT6331_PMIC_RG_AUDHPRTRIM_VAUDP32_MASK                0xF
#define MT6331_PMIC_RG_AUDHPRTRIM_VAUDP32_SHIFT               4
#define MT6331_PMIC_RG_AUDHPTRIM_EN_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDHPTRIM_EN_VAUDP32_SHIFT             8
#define MT6331_PMIC_RG_AUDHPLFINETRIM_VAUDP32_MASK            0x3
#define MT6331_PMIC_RG_AUDHPLFINETRIM_VAUDP32_SHIFT           9
#define MT6331_PMIC_RG_AUDHPRFINETRIM_VAUDP32_MASK            0x3
#define MT6331_PMIC_RG_AUDHPRFINETRIM_VAUDP32_SHIFT           11
#define MT6331_PMIC_RG_ABIDEC_RSVD0_VA32_MASK                 0xFF
#define MT6331_PMIC_RG_ABIDEC_RSVD0_VA32_SHIFT                0
#define MT6331_PMIC_RG_ABIDEC_RSVD1_VA32_MASK                 0xFF
#define MT6331_PMIC_RG_ABIDEC_RSVD1_VA32_SHIFT                8
#define MT6331_PMIC_RG_ABIDEC_RSVD0_VAUDP32_MASK              0xFF
#define MT6331_PMIC_RG_ABIDEC_RSVD0_VAUDP32_SHIFT             0
#define MT6331_PMIC_RG_ABIDEC_RSVD1_VAUDP32_MASK              0xFF
#define MT6331_PMIC_RG_ABIDEC_RSVD1_VAUDP32_SHIFT             8
#define MT6331_PMIC_RG_AUDLOLPWRUP_VAUDP32_MASK               0x1
#define MT6331_PMIC_RG_AUDLOLPWRUP_VAUDP32_SHIFT              0
#define MT6331_PMIC_RG_AUDLORPWRUP_VAUDP32_MASK               0x1
#define MT6331_PMIC_RG_AUDLORPWRUP_VAUDP32_SHIFT              1
#define MT6331_PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32_SHIFT        2
#define MT6331_PMIC_RG_AUDLORMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_PMIC_RG_AUDLORMUXINPUTSEL_VAUDP32_SHIFT        4
#define MT6331_PMIC_RG_AUDLOLSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_PMIC_RG_AUDLOLSCDISABLE_VAUDP32_SHIFT          6
#define MT6331_PMIC_RG_AUDLORSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_PMIC_RG_AUDLORSCDISABLE_VAUDP32_SHIFT          7
#define MT6331_PMIC_RG_AUDLOLBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_PMIC_RG_AUDLOLBSCCURRENT_VAUDP32_SHIFT         8
#define MT6331_PMIC_RG_AUDLORBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_PMIC_RG_AUDLORBSCCURRENT_VAUDP32_SHIFT         9
#define MT6331_PMIC_RG_AUDLOSTARTUP_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDLOSTARTUP_VAUDP32_SHIFT             10
#define MT6331_PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK   0x3
#define MT6331_PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_SHIFT  11
#define MT6331_PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK  0x3
#define MT6331_PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_SHIFT 13
#define MT6331_PMIC_RG_LOINPUTSTBENH_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_LOINPUTSTBENH_VAUDP32_SHIFT            0
#define MT6331_PMIC_RG_LOOUTPUTSTBENH_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_LOOUTPUTSTBENH_VAUDP32_SHIFT           1
#define MT6331_PMIC_RG_LOINPUTRESET0_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_LOINPUTRESET0_VAUDP32_SHIFT            2
#define MT6331_PMIC_RG_LOOUTPUTRESET0_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_LOOUTPUTRESET0_VAUDP32_SHIFT           3
#define MT6331_PMIC_RG_LOOUT_SHORTVCM_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_LOOUT_SHORTVCM_VAUDP32_SHIFT           6
#define MT6331_PMIC_RG_LOOUTSTB_RSEL_VAUDP32_MASK             0x7
#define MT6331_PMIC_RG_LOOUTSTB_RSEL_VAUDP32_SHIFT            7
#define MT6331_PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK        0x3
#define MT6331_PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32_SHIFT       10
#define MT6331_PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK    0xF
#define MT6331_PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SHIFT   12
#define MT6331_PMIC_RG_AUDLOLTRIM_VAUDP32_MASK                0xF
#define MT6331_PMIC_RG_AUDLOLTRIM_VAUDP32_SHIFT               0
#define MT6331_PMIC_RG_AUDLORTRIM_VAUDP32_MASK                0xF
#define MT6331_PMIC_RG_AUDLORTRIM_VAUDP32_SHIFT               4
#define MT6331_PMIC_RG_AUDLOTRIM_EN_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_AUDLOTRIM_EN_VAUDP32_SHIFT             8
#define MT6331_PMIC_RG_AUDLOLFINETRIM_VAUDP32_MASK            0x3
#define MT6331_PMIC_RG_AUDLOLFINETRIM_VAUDP32_SHIFT           9
#define MT6331_PMIC_RG_AUDLORFINETRIM_VAUDP32_MASK            0x3
#define MT6331_PMIC_RG_AUDLORFINETRIM_VAUDP32_SHIFT           11
#define MT6331_PMIC_RG_AUDTRIMBUF_EN_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_AUDTRIMBUF_EN_VAUDP32_SHIFT            13
#define MT6331_PMIC_RG_AUDHPSPKDET_EN_VAUDP32_MASK            0x1
#define MT6331_PMIC_RG_AUDHPSPKDET_EN_VAUDP32_SHIFT           14
#define MT6331_PMIC_RG_AUDBIASADJ_0_VAUDP32_MASK              0x1FF
#define MT6331_PMIC_RG_AUDBIASADJ_0_VAUDP32_SHIFT             0
#define MT6331_PMIC_RG_AUDIBIASPWRDN_VAUDP32_MASK             0x1
#define MT6331_PMIC_RG_AUDIBIASPWRDN_VAUDP32_SHIFT            9
#define MT6331_PMIC_RG_RSTB_DECODER_VA32_MASK                 0x1
#define MT6331_PMIC_RG_RSTB_DECODER_VA32_SHIFT                0
#define MT6331_PMIC_RG_RSTB_ENCODER_VA32_MASK                 0x1
#define MT6331_PMIC_RG_RSTB_ENCODER_VA32_SHIFT                1
#define MT6331_PMIC_RG_SEL_DECODER_96K_VA32_MASK              0x1
#define MT6331_PMIC_RG_SEL_DECODER_96K_VA32_SHIFT             2
#define MT6331_PMIC_RG_SEL_ENCODER_96K_VA32_MASK              0x1
#define MT6331_PMIC_RG_SEL_ENCODER_96K_VA32_SHIFT             3
#define MT6331_PMIC_RG_SEL_DELAY_VCORE_MASK                   0x1
#define MT6331_PMIC_RG_SEL_DELAY_VCORE_SHIFT                  4
#define MT6331_PMIC_RG_AUDBIASADJ_1_VAUDP32_MASK              0xFF
#define MT6331_PMIC_RG_AUDBIASADJ_1_VAUDP32_SHIFT             8
#define MT6331_PMIC_RG_HCLDO_PDDIS_EN_VA18_MASK               0x1
#define MT6331_PMIC_RG_HCLDO_PDDIS_EN_VA18_SHIFT              0
#define MT6331_PMIC_RG_HCLDO_REMOTE_SENSE_VA18_MASK           0x1
#define MT6331_PMIC_RG_HCLDO_REMOTE_SENSE_VA18_SHIFT          1
#define MT6331_PMIC_RG_LCLDO_PDDIS_EN_VA18_MASK               0x1
#define MT6331_PMIC_RG_LCLDO_PDDIS_EN_VA18_SHIFT              2
#define MT6331_PMIC_RG_LCLDO_REMOTE_SENSE_VA18_MASK           0x1
#define MT6331_PMIC_RG_LCLDO_REMOTE_SENSE_VA18_SHIFT          3
#define MT6331_PMIC_RG_LCLDO_ENC_PDDIS_EN_VA18_MASK           0x1
#define MT6331_PMIC_RG_LCLDO_ENC_PDDIS_EN_VA18_SHIFT          4
#define MT6331_PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA18_MASK       0x1
#define MT6331_PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA18_SHIFT      5
#define MT6331_PMIC_RG_AUDPMU_RESERVED_VA18_MASK              0xF
#define MT6331_PMIC_RG_AUDPMU_RESERVED_VA18_SHIFT             8
#define MT6331_PMIC_RG_AUDPMU_RESERVED_VAUDP32_MASK           0xF
#define MT6331_PMIC_RG_AUDPMU_RESERVED_VAUDP32_SHIFT          12
#define MT6331_PMIC_RG_DCDC_REMOTE_SENSE_VA18_MASK            0x1
#define MT6331_PMIC_RG_DCDC_REMOTE_SENSE_VA18_SHIFT           0
#define MT6331_PMIC_RG_RSEL_VN18_MASK                         0x3
#define MT6331_PMIC_RG_RSEL_VN18_SHIFT                        1
#define MT6331_PMIC_RG_VTFCV_DISABLE_VA18_MASK                0x1
#define MT6331_PMIC_RG_VTFCV_DISABLE_VA18_SHIFT               3
#define MT6331_PMIC_RG_CHGBOOST_VBAT_MASK                     0x1
#define MT6331_PMIC_RG_CHGBOOST_VBAT_SHIFT                    4
#define MT6331_PMIC_RG_ENB_VN_TRACK_VA18_MASK                 0x1
#define MT6331_PMIC_RG_ENB_VN_TRACK_VA18_SHIFT                5
#define MT6331_PMIC_RG_AUDDCDC_RSVD_VA18_MASK                 0xFF
#define MT6331_PMIC_RG_AUDDCDC_RSVD_VA18_SHIFT                0
#define MT6331_PMIC_RG_AUDDCDC_RSVD_VBAT_MASK                 0xFF
#define MT6331_PMIC_RG_AUDDCDC_RSVD_VBAT_SHIFT                8
#define MT6331_PMIC_RG_AUDGLB_PWRDN_VA32_MASK                 0x1
#define MT6331_PMIC_RG_AUDGLB_PWRDN_VA32_SHIFT                0
#define MT6331_PMIC_RG_LCLDO_ENC_EN_VA18_MASK                 0x1
#define MT6331_PMIC_RG_LCLDO_ENC_EN_VA18_SHIFT                12
#define MT6331_PMIC_RG_LCLDO_EN_VA18_MASK                     0x1
#define MT6331_PMIC_RG_LCLDO_EN_VA18_SHIFT                    13
#define MT6331_PMIC_RG_HCLDO_EN_VA18_MASK                     0x1
#define MT6331_PMIC_RG_HCLDO_EN_VA18_SHIFT                    14
#define MT6331_PMIC_RG_NCP_REMOTE_SENSE_VA18_MASK             0x1
#define MT6331_PMIC_RG_NCP_REMOTE_SENSE_VA18_SHIFT            15
#define MT6331_PMIC_RG_AUD_DIG0_RSV0_MASK                     0x7
#define MT6331_PMIC_RG_AUD_DIG0_RSV0_SHIFT                    0
#define MT6331_PMIC_RG_AUD_DIG0_RSV1_MASK                     0x1
#define MT6331_PMIC_RG_AUD_DIG0_RSV1_SHIFT                    3
#define MT6331_PMIC_RG_AUDPREAMPCH0_1ON_MASK                  0x1
#define MT6331_PMIC_RG_AUDPREAMPCH0_1ON_SHIFT                 0
#define MT6331_PMIC_RG_AUDPREAMPCH0_1DCCEN_MASK               0x1
#define MT6331_PMIC_RG_AUDPREAMPCH0_1DCCEN_SHIFT              1
#define MT6331_PMIC_RG_AUDPREAMPCH0_1DCRPECHARGE_MASK         0x1
#define MT6331_PMIC_RG_AUDPREAMPCH0_1DCRPECHARGE_SHIFT        2
#define MT6331_PMIC_RG_AUDPREAMPCH0_1PGATEST_MASK             0x1
#define MT6331_PMIC_RG_AUDPREAMPCH0_1PGATEST_SHIFT            3
#define MT6331_PMIC_RG_AUDPREAMPCH0_1INPUTSEL_MASK            0x3
#define MT6331_PMIC_RG_AUDPREAMPCH0_1INPUTSEL_SHIFT           4
#define MT6331_PMIC_RG_AUDPREAMPCH_2ON_MASK                   0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_2ON_SHIFT                  6
#define MT6331_PMIC_RG_AUDPREAMPCH_2DCCEN_MASK                0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_2DCCEN_SHIFT               7
#define MT6331_PMIC_RG_AUDPREAMPCH_2DCRPECHARGE_MASK          0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_2DCRPECHARGE_SHIFT         8
#define MT6331_PMIC_RG_AUDPREAMPCH_2PGATEST_MASK              0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_2PGATEST_SHIFT             9
#define MT6331_PMIC_RG_AUDPREAMPCHOPEN_MASK                   0x1
#define MT6331_PMIC_RG_AUDPREAMPCHOPEN_SHIFT                  10
#define MT6331_PMIC_RG_AUDPREAMPOPENH_MASK                    0x1
#define MT6331_PMIC_RG_AUDPREAMPOPENH_SHIFT                   11
#define MT6331_PMIC_RG_AUDPREAMPAAFEN_MASK                    0x1
#define MT6331_PMIC_RG_AUDPREAMPAAFEN_SHIFT                   12
#define MT6331_PMIC_RG_AUDPREAMPCAPVALEN_MASK                 0x1
#define MT6331_PMIC_RG_AUDPREAMPCAPVALEN_SHIFT                13
#define MT6331_PMIC_RG_AUDSPAREPGA_MASK                       0x3
#define MT6331_PMIC_RG_AUDSPAREPGA_SHIFT                      14
#define MT6331_PMIC_RG_AUDADCCH0_1PWRUP_MASK                  0x1
#define MT6331_PMIC_RG_AUDADCCH0_1PWRUP_SHIFT                 0
#define MT6331_PMIC_RG_AUDADCCH0_1INPUTSEL_MASK               0x3
#define MT6331_PMIC_RG_AUDADCCH0_1INPUTSEL_SHIFT              1
#define MT6331_PMIC_RG_AUDADCCH0_1SPARE_MASK                  0x1
#define MT6331_PMIC_RG_AUDADCCH0_1SPARE_SHIFT                 3
#define MT6331_PMIC_RG_AUDADCCH_2PWRUP_MASK                   0x1
#define MT6331_PMIC_RG_AUDADCCH_2PWRUP_SHIFT                  4
#define MT6331_PMIC_RG_AUDADCCH_2INPUTSEL_MASK                0x3
#define MT6331_PMIC_RG_AUDADCCH_2INPUTSEL_SHIFT               5
#define MT6331_PMIC_RG_AUDADCCH_3PWRUP_MASK                   0x1
#define MT6331_PMIC_RG_AUDADCCH_3PWRUP_SHIFT                  7
#define MT6331_PMIC_RG_AUDADCCH_3INPUTSEL_MASK                0x3
#define MT6331_PMIC_RG_AUDADCCH_3INPUTSEL_SHIFT               8
#define MT6331_PMIC_RG_AUDADCCH_4PWRUP_MASK                   0x1
#define MT6331_PMIC_RG_AUDADCCH_4PWRUP_SHIFT                  10
#define MT6331_PMIC_RG_AUDADCCH_4INPUTSEL_MASK                0x3
#define MT6331_PMIC_RG_AUDADCCH_4INPUTSEL_SHIFT               11
#define MT6331_PMIC_RG_AUDPREAMPCH_3ON_MASK                   0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_3ON_SHIFT                  0
#define MT6331_PMIC_RG_AUDPREAMPCH_3DCCEN_MASK                0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_3DCCEN_SHIFT               1
#define MT6331_PMIC_RG_AUDPREAMPCH_3DCRPECHARGE_MASK          0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_3DCRPECHARGE_SHIFT         2
#define MT6331_PMIC_RG_AUDPREAMPCH_3PGATEST_MASK              0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_3PGATEST_SHIFT             3
#define MT6331_PMIC_RG_AUDPREAMPCH_4ON_MASK                   0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_4ON_SHIFT                  4
#define MT6331_PMIC_RG_AUDPREAMPCH_4DCCEN_MASK                0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_4DCCEN_SHIFT               5
#define MT6331_PMIC_RG_AUDPREAMPCH_4DCRPECHARGE_MASK          0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_4DCRPECHARGE_SHIFT         6
#define MT6331_PMIC_RG_AUDPREAMPCH_4PGATEST_MASK              0x1
#define MT6331_PMIC_RG_AUDPREAMPCH_4PGATEST_SHIFT             7
#define MT6331_PMIC_RG_AUDPREAMPIDDTEST_MASK                  0x3
#define MT6331_PMIC_RG_AUDPREAMPIDDTEST_SHIFT                 8
#define MT6331_PMIC_RG_AUDPREAMPLPEN_MASK                     0x1
#define MT6331_PMIC_RG_AUDPREAMPLPEN_SHIFT                    10
#define MT6331_PMIC_RG_AUDADC1STSTAGEIDDTEST_MASK             0x3
#define MT6331_PMIC_RG_AUDADC1STSTAGEIDDTEST_SHIFT            0
#define MT6331_PMIC_RG_AUDADC2NDSTAGEIDDTEST_MASK             0x3
#define MT6331_PMIC_RG_AUDADC2NDSTAGEIDDTEST_SHIFT            2
#define MT6331_PMIC_RG_AUDADCREFBUFIDDTEST_MASK               0x3
#define MT6331_PMIC_RG_AUDADCREFBUFIDDTEST_SHIFT              4
#define MT6331_PMIC_RG_AUDADCFLASHIDDTEST_MASK                0x3
#define MT6331_PMIC_RG_AUDADCFLASHIDDTEST_SHIFT               6
#define MT6331_PMIC_RG_AUDADC1STSTAGELPEN_MASK                0x1
#define MT6331_PMIC_RG_AUDADC1STSTAGELPEN_SHIFT               8
#define MT6331_PMIC_RG_AUDADC2NDSTAGELPEN_MASK                0x1
#define MT6331_PMIC_RG_AUDADC2NDSTAGELPEN_SHIFT               9
#define MT6331_PMIC_RG_AUDADCCLKRSTB_MASK                     0x1
#define MT6331_PMIC_RG_AUDADCCLKRSTB_SHIFT                    10
#define MT6331_PMIC_RG_AUDADCFLASHLPEN_MASK                   0x1
#define MT6331_PMIC_RG_AUDADCFLASHLPEN_SHIFT                  11
#define MT6331_PMIC_RG_AUDADCCLKSOURCE_MASK                   0x1
#define MT6331_PMIC_RG_AUDADCCLKSOURCE_SHIFT                  12
#define MT6331_PMIC_RG_AUDADCCLKGENMODE_MASK                  0x3
#define MT6331_PMIC_RG_AUDADCCLKGENMODE_SHIFT                 13
#define MT6331_PMIC_RG_AUDADCCLKSEL_MASK                      0x1
#define MT6331_PMIC_RG_AUDADCCLKSEL_SHIFT                     15
#define MT6331_PMIC_RG_AUDADCWIDECM_MASK                      0x1
#define MT6331_PMIC_RG_AUDADCWIDECM_SHIFT                     0
#define MT6331_PMIC_RG_AUDADC2NDSTAGERESET_MASK               0x1
#define MT6331_PMIC_RG_AUDADC2NDSTAGERESET_SHIFT              1
#define MT6331_PMIC_RG_AUDADC3RDSTAGERESET_MASK               0x1
#define MT6331_PMIC_RG_AUDADC3RDSTAGERESET_SHIFT              2
#define MT6331_PMIC_RG_AUDADCFSRESET_MASK                     0x1
#define MT6331_PMIC_RG_AUDADCFSRESET_SHIFT                    3
#define MT6331_PMIC_RG_AUDADCNOPATEST_MASK                    0x1
#define MT6331_PMIC_RG_AUDADCNOPATEST_SHIFT                   4
#define MT6331_PMIC_RG_AUDADCBYPASS_MASK                      0x1
#define MT6331_PMIC_RG_AUDADCBYPASS_SHIFT                     5
#define MT6331_PMIC_RG_AUDADCFFBYPASS_MASK                    0x1
#define MT6331_PMIC_RG_AUDADCFFBYPASS_SHIFT                   6
#define MT6331_PMIC_RG_AUDADCDACFBCURRENT_MASK                0x1
#define MT6331_PMIC_RG_AUDADCDACFBCURRENT_SHIFT               7
#define MT6331_PMIC_RG_AUDADCDACIDDTEST_MASK                  0x3
#define MT6331_PMIC_RG_AUDADCDACIDDTEST_SHIFT                 8
#define MT6331_PMIC_RG_AUDADCDACNRZ_MASK                      0x1
#define MT6331_PMIC_RG_AUDADCDACNRZ_SHIFT                     10
#define MT6331_PMIC_RG_AUDADCNODEM_MASK                       0x1
#define MT6331_PMIC_RG_AUDADCNODEM_SHIFT                      11
#define MT6331_PMIC_RG_AUDADCDACTEST_MASK                     0x1
#define MT6331_PMIC_RG_AUDADCDACTEST_SHIFT                    12
#define MT6331_PMIC_RG_AUDADCDAC0P25FS_MASK                   0x1
#define MT6331_PMIC_RG_AUDADCDAC0P25FS_SHIFT                  13
#define MT6331_PMIC_RG_AUDULHALFBIAS_MASK                     0x1
#define MT6331_PMIC_RG_AUDULHALFBIAS_SHIFT                    14
#define MT6331_PMIC_RG_AUDADCTESTDATA_MASK                    0xFFFF
#define MT6331_PMIC_RG_AUDADCTESTDATA_SHIFT                   0
#define MT6331_PMIC_RG_AUDRCTUNECH0_1_MASK                    0x1F
#define MT6331_PMIC_RG_AUDRCTUNECH0_1_SHIFT                   0
#define MT6331_PMIC_RG_AUDRCTUNECH0_1SEL_MASK                 0x1
#define MT6331_PMIC_RG_AUDRCTUNECH0_1SEL_SHIFT                5
#define MT6331_PMIC_RG_AUDRCTUNECH_2_MASK                     0x1F
#define MT6331_PMIC_RG_AUDRCTUNECH_2_SHIFT                    8
#define MT6331_PMIC_RG_AUDRCTUNECH_2SEL_MASK                  0x1
#define MT6331_PMIC_RG_AUDRCTUNECH_2SEL_SHIFT                 13
#define MT6331_PMIC_RG_AUDRCTUNECH_3_MASK                     0x1F
#define MT6331_PMIC_RG_AUDRCTUNECH_3_SHIFT                    0
#define MT6331_PMIC_RG_AUDRCTUNECH_3SEL_MASK                  0x1
#define MT6331_PMIC_RG_AUDRCTUNECH_3SEL_SHIFT                 5
#define MT6331_PMIC_RG_AUDRCTUNECH_4_MASK                     0x1F
#define MT6331_PMIC_RG_AUDRCTUNECH_4_SHIFT                    8
#define MT6331_PMIC_RG_AUDRCTUNECH_4SEL_MASK                  0x1
#define MT6331_PMIC_RG_AUDRCTUNECH_4SEL_SHIFT                 13
#define MT6331_PMIC_RG_AUDSPAREVA28_MASK                      0xFF
#define MT6331_PMIC_RG_AUDSPAREVA28_SHIFT                     0
#define MT6331_PMIC_RG_AUDSPAREVA18_MASK                      0xFF
#define MT6331_PMIC_RG_AUDSPAREVA18_SHIFT                     8
#define MT6331_PMIC_RG_AUDDIGMIC0EN_MASK                      0x1
#define MT6331_PMIC_RG_AUDDIGMIC0EN_SHIFT                     0
#define MT6331_PMIC_RG_AUDDIGMIC0PDUTY_MASK                   0x3
#define MT6331_PMIC_RG_AUDDIGMIC0PDUTY_SHIFT                  1
#define MT6331_PMIC_RG_AUDDIGMIC0NDUTY_MASK                   0x3
#define MT6331_PMIC_RG_AUDDIGMIC0NDUTY_SHIFT                  3
#define MT6331_PMIC_RG_AUDDIGMIC0BIAS_MASK                    0x3
#define MT6331_PMIC_RG_AUDDIGMIC0BIAS_SHIFT                   5
#define MT6331_PMIC_RG_DMIC0MONEN_MASK                        0x1
#define MT6331_PMIC_RG_DMIC0MONEN_SHIFT                       7
#define MT6331_PMIC_RG_DMIC0HPCLKEN_MASK                      0x1
#define MT6331_PMIC_RG_DMIC0HPCLKEN_SHIFT                     8
#define MT6331_PMIC_RG_AUDDIGMIC1EN_MASK                      0x1
#define MT6331_PMIC_RG_AUDDIGMIC1EN_SHIFT                     0
#define MT6331_PMIC_RG_AUDDIGMIC1PDUTY_MASK                   0x3
#define MT6331_PMIC_RG_AUDDIGMIC1PDUTY_SHIFT                  1
#define MT6331_PMIC_RG_AUDDIGMIC1NDUTY_MASK                   0x3
#define MT6331_PMIC_RG_AUDDIGMIC1NDUTY_SHIFT                  3
#define MT6331_PMIC_RG_AUDDIGMIC1BIAS_MASK                    0x3
#define MT6331_PMIC_RG_AUDDIGMIC1BIAS_SHIFT                   5
#define MT6331_PMIC_RG_DMIC1MONEN_MASK                        0x1
#define MT6331_PMIC_RG_DMIC1MONEN_SHIFT                       7
#define MT6331_PMIC_RG_DMIC1MONSEL_MASK                       0x1
#define MT6331_PMIC_RG_DMIC1MONSEL_SHIFT                      8
#define MT6331_PMIC_RG_DMIC1HPCLKEN_MASK                      0x1
#define MT6331_PMIC_RG_DMIC1HPCLKEN_SHIFT                     9
#define MT6331_PMIC_RG_AUDSPAREVMIC_MASK                      0xF
#define MT6331_PMIC_RG_AUDSPAREVMIC_SHIFT                     12
#define MT6331_PMIC_RG_AUDPWDBMICBIAS0_MASK                   0x1
#define MT6331_PMIC_RG_AUDPWDBMICBIAS0_SHIFT                  0
#define MT6331_PMIC_RG_AUDMICBIAS0VREF_MASK                   0x7
#define MT6331_PMIC_RG_AUDMICBIAS0VREF_SHIFT                  1
#define MT6331_PMIC_RG_AUDMICBIAS0DCSWPEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS0DCSWPEN_SHIFT               4
#define MT6331_PMIC_RG_AUDMICBIAS0DCSWNEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS0DCSWNEN_SHIFT               5
#define MT6331_PMIC_RG_AUDMICBIAS0LOWPEN_MASK                 0x1
#define MT6331_PMIC_RG_AUDMICBIAS0LOWPEN_SHIFT                6
#define MT6331_PMIC_RG_AUDPWDBMICBIAS1_MASK                   0x1
#define MT6331_PMIC_RG_AUDPWDBMICBIAS1_SHIFT                  7
#define MT6331_PMIC_RG_AUDMICBIAS1VREF_MASK                   0x7
#define MT6331_PMIC_RG_AUDMICBIAS1VREF_SHIFT                  8
#define MT6331_PMIC_RG_AUDMICBIAS1DCSWPEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS1DCSWPEN_SHIFT               11
#define MT6331_PMIC_RG_AUDMICBIAS1DCSWNEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS1DCSWNEN_SHIFT               12
#define MT6331_PMIC_RG_AUDMICBIAS1LOWPEN_MASK                 0x1
#define MT6331_PMIC_RG_AUDMICBIAS1LOWPEN_SHIFT                13
#define MT6331_PMIC_RG_AUDPWDBMICBIAS2_MASK                   0x1
#define MT6331_PMIC_RG_AUDPWDBMICBIAS2_SHIFT                  0
#define MT6331_PMIC_RG_AUDMICBIAS2VREF_MASK                   0x7
#define MT6331_PMIC_RG_AUDMICBIAS2VREF_SHIFT                  1
#define MT6331_PMIC_RG_AUDMICBIAS2DCSWPEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS2DCSWPEN_SHIFT               4
#define MT6331_PMIC_RG_AUDMICBIAS2DCSWNEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS2DCSWNEN_SHIFT               5
#define MT6331_PMIC_RG_AUDMICBIAS2LOWPEN_MASK                 0x1
#define MT6331_PMIC_RG_AUDMICBIAS2LOWPEN_SHIFT                6
#define MT6331_PMIC_RG_AUDPWDBMICBIAS3_MASK                   0x1
#define MT6331_PMIC_RG_AUDPWDBMICBIAS3_SHIFT                  7
#define MT6331_PMIC_RG_AUDMICBIAS3VREF_MASK                   0x7
#define MT6331_PMIC_RG_AUDMICBIAS3VREF_SHIFT                  8
#define MT6331_PMIC_RG_AUDMICBIAS3DCSWPEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS3DCSWPEN_SHIFT               11
#define MT6331_PMIC_RG_AUDMICBIAS3DCSWNEN_MASK                0x1
#define MT6331_PMIC_RG_AUDMICBIAS3DCSWNEN_SHIFT               12
#define MT6331_PMIC_RG_AUDMICBIAS3LOWPEN_MASK                 0x1
#define MT6331_PMIC_RG_AUDMICBIAS3LOWPEN_SHIFT                13
#define MT6331_PMIC_RG_AUDENCSPAREVA28_MASK                   0xFF
#define MT6331_PMIC_RG_AUDENCSPAREVA28_SHIFT                  0
#define MT6331_PMIC_RG_AUDENCSPAREVA18_MASK                   0xFF
#define MT6331_PMIC_RG_AUDENCSPAREVA18_SHIFT                  8
#define MT6331_PMIC_RG_AUDPREAMPCH0_1GAIN_MASK                0x7
#define MT6331_PMIC_RG_AUDPREAMPCH0_1GAIN_SHIFT               0
#define MT6331_PMIC_RG_AUDPREAMPCH_2GAIN_MASK                 0x7
#define MT6331_PMIC_RG_AUDPREAMPCH_2GAIN_SHIFT                4
#define MT6331_PMIC_RG_AUDPREAMPCH_3GAIN_MASK                 0x7
#define MT6331_PMIC_RG_AUDPREAMPCH_3GAIN_SHIFT                8
#define MT6331_PMIC_RG_AUDPREAMPCH_4GAIN_MASK                 0x7
#define MT6331_PMIC_RG_AUDPREAMPCH_4GAIN_SHIFT                12
#define MT6331_PMIC_RG_PLL_EN_MASK                            0x1
#define MT6331_PMIC_RG_PLL_EN_SHIFT                           0
#define MT6331_PMIC_RG_PLLBS_RST_MASK                         0x1
#define MT6331_PMIC_RG_PLLBS_RST_SHIFT                        1
#define MT6331_PMIC_RG_PLL_DIV1_MASK                          0x3F
#define MT6331_PMIC_RG_PLL_DIV1_SHIFT                         2
#define MT6331_PMIC_RG_PLL_PDIV1_MASK                         0xF
#define MT6331_PMIC_RG_PLL_PDIV1_SHIFT                        8
#define MT6331_PMIC_RG_PLL_PDIV1_EN_MASK                      0x1
#define MT6331_PMIC_RG_PLL_PDIV1_EN_SHIFT                     12
#define MT6331_PMIC_RG_PLL_BC_MASK                            0x3
#define MT6331_PMIC_RG_PLL_BC_SHIFT                           0
#define MT6331_PMIC_RG_PLL_BP_MASK                            0x3
#define MT6331_PMIC_RG_PLL_BP_SHIFT                           2
#define MT6331_PMIC_RG_PLL_BR_MASK                            0x3
#define MT6331_PMIC_RG_PLL_BR_SHIFT                           4
#define MT6331_PMIC_RG_CKO_SEL_MASK                           0x3
#define MT6331_PMIC_RG_CKO_SEL_SHIFT                          6
#define MT6331_PMIC_RG_PLL_IBSEL_MASK                         0x3
#define MT6331_PMIC_RG_PLL_IBSEL_SHIFT                        8
#define MT6331_PMIC_RG_PLL_CKT_SEL_MASK                       0x3
#define MT6331_PMIC_RG_PLL_CKT_SEL_SHIFT                      10
#define MT6331_PMIC_RG_PLL_VCT_EN_MASK                        0x1
#define MT6331_PMIC_RG_PLL_VCT_EN_SHIFT                       12
#define MT6331_PMIC_RG_PLL_CKT_EN_MASK                        0x1
#define MT6331_PMIC_RG_PLL_CKT_EN_SHIFT                       13
#define MT6331_PMIC_RG_PLL_HPM_EN_MASK                        0x1
#define MT6331_PMIC_RG_PLL_HPM_EN_SHIFT                       14
#define MT6331_PMIC_RG_PLL_CDIV_MASK                          0x7
#define MT6331_PMIC_RG_PLL_CDIV_SHIFT                         0
#define MT6331_PMIC_RG_PLL_RLATCH_EN_MASK                     0x1
#define MT6331_PMIC_RG_PLL_RLATCH_EN_SHIFT                    3
#define MT6331_PMIC_RG_VCOBAND_MASK                           0x7
#define MT6331_PMIC_RG_VCOBAND_SHIFT                          4
#define MT6331_PMIC_RG_CKDRV_EN_MASK                          0x1
#define MT6331_PMIC_RG_CKDRV_EN_SHIFT                         7
#define MT6331_PMIC_RG_PLL_RSVA_MASK                          0xFF
#define MT6331_PMIC_RG_PLL_RSVA_SHIFT                         8
#define MT6331_PMIC_RG_LCLDO_DEC_EN_VA32_MASK                 0x1
#define MT6331_PMIC_RG_LCLDO_DEC_EN_VA32_SHIFT                3
#define MT6331_PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18_MASK           0x1
#define MT6331_PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18_SHIFT          4
#define MT6331_PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK       0x1
#define MT6331_PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18_SHIFT      5
#define MT6331_PMIC_RG_NVREG_EN_VAUDP32_MASK                  0x1
#define MT6331_PMIC_RG_NVREG_EN_VAUDP32_SHIFT                 6
#define MT6331_PMIC_RG_NVREG_PULL0V_VAUDP32_MASK              0x1
#define MT6331_PMIC_RG_NVREG_PULL0V_VAUDP32_SHIFT             7
#define MT6331_PMIC_RG_AUDPMU_RSVD_VA18_MASK                  0xFF
#define MT6331_PMIC_RG_AUDPMU_RSVD_VA18_SHIFT                 8
#define MT6331_PMIC_RG_LCLDO18_ENC_EN_MASK                    0x1
#define MT6331_PMIC_RG_LCLDO18_ENC_EN_SHIFT                   0
#define MT6331_PMIC_RG_LCLDO18_ENC_PDDIS_EN_MASK              0x1
#define MT6331_PMIC_RG_LCLDO18_ENC_PDDIS_EN_SHIFT             1
#define MT6331_PMIC_RG_LCLDO18_ENC_REMOTE_SENSE_MASK          0x1
#define MT6331_PMIC_RG_LCLDO18_ENC_REMOTE_SENSE_SHIFT         2
#define MT6331_PMIC_RG_LCLDO18_ENC_LPEN_MASK                  0x1
#define MT6331_PMIC_RG_LCLDO18_ENC_LPEN_SHIFT                 3
#define MT6331_PMIC_RG_LCLDO18_ENC_VOSEL_MASK                 0x3
#define MT6331_PMIC_RG_LCLDO18_ENC_VOSEL_SHIFT                4
#define MT6331_PMIC_RG_LCLDO19_ADC_VOSEL_MASK                 0x3
#define MT6331_PMIC_RG_LCLDO19_ADC_VOSEL_SHIFT                6
#define MT6331_PMIC_RG_LCLDO_ENC_RSVA_MASK                    0xFF
#define MT6331_PMIC_RG_LCLDO_ENC_RSVA_SHIFT                   8
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_EN_MASK               0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_EN_SHIFT              0
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_PDDIS_EN_MASK         0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_PDDIS_EN_SHIFT        1
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_REMOTE_SENSE_MASK     0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_REMOTE_SENSE_SHIFT    2
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_LPEN_MASK             0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH0_1_LPEN_SHIFT            3
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_EN_MASK                0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_EN_SHIFT               4
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_PDDIS_EN_MASK          0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_PDDIS_EN_SHIFT         5
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_REMOTE_SENSE_MASK      0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_REMOTE_SENSE_SHIFT     6
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_LPEN_MASK              0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_2_LPEN_SHIFT             7
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_EN_MASK                0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_EN_SHIFT               8
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_PDDIS_EN_MASK          0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_PDDIS_EN_SHIFT         9
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_REMOTE_SENSE_MASK      0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_REMOTE_SENSE_SHIFT     10
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_LPEN_MASK              0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_3_LPEN_SHIFT             11
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_EN_MASK                0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_EN_SHIFT               12
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_PDDIS_EN_MASK          0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_PDDIS_EN_SHIFT         13
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_REMOTE_SENSE_MASK      0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_REMOTE_SENSE_SHIFT     14
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_LPEN_MASK              0x1
#define MT6331_PMIC_RG_LCLDO19_ADCCH_4_LPEN_SHIFT             15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH0_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH0_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH0_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH0_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH1_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH1_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH1_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH1_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH2_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH2_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH2_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH2_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH3_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH3_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH3_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH3_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH4_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH4_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH4_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH4_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH5_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH5_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH5_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH5_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH6_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH6_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH6_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH6_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_MASK                   0x7FFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH8_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH8_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH8_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH8_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH9_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH9_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH9_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH9_SHIFT                  15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH10_MASK                  0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH10_SHIFT                 0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH10_MASK                  0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH10_SHIFT                 15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH11_15_MASK               0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH11_15_SHIFT              0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH11_15_MASK               0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH11_15_SHIFT              15
#define MT6331_PMIC_AUXADC_ADC_OUT_WAKEUP_MASK                0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_WAKEUP_SHIFT               0
#define MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_MASK                0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_SHIFT               15
#define MT6331_PMIC_AUXADC_ADC_OUT_LBAT_MASK                  0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_LBAT_SHIFT                 0
#define MT6331_PMIC_AUXADC_ADC_RDY_LBAT_MASK                  0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_LBAT_SHIFT                 15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_MASK            0x7FFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT           0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK            0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT           15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_MASK             0x7FFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT            0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK             0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT            15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_MASK             0x7FFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT            0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK             0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT            15
#define MT6331_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_MASK             0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT            0
#define MT6331_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK             0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT            15
#define MT6331_PMIC_AUXADC_ADC_OUT_THR_HW_MASK                0xFFF
#define MT6331_PMIC_AUXADC_ADC_OUT_THR_HW_SHIFT               0
#define MT6331_PMIC_AUXADC_ADC_RDY_THR_HW_MASK                0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT               15
#define MT6331_PMIC_AUXADC_ADC_OUT_RAW_MASK                   0x7FFF
#define MT6331_PMIC_AUXADC_ADC_OUT_RAW_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_SHIFT                  0
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK              0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT             12
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK            0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT           13
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_MASK             0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_SHIFT            14
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_MASK             0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_SHIFT            15
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK            0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT           11
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK            0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT           12
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK               0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT              13
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK            0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT           14
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK            0x1
#define MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT           15
#define MT6331_PMIC_AUXADC_RQST_CH0_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH0_SHIFT                     0
#define MT6331_PMIC_AUXADC_RQST_CH1_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH1_SHIFT                     1
#define MT6331_PMIC_AUXADC_RQST_CH2_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH2_SHIFT                     2
#define MT6331_PMIC_AUXADC_RQST_CH3_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH3_SHIFT                     3
#define MT6331_PMIC_AUXADC_RQST_CH4_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH4_SHIFT                     4
#define MT6331_PMIC_AUXADC_RQST_CH5_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH5_SHIFT                     5
#define MT6331_PMIC_AUXADC_RQST_CH6_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH6_SHIFT                     6
#define MT6331_PMIC_AUXADC_RQST_CH7_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH7_SHIFT                     7
#define MT6331_PMIC_AUXADC_RQST_CH8_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH8_SHIFT                     8
#define MT6331_PMIC_AUXADC_RQST_CH9_MASK                      0x1
#define MT6331_PMIC_AUXADC_RQST_CH9_SHIFT                     9
#define MT6331_PMIC_AUXADC_RQST_CH10_MASK                     0x1
#define MT6331_PMIC_AUXADC_RQST_CH10_SHIFT                    10
#define MT6331_PMIC_AUXADC_RQST_CH11_MASK                     0x1
#define MT6331_PMIC_AUXADC_RQST_CH11_SHIFT                    11
#define MT6331_PMIC_AUXADC_RQST_CH12_MASK                     0x1
#define MT6331_PMIC_AUXADC_RQST_CH12_SHIFT                    12
#define MT6331_PMIC_AUXADC_RQST_CH13_MASK                     0x1
#define MT6331_PMIC_AUXADC_RQST_CH13_SHIFT                    13
#define MT6331_PMIC_AUXADC_RQST_CH14_MASK                     0x1
#define MT6331_PMIC_AUXADC_RQST_CH14_SHIFT                    14
#define MT6331_PMIC_AUXADC_RQST_CH15_MASK                     0x1
#define MT6331_PMIC_AUXADC_RQST_CH15_SHIFT                    15
#define MT6331_PMIC_AUXADC_RQST0_SET_MASK                     0xFFFF
#define MT6331_PMIC_AUXADC_RQST0_SET_SHIFT                    0
#define MT6331_PMIC_AUXADC_RQST0_CLR_MASK                     0xFFFF
#define MT6331_PMIC_AUXADC_RQST0_CLR_SHIFT                    0
#define MT6331_PMIC_AUXADC_RQST_RSV0_MASK                     0xF
#define MT6331_PMIC_AUXADC_RQST_RSV0_SHIFT                    0
#define MT6331_PMIC_AUXADC_RQST_CH4_BY_MD_MASK                0x1
#define MT6331_PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT               4
#define MT6331_PMIC_AUXADC_RQST_CH7_BY_MD_MASK                0x1
#define MT6331_PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT               7
#define MT6331_PMIC_AUXADC_RQST_CH7_BY_GPS_MASK               0x1
#define MT6331_PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT              8
#define MT6331_PMIC_AUXADC_RQST_RSV1_MASK                     0x7F
#define MT6331_PMIC_AUXADC_RQST_RSV1_SHIFT                    9
#define MT6331_PMIC_AUXADC_RQST1_SET_MASK                     0xFFFF
#define MT6331_PMIC_AUXADC_RQST1_SET_SHIFT                    0
#define MT6331_PMIC_AUXADC_RQST1_CLR_MASK                     0xFFFF
#define MT6331_PMIC_AUXADC_RQST1_CLR_SHIFT                    0
#define MT6331_PMIC_AUXADC_CK_ON_EXTD_MASK                    0x3F
#define MT6331_PMIC_AUXADC_CK_ON_EXTD_SHIFT                   0
#define MT6331_PMIC_AUXADC_STRUP_CK_ON_ENB_MASK               0x1
#define MT6331_PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT              10
#define MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK            0x1
#define MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT           11
#define MT6331_PMIC_AUXADC_SRCLKEN_CK_EN_MASK                 0x1
#define MT6331_PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT                12
#define MT6331_PMIC_AUXADC_CK_AON_GPS_MASK                    0x1
#define MT6331_PMIC_AUXADC_CK_AON_GPS_SHIFT                   13
#define MT6331_PMIC_AUXADC_CK_AON_MD_MASK                     0x1
#define MT6331_PMIC_AUXADC_CK_AON_MD_SHIFT                    14
#define MT6331_PMIC_AUXADC_CK_AON_MASK                        0x1
#define MT6331_PMIC_AUXADC_CK_AON_SHIFT                       15
#define MT6331_PMIC_AUXADC_AVG_NUM_SMALL_MASK                 0x7
#define MT6331_PMIC_AUXADC_AVG_NUM_SMALL_SHIFT                0
#define MT6331_PMIC_AUXADC_AVG_NUM_LARGE_MASK                 0x7
#define MT6331_PMIC_AUXADC_AVG_NUM_LARGE_SHIFT                3
#define MT6331_PMIC_AUXADC_SPL_NUM_MASK                       0x3FF
#define MT6331_PMIC_AUXADC_SPL_NUM_SHIFT                      6
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_MASK                   0xFFF
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_SHIFT                  0
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK              0x1
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT             12
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK            0x1
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT           13
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_MASK             0x1
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_SHIFT            14
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_MASK             0x1
#define MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_SHIFT            15
#define MT6331_PMIC_AUXADC_TRIM_CH0_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH0_SEL_SHIFT                 0
#define MT6331_PMIC_AUXADC_TRIM_CH1_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH1_SEL_SHIFT                 2
#define MT6331_PMIC_AUXADC_TRIM_CH2_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH2_SEL_SHIFT                 4
#define MT6331_PMIC_AUXADC_TRIM_CH3_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH3_SEL_SHIFT                 6
#define MT6331_PMIC_AUXADC_TRIM_CH4_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH4_SEL_SHIFT                 8
#define MT6331_PMIC_AUXADC_TRIM_CH5_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH5_SEL_SHIFT                 10
#define MT6331_PMIC_AUXADC_TRIM_CH6_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH6_SEL_SHIFT                 12
#define MT6331_PMIC_AUXADC_TRIM_CH7_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH7_SEL_SHIFT                 14
#define MT6331_PMIC_AUXADC_TRIM_CH8_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH8_SEL_SHIFT                 0
#define MT6331_PMIC_AUXADC_TRIM_CH9_SEL_MASK                  0x3
#define MT6331_PMIC_AUXADC_TRIM_CH9_SEL_SHIFT                 2
#define MT6331_PMIC_AUXADC_TRIM_CH10_SEL_MASK                 0x3
#define MT6331_PMIC_AUXADC_TRIM_CH10_SEL_SHIFT                4
#define MT6331_PMIC_AUXADC_TRIM_CH11_SEL_MASK                 0x3
#define MT6331_PMIC_AUXADC_TRIM_CH11_SEL_SHIFT                6
#define MT6331_PMIC_RG_ADC_2S_COMP_ENB_MASK                   0x1
#define MT6331_PMIC_RG_ADC_2S_COMP_ENB_SHIFT                  14
#define MT6331_PMIC_RG_ADC_TRIM_COMP_MASK                     0x1
#define MT6331_PMIC_RG_ADC_TRIM_COMP_SHIFT                    15
#define MT6331_PMIC_AUXADC_SW_GAIN_TRIM_MASK                  0x7FFF
#define MT6331_PMIC_AUXADC_SW_GAIN_TRIM_SHIFT                 0
#define MT6331_PMIC_AUXADC_SW_OFFSET_TRIM_MASK                0x7FFF
#define MT6331_PMIC_AUXADC_SW_OFFSET_TRIM_SHIFT               0
#define MT6331_PMIC_AUXADC_RNG_EN_MASK                        0x1
#define MT6331_PMIC_AUXADC_RNG_EN_SHIFT                       0
#define MT6331_PMIC_AUXADC_DATA_REUSE_SEL_MASK                0x3
#define MT6331_PMIC_AUXADC_DATA_REUSE_SEL_SHIFT               1
#define MT6331_PMIC_AUXADC_TEST_MODE_MASK                     0x1
#define MT6331_PMIC_AUXADC_TEST_MODE_SHIFT                    3
#define MT6331_PMIC_AUXADC_BIT_SEL_MASK                       0x1
#define MT6331_PMIC_AUXADC_BIT_SEL_SHIFT                      4
#define MT6331_PMIC_AUXADC_START_SW_MASK                      0x1
#define MT6331_PMIC_AUXADC_START_SW_SHIFT                     5
#define MT6331_PMIC_AUXADC_START_SWCTRL_MASK                  0x1
#define MT6331_PMIC_AUXADC_START_SWCTRL_SHIFT                 6
#define MT6331_PMIC_AUXADC_ADC_PWDB_MASK                      0x1
#define MT6331_PMIC_AUXADC_ADC_PWDB_SHIFT                     7
#define MT6331_PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK               0x1
#define MT6331_PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT              8
#define MT6331_PMIC_AUXADC_OUT_SEL_MASK                       0x1
#define MT6331_PMIC_AUXADC_OUT_SEL_SHIFT                      11
#define MT6331_PMIC_AUXADC_DA_DAC_MASK                        0xFFF
#define MT6331_PMIC_AUXADC_DA_DAC_SHIFT                       0
#define MT6331_PMIC_AUXADC_DA_DAC_SWCTRL_MASK                 0x1
#define MT6331_PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT                12
#define MT6331_PMIC_AD_AUXADC_COMP_MASK                       0x1
#define MT6331_PMIC_AD_AUXADC_COMP_SHIFT                      15
#define MT6331_PMIC_RG_VBUF_EXTEN_MASK                        0x1
#define MT6331_PMIC_RG_VBUF_EXTEN_SHIFT                       4
#define MT6331_PMIC_RG_VBUF_CALEN_MASK                        0x1
#define MT6331_PMIC_RG_VBUF_CALEN_SHIFT                       5
#define MT6331_PMIC_RG_VBUF_BYP_MASK                          0x1
#define MT6331_PMIC_RG_VBUF_BYP_SHIFT                         6
#define MT6331_PMIC_RG_VBUF_EN_MASK                           0x1
#define MT6331_PMIC_RG_VBUF_EN_SHIFT                          7
#define MT6331_PMIC_RG_AUX_RSV_MASK                           0xF
#define MT6331_PMIC_RG_AUX_RSV_SHIFT                          8
#define MT6331_PMIC_RG_AUXADC_CALI_MASK                       0xF
#define MT6331_PMIC_RG_AUXADC_CALI_SHIFT                      12
#define MT6331_PMIC_AUXADC_ADCIN_CHRIN_EN_MASK                0x1
#define MT6331_PMIC_AUXADC_ADCIN_CHRIN_EN_SHIFT               0
#define MT6331_PMIC_AUXADC_ADCIN_BATSNS_EN_MASK               0x1
#define MT6331_PMIC_AUXADC_ADCIN_BATSNS_EN_SHIFT              1
#define MT6331_PMIC_AUXADC_ADCIN_CS_EN_MASK                   0x1
#define MT6331_PMIC_AUXADC_ADCIN_CS_EN_SHIFT                  2
#define MT6331_PMIC_AUXADC_ADCIN_BATON_TED_EN_MASK            0x1
#define MT6331_PMIC_AUXADC_ADCIN_BATON_TED_EN_SHIFT           3
#define MT6331_PMIC_AUXADC_DIG0_RSV0_MASK                     0x7F
#define MT6331_PMIC_AUXADC_DIG0_RSV0_SHIFT                    4
#define MT6331_PMIC_AUXADC_CHSEL_MASK                         0xF
#define MT6331_PMIC_AUXADC_CHSEL_SHIFT                        11
#define MT6331_PMIC_AUXADC_SWCTRL_EN_MASK                     0x1
#define MT6331_PMIC_AUXADC_SWCTRL_EN_SHIFT                    15
#define MT6331_PMIC_AUXADC_DIG0_RSV2_MASK                     0x1F
#define MT6331_PMIC_AUXADC_DIG0_RSV2_SHIFT                    0
#define MT6331_PMIC_AUXADC_DIG1_RSV2_MASK                     0xF
#define MT6331_PMIC_AUXADC_DIG1_RSV2_SHIFT                    5
#define MT6331_PMIC_AUXADC_ACCDET_AUTO_SPL_MASK               0x1
#define MT6331_PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT              9
#define MT6331_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK          0x1
#define MT6331_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT         10
#define MT6331_PMIC_AUXADC_DAC_EXTD_MASK                      0xF
#define MT6331_PMIC_AUXADC_DAC_EXTD_SHIFT                     11
#define MT6331_PMIC_AUXADC_DAC_EXTD_EN_MASK                   0x1
#define MT6331_PMIC_AUXADC_DAC_EXTD_EN_SHIFT                  15
#define MT6331_PMIC_AUXADC_SPK_BUFFER_LENGTH_MASK             0x3F
#define MT6331_PMIC_AUXADC_SPK_BUFFER_LENGTH_SHIFT            0
#define MT6331_PMIC_AUXADC_DIG1_RSV1_MASK                     0x1F
#define MT6331_PMIC_AUXADC_DIG1_RSV1_SHIFT                    6
#define MT6331_PMIC_AUXADC_SPK_SW_SEL_MASK                    0x1
#define MT6331_PMIC_AUXADC_SPK_SW_SEL_SHIFT                   11
#define MT6331_PMIC_AUXADC_SPK_HW_SEL_ENB_MASK                0x1
#define MT6331_PMIC_AUXADC_SPK_HW_SEL_ENB_SHIFT               12
#define MT6331_PMIC_AUXADC_SPK_I_PTR_ENB_MASK                 0x1
#define MT6331_PMIC_AUXADC_SPK_I_PTR_ENB_SHIFT                13
#define MT6331_PMIC_AUXADC_SPK_V_PTR_ENB_MASK                 0x1
#define MT6331_PMIC_AUXADC_SPK_V_PTR_ENB_SHIFT                14
#define MT6331_PMIC_AUXADC_SPK_MODE_MASK                      0x1
#define MT6331_PMIC_AUXADC_SPK_MODE_SHIFT                     15
#define MT6331_PMIC_AUXADC_AUTORPT_PRD_MASK                   0x1FF
#define MT6331_PMIC_AUXADC_AUTORPT_PRD_SHIFT                  0
#define MT6331_PMIC_AUXADC_AUTORPT_EN_MASK                    0x1
#define MT6331_PMIC_AUXADC_AUTORPT_EN_SHIFT                   9
#define MT6331_PMIC_AUXADC_PMU_THR_PDN_SW_MASK                0x1
#define MT6331_PMIC_AUXADC_PMU_THR_PDN_SW_SHIFT               10
#define MT6331_PMIC_AUXADC_PMU_THR_PDN_SEL_MASK               0x1
#define MT6331_PMIC_AUXADC_PMU_THR_PDN_SEL_SHIFT              11
#define MT6331_PMIC_AUXADC_PMU_THR_PDN_STATUS_MASK            0x1
#define MT6331_PMIC_AUXADC_PMU_THR_PDN_STATUS_SHIFT           12
#define MT6331_PMIC_AUXADC_DIG0_RSV1_MASK                     0x7
#define MT6331_PMIC_AUXADC_DIG0_RSV1_SHIFT                    13
#define MT6331_PMIC_AUXADC_LBAT_DEBT_MAX_MASK                 0xFF
#define MT6331_PMIC_AUXADC_LBAT_DEBT_MAX_SHIFT                0
#define MT6331_PMIC_AUXADC_LBAT_DEBT_MIN_MASK                 0xFF
#define MT6331_PMIC_AUXADC_LBAT_DEBT_MIN_SHIFT                8
#define MT6331_PMIC_AUXADC_LBAT_DET_PRD_15_0_MASK             0xFFFF
#define MT6331_PMIC_AUXADC_LBAT_DET_PRD_15_0_SHIFT            0
#define MT6331_PMIC_AUXADC_LBAT_DET_PRD_19_16_MASK            0xF
#define MT6331_PMIC_AUXADC_LBAT_DET_PRD_19_16_SHIFT           0
#define MT6331_PMIC_AUXADC_LBAT_VOLT_MAX_MASK                 0xFFF
#define MT6331_PMIC_AUXADC_LBAT_VOLT_MAX_SHIFT                0
#define MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK               0x1
#define MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT              12
#define MT6331_PMIC_AUXADC_LBAT_EN_MAX_MASK                   0x1
#define MT6331_PMIC_AUXADC_LBAT_EN_MAX_SHIFT                  13
#define MT6331_PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK                0x1
#define MT6331_PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT               15
#define MT6331_PMIC_AUXADC_LBAT_VOLT_MIN_MASK                 0xFFF
#define MT6331_PMIC_AUXADC_LBAT_VOLT_MIN_SHIFT                0
#define MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK               0x1
#define MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT              12
#define MT6331_PMIC_AUXADC_LBAT_EN_MIN_MASK                   0x1
#define MT6331_PMIC_AUXADC_LBAT_EN_MIN_SHIFT                  13
#define MT6331_PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK                0x1
#define MT6331_PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT               15
#define MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK       0x1FF
#define MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT      0
#define MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK       0x1FF
#define MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT      0
#define MT6331_PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK              0xFF
#define MT6331_PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT             0
#define MT6331_PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK              0xFF
#define MT6331_PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT             8
#define MT6331_PMIC_AUXADC_THR_DEBT_MAX_MASK                  0xFF
#define MT6331_PMIC_AUXADC_THR_DEBT_MAX_SHIFT                 0
#define MT6331_PMIC_AUXADC_THR_DEBT_MIN_MASK                  0xFF
#define MT6331_PMIC_AUXADC_THR_DEBT_MIN_SHIFT                 8
#define MT6331_PMIC_AUXADC_THR_DET_PRD_15_0_MASK              0xFFFF
#define MT6331_PMIC_AUXADC_THR_DET_PRD_15_0_SHIFT             0
#define MT6331_PMIC_AUXADC_THR_DET_PRD_19_16_MASK             0xF
#define MT6331_PMIC_AUXADC_THR_DET_PRD_19_16_SHIFT            0
#define MT6331_PMIC_AUXADC_THR_VOLT_MAX_MASK                  0xFFF
#define MT6331_PMIC_AUXADC_THR_VOLT_MAX_SHIFT                 0
#define MT6331_PMIC_AUXADC_THR_IRQ_EN_MAX_MASK                0x1
#define MT6331_PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT               12
#define MT6331_PMIC_AUXADC_THR_EN_MAX_MASK                    0x1
#define MT6331_PMIC_AUXADC_THR_EN_MAX_SHIFT                   13
#define MT6331_PMIC_AUXADC_THR_MAX_IRQ_B_MASK                 0x1
#define MT6331_PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT                15
#define MT6331_PMIC_AUXADC_THR_VOLT_MIN_MASK                  0xFFF
#define MT6331_PMIC_AUXADC_THR_VOLT_MIN_SHIFT                 0
#define MT6331_PMIC_AUXADC_THR_IRQ_EN_MIN_MASK                0x1
#define MT6331_PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT               12
#define MT6331_PMIC_AUXADC_THR_EN_MIN_MASK                    0x1
#define MT6331_PMIC_AUXADC_THR_EN_MIN_SHIFT                   13
#define MT6331_PMIC_AUXADC_THR_MIN_IRQ_B_MASK                 0x1
#define MT6331_PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT                15
#define MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK        0x1FF
#define MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT       0
#define MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK        0x1FF
#define MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT       0
#define MT6331_PMIC_EFUSE_GAIN_CH4_TRIM_MASK                  0xFFF
#define MT6331_PMIC_EFUSE_GAIN_CH4_TRIM_SHIFT                 0
#define MT6331_PMIC_EFUSE_OFFSET_CH4_TRIM_MASK                0x7FF
#define MT6331_PMIC_EFUSE_OFFSET_CH4_TRIM_SHIFT               0
#define MT6331_PMIC_EFUSE_GAIN_CH7_TRIM_MASK                  0xFFF
#define MT6331_PMIC_EFUSE_GAIN_CH7_TRIM_SHIFT                 0
#define MT6331_PMIC_EFUSE_OFFSET_CH7_TRIM_MASK                0x7FF
#define MT6331_PMIC_EFUSE_OFFSET_CH7_TRIM_SHIFT               0
#define MT6331_PMIC_RG_AUDACCDETVTHCAL_MASK                   0x3
#define MT6331_PMIC_RG_AUDACCDETVTHCAL_SHIFT                  0
#define MT6331_PMIC_RG_AUDACCDETANASWCTRLENB_MASK             0x1
#define MT6331_PMIC_RG_AUDACCDETANASWCTRLENB_SHIFT            2
#define MT6331_PMIC_RG_ACCDETSEL_MASK                         0x1
#define MT6331_PMIC_RG_ACCDETSEL_SHIFT                        3
#define MT6331_PMIC_RG_AUDACCDETSWCTRL_MASK                   0x7
#define MT6331_PMIC_RG_AUDACCDETSWCTRL_SHIFT                  4
#define MT6331_PMIC_RG_AUDACCDETMICBIAS1PULLLOW_MASK          0x1
#define MT6331_PMIC_RG_AUDACCDETMICBIAS1PULLLOW_SHIFT         7
#define MT6331_PMIC_RG_AUDACCDETTVDET_MASK                    0x1
#define MT6331_PMIC_RG_AUDACCDETTVDET_SHIFT                   8
#define MT6331_PMIC_RG_AUDACCDETVIN1PULLLOW_MASK              0x1
#define MT6331_PMIC_RG_AUDACCDETVIN1PULLLOW_SHIFT             9
#define MT6331_PMIC_AUDACCDETAUXADCSWCTRL_MASK                0x1
#define MT6331_PMIC_AUDACCDETAUXADCSWCTRL_SHIFT               10
#define MT6331_PMIC_AUDACCDETAUXADCSWCTRL_SEL_MASK            0x1
#define MT6331_PMIC_AUDACCDETAUXADCSWCTRL_SEL_SHIFT           11
#define MT6331_PMIC_RG_AUDACCDETRSV_MASK                      0x7
#define MT6331_PMIC_RG_AUDACCDETRSV_SHIFT                     13
#define MT6331_PMIC_ACCDET_EN_MASK                            0x1
#define MT6331_PMIC_ACCDET_EN_SHIFT                           0
#define MT6331_PMIC_ACCDET_SEQ_INIT_MASK                      0x1
#define MT6331_PMIC_ACCDET_SEQ_INIT_SHIFT                     1
#define MT6331_PMIC_ACCDET_NEGVDET_EN_MASK                    0x1
#define MT6331_PMIC_ACCDET_NEGVDET_EN_SHIFT                   2
#define MT6331_PMIC_ACCDET_EINTDET_EN_MASK                    0x1
#define MT6331_PMIC_ACCDET_EINTDET_EN_SHIFT                   3
#define MT6331_PMIC_ACCDET_EINT_SEQ_INIT_MASK                 0x1
#define MT6331_PMIC_ACCDET_EINT_SEQ_INIT_SHIFT                4
#define MT6331_PMIC_ACCDET_CMP_PWM_EN_MASK                    0x1
#define MT6331_PMIC_ACCDET_CMP_PWM_EN_SHIFT                   0
#define MT6331_PMIC_ACCDET_VTH_PWM_EN_MASK                    0x1
#define MT6331_PMIC_ACCDET_VTH_PWM_EN_SHIFT                   1
#define MT6331_PMIC_ACCDET_MBIAS_PWM_EN_MASK                  0x1
#define MT6331_PMIC_ACCDET_MBIAS_PWM_EN_SHIFT                 2
#define MT6331_PMIC_ACCDET_EINT_PWM_EN_MASK                   0x1
#define MT6331_PMIC_ACCDET_EINT_PWM_EN_SHIFT                  3
#define MT6331_PMIC_ACCDET_CMP_PWM_IDLE_MASK                  0x1
#define MT6331_PMIC_ACCDET_CMP_PWM_IDLE_SHIFT                 4
#define MT6331_PMIC_ACCDET_VTH_PWM_IDLE_MASK                  0x1
#define MT6331_PMIC_ACCDET_VTH_PWM_IDLE_SHIFT                 5
#define MT6331_PMIC_ACCDET_MBIAS_PWM_IDLE_MASK                0x1
#define MT6331_PMIC_ACCDET_MBIAS_PWM_IDLE_SHIFT               6
#define MT6331_PMIC_ACCDET_EINT_PWM_IDLE_MASK                 0x1
#define MT6331_PMIC_ACCDET_EINT_PWM_IDLE_SHIFT                7
#define MT6331_PMIC_ACCDET_PWM_WIDTH_MASK                     0xFFFF
#define MT6331_PMIC_ACCDET_PWM_WIDTH_SHIFT                    0
#define MT6331_PMIC_ACCDET_PWM_THRESH_MASK                    0xFFFF
#define MT6331_PMIC_ACCDET_PWM_THRESH_SHIFT                   0
#define MT6331_PMIC_ACCDET_RISE_DELAY_MASK                    0x7FFF
#define MT6331_PMIC_ACCDET_RISE_DELAY_SHIFT                   0
#define MT6331_PMIC_ACCDET_FALL_DELAY_MASK                    0x1
#define MT6331_PMIC_ACCDET_FALL_DELAY_SHIFT                   15
#define MT6331_PMIC_ACCDET_DEBOUNCE0_MASK                     0xFFFF
#define MT6331_PMIC_ACCDET_DEBOUNCE0_SHIFT                    0
#define MT6331_PMIC_ACCDET_DEBOUNCE1_MASK                     0xFFFF
#define MT6331_PMIC_ACCDET_DEBOUNCE1_SHIFT                    0
#define MT6331_PMIC_ACCDET_DEBOUNCE2_MASK                     0xFFFF
#define MT6331_PMIC_ACCDET_DEBOUNCE2_SHIFT                    0
#define MT6331_PMIC_ACCDET_DEBOUNCE3_MASK                     0xFFFF
#define MT6331_PMIC_ACCDET_DEBOUNCE3_SHIFT                    0
#define MT6331_PMIC_ACCDET_DEBOUNCE4_MASK                     0xFFFF
#define MT6331_PMIC_ACCDET_DEBOUNCE4_SHIFT                    0
#define MT6331_PMIC_ACCDET_IVAL_CUR_IN_MASK                   0x3
#define MT6331_PMIC_ACCDET_IVAL_CUR_IN_SHIFT                  0
#define MT6331_PMIC_ACCDET_EINT_IVAL_CUR_IN_MASK              0x1
#define MT6331_PMIC_ACCDET_EINT_IVAL_CUR_IN_SHIFT             2
#define MT6331_PMIC_ACCDET_IVAL_SAM_IN_MASK                   0x3
#define MT6331_PMIC_ACCDET_IVAL_SAM_IN_SHIFT                  4
#define MT6331_PMIC_ACCDET_EINT_IVAL_SAM_IN_MASK              0x1
#define MT6331_PMIC_ACCDET_EINT_IVAL_SAM_IN_SHIFT             6
#define MT6331_PMIC_ACCDET_IVAL_MEM_IN_MASK                   0x3
#define MT6331_PMIC_ACCDET_IVAL_MEM_IN_SHIFT                  8
#define MT6331_PMIC_ACCDET_EINT_IVAL_MEM_IN_MASK              0x1
#define MT6331_PMIC_ACCDET_EINT_IVAL_MEM_IN_SHIFT             10
#define MT6331_PMIC_ACCDET_EINT_IVAL_SEL_MASK                 0x1
#define MT6331_PMIC_ACCDET_EINT_IVAL_SEL_SHIFT                14
#define MT6331_PMIC_ACCDET_IVAL_SEL_MASK                      0x1
#define MT6331_PMIC_ACCDET_IVAL_SEL_SHIFT                     15
#define MT6331_PMIC_ACCDET_IRQ_MASK                           0x1
#define MT6331_PMIC_ACCDET_IRQ_SHIFT                          0
#define MT6331_PMIC_ACCDET_NEGV_IRQ_MASK                      0x1
#define MT6331_PMIC_ACCDET_NEGV_IRQ_SHIFT                     1
#define MT6331_PMIC_ACCDET_EINT_IRQ_MASK                      0x1
#define MT6331_PMIC_ACCDET_EINT_IRQ_SHIFT                     2
#define MT6331_PMIC_ACCDET_IRQ_CLR_MASK                       0x1
#define MT6331_PMIC_ACCDET_IRQ_CLR_SHIFT                      8
#define MT6331_PMIC_ACCDET_NEGV_IRQ_CLR_MASK                  0x1
#define MT6331_PMIC_ACCDET_NEGV_IRQ_CLR_SHIFT                 9
#define MT6331_PMIC_ACCDET_EINT_IRQ_CLR_MASK                  0x1
#define MT6331_PMIC_ACCDET_EINT_IRQ_CLR_SHIFT                 10
#define MT6331_PMIC_ACCDET_EINT_IRQ_POLARITY_MASK             0x1
#define MT6331_PMIC_ACCDET_EINT_IRQ_POLARITY_SHIFT            15
#define MT6331_PMIC_ACCDET_TEST_MODE0_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE0_SHIFT                   0
#define MT6331_PMIC_ACCDET_TEST_MODE1_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE1_SHIFT                   1
#define MT6331_PMIC_ACCDET_TEST_MODE2_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE2_SHIFT                   2
#define MT6331_PMIC_ACCDET_TEST_MODE3_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE3_SHIFT                   3
#define MT6331_PMIC_ACCDET_TEST_MODE4_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE4_SHIFT                   4
#define MT6331_PMIC_ACCDET_TEST_MODE5_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE5_SHIFT                   5
#define MT6331_PMIC_ACCDET_PWM_SEL_MASK                       0x3
#define MT6331_PMIC_ACCDET_PWM_SEL_SHIFT                      6
#define MT6331_PMIC_ACCDET_IN_SW_MASK                         0x3
#define MT6331_PMIC_ACCDET_IN_SW_SHIFT                        8
#define MT6331_PMIC_ACCDET_CMP_EN_SW_MASK                     0x1
#define MT6331_PMIC_ACCDET_CMP_EN_SW_SHIFT                    12
#define MT6331_PMIC_ACCDET_VTH_EN_SW_MASK                     0x1
#define MT6331_PMIC_ACCDET_VTH_EN_SW_SHIFT                    13
#define MT6331_PMIC_ACCDET_MBIAS_EN_SW_MASK                   0x1
#define MT6331_PMIC_ACCDET_MBIAS_EN_SW_SHIFT                  14
#define MT6331_PMIC_ACCDET_PWM_EN_SW_MASK                     0x1
#define MT6331_PMIC_ACCDET_PWM_EN_SW_SHIFT                    15
#define MT6331_PMIC_ACCDET_IN_MASK                            0x3
#define MT6331_PMIC_ACCDET_IN_SHIFT                           0
#define MT6331_PMIC_ACCDET_CUR_IN_MASK                        0x3
#define MT6331_PMIC_ACCDET_CUR_IN_SHIFT                       2
#define MT6331_PMIC_ACCDET_SAM_IN_MASK                        0x3
#define MT6331_PMIC_ACCDET_SAM_IN_SHIFT                       4
#define MT6331_PMIC_ACCDET_MEM_IN_MASK                        0x3
#define MT6331_PMIC_ACCDET_MEM_IN_SHIFT                       6
#define MT6331_PMIC_ACCDET_STATE_MASK                         0x7
#define MT6331_PMIC_ACCDET_STATE_SHIFT                        8
#define MT6331_PMIC_ACCDET_MBIAS_CLK_MASK                     0x1
#define MT6331_PMIC_ACCDET_MBIAS_CLK_SHIFT                    12
#define MT6331_PMIC_ACCDET_VTH_CLK_MASK                       0x1
#define MT6331_PMIC_ACCDET_VTH_CLK_SHIFT                      13
#define MT6331_PMIC_ACCDET_CMP_CLK_MASK                       0x1
#define MT6331_PMIC_ACCDET_CMP_CLK_SHIFT                      14
#define MT6331_PMIC_DA_AUDACCDETAUXADCSWCTRL_MASK             0x1
#define MT6331_PMIC_DA_AUDACCDETAUXADCSWCTRL_SHIFT            15
#define MT6331_PMIC_ACCDET_EINT_DEBOUNCE_MASK                 0x7
#define MT6331_PMIC_ACCDET_EINT_DEBOUNCE_SHIFT                4
#define MT6331_PMIC_ACCDET_EINT_PWM_THRESH_MASK               0x7
#define MT6331_PMIC_ACCDET_EINT_PWM_THRESH_SHIFT              8
#define MT6331_PMIC_ACCDET_EINT_PWM_WIDTH_MASK                0x3
#define MT6331_PMIC_ACCDET_EINT_PWM_WIDTH_SHIFT               12
#define MT6331_PMIC_ACCDET_NEGV_THRESH_MASK                   0x1F
#define MT6331_PMIC_ACCDET_NEGV_THRESH_SHIFT                  0
#define MT6331_PMIC_ACCDET_EINT_PWM_FALL_DELAY_MASK           0x1
#define MT6331_PMIC_ACCDET_EINT_PWM_FALL_DELAY_SHIFT          5
#define MT6331_PMIC_ACCDET_EINT_PWM_RISE_DELAY_MASK           0x3FF
#define MT6331_PMIC_ACCDET_EINT_PWM_RISE_DELAY_SHIFT          6
#define MT6331_PMIC_ACCDET_TEST_MODE13_MASK                   0x1
#define MT6331_PMIC_ACCDET_TEST_MODE13_SHIFT                  1
#define MT6331_PMIC_ACCDET_TEST_MODE12_MASK                   0x1
#define MT6331_PMIC_ACCDET_TEST_MODE12_SHIFT                  2
#define MT6331_PMIC_ACCDET_NVDETECTOUT_SW_MASK                0x1
#define MT6331_PMIC_ACCDET_NVDETECTOUT_SW_SHIFT               3
#define MT6331_PMIC_ACCDET_TEST_MODE11_MASK                   0x1
#define MT6331_PMIC_ACCDET_TEST_MODE11_SHIFT                  5
#define MT6331_PMIC_ACCDET_TEST_MODE10_MASK                   0x1
#define MT6331_PMIC_ACCDET_TEST_MODE10_SHIFT                  6
#define MT6331_PMIC_ACCDET_EINTCMPOUT_SW_MASK                 0x1
#define MT6331_PMIC_ACCDET_EINTCMPOUT_SW_SHIFT                7
#define MT6331_PMIC_ACCDET_TEST_MODE9_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE9_SHIFT                   9
#define MT6331_PMIC_ACCDET_TEST_MODE8_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE8_SHIFT                   10
#define MT6331_PMIC_ACCDET_AUXADC_CTRL_SW_MASK                0x1
#define MT6331_PMIC_ACCDET_AUXADC_CTRL_SW_SHIFT               11
#define MT6331_PMIC_ACCDET_TEST_MODE7_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE7_SHIFT                   13
#define MT6331_PMIC_ACCDET_TEST_MODE6_MASK                    0x1
#define MT6331_PMIC_ACCDET_TEST_MODE6_SHIFT                   14
#define MT6331_PMIC_ACCDET_EINTCMP_EN_SW_MASK                 0x1
#define MT6331_PMIC_ACCDET_EINTCMP_EN_SW_SHIFT                15
#define MT6331_PMIC_RG_SWBUFSWEN_MASK                         0x1
#define MT6331_PMIC_RG_SWBUFSWEN_SHIFT                        10
#define MT6331_PMIC_RG_SWBUFMODSEL_MASK                       0x1
#define MT6331_PMIC_RG_SWBUFMODSEL_SHIFT                      11
#define MT6331_PMIC_RG_NVDETVTH_MASK                          0x1
#define MT6331_PMIC_RG_NVDETVTH_SHIFT                         12
#define MT6331_PMIC_RG_NVDETCMPEN_MASK                        0x1
#define MT6331_PMIC_RG_NVDETCMPEN_SHIFT                       13
#define MT6331_PMIC_RG_EINTCONFIGACCDET_MASK                  0x1
#define MT6331_PMIC_RG_EINTCONFIGACCDET_SHIFT                 14
#define MT6331_PMIC_RG_EINTCOMPVTH_MASK                       0x1
#define MT6331_PMIC_RG_EINTCOMPVTH_SHIFT                      15
#define MT6331_PMIC_ACCDET_EINT_STATE_MASK                    0x7
#define MT6331_PMIC_ACCDET_EINT_STATE_SHIFT                   0
#define MT6331_PMIC_ACCDET_EINT_CUR_IN_MASK                   0x1
#define MT6331_PMIC_ACCDET_EINT_CUR_IN_SHIFT                  8
#define MT6331_PMIC_ACCDET_EINT_SAM_IN_MASK                   0x1
#define MT6331_PMIC_ACCDET_EINT_SAM_IN_SHIFT                  9
#define MT6331_PMIC_ACCDET_EINT_MEM_IN_MASK                   0x1
#define MT6331_PMIC_ACCDET_EINT_MEM_IN_SHIFT                  10
#define MT6331_PMIC_NVDETECTOUT_MASK                          0x1
#define MT6331_PMIC_NVDETECTOUT_SHIFT                         13
#define MT6331_PMIC_EINTCMPOUT_MASK                           0x1
#define MT6331_PMIC_EINTCMPOUT_SHIFT                          14
#define MT6331_PMIC_NI_EINTCMPEN_MASK                         0x1
#define MT6331_PMIC_NI_EINTCMPEN_SHIFT                        15
#define MT6331_PMIC_ACCDET_NEGV_COUNT_IN_MASK                 0x1F
#define MT6331_PMIC_ACCDET_NEGV_COUNT_IN_SHIFT                0
#define MT6331_PMIC_ACCDET_NEGV_COUNT_END_MASK                0x1
#define MT6331_PMIC_ACCDET_NEGV_COUNT_END_SHIFT               12
#define MT6331_PMIC_ACCDET_NEGV_MINU_MASK                     0x1
#define MT6331_PMIC_ACCDET_NEGV_MINU_SHIFT                    13
#define MT6331_PMIC_ACCDET_NEGV_ADD_MASK                      0x1
#define MT6331_PMIC_ACCDET_NEGV_ADD_SHIFT                     14
#define MT6331_PMIC_ACCDET_NEGV_CMP_MASK                      0x1
#define MT6331_PMIC_ACCDET_NEGV_CMP_SHIFT                     15
#define MT6331_PMIC_ACCDET_CUR_DEB_MASK                       0xFFFF
#define MT6331_PMIC_ACCDET_CUR_DEB_SHIFT                      0
#define MT6331_PMIC_ACCDET_EINT_CUR_DEB_MASK                  0x7FFF
#define MT6331_PMIC_ACCDET_EINT_CUR_DEB_SHIFT                 0
#define MT6331_PMIC_ACCDET_RSV_CON0_MASK                      0xFFFF
#define MT6331_PMIC_ACCDET_RSV_CON0_SHIFT                     0
#define MT6331_PMIC_ACCDET_RSV_CON1_MASK                      0xFFFF
#define MT6331_PMIC_ACCDET_RSV_CON1_SHIFT                     0


//MT6332
#define MT6332_PMIC_REG_BASE (0x8000)

#define MT6332_HWCID              ((UINT32)(MT6332_PMIC_REG_BASE+0x0000))
#define MT6332_SWCID              ((UINT32)(MT6332_PMIC_REG_BASE+0x0002))
#define MT6332_TOP_CON            ((UINT32)(MT6332_PMIC_REG_BASE+0x0004))
#define MT6332_DDR_VREF_AP_CON    ((UINT32)(MT6332_PMIC_REG_BASE+0x0006))
#define MT6332_DDR_VREF_DQ_CON    ((UINT32)(MT6332_PMIC_REG_BASE+0x0008))
#define MT6332_DDR_VREF_CA_CON    ((UINT32)(MT6332_PMIC_REG_BASE+0x000A))
#define MT6332_TEST_OUT           ((UINT32)(MT6332_PMIC_REG_BASE+0x000C))
#define MT6332_TEST_CON0          ((UINT32)(MT6332_PMIC_REG_BASE+0x000E))
#define MT6332_TEST_CON1          ((UINT32)(MT6332_PMIC_REG_BASE+0x0010))
#define MT6332_TESTMODE_SW        ((UINT32)(MT6332_PMIC_REG_BASE+0x0012))
#define MT6332_TESTMODE_ANA       ((UINT32)(MT6332_PMIC_REG_BASE+0x0014))
#define MT6332_TDSEL_CON          ((UINT32)(MT6332_PMIC_REG_BASE+0x0016))
#define MT6332_RDSEL_CON          ((UINT32)(MT6332_PMIC_REG_BASE+0x0018))
#define MT6332_SMT_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x001A))
#define MT6332_SMT_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x001C))
#define MT6332_DRV_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x001E))
#define MT6332_DRV_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x0020))
#define MT6332_DRV_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x0022))
#define MT6332_EN_STATUS0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0024))
#define MT6332_OCSTATUS0          ((UINT32)(MT6332_PMIC_REG_BASE+0x0026))
#define MT6332_TOP_STATUS         ((UINT32)(MT6332_PMIC_REG_BASE+0x0028))
#define MT6332_TOP_STATUS_SET     ((UINT32)(MT6332_PMIC_REG_BASE+0x002A))
#define MT6332_TOP_STATUS_CLR     ((UINT32)(MT6332_PMIC_REG_BASE+0x002C))
#define MT6332_FLASH_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x002E))
#define MT6332_FLASH_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0030))
#define MT6332_FLASH_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0032))
#define MT6332_CORE_CON0          ((UINT32)(MT6332_PMIC_REG_BASE+0x0034))
#define MT6332_CORE_CON1          ((UINT32)(MT6332_PMIC_REG_BASE+0x0036))
#define MT6332_CORE_CON2          ((UINT32)(MT6332_PMIC_REG_BASE+0x0038))
#define MT6332_CORE_CON3          ((UINT32)(MT6332_PMIC_REG_BASE+0x003A))
#define MT6332_CORE_CON4          ((UINT32)(MT6332_PMIC_REG_BASE+0x003C))
#define MT6332_CORE_CON5          ((UINT32)(MT6332_PMIC_REG_BASE+0x003E))
#define MT6332_CORE_CON6          ((UINT32)(MT6332_PMIC_REG_BASE+0x0040))
#define MT6332_CORE_CON7          ((UINT32)(MT6332_PMIC_REG_BASE+0x0042))
#define MT6332_CORE_CON8          ((UINT32)(MT6332_PMIC_REG_BASE+0x0044))
#define MT6332_CORE_CON9          ((UINT32)(MT6332_PMIC_REG_BASE+0x0046))
#define MT6332_CORE_CON10         ((UINT32)(MT6332_PMIC_REG_BASE+0x0048))
#define MT6332_CORE_CON11         ((UINT32)(MT6332_PMIC_REG_BASE+0x004A))
#define MT6332_CORE_CON12         ((UINT32)(MT6332_PMIC_REG_BASE+0x004C))
#define MT6332_CORE_CON13         ((UINT32)(MT6332_PMIC_REG_BASE+0x004E))
#define MT6332_CORE_CON14         ((UINT32)(MT6332_PMIC_REG_BASE+0x0050))
#define MT6332_CORE_CON15         ((UINT32)(MT6332_PMIC_REG_BASE+0x0052))
#define MT6332_STA_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x0054))
#define MT6332_STA_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x0056))
#define MT6332_STA_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x0058))
#define MT6332_STA_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x005A))
#define MT6332_STA_CON4           ((UINT32)(MT6332_PMIC_REG_BASE+0x005C))
#define MT6332_STA_CON5           ((UINT32)(MT6332_PMIC_REG_BASE+0x005E))
#define MT6332_STA_CON6           ((UINT32)(MT6332_PMIC_REG_BASE+0x0060))
#define MT6332_STA_CON7           ((UINT32)(MT6332_PMIC_REG_BASE+0x0062))
#define MT6332_CHR_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x0064))
#define MT6332_CHR_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x0066))
#define MT6332_CHR_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x0068))
#define MT6332_CHR_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x006A))
#define MT6332_CHR_CON4           ((UINT32)(MT6332_PMIC_REG_BASE+0x006C))
#define MT6332_CHR_CON5           ((UINT32)(MT6332_PMIC_REG_BASE+0x006E))
#define MT6332_CHR_CON6           ((UINT32)(MT6332_PMIC_REG_BASE+0x0070))
#define MT6332_CHR_CON7           ((UINT32)(MT6332_PMIC_REG_BASE+0x0072))
#define MT6332_CHR_CON8           ((UINT32)(MT6332_PMIC_REG_BASE+0x0074))
#define MT6332_CHR_CON9           ((UINT32)(MT6332_PMIC_REG_BASE+0x0076))
#define MT6332_CHR_CON10          ((UINT32)(MT6332_PMIC_REG_BASE+0x0078))
#define MT6332_CHR_CON11          ((UINT32)(MT6332_PMIC_REG_BASE+0x007A))
#define MT6332_CHR_CON12          ((UINT32)(MT6332_PMIC_REG_BASE+0x007C))
#define MT6332_CHR_CON13          ((UINT32)(MT6332_PMIC_REG_BASE+0x007E))
#define MT6332_CHR_CON14          ((UINT32)(MT6332_PMIC_REG_BASE+0x0080))
#define MT6332_CHR_CON15          ((UINT32)(MT6332_PMIC_REG_BASE+0x0082))
#define MT6332_BOOST_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0084))
#define MT6332_BOOST_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0086))
#define MT6332_BOOST_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0088))
#define MT6332_BOOST_CON3         ((UINT32)(MT6332_PMIC_REG_BASE+0x008A))
#define MT6332_BOOST_CON4         ((UINT32)(MT6332_PMIC_REG_BASE+0x008C))
#define MT6332_BOOST_CON5         ((UINT32)(MT6332_PMIC_REG_BASE+0x008E))
#define MT6332_BOOST_CON6         ((UINT32)(MT6332_PMIC_REG_BASE+0x0090))
#define MT6332_BOOST_CON7         ((UINT32)(MT6332_PMIC_REG_BASE+0x0092))
#define MT6332_TOP_CKPDN_CON0     ((UINT32)(MT6332_PMIC_REG_BASE+0x0094))
#define MT6332_TOP_CKPDN_CON0_SET ((UINT32)(MT6332_PMIC_REG_BASE+0x0096))
#define MT6332_TOP_CKPDN_CON0_CLR ((UINT32)(MT6332_PMIC_REG_BASE+0x0098))
#define MT6332_TOP_CKPDN_CON1     ((UINT32)(MT6332_PMIC_REG_BASE+0x009A))
#define MT6332_TOP_CKPDN_CON1_SET ((UINT32)(MT6332_PMIC_REG_BASE+0x009C))
#define MT6332_TOP_CKPDN_CON1_CLR ((UINT32)(MT6332_PMIC_REG_BASE+0x009E))
#define MT6332_TOP_CKPDN_CON2     ((UINT32)(MT6332_PMIC_REG_BASE+0x00A0))
#define MT6332_TOP_CKPDN_CON2_SET ((UINT32)(MT6332_PMIC_REG_BASE+0x00A2))
#define MT6332_TOP_CKPDN_CON2_CLR ((UINT32)(MT6332_PMIC_REG_BASE+0x00A4))
#define MT6332_TOP_CKSEL_CON0     ((UINT32)(MT6332_PMIC_REG_BASE+0x00A6))
#define MT6332_TOP_CKSEL_CON0_SET ((UINT32)(MT6332_PMIC_REG_BASE+0x00A8))
#define MT6332_TOP_CKSEL_CON0_CLR ((UINT32)(MT6332_PMIC_REG_BASE+0x00AA))
#define MT6332_TOP_CKSEL_CON1     ((UINT32)(MT6332_PMIC_REG_BASE+0x00AC))
#define MT6332_TOP_CKSEL_CON1_SET ((UINT32)(MT6332_PMIC_REG_BASE+0x00AE))
#define MT6332_TOP_CKSEL_CON1_CLR ((UINT32)(MT6332_PMIC_REG_BASE+0x00B0))
#define MT6332_TOP_CKHWEN_CON     ((UINT32)(MT6332_PMIC_REG_BASE+0x00B2))
#define MT6332_TOP_CKHWEN_CON_SET ((UINT32)(MT6332_PMIC_REG_BASE+0x00B4))
#define MT6332_TOP_CKHWEN_CON_CLR ((UINT32)(MT6332_PMIC_REG_BASE+0x00B6))
#define MT6332_TOP_CKTST_CON0     ((UINT32)(MT6332_PMIC_REG_BASE+0x00B8))
#define MT6332_TOP_CKTST_CON1     ((UINT32)(MT6332_PMIC_REG_BASE+0x00BA))
#define MT6332_TOP_RST_CON        ((UINT32)(MT6332_PMIC_REG_BASE+0x00BC))
#define MT6332_TOP_RST_CON_SET    ((UINT32)(MT6332_PMIC_REG_BASE+0x00BE))
#define MT6332_TOP_RST_CON_CLR    ((UINT32)(MT6332_PMIC_REG_BASE+0x00C0))
#define MT6332_TOP_RST_MISC       ((UINT32)(MT6332_PMIC_REG_BASE+0x00C2))
#define MT6332_TOP_RST_MISC_SET   ((UINT32)(MT6332_PMIC_REG_BASE+0x00C4))
#define MT6332_TOP_RST_MISC_CLR   ((UINT32)(MT6332_PMIC_REG_BASE+0x00C6))
#define MT6332_INT_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x00C8))
#define MT6332_INT_CON0_SET       ((UINT32)(MT6332_PMIC_REG_BASE+0x00CA))
#define MT6332_INT_CON0_CLR       ((UINT32)(MT6332_PMIC_REG_BASE+0x00CC))
#define MT6332_INT_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x00CE))
#define MT6332_INT_CON1_SET       ((UINT32)(MT6332_PMIC_REG_BASE+0x00D0))
#define MT6332_INT_CON1_CLR       ((UINT32)(MT6332_PMIC_REG_BASE+0x00D2))
#define MT6332_INT_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x00D4))
#define MT6332_INT_CON2_SET       ((UINT32)(MT6332_PMIC_REG_BASE+0x00D6))
#define MT6332_INT_CON2_CLR       ((UINT32)(MT6332_PMIC_REG_BASE+0x00D8))
#define MT6332_INT_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x00DA))
#define MT6332_INT_CON3_SET       ((UINT32)(MT6332_PMIC_REG_BASE+0x00DC))
#define MT6332_INT_CON3_CLR       ((UINT32)(MT6332_PMIC_REG_BASE+0x00DE))
#define MT6332_CHRWDT_CON0        ((UINT32)(MT6332_PMIC_REG_BASE+0x00E0))
#define MT6332_CHRWDT_STATUS0     ((UINT32)(MT6332_PMIC_REG_BASE+0x00E2))
#define MT6332_INT_STATUS0        ((UINT32)(MT6332_PMIC_REG_BASE+0x00E4))
#define MT6332_INT_STATUS1        ((UINT32)(MT6332_PMIC_REG_BASE+0x00E6))
#define MT6332_INT_STATUS2        ((UINT32)(MT6332_PMIC_REG_BASE+0x00E8))
#define MT6332_INT_STATUS3        ((UINT32)(MT6332_PMIC_REG_BASE+0x00EA))
#define MT6332_OC_GEAR_0          ((UINT32)(MT6332_PMIC_REG_BASE+0x00EC))
#define MT6332_OC_GEAR_1          ((UINT32)(MT6332_PMIC_REG_BASE+0x00EE))
#define MT6332_OC_GEAR_2          ((UINT32)(MT6332_PMIC_REG_BASE+0x00F0))
#define MT6332_INT_MISC_CON       ((UINT32)(MT6332_PMIC_REG_BASE+0x00F2))
#define MT6332_RG_SPI_CON         ((UINT32)(MT6332_PMIC_REG_BASE+0x00F4))
#define MT6332_DEW_DIO_EN         ((UINT32)(MT6332_PMIC_REG_BASE+0x00F6))
#define MT6332_DEW_READ_TEST      ((UINT32)(MT6332_PMIC_REG_BASE+0x00F8))
#define MT6332_DEW_WRITE_TEST     ((UINT32)(MT6332_PMIC_REG_BASE+0x00FA))
#define MT6332_DEW_CRC_SWRST      ((UINT32)(MT6332_PMIC_REG_BASE+0x00FC))
#define MT6332_DEW_CRC_EN         ((UINT32)(MT6332_PMIC_REG_BASE+0x00FE))
#define MT6332_DEW_CRC_VAL        ((UINT32)(MT6332_PMIC_REG_BASE+0x0100))
#define MT6332_DEW_DBG_MON_SEL    ((UINT32)(MT6332_PMIC_REG_BASE+0x0102))
#define MT6332_DEW_CIPHER_KEY_SEL ((UINT32)(MT6332_PMIC_REG_BASE+0x0104))
#define MT6332_DEW_CIPHER_IV_SEL  ((UINT32)(MT6332_PMIC_REG_BASE+0x0106))
#define MT6332_DEW_CIPHER_EN      ((UINT32)(MT6332_PMIC_REG_BASE+0x0108))
#define MT6332_DEW_CIPHER_RDY     ((UINT32)(MT6332_PMIC_REG_BASE+0x010A))
#define MT6332_DEW_CIPHER_MODE    ((UINT32)(MT6332_PMIC_REG_BASE+0x010C))
#define MT6332_DEW_CIPHER_SWRST   ((UINT32)(MT6332_PMIC_REG_BASE+0x010E))
#define MT6332_DEW_RDDMY_NO       ((UINT32)(MT6332_PMIC_REG_BASE+0x0110))
#define MT6332_INT_STA            ((UINT32)(MT6332_PMIC_REG_BASE+0x0112))
#define MT6332_BIF_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x0114))
#define MT6332_BIF_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x0116))
#define MT6332_BIF_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x0118))
#define MT6332_BIF_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x011A))
#define MT6332_BIF_CON4           ((UINT32)(MT6332_PMIC_REG_BASE+0x011C))
#define MT6332_BIF_CON5           ((UINT32)(MT6332_PMIC_REG_BASE+0x011E))
#define MT6332_BIF_CON6           ((UINT32)(MT6332_PMIC_REG_BASE+0x0120))
#define MT6332_BIF_CON7           ((UINT32)(MT6332_PMIC_REG_BASE+0x0122))
#define MT6332_BIF_CON8           ((UINT32)(MT6332_PMIC_REG_BASE+0x0124))
#define MT6332_BIF_CON9           ((UINT32)(MT6332_PMIC_REG_BASE+0x0126))
#define MT6332_BIF_CON10          ((UINT32)(MT6332_PMIC_REG_BASE+0x0128))
#define MT6332_BIF_CON11          ((UINT32)(MT6332_PMIC_REG_BASE+0x012A))
#define MT6332_BIF_CON12          ((UINT32)(MT6332_PMIC_REG_BASE+0x012C))
#define MT6332_BIF_CON13          ((UINT32)(MT6332_PMIC_REG_BASE+0x012E))
#define MT6332_BIF_CON14          ((UINT32)(MT6332_PMIC_REG_BASE+0x0130))
#define MT6332_BIF_CON15          ((UINT32)(MT6332_PMIC_REG_BASE+0x0132))
#define MT6332_BIF_CON16          ((UINT32)(MT6332_PMIC_REG_BASE+0x0134))
#define MT6332_BIF_CON17          ((UINT32)(MT6332_PMIC_REG_BASE+0x0136))
#define MT6332_BIF_CON18          ((UINT32)(MT6332_PMIC_REG_BASE+0x0138))
#define MT6332_BIF_CON19          ((UINT32)(MT6332_PMIC_REG_BASE+0x013A))
#define MT6332_BIF_CON20          ((UINT32)(MT6332_PMIC_REG_BASE+0x013C))
#define MT6332_BIF_CON21          ((UINT32)(MT6332_PMIC_REG_BASE+0x013E))
#define MT6332_BIF_CON22          ((UINT32)(MT6332_PMIC_REG_BASE+0x0140))
#define MT6332_BIF_CON23          ((UINT32)(MT6332_PMIC_REG_BASE+0x0142))
#define MT6332_BIF_CON24          ((UINT32)(MT6332_PMIC_REG_BASE+0x0144))
#define MT6332_BIF_CON25          ((UINT32)(MT6332_PMIC_REG_BASE+0x0146))
#define MT6332_BIF_CON26          ((UINT32)(MT6332_PMIC_REG_BASE+0x0148))
#define MT6332_BIF_CON27          ((UINT32)(MT6332_PMIC_REG_BASE+0x014A))
#define MT6332_BIF_CON28          ((UINT32)(MT6332_PMIC_REG_BASE+0x014C))
#define MT6332_BIF_CON29          ((UINT32)(MT6332_PMIC_REG_BASE+0x014E))
#define MT6332_BIF_CON30          ((UINT32)(MT6332_PMIC_REG_BASE+0x0150))
#define MT6332_BIF_CON31          ((UINT32)(MT6332_PMIC_REG_BASE+0x0152))
#define MT6332_BIF_CON32          ((UINT32)(MT6332_PMIC_REG_BASE+0x0154))
#define MT6332_BIF_CON33          ((UINT32)(MT6332_PMIC_REG_BASE+0x0156))
#define MT6332_BIF_CON34          ((UINT32)(MT6332_PMIC_REG_BASE+0x0158))
#define MT6332_BIF_CON35          ((UINT32)(MT6332_PMIC_REG_BASE+0x015A))
#define MT6332_BIF_CON36          ((UINT32)(MT6332_PMIC_REG_BASE+0x015C))
#define MT6332_BATON_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x015E))
#define MT6332_BIF_CON37          ((UINT32)(MT6332_PMIC_REG_BASE+0x0160))
#define MT6332_BIF_CON38          ((UINT32)(MT6332_PMIC_REG_BASE+0x0162))
#define MT6332_CHR_CON16          ((UINT32)(MT6332_PMIC_REG_BASE+0x0164))
#define MT6332_CHR_CON17          ((UINT32)(MT6332_PMIC_REG_BASE+0x0166))
#define MT6332_CHR_CON18          ((UINT32)(MT6332_PMIC_REG_BASE+0x0168))
#define MT6332_CHR_CON19          ((UINT32)(MT6332_PMIC_REG_BASE+0x016A))
#define MT6332_CHR_CON20          ((UINT32)(MT6332_PMIC_REG_BASE+0x016C))
#define MT6332_CHR_CON21          ((UINT32)(MT6332_PMIC_REG_BASE+0x016E))
#define MT6332_CHR_CON22          ((UINT32)(MT6332_PMIC_REG_BASE+0x0170))
#define MT6332_CHR_CON23          ((UINT32)(MT6332_PMIC_REG_BASE+0x0172))
#define MT6332_CHR_CON24          ((UINT32)(MT6332_PMIC_REG_BASE+0x0174))
#define MT6332_CHR_CON25          ((UINT32)(MT6332_PMIC_REG_BASE+0x0176))
#define MT6332_STA_CON8           ((UINT32)(MT6332_PMIC_REG_BASE+0x0178))
#define MT6332_BUCK_ALL_CON0      ((UINT32)(MT6332_PMIC_REG_BASE+0x0400))
#define MT6332_BUCK_ALL_CON1      ((UINT32)(MT6332_PMIC_REG_BASE+0x0402))
#define MT6332_BUCK_ALL_CON2      ((UINT32)(MT6332_PMIC_REG_BASE+0x0404))
#define MT6332_BUCK_ALL_CON3      ((UINT32)(MT6332_PMIC_REG_BASE+0x0406))
#define MT6332_BUCK_ALL_CON4      ((UINT32)(MT6332_PMIC_REG_BASE+0x0408))
#define MT6332_BUCK_ALL_CON5      ((UINT32)(MT6332_PMIC_REG_BASE+0x040A))
#define MT6332_BUCK_ALL_CON6      ((UINT32)(MT6332_PMIC_REG_BASE+0x040C))
#define MT6332_BUCK_ALL_CON7      ((UINT32)(MT6332_PMIC_REG_BASE+0x040E))
#define MT6332_BUCK_ALL_CON8      ((UINT32)(MT6332_PMIC_REG_BASE+0x0410))
#define MT6332_BUCK_ALL_CON9      ((UINT32)(MT6332_PMIC_REG_BASE+0x0412))
#define MT6332_BUCK_ALL_CON10     ((UINT32)(MT6332_PMIC_REG_BASE+0x0414))
#define MT6332_BUCK_ALL_CON11     ((UINT32)(MT6332_PMIC_REG_BASE+0x0416))
#define MT6332_BUCK_ALL_CON12     ((UINT32)(MT6332_PMIC_REG_BASE+0x0418))
#define MT6332_BUCK_ALL_CON13     ((UINT32)(MT6332_PMIC_REG_BASE+0x041A))
#define MT6332_BUCK_ALL_CON14     ((UINT32)(MT6332_PMIC_REG_BASE+0x041C))
#define MT6332_BUCK_ALL_CON15     ((UINT32)(MT6332_PMIC_REG_BASE+0x041E))
#define MT6332_BUCK_ALL_CON16     ((UINT32)(MT6332_PMIC_REG_BASE+0x0420))
#define MT6332_BUCK_ALL_CON17     ((UINT32)(MT6332_PMIC_REG_BASE+0x0422))
#define MT6332_BUCK_ALL_CON18     ((UINT32)(MT6332_PMIC_REG_BASE+0x0424))
#define MT6332_BUCK_ALL_CON19     ((UINT32)(MT6332_PMIC_REG_BASE+0x0426))
#define MT6332_BUCK_ALL_CON20     ((UINT32)(MT6332_PMIC_REG_BASE+0x0428))
#define MT6332_BUCK_ALL_CON21     ((UINT32)(MT6332_PMIC_REG_BASE+0x042A))
#define MT6332_BUCK_ALL_CON22     ((UINT32)(MT6332_PMIC_REG_BASE+0x042C))
#define MT6332_BUCK_ALL_CON23     ((UINT32)(MT6332_PMIC_REG_BASE+0x042E))
#define MT6332_BUCK_ALL_CON24     ((UINT32)(MT6332_PMIC_REG_BASE+0x0430))
#define MT6332_BUCK_ALL_CON25     ((UINT32)(MT6332_PMIC_REG_BASE+0x0432))
#define MT6332_BUCK_ALL_CON26     ((UINT32)(MT6332_PMIC_REG_BASE+0x0434))
#define MT6332_BUCK_ALL_CON27     ((UINT32)(MT6332_PMIC_REG_BASE+0x0436))
#define MT6332_VDRAM_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0438))
#define MT6332_VDRAM_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x043A))
#define MT6332_VDRAM_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x043C))
#define MT6332_VDRAM_CON3         ((UINT32)(MT6332_PMIC_REG_BASE+0x043E))
#define MT6332_VDRAM_CON4         ((UINT32)(MT6332_PMIC_REG_BASE+0x0440))
#define MT6332_VDRAM_CON5         ((UINT32)(MT6332_PMIC_REG_BASE+0x0442))
#define MT6332_VDRAM_CON6         ((UINT32)(MT6332_PMIC_REG_BASE+0x0444))
#define MT6332_VDRAM_CON7         ((UINT32)(MT6332_PMIC_REG_BASE+0x0446))
#define MT6332_VDRAM_CON8         ((UINT32)(MT6332_PMIC_REG_BASE+0x0448))
#define MT6332_VDRAM_CON9         ((UINT32)(MT6332_PMIC_REG_BASE+0x044A))
#define MT6332_VDRAM_CON10        ((UINT32)(MT6332_PMIC_REG_BASE+0x044C))
#define MT6332_VDRAM_CON11        ((UINT32)(MT6332_PMIC_REG_BASE+0x044E))
#define MT6332_VDRAM_CON12        ((UINT32)(MT6332_PMIC_REG_BASE+0x0450))
#define MT6332_VDRAM_CON13        ((UINT32)(MT6332_PMIC_REG_BASE+0x0452))
#define MT6332_VDRAM_CON14        ((UINT32)(MT6332_PMIC_REG_BASE+0x0454))
#define MT6332_VDRAM_CON15        ((UINT32)(MT6332_PMIC_REG_BASE+0x0456))
#define MT6332_VDRAM_CON16        ((UINT32)(MT6332_PMIC_REG_BASE+0x0458))
#define MT6332_VDRAM_CON17        ((UINT32)(MT6332_PMIC_REG_BASE+0x045A))
#define MT6332_VDRAM_CON18        ((UINT32)(MT6332_PMIC_REG_BASE+0x045C))
#define MT6332_VDRAM_CON19        ((UINT32)(MT6332_PMIC_REG_BASE+0x045E))
#define MT6332_VDRAM_CON20        ((UINT32)(MT6332_PMIC_REG_BASE+0x0460))
#define MT6332_VDRAM_CON21        ((UINT32)(MT6332_PMIC_REG_BASE+0x0462))
#define MT6332_VDVFS2_CON0        ((UINT32)(MT6332_PMIC_REG_BASE+0x0464))
#define MT6332_VDVFS2_CON1        ((UINT32)(MT6332_PMIC_REG_BASE+0x0466))
#define MT6332_VDVFS2_CON2        ((UINT32)(MT6332_PMIC_REG_BASE+0x0468))
#define MT6332_VDVFS2_CON3        ((UINT32)(MT6332_PMIC_REG_BASE+0x046A))
#define MT6332_VDVFS2_CON4        ((UINT32)(MT6332_PMIC_REG_BASE+0x046C))
#define MT6332_VDVFS2_CON5        ((UINT32)(MT6332_PMIC_REG_BASE+0x046E))
#define MT6332_VDVFS2_CON6        ((UINT32)(MT6332_PMIC_REG_BASE+0x0470))
#define MT6332_VDVFS2_CON7        ((UINT32)(MT6332_PMIC_REG_BASE+0x0472))
#define MT6332_VDVFS2_CON8        ((UINT32)(MT6332_PMIC_REG_BASE+0x0474))
#define MT6332_VDVFS2_CON9        ((UINT32)(MT6332_PMIC_REG_BASE+0x0476))
#define MT6332_VDVFS2_CON10       ((UINT32)(MT6332_PMIC_REG_BASE+0x0478))
#define MT6332_VDVFS2_CON11       ((UINT32)(MT6332_PMIC_REG_BASE+0x047A))
#define MT6332_VDVFS2_CON12       ((UINT32)(MT6332_PMIC_REG_BASE+0x047C))
#define MT6332_VDVFS2_CON13       ((UINT32)(MT6332_PMIC_REG_BASE+0x047E))
#define MT6332_VDVFS2_CON14       ((UINT32)(MT6332_PMIC_REG_BASE+0x0480))
#define MT6332_VDVFS2_CON15       ((UINT32)(MT6332_PMIC_REG_BASE+0x0482))
#define MT6332_VDVFS2_CON16       ((UINT32)(MT6332_PMIC_REG_BASE+0x0484))
#define MT6332_VDVFS2_CON17       ((UINT32)(MT6332_PMIC_REG_BASE+0x0486))
#define MT6332_VDVFS2_CON18       ((UINT32)(MT6332_PMIC_REG_BASE+0x0488))
#define MT6332_VDVFS2_CON19       ((UINT32)(MT6332_PMIC_REG_BASE+0x048A))
#define MT6332_VDVFS2_CON20       ((UINT32)(MT6332_PMIC_REG_BASE+0x048C))
#define MT6332_VDVFS2_CON21       ((UINT32)(MT6332_PMIC_REG_BASE+0x048E))
#define MT6332_VDVFS2_CON22       ((UINT32)(MT6332_PMIC_REG_BASE+0x0490))
#define MT6332_VDVFS2_CON23       ((UINT32)(MT6332_PMIC_REG_BASE+0x0492))
#define MT6332_VDVFS2_CON24       ((UINT32)(MT6332_PMIC_REG_BASE+0x0494))
#define MT6332_VDVFS2_CON25       ((UINT32)(MT6332_PMIC_REG_BASE+0x0496))
#define MT6332_VDVFS2_CON26       ((UINT32)(MT6332_PMIC_REG_BASE+0x0498))
#define MT6332_VDVFS2_CON27       ((UINT32)(MT6332_PMIC_REG_BASE+0x049A))
#define MT6332_VRF1_CON0          ((UINT32)(MT6332_PMIC_REG_BASE+0x049C))
#define MT6332_VRF1_CON1          ((UINT32)(MT6332_PMIC_REG_BASE+0x049E))
#define MT6332_VRF1_CON2          ((UINT32)(MT6332_PMIC_REG_BASE+0x04A0))
#define MT6332_VRF1_CON3          ((UINT32)(MT6332_PMIC_REG_BASE+0x04A2))
#define MT6332_VRF1_CON4          ((UINT32)(MT6332_PMIC_REG_BASE+0x04A4))
#define MT6332_VRF1_CON5          ((UINT32)(MT6332_PMIC_REG_BASE+0x04A6))
#define MT6332_VRF1_CON6          ((UINT32)(MT6332_PMIC_REG_BASE+0x04A8))
#define MT6332_VRF1_CON7          ((UINT32)(MT6332_PMIC_REG_BASE+0x04AA))
#define MT6332_VRF1_CON8          ((UINT32)(MT6332_PMIC_REG_BASE+0x04AC))
#define MT6332_VRF1_CON9          ((UINT32)(MT6332_PMIC_REG_BASE+0x04AE))
#define MT6332_VRF1_CON10         ((UINT32)(MT6332_PMIC_REG_BASE+0x04B0))
#define MT6332_VRF1_CON11         ((UINT32)(MT6332_PMIC_REG_BASE+0x04B2))
#define MT6332_VRF1_CON12         ((UINT32)(MT6332_PMIC_REG_BASE+0x04B4))
#define MT6332_VRF1_CON13         ((UINT32)(MT6332_PMIC_REG_BASE+0x04B6))
#define MT6332_VRF1_CON14         ((UINT32)(MT6332_PMIC_REG_BASE+0x04B8))
#define MT6332_VRF1_CON15         ((UINT32)(MT6332_PMIC_REG_BASE+0x04BA))
#define MT6332_VRF1_CON16         ((UINT32)(MT6332_PMIC_REG_BASE+0x04BC))
#define MT6332_VRF1_CON17         ((UINT32)(MT6332_PMIC_REG_BASE+0x04BE))
#define MT6332_VRF1_CON18         ((UINT32)(MT6332_PMIC_REG_BASE+0x04C0))
#define MT6332_VRF1_CON19         ((UINT32)(MT6332_PMIC_REG_BASE+0x04C2))
#define MT6332_VRF1_CON20         ((UINT32)(MT6332_PMIC_REG_BASE+0x04C4))
#define MT6332_VRF1_CON21         ((UINT32)(MT6332_PMIC_REG_BASE+0x04C6))
#define MT6332_VRF2_CON0          ((UINT32)(MT6332_PMIC_REG_BASE+0x04C8))
#define MT6332_VRF2_CON1          ((UINT32)(MT6332_PMIC_REG_BASE+0x04CA))
#define MT6332_VRF2_CON2          ((UINT32)(MT6332_PMIC_REG_BASE+0x04CC))
#define MT6332_VRF2_CON3          ((UINT32)(MT6332_PMIC_REG_BASE+0x04CE))
#define MT6332_VRF2_CON4          ((UINT32)(MT6332_PMIC_REG_BASE+0x04D0))
#define MT6332_VRF2_CON5          ((UINT32)(MT6332_PMIC_REG_BASE+0x04D2))
#define MT6332_VRF2_CON6          ((UINT32)(MT6332_PMIC_REG_BASE+0x04D4))
#define MT6332_VRF2_CON7          ((UINT32)(MT6332_PMIC_REG_BASE+0x04D6))
#define MT6332_VRF2_CON8          ((UINT32)(MT6332_PMIC_REG_BASE+0x04D8))
#define MT6332_VRF2_CON9          ((UINT32)(MT6332_PMIC_REG_BASE+0x04DA))
#define MT6332_VRF2_CON10         ((UINT32)(MT6332_PMIC_REG_BASE+0x04DC))
#define MT6332_VRF2_CON11         ((UINT32)(MT6332_PMIC_REG_BASE+0x04DE))
#define MT6332_VRF2_CON12         ((UINT32)(MT6332_PMIC_REG_BASE+0x04E0))
#define MT6332_VRF2_CON13         ((UINT32)(MT6332_PMIC_REG_BASE+0x04E2))
#define MT6332_VRF2_CON14         ((UINT32)(MT6332_PMIC_REG_BASE+0x04E4))
#define MT6332_VRF2_CON15         ((UINT32)(MT6332_PMIC_REG_BASE+0x04E6))
#define MT6332_VRF2_CON16         ((UINT32)(MT6332_PMIC_REG_BASE+0x04E8))
#define MT6332_VRF2_CON17         ((UINT32)(MT6332_PMIC_REG_BASE+0x04EA))
#define MT6332_VRF2_CON18         ((UINT32)(MT6332_PMIC_REG_BASE+0x04EC))
#define MT6332_VRF2_CON19         ((UINT32)(MT6332_PMIC_REG_BASE+0x04EE))
#define MT6332_VRF2_CON20         ((UINT32)(MT6332_PMIC_REG_BASE+0x04F0))
#define MT6332_VRF2_CON21         ((UINT32)(MT6332_PMIC_REG_BASE+0x04F2))
#define MT6332_VPA_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x04F4))
#define MT6332_VPA_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x04F6))
#define MT6332_VPA_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x04F8))
#define MT6332_VPA_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x04FC))
#define MT6332_VPA_CON4           ((UINT32)(MT6332_PMIC_REG_BASE+0x04FE))
#define MT6332_VPA_CON5           ((UINT32)(MT6332_PMIC_REG_BASE+0x0500))
#define MT6332_VPA_CON6           ((UINT32)(MT6332_PMIC_REG_BASE+0x0502))
#define MT6332_VPA_CON7           ((UINT32)(MT6332_PMIC_REG_BASE+0x0504))
#define MT6332_VPA_CON8           ((UINT32)(MT6332_PMIC_REG_BASE+0x0506))
#define MT6332_VPA_CON9           ((UINT32)(MT6332_PMIC_REG_BASE+0x0508))
#define MT6332_VPA_CON10          ((UINT32)(MT6332_PMIC_REG_BASE+0x050A))
#define MT6332_VPA_CON11          ((UINT32)(MT6332_PMIC_REG_BASE+0x050C))
#define MT6332_VPA_CON12          ((UINT32)(MT6332_PMIC_REG_BASE+0x050E))
#define MT6332_VPA_CON13          ((UINT32)(MT6332_PMIC_REG_BASE+0x0510))
#define MT6332_VPA_CON14          ((UINT32)(MT6332_PMIC_REG_BASE+0x0512))
#define MT6332_VPA_CON15          ((UINT32)(MT6332_PMIC_REG_BASE+0x0514))
#define MT6332_VPA_CON16          ((UINT32)(MT6332_PMIC_REG_BASE+0x0516))
#define MT6332_VPA_CON17          ((UINT32)(MT6332_PMIC_REG_BASE+0x0518))
#define MT6332_VPA_CON18          ((UINT32)(MT6332_PMIC_REG_BASE+0x051A))
#define MT6332_VPA_CON19          ((UINT32)(MT6332_PMIC_REG_BASE+0x051C))
#define MT6332_VPA_CON20          ((UINT32)(MT6332_PMIC_REG_BASE+0x051E))
#define MT6332_VPA_CON21          ((UINT32)(MT6332_PMIC_REG_BASE+0x0520))
#define MT6332_VPA_CON22          ((UINT32)(MT6332_PMIC_REG_BASE+0x0522))
#define MT6332_VPA_CON23          ((UINT32)(MT6332_PMIC_REG_BASE+0x0524))
#define MT6332_VPA_CON24          ((UINT32)(MT6332_PMIC_REG_BASE+0x0526))
#define MT6332_VPA_CON25          ((UINT32)(MT6332_PMIC_REG_BASE+0x0528))
#define MT6332_VSBST_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x052A))
#define MT6332_VSBST_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x052C))
#define MT6332_VSBST_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x052E))
#define MT6332_VSBST_CON3         ((UINT32)(MT6332_PMIC_REG_BASE+0x0530))
#define MT6332_VSBST_CON4         ((UINT32)(MT6332_PMIC_REG_BASE+0x0532))
#define MT6332_VSBST_CON5         ((UINT32)(MT6332_PMIC_REG_BASE+0x0534))
#define MT6332_VSBST_CON6         ((UINT32)(MT6332_PMIC_REG_BASE+0x0536))
#define MT6332_VSBST_CON7         ((UINT32)(MT6332_PMIC_REG_BASE+0x0538))
#define MT6332_VSBST_CON8         ((UINT32)(MT6332_PMIC_REG_BASE+0x053A))
#define MT6332_VSBST_CON9         ((UINT32)(MT6332_PMIC_REG_BASE+0x053C))
#define MT6332_VSBST_CON10        ((UINT32)(MT6332_PMIC_REG_BASE+0x053E))
#define MT6332_VSBST_CON11        ((UINT32)(MT6332_PMIC_REG_BASE+0x0540))
#define MT6332_VSBST_CON12        ((UINT32)(MT6332_PMIC_REG_BASE+0x0542))
#define MT6332_VSBST_CON13        ((UINT32)(MT6332_PMIC_REG_BASE+0x0544))
#define MT6332_VSBST_CON14        ((UINT32)(MT6332_PMIC_REG_BASE+0x0546))
#define MT6332_VSBST_CON15        ((UINT32)(MT6332_PMIC_REG_BASE+0x0548))
#define MT6332_VSBST_CON16        ((UINT32)(MT6332_PMIC_REG_BASE+0x054A))
#define MT6332_VSBST_CON17        ((UINT32)(MT6332_PMIC_REG_BASE+0x054C))
#define MT6332_VSBST_CON18        ((UINT32)(MT6332_PMIC_REG_BASE+0x054E))
#define MT6332_VSBST_CON19        ((UINT32)(MT6332_PMIC_REG_BASE+0x0550))
#define MT6332_VSBST_CON20        ((UINT32)(MT6332_PMIC_REG_BASE+0x0552))
#define MT6332_VSBST_CON21        ((UINT32)(MT6332_PMIC_REG_BASE+0x0554))
#define MT6332_BUCK_K_CON0        ((UINT32)(MT6332_PMIC_REG_BASE+0x0556))
#define MT6332_BUCK_K_CON1        ((UINT32)(MT6332_PMIC_REG_BASE+0x0558))
#define MT6332_BUCK_K_CON2        ((UINT32)(MT6332_PMIC_REG_BASE+0x055A))
#define MT6332_BUCK_K_CON3        ((UINT32)(MT6332_PMIC_REG_BASE+0x055C))
#define MT6332_BUCK_K_CON4        ((UINT32)(MT6332_PMIC_REG_BASE+0x055E))
#define MT6332_BUCK_K_CON5        ((UINT32)(MT6332_PMIC_REG_BASE+0x0560))
#define MT6332_AUXADC_ADC0        ((UINT32)(MT6332_PMIC_REG_BASE+0x0800))
#define MT6332_AUXADC_ADC1        ((UINT32)(MT6332_PMIC_REG_BASE+0x0802))
#define MT6332_AUXADC_ADC2        ((UINT32)(MT6332_PMIC_REG_BASE+0x0804))
#define MT6332_AUXADC_ADC3        ((UINT32)(MT6332_PMIC_REG_BASE+0x0806))
#define MT6332_AUXADC_ADC4        ((UINT32)(MT6332_PMIC_REG_BASE+0x0808))
#define MT6332_AUXADC_ADC5        ((UINT32)(MT6332_PMIC_REG_BASE+0x080A))
#define MT6332_AUXADC_ADC6        ((UINT32)(MT6332_PMIC_REG_BASE+0x080C))
#define MT6332_AUXADC_ADC7        ((UINT32)(MT6332_PMIC_REG_BASE+0x080E))
#define MT6332_AUXADC_ADC8        ((UINT32)(MT6332_PMIC_REG_BASE+0x0810))
#define MT6332_AUXADC_ADC9        ((UINT32)(MT6332_PMIC_REG_BASE+0x0812))
#define MT6332_AUXADC_ADC10       ((UINT32)(MT6332_PMIC_REG_BASE+0x0814))
#define MT6332_AUXADC_ADC11       ((UINT32)(MT6332_PMIC_REG_BASE+0x0816))
#define MT6332_AUXADC_ADC12       ((UINT32)(MT6332_PMIC_REG_BASE+0x0818))
#define MT6332_AUXADC_ADC13       ((UINT32)(MT6332_PMIC_REG_BASE+0x081A))
#define MT6332_AUXADC_ADC14       ((UINT32)(MT6332_PMIC_REG_BASE+0x081C))
#define MT6332_AUXADC_ADC15       ((UINT32)(MT6332_PMIC_REG_BASE+0x081E))
#define MT6332_AUXADC_ADC16       ((UINT32)(MT6332_PMIC_REG_BASE+0x0820))
#define MT6332_AUXADC_ADC17       ((UINT32)(MT6332_PMIC_REG_BASE+0x0822))
#define MT6332_AUXADC_ADC18       ((UINT32)(MT6332_PMIC_REG_BASE+0x0824))
#define MT6332_AUXADC_ADC19       ((UINT32)(MT6332_PMIC_REG_BASE+0x0826))
#define MT6332_AUXADC_ADC20       ((UINT32)(MT6332_PMIC_REG_BASE+0x0828))
#define MT6332_AUXADC_ADC21       ((UINT32)(MT6332_PMIC_REG_BASE+0x082A))
#define MT6332_AUXADC_ADC22       ((UINT32)(MT6332_PMIC_REG_BASE+0x082C))
#define MT6332_AUXADC_ADC23       ((UINT32)(MT6332_PMIC_REG_BASE+0x082E))
#define MT6332_AUXADC_ADC24       ((UINT32)(MT6332_PMIC_REG_BASE+0x0830))
#define MT6332_AUXADC_ADC25       ((UINT32)(MT6332_PMIC_REG_BASE+0x0832))
#define MT6332_AUXADC_ADC26       ((UINT32)(MT6332_PMIC_REG_BASE+0x0834))
#define MT6332_AUXADC_ADC27       ((UINT32)(MT6332_PMIC_REG_BASE+0x0836))
#define MT6332_AUXADC_ADC28       ((UINT32)(MT6332_PMIC_REG_BASE+0x0838))
#define MT6332_AUXADC_ADC29       ((UINT32)(MT6332_PMIC_REG_BASE+0x083A))
#define MT6332_AUXADC_ADC30       ((UINT32)(MT6332_PMIC_REG_BASE+0x083C))
#define MT6332_AUXADC_ADC31       ((UINT32)(MT6332_PMIC_REG_BASE+0x083E))
#define MT6332_AUXADC_ADC32       ((UINT32)(MT6332_PMIC_REG_BASE+0x0840))
#define MT6332_AUXADC_ADC33       ((UINT32)(MT6332_PMIC_REG_BASE+0x0842))
#define MT6332_AUXADC_ADC34       ((UINT32)(MT6332_PMIC_REG_BASE+0x0844))
#define MT6332_AUXADC_ADC35       ((UINT32)(MT6332_PMIC_REG_BASE+0x0846))
#define MT6332_AUXADC_ADC36       ((UINT32)(MT6332_PMIC_REG_BASE+0x0848))
#define MT6332_AUXADC_ADC37       ((UINT32)(MT6332_PMIC_REG_BASE+0x084A))
#define MT6332_AUXADC_ADC38       ((UINT32)(MT6332_PMIC_REG_BASE+0x084C))
#define MT6332_AUXADC_ADC39       ((UINT32)(MT6332_PMIC_REG_BASE+0x084E))
#define MT6332_AUXADC_ADC40       ((UINT32)(MT6332_PMIC_REG_BASE+0x0850))
#define MT6332_AUXADC_ADC41       ((UINT32)(MT6332_PMIC_REG_BASE+0x0852))
#define MT6332_AUXADC_ADC42       ((UINT32)(MT6332_PMIC_REG_BASE+0x0854))
#define MT6332_AUXADC_ADC43       ((UINT32)(MT6332_PMIC_REG_BASE+0x0856))
#define MT6332_AUXADC_STA0        ((UINT32)(MT6332_PMIC_REG_BASE+0x0858))
#define MT6332_AUXADC_STA1        ((UINT32)(MT6332_PMIC_REG_BASE+0x085A))
#define MT6332_AUXADC_RQST0       ((UINT32)(MT6332_PMIC_REG_BASE+0x085C))
#define MT6332_AUXADC_RQST0_SET   ((UINT32)(MT6332_PMIC_REG_BASE+0x085E))
#define MT6332_AUXADC_RQST0_CLR   ((UINT32)(MT6332_PMIC_REG_BASE+0x0860))
#define MT6332_AUXADC_RQST1       ((UINT32)(MT6332_PMIC_REG_BASE+0x0862))
#define MT6332_AUXADC_RQST1_SET   ((UINT32)(MT6332_PMIC_REG_BASE+0x0864))
#define MT6332_AUXADC_RQST1_CLR   ((UINT32)(MT6332_PMIC_REG_BASE+0x0866))
#define MT6332_AUXADC_CON0        ((UINT32)(MT6332_PMIC_REG_BASE+0x0868))
#define MT6332_AUXADC_CON1        ((UINT32)(MT6332_PMIC_REG_BASE+0x086A))
#define MT6332_AUXADC_CON2        ((UINT32)(MT6332_PMIC_REG_BASE+0x086C))
#define MT6332_AUXADC_CON3        ((UINT32)(MT6332_PMIC_REG_BASE+0x086E))
#define MT6332_AUXADC_CON4        ((UINT32)(MT6332_PMIC_REG_BASE+0x0870))
#define MT6332_AUXADC_CON5        ((UINT32)(MT6332_PMIC_REG_BASE+0x0872))
#define MT6332_AUXADC_CON6        ((UINT32)(MT6332_PMIC_REG_BASE+0x0874))
#define MT6332_AUXADC_CON7        ((UINT32)(MT6332_PMIC_REG_BASE+0x0876))
#define MT6332_AUXADC_CON8        ((UINT32)(MT6332_PMIC_REG_BASE+0x0878))
#define MT6332_AUXADC_CON9        ((UINT32)(MT6332_PMIC_REG_BASE+0x087A))
#define MT6332_AUXADC_CON10       ((UINT32)(MT6332_PMIC_REG_BASE+0x087C))
#define MT6332_AUXADC_CON11       ((UINT32)(MT6332_PMIC_REG_BASE+0x087E))
#define MT6332_AUXADC_CON12       ((UINT32)(MT6332_PMIC_REG_BASE+0x0880))
#define MT6332_AUXADC_CON13       ((UINT32)(MT6332_PMIC_REG_BASE+0x0882))
#define MT6332_AUXADC_CON14       ((UINT32)(MT6332_PMIC_REG_BASE+0x0884))
#define MT6332_AUXADC_CON15       ((UINT32)(MT6332_PMIC_REG_BASE+0x0886))
#define MT6332_AUXADC_CON16       ((UINT32)(MT6332_PMIC_REG_BASE+0x0888))
#define MT6332_AUXADC_CON17       ((UINT32)(MT6332_PMIC_REG_BASE+0x088A))
#define MT6332_AUXADC_CON18       ((UINT32)(MT6332_PMIC_REG_BASE+0x088C))
#define MT6332_AUXADC_CON19       ((UINT32)(MT6332_PMIC_REG_BASE+0x088E))
#define MT6332_AUXADC_CON20       ((UINT32)(MT6332_PMIC_REG_BASE+0x0890))
#define MT6332_AUXADC_CON21       ((UINT32)(MT6332_PMIC_REG_BASE+0x0892))
#define MT6332_AUXADC_CON22       ((UINT32)(MT6332_PMIC_REG_BASE+0x0894))
#define MT6332_AUXADC_CON23       ((UINT32)(MT6332_PMIC_REG_BASE+0x0896))
#define MT6332_AUXADC_CON24       ((UINT32)(MT6332_PMIC_REG_BASE+0x0898))
#define MT6332_AUXADC_CON25       ((UINT32)(MT6332_PMIC_REG_BASE+0x089A))
#define MT6332_AUXADC_CON26       ((UINT32)(MT6332_PMIC_REG_BASE+0x089C))
#define MT6332_AUXADC_CON27       ((UINT32)(MT6332_PMIC_REG_BASE+0x089E))
#define MT6332_AUXADC_CON28       ((UINT32)(MT6332_PMIC_REG_BASE+0x08A0))
#define MT6332_AUXADC_CON29       ((UINT32)(MT6332_PMIC_REG_BASE+0x08A2))
#define MT6332_AUXADC_CON30       ((UINT32)(MT6332_PMIC_REG_BASE+0x08A4))
#define MT6332_AUXADC_CON31       ((UINT32)(MT6332_PMIC_REG_BASE+0x08A6))
#define MT6332_AUXADC_CON32       ((UINT32)(MT6332_PMIC_REG_BASE+0x08A8))
#define MT6332_AUXADC_CON33       ((UINT32)(MT6332_PMIC_REG_BASE+0x08AA))
#define MT6332_AUXADC_CON34       ((UINT32)(MT6332_PMIC_REG_BASE+0x08AC))
#define MT6332_AUXADC_CON35       ((UINT32)(MT6332_PMIC_REG_BASE+0x08AE))
#define MT6332_AUXADC_CON36       ((UINT32)(MT6332_PMIC_REG_BASE+0x08B0))
#define MT6332_AUXADC_CON37       ((UINT32)(MT6332_PMIC_REG_BASE+0x08B2))
#define MT6332_AUXADC_CON38       ((UINT32)(MT6332_PMIC_REG_BASE+0x08B4))
#define MT6332_AUXADC_CON39       ((UINT32)(MT6332_PMIC_REG_BASE+0x08B6))
#define MT6332_AUXADC_CON40       ((UINT32)(MT6332_PMIC_REG_BASE+0x08B8))
#define MT6332_AUXADC_CON41       ((UINT32)(MT6332_PMIC_REG_BASE+0x08BA))
#define MT6332_AUXADC_CON42       ((UINT32)(MT6332_PMIC_REG_BASE+0x08BC))
#define MT6332_AUXADC_CON43       ((UINT32)(MT6332_PMIC_REG_BASE+0x08BE))
#define MT6332_AUXADC_CON44       ((UINT32)(MT6332_PMIC_REG_BASE+0x08C0))
#define MT6332_AUXADC_CON45       ((UINT32)(MT6332_PMIC_REG_BASE+0x08C2))
#define MT6332_AUXADC_CON46       ((UINT32)(MT6332_PMIC_REG_BASE+0x08C4))
#define MT6332_AUXADC_CON47       ((UINT32)(MT6332_PMIC_REG_BASE+0x08C6))
#define MT6332_STRUP_CONA0        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C00))
#define MT6332_STRUP_CONA1        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C02))
#define MT6332_STRUP_CONA2        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C04))
#define MT6332_STRUP_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C06))
#define MT6332_STRUP_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C08))
#define MT6332_STRUP_CON3         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C0A))
#define MT6332_STRUP_CON4         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C0C))
#define MT6332_STRUP_CON5         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C0E))
#define MT6332_STRUP_CON6         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C10))
#define MT6332_STRUP_CON7         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C12))
#define MT6332_STRUP_CON8         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C14))
#define MT6332_STRUP_CON9         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C16))
#define MT6332_STRUP_CON10        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C18))
#define MT6332_STRUP_CON11        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C1A))
#define MT6332_STRUP_CON12        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C1C))
#define MT6332_STRUP_CON13        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C1E))
#define MT6332_STRUP_CON14        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C20))
#define MT6332_STRUP_CON15        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C22))
#define MT6332_STRUP_CON16        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C24))
#define MT6332_STRUP_CON17        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C26))
#define MT6332_FGADC_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C28))
#define MT6332_FGADC_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C2A))
#define MT6332_FGADC_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C2C))
#define MT6332_FGADC_CON3         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C2E))
#define MT6332_FGADC_CON4         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C30))
#define MT6332_FGADC_CON5         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C32))
#define MT6332_FGADC_CON6         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C34))
#define MT6332_FGADC_CON7         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C36))
#define MT6332_FGADC_CON8         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C38))
#define MT6332_FGADC_CON9         ((UINT32)(MT6332_PMIC_REG_BASE+0x0C3A))
#define MT6332_FGADC_CON10        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C3C))
#define MT6332_FGADC_CON11        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C3E))
#define MT6332_FGADC_CON12        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C40))
#define MT6332_FGADC_CON13        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C42))
#define MT6332_FGADC_CON14        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C44))
#define MT6332_FGADC_CON15        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C46))
#define MT6332_FGADC_CON16        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C48))
#define MT6332_FGADC_CON17        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C4A))
#define MT6332_FGADC_CON18        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C4C))
#define MT6332_FGADC_CON19        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C4E))
#define MT6332_FGADC_CON20        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C50))
#define MT6332_FGADC_CON21        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C52))
#define MT6332_FGADC_CON22        ((UINT32)(MT6332_PMIC_REG_BASE+0x0C54))
#define MT6332_OTP_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C56))
#define MT6332_OTP_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C58))
#define MT6332_OTP_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C5A))
#define MT6332_OTP_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C5C))
#define MT6332_OTP_CON4           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C5E))
#define MT6332_OTP_CON5           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C60))
#define MT6332_OTP_CON6           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C62))
#define MT6332_OTP_CON7           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C64))
#define MT6332_OTP_CON8           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C66))
#define MT6332_OTP_CON9           ((UINT32)(MT6332_PMIC_REG_BASE+0x0C68))
#define MT6332_OTP_CON10          ((UINT32)(MT6332_PMIC_REG_BASE+0x0C6A))
#define MT6332_OTP_CON11          ((UINT32)(MT6332_PMIC_REG_BASE+0x0C6C))
#define MT6332_OTP_CON12          ((UINT32)(MT6332_PMIC_REG_BASE+0x0C6E))
#define MT6332_OTP_CON13          ((UINT32)(MT6332_PMIC_REG_BASE+0x0C70))
#define MT6332_OTP_CON14          ((UINT32)(MT6332_PMIC_REG_BASE+0x0C72))
#define MT6332_OTP_DOUT_0_15      ((UINT32)(MT6332_PMIC_REG_BASE+0x0C74))
#define MT6332_OTP_DOUT_16_31     ((UINT32)(MT6332_PMIC_REG_BASE+0x0C76))
#define MT6332_OTP_DOUT_32_47     ((UINT32)(MT6332_PMIC_REG_BASE+0x0C78))
#define MT6332_OTP_DOUT_48_63     ((UINT32)(MT6332_PMIC_REG_BASE+0x0C7A))
#define MT6332_OTP_DOUT_64_79     ((UINT32)(MT6332_PMIC_REG_BASE+0x0C7C))
#define MT6332_OTP_DOUT_80_95     ((UINT32)(MT6332_PMIC_REG_BASE+0x0C7E))
#define MT6332_OTP_DOUT_96_111    ((UINT32)(MT6332_PMIC_REG_BASE+0x0C80))
#define MT6332_OTP_DOUT_112_127   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C82))
#define MT6332_OTP_DOUT_128_143   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C84))
#define MT6332_OTP_DOUT_144_159   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C86))
#define MT6332_OTP_DOUT_160_175   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C88))
#define MT6332_OTP_DOUT_176_191   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C8A))
#define MT6332_OTP_DOUT_192_207   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C8C))
#define MT6332_OTP_DOUT_208_223   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C8E))
#define MT6332_OTP_DOUT_224_239   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C90))
#define MT6332_OTP_DOUT_240_255   ((UINT32)(MT6332_PMIC_REG_BASE+0x0C92))
#define MT6332_OTP_VAL_0_15       ((UINT32)(MT6332_PMIC_REG_BASE+0x0C94))
#define MT6332_OTP_VAL_16_31      ((UINT32)(MT6332_PMIC_REG_BASE+0x0C96))
#define MT6332_OTP_VAL_32_47      ((UINT32)(MT6332_PMIC_REG_BASE+0x0C98))
#define MT6332_OTP_VAL_48_63      ((UINT32)(MT6332_PMIC_REG_BASE+0x0C9A))
#define MT6332_OTP_VAL_64_79      ((UINT32)(MT6332_PMIC_REG_BASE+0x0C9C))
#define MT6332_OTP_VAL_80_95      ((UINT32)(MT6332_PMIC_REG_BASE+0x0C9E))
#define MT6332_OTP_VAL_96_111     ((UINT32)(MT6332_PMIC_REG_BASE+0x0CA0))
#define MT6332_OTP_VAL_112_127    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CA2))
#define MT6332_OTP_VAL_128_143    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CA4))
#define MT6332_OTP_VAL_144_159    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CA6))
#define MT6332_OTP_VAL_160_175    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CA8))
#define MT6332_OTP_VAL_176_191    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CAA))
#define MT6332_OTP_VAL_192_207    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CAC))
#define MT6332_OTP_VAL_208_223    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CAE))
#define MT6332_OTP_VAL_224_239    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CB0))
#define MT6332_OTP_VAL_240_255    ((UINT32)(MT6332_PMIC_REG_BASE+0x0CB2))
#define MT6332_LDO_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CB4))
#define MT6332_LDO_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CB6))
#define MT6332_LDO_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CB8))
#define MT6332_LDO_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CBA))
#define MT6332_LDO_CON5           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CBC))
#define MT6332_LDO_CON6           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CBE))
#define MT6332_LDO_CON7           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CC0))
#define MT6332_LDO_CON8           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CC2))
#define MT6332_LDO_CON9           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CC4))
#define MT6332_LDO_CON10          ((UINT32)(MT6332_PMIC_REG_BASE+0x0CC6))
#define MT6332_LDO_CON11          ((UINT32)(MT6332_PMIC_REG_BASE+0x0CC8))
#define MT6332_LDO_CON12          ((UINT32)(MT6332_PMIC_REG_BASE+0x0CCA))
#define MT6332_LDO_CON13          ((UINT32)(MT6332_PMIC_REG_BASE+0x0CCC))
#define MT6332_FQMTR_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CCE))
#define MT6332_FQMTR_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CD0))
#define MT6332_FQMTR_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CD2))
#define MT6332_IWLED_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CD4))
#define MT6332_IWLED_DEG          ((UINT32)(MT6332_PMIC_REG_BASE+0x0CD6))
#define MT6332_IWLED_STATUS       ((UINT32)(MT6332_PMIC_REG_BASE+0x0CD8))
#define MT6332_IWLED_EN_CTRL      ((UINT32)(MT6332_PMIC_REG_BASE+0x0CDA))
#define MT6332_IWLED_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CDC))
#define MT6332_IWLED_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CDE))
#define MT6332_IWLED_TRIM0        ((UINT32)(MT6332_PMIC_REG_BASE+0x0CE0))
#define MT6332_IWLED_TRIM1        ((UINT32)(MT6332_PMIC_REG_BASE+0x0CE2))
#define MT6332_IWLED_CON3         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CE4))
#define MT6332_IWLED_CON4         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CE6))
#define MT6332_IWLED_CON5         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CE8))
#define MT6332_IWLED_CON6         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CEA))
#define MT6332_IWLED_CON7         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CEC))
#define MT6332_IWLED_CON8         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CEE))
#define MT6332_IWLED_CON9         ((UINT32)(MT6332_PMIC_REG_BASE+0x0CF0))
#define MT6332_SPK_CON0           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CF2))
#define MT6332_SPK_CON1           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CF4))
#define MT6332_SPK_CON2           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CF6))
#define MT6332_SPK_CON3           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CF8))
#define MT6332_SPK_CON4           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CFA))
#define MT6332_SPK_CON5           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CFC))
#define MT6332_SPK_CON6           ((UINT32)(MT6332_PMIC_REG_BASE+0x0CFE))
#define MT6332_SPK_CON7           ((UINT32)(MT6332_PMIC_REG_BASE+0x0D00))
#define MT6332_SPK_CON8           ((UINT32)(MT6332_PMIC_REG_BASE+0x0D02))
#define MT6332_SPK_CON9           ((UINT32)(MT6332_PMIC_REG_BASE+0x0D04))
#define MT6332_SPK_CON10          ((UINT32)(MT6332_PMIC_REG_BASE+0x0D06))
#define MT6332_SPK_CON11          ((UINT32)(MT6332_PMIC_REG_BASE+0x0D08))
#define MT6332_SPK_CON12          ((UINT32)(MT6332_PMIC_REG_BASE+0x0D0A))
#define MT6332_SPK_CON13          ((UINT32)(MT6332_PMIC_REG_BASE+0x0D0C))
#define MT6332_SPK_CON14          ((UINT32)(MT6332_PMIC_REG_BASE+0x0D0E))
#define MT6332_SPK_CON15          ((UINT32)(MT6332_PMIC_REG_BASE+0x0D10))
#define MT6332_SPK_CON16          ((UINT32)(MT6332_PMIC_REG_BASE+0x0D12))
#define MT6332_TESTI_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D14))
#define MT6332_TESTI_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D16))
#define MT6332_TESTI_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D18))
#define MT6332_TESTI_CON3         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D1A))
#define MT6332_TESTI_CON4         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D1C))
#define MT6332_TESTI_CON5         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D1E))
#define MT6332_TESTI_CON6         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D20))
#define MT6332_TESTI_MUX_CON0     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D22))
#define MT6332_TESTI_MUX_CON1     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D24))
#define MT6332_TESTI_MUX_CON2     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D26))
#define MT6332_TESTI_MUX_CON3     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D28))
#define MT6332_TESTI_MUX_CON4     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D2A))
#define MT6332_TESTI_MUX_CON5     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D2C))
#define MT6332_TESTI_MUX_CON6     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D2E))
#define MT6332_TESTO_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D30))
#define MT6332_TESTO_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D32))
#define MT6332_TEST_OMUX_CON0     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D34))
#define MT6332_TEST_OMUX_CON1     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D36))
#define MT6332_DEBUG_CON0         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D38))
#define MT6332_DEBUG_CON1         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D3A))
#define MT6332_DEBUG_CON2         ((UINT32)(MT6332_PMIC_REG_BASE+0x0D3C))
#define MT6332_FGADC_CON23        ((UINT32)(MT6332_PMIC_REG_BASE+0x0D3E))
#define MT6332_FGADC_CON24        ((UINT32)(MT6332_PMIC_REG_BASE+0x0D40))
#define MT6332_FGADC_CON25        ((UINT32)(MT6332_PMIC_REG_BASE+0x0D42))
#define MT6332_TOP_RST_STATUS     ((UINT32)(MT6332_PMIC_REG_BASE+0x0D44))
#define MT6332_TOP_RST_STATUS_SET ((UINT32)(MT6332_PMIC_REG_BASE+0x0D46))
#define MT6332_TOP_RST_STATUS_CLR ((UINT32)(MT6332_PMIC_REG_BASE+0x0D48))
#define MT6332_VDVFS2_CON28       ((UINT32)(MT6332_PMIC_REG_BASE+0x0D4A))
//mask is HEX;  shift is Integer
#define MT6332_PMIC_HWCID_MASK                              0xFFFF
#define MT6332_PMIC_HWCID_SHIFT                             0
#define MT6332_PMIC_SWCID_MASK                              0xFFFF
#define MT6332_PMIC_SWCID_SHIFT                             0
#define MT6332_PMIC_RG_SRCLKEN_IN1_EN_MASK                  0x1
#define MT6332_PMIC_RG_SRCLKEN_IN1_EN_SHIFT                 0
#define MT6332_PMIC_RG_SRCLKEN_IN2_EN_MASK                  0x1
#define MT6332_PMIC_RG_SRCLKEN_IN2_EN_SHIFT                 1
#define MT6332_PMIC_RG_OSC_SEL_MASK                         0x1
#define MT6332_PMIC_RG_OSC_SEL_SHIFT                        2
#define MT6332_PMIC_RG_LPDDR3_LP_EN_MASK                    0x1
#define MT6332_PMIC_RG_LPDDR3_LP_EN_SHIFT                   3
#define MT6332_PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK             0x1
#define MT6332_PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT            4
#define MT6332_PMIC_RG_SRCLKEN_IN2_HW_MODE_MASK             0x1
#define MT6332_PMIC_RG_SRCLKEN_IN2_HW_MODE_SHIFT            5
#define MT6332_PMIC_RG_OSC_SEL_HW_MODE_MASK                 0x1
#define MT6332_PMIC_RG_OSC_SEL_HW_MODE_SHIFT                6
#define MT6332_PMIC_RG_LPDDR3_LP_HW_MODE_MASK               0x1
#define MT6332_PMIC_RG_LPDDR3_LP_HW_MODE_SHIFT              7
#define MT6332_PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK              0x1
#define MT6332_PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT             8
#define MT6332_PMIC_RG_OSC_EN_AUTO_OFF_MASK                 0x1
#define MT6332_PMIC_RG_OSC_EN_AUTO_OFF_SHIFT                9
#define MT6332_PMIC_RG_EN_REF_AP_MASK                       0x1
#define MT6332_PMIC_RG_EN_REF_AP_SHIFT                      0
#define MT6332_PMIC_RG_DS_AP_MASK                           0x3
#define MT6332_PMIC_RG_DS_AP_SHIFT                          1
#define MT6332_PMIC_RG_REFTUNE_AP_MASK                      0x1F
#define MT6332_PMIC_RG_REFTUNE_AP_SHIFT                     3
#define MT6332_PMIC_RG_EN_REF_DQ_MASK                       0x1
#define MT6332_PMIC_RG_EN_REF_DQ_SHIFT                      0
#define MT6332_PMIC_RG_DS_DQ_MASK                           0x3
#define MT6332_PMIC_RG_DS_DQ_SHIFT                          1
#define MT6332_PMIC_RG_REFTUNE_DQ_MASK                      0x1F
#define MT6332_PMIC_RG_REFTUNE_DQ_SHIFT                     3
#define MT6332_PMIC_RG_EN_REF_CA_MASK                       0x1
#define MT6332_PMIC_RG_EN_REF_CA_SHIFT                      0
#define MT6332_PMIC_RG_DS_CA_MASK                           0x3
#define MT6332_PMIC_RG_DS_CA_SHIFT                          1
#define MT6332_PMIC_RG_REFTUNE_CA_MASK                      0x1F
#define MT6332_PMIC_RG_REFTUNE_CA_SHIFT                     3
#define MT6332_PMIC_TEST_OUT_MASK                           0xF
#define MT6332_PMIC_TEST_OUT_SHIFT                          0
#define MT6332_PMIC_RG_MON_FLAG_SEL_MASK                    0xFF
#define MT6332_PMIC_RG_MON_FLAG_SEL_SHIFT                   0
#define MT6332_PMIC_RG_MON_GRP_SEL_MASK                     0xF
#define MT6332_PMIC_RG_MON_GRP_SEL_SHIFT                    8
#define MT6332_PMIC_RG_TEST_SPK_PWM_MASK                    0x1
#define MT6332_PMIC_RG_TEST_SPK_PWM_SHIFT                   0
#define MT6332_PMIC_RG_TEST_SPK_MASK                        0x1
#define MT6332_PMIC_RG_TEST_SPK_SHIFT                       1
#define MT6332_PMIC_RG_TEST_STRUP_MASK                      0x1
#define MT6332_PMIC_RG_TEST_STRUP_SHIFT                     2
#define MT6332_PMIC_RG_EFUSE_MODE_MASK                      0x1
#define MT6332_PMIC_RG_EFUSE_MODE_SHIFT                     3
#define MT6332_PMIC_RG_NANDTREE_MODE_MASK                   0x1
#define MT6332_PMIC_RG_NANDTREE_MODE_SHIFT                  4
#define MT6332_PMIC_RG_TEST_AUXADC_MASK                     0x1
#define MT6332_PMIC_RG_TEST_AUXADC_SHIFT                    5
#define MT6332_PMIC_RG_TEST_CLASSD_MASK                     0x1
#define MT6332_PMIC_RG_TEST_CLASSD_SHIFT                    7
#define MT6332_PMIC_RG_TEST_DRIVER_MASK                     0x1
#define MT6332_PMIC_RG_TEST_DRIVER_SHIFT                    8
#define MT6332_PMIC_TESTMODE_SW_MASK                        0x1
#define MT6332_PMIC_TESTMODE_SW_SHIFT                       0
#define MT6332_PMIC_RG_ANA_TESTMODE_SEL_MASK                0xF
#define MT6332_PMIC_RG_ANA_TESTMODE_SEL_SHIFT               0
#define MT6332_PMIC_RG_ANA_TESTMODE_EN_MASK                 0x1
#define MT6332_PMIC_RG_ANA_TESTMODE_EN_SHIFT                4
#define MT6332_PMIC_RG_PMU_TDSEL_MASK                       0x1
#define MT6332_PMIC_RG_PMU_TDSEL_SHIFT                      0
#define MT6332_PMIC_RG_SPI_TDSEL_MASK                       0x1
#define MT6332_PMIC_RG_SPI_TDSEL_SHIFT                      1
#define MT6332_PMIC_RG_PMU_RDSEL_MASK                       0x1
#define MT6332_PMIC_RG_PMU_RDSEL_SHIFT                      0
#define MT6332_PMIC_RG_SPI_RDSEL_MASK                       0x1
#define MT6332_PMIC_RG_SPI_RDSEL_SHIFT                      1
#define MT6332_PMIC_RG_SMT_WDTRSTB_IN_MASK                  0x1
#define MT6332_PMIC_RG_SMT_WDTRSTB_IN_SHIFT                 0
#define MT6332_PMIC_RG_SMT_SRCLKEN_IN1_MASK                 0x1
#define MT6332_PMIC_RG_SMT_SRCLKEN_IN1_SHIFT                1
#define MT6332_PMIC_RG_SMT_SRCLKEN_IN2_MASK                 0x1
#define MT6332_PMIC_RG_SMT_SRCLKEN_IN2_SHIFT                2
#define MT6332_PMIC_RG_SMT_DRV_VBUS_MASK                    0x1
#define MT6332_PMIC_RG_SMT_DRV_VBUS_SHIFT                   3
#define MT6332_PMIC_RG_SMT_RTC_32K1V8_MASK                  0x1
#define MT6332_PMIC_RG_SMT_RTC_32K1V8_SHIFT                 4
#define MT6332_PMIC_RG_SMT_PWM_IN_MASK                      0x1
#define MT6332_PMIC_RG_SMT_PWM_IN_SHIFT                     5
#define MT6332_PMIC_RG_SMT_SPI_CLK_MASK                     0x1
#define MT6332_PMIC_RG_SMT_SPI_CLK_SHIFT                    0
#define MT6332_PMIC_RG_SMT_SPI_CSN_MASK                     0x1
#define MT6332_PMIC_RG_SMT_SPI_CSN_SHIFT                    1
#define MT6332_PMIC_RG_SMT_SPI_MOSI_MASK                    0x1
#define MT6332_PMIC_RG_SMT_SPI_MOSI_SHIFT                   2
#define MT6332_PMIC_RG_SMT_SPI_MISO_MASK                    0x1
#define MT6332_PMIC_RG_SMT_SPI_MISO_SHIFT                   3
#define MT6332_PMIC_RG_OCTL_SRCLKEN_IN1_MASK                0xF
#define MT6332_PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT               0
#define MT6332_PMIC_RG_OCTL_SRCLKEN_IN2_MASK                0xF
#define MT6332_PMIC_RG_OCTL_SRCLKEN_IN2_SHIFT               4
#define MT6332_PMIC_RG_OCTL_DRV_VBUS_MASK                   0xF
#define MT6332_PMIC_RG_OCTL_DRV_VBUS_SHIFT                  8
#define MT6332_PMIC_RG_OCTL_RTC_32K1V8_MASK                 0xF
#define MT6332_PMIC_RG_OCTL_RTC_32K1V8_SHIFT                12
#define MT6332_PMIC_RG_OCTL_PWM_IN_MASK                     0xF
#define MT6332_PMIC_RG_OCTL_PWM_IN_SHIFT                    0
#define MT6332_PMIC_RG_OCTL_SPI_CLK_MASK                    0xF
#define MT6332_PMIC_RG_OCTL_SPI_CLK_SHIFT                   0
#define MT6332_PMIC_RG_OCTL_SPI_CSN_MASK                    0xF
#define MT6332_PMIC_RG_OCTL_SPI_CSN_SHIFT                   4
#define MT6332_PMIC_RG_OCTL_SPI_MOSI_MASK                   0xF
#define MT6332_PMIC_RG_OCTL_SPI_MOSI_SHIFT                  8
#define MT6332_PMIC_RG_OCTL_SPI_MISO_MASK                   0xF
#define MT6332_PMIC_RG_OCTL_SPI_MISO_SHIFT                  12
#define MT6332_PMIC_EN_STATUS_VAUXB32_MASK                  0x1
#define MT6332_PMIC_EN_STATUS_VAUXB32_SHIFT                 0
#define MT6332_PMIC_EN_STATUS_VBIF28_MASK                   0x1
#define MT6332_PMIC_EN_STATUS_VBIF28_SHIFT                  1
#define MT6332_PMIC_EN_STATUS_VUSB33_MASK                   0x1
#define MT6332_PMIC_EN_STATUS_VUSB33_SHIFT                  2
#define MT6332_PMIC_EN_STATUS_VSRAM_DVFS2_MASK              0x1
#define MT6332_PMIC_EN_STATUS_VSRAM_DVFS2_SHIFT             3
#define MT6332_PMIC_EN_STATUS_VDRAM_MASK                    0x1
#define MT6332_PMIC_EN_STATUS_VDRAM_SHIFT                   6
#define MT6332_PMIC_EN_STATUS_VDVFS2_MASK                   0x1
#define MT6332_PMIC_EN_STATUS_VDVFS2_SHIFT                  7
#define MT6332_PMIC_EN_STATUS_VRF1_MASK                     0x1
#define MT6332_PMIC_EN_STATUS_VRF1_SHIFT                    8
#define MT6332_PMIC_EN_STATUS_VRF2_MASK                     0x1
#define MT6332_PMIC_EN_STATUS_VRF2_SHIFT                    9
#define MT6332_PMIC_EN_STATUS_VPA_MASK                      0x1
#define MT6332_PMIC_EN_STATUS_VPA_SHIFT                     10
#define MT6332_PMIC_EN_STATUS_VSBST_MASK                    0x1
#define MT6332_PMIC_EN_STATUS_VSBST_SHIFT                   11
#define MT6332_PMIC_OC_STATUS_VAUXB32_MASK                  0x1
#define MT6332_PMIC_OC_STATUS_VAUXB32_SHIFT                 0
#define MT6332_PMIC_OC_STATUS_VBIF28_MASK                   0x1
#define MT6332_PMIC_OC_STATUS_VBIF28_SHIFT                  1
#define MT6332_PMIC_OC_STATUS_VUSB33_MASK                   0x1
#define MT6332_PMIC_OC_STATUS_VUSB33_SHIFT                  2
#define MT6332_PMIC_OC_STATUS_VSRAM_DVFS2_MASK              0x1
#define MT6332_PMIC_OC_STATUS_VSRAM_DVFS2_SHIFT             3
#define MT6332_PMIC_NI_SPK_OC_DET_D_L_MASK                  0x1
#define MT6332_PMIC_NI_SPK_OC_DET_D_L_SHIFT                 4
#define MT6332_PMIC_NI_SPK_OC_DET_AB_L_MASK                 0x1
#define MT6332_PMIC_NI_SPK_OC_DET_AB_L_SHIFT                5
#define MT6332_PMIC_OC_STATUS_VDRAM_MASK                    0x1
#define MT6332_PMIC_OC_STATUS_VDRAM_SHIFT                   6
#define MT6332_PMIC_OC_STATUS_VDVFS2_MASK                   0x1
#define MT6332_PMIC_OC_STATUS_VDVFS2_SHIFT                  7
#define MT6332_PMIC_OC_STATUS_VRF1_MASK                     0x1
#define MT6332_PMIC_OC_STATUS_VRF1_SHIFT                    8
#define MT6332_PMIC_OC_STATUS_VRF2_MASK                     0x1
#define MT6332_PMIC_OC_STATUS_VRF2_SHIFT                    9
#define MT6332_PMIC_OC_STATUS_VPA_MASK                      0x1
#define MT6332_PMIC_OC_STATUS_VPA_SHIFT                     10
#define MT6332_PMIC_OC_STATUS_VSBST_MASK                    0x1
#define MT6332_PMIC_OC_STATUS_VSBST_SHIFT                   11
#define MT6332_PMIC_TOP_STATUS_MASK                         0xF
#define MT6332_PMIC_TOP_STATUS_SHIFT                        0
#define MT6332_PMIC_TOP_STATUS_SET_MASK                     0xF
#define MT6332_PMIC_TOP_STATUS_SET_SHIFT                    0
#define MT6332_PMIC_TOP_STATUS_CLR_MASK                     0xF
#define MT6332_PMIC_TOP_STATUS_CLR_SHIFT                    0
#define MT6332_PMIC_RG_TORCH1_DRV_EN_RSV_MASK               0x1
#define MT6332_PMIC_RG_TORCH1_DRV_EN_RSV_SHIFT              0
#define MT6332_PMIC_RG_TORCH2_DRV_EN_RSV_MASK               0x1
#define MT6332_PMIC_RG_TORCH2_DRV_EN_RSV_SHIFT              1
#define MT6332_PMIC_RG_TORCH1_TRIM_MASK                     0x1F
#define MT6332_PMIC_RG_TORCH1_TRIM_SHIFT                    2
#define MT6332_PMIC_RG_TORCH2_TRIM_MASK                     0x1F
#define MT6332_PMIC_RG_TORCH2_TRIM_SHIFT                    7
#define MT6332_PMIC_RG_TORCH_VCLAMP_SEL_MASK                0x3
#define MT6332_PMIC_RG_TORCH_VCLAMP_SEL_SHIFT               12
#define MT6332_PMIC_RG_FLASH1_DRV_EN_MASK                   0x1
#define MT6332_PMIC_RG_FLASH1_DRV_EN_SHIFT                  0
#define MT6332_PMIC_RG_FLASH2_DRV_EN_MASK                   0x1
#define MT6332_PMIC_RG_FLASH2_DRV_EN_SHIFT                  1
#define MT6332_PMIC_RG_FLASH1_TRIM_MASK                     0x1F
#define MT6332_PMIC_RG_FLASH1_TRIM_SHIFT                    2
#define MT6332_PMIC_RG_FLASH2_TRIM_MASK                     0x1F
#define MT6332_PMIC_RG_FLASH2_TRIM_SHIFT                    7
#define MT6332_PMIC_RG_FLASH_VCLAMP_SEL_MASK                0x3
#define MT6332_PMIC_RG_FLASH_VCLAMP_SEL_SHIFT               12
#define MT6332_PMIC_RG_FLASH1_OPEN_VTH_MASK                 0x3
#define MT6332_PMIC_RG_FLASH1_OPEN_VTH_SHIFT                0
#define MT6332_PMIC_RG_FLASH2_OPEN_VTH_MASK                 0x3
#define MT6332_PMIC_RG_FLASH2_OPEN_VTH_SHIFT                2
#define MT6332_PMIC_RG_BC12_VSRC_EN_MASK                    0x3
#define MT6332_PMIC_RG_BC12_VSRC_EN_SHIFT                   0
#define MT6332_PMIC_RG_BC12_VREF_VTH_MASK                   0x3
#define MT6332_PMIC_RG_BC12_VREF_VTH_SHIFT                  2
#define MT6332_PMIC_RG_BC12_IPU_EN_MASK                     0x3
#define MT6332_PMIC_RG_BC12_IPU_EN_SHIFT                    4
#define MT6332_PMIC_RG_BC12_IPD_EN_MASK                     0x3
#define MT6332_PMIC_RG_BC12_IPD_EN_SHIFT                    6
#define MT6332_PMIC_RG_BC12_CMP_EN_MASK                     0x3
#define MT6332_PMIC_RG_BC12_CMP_EN_SHIFT                    8
#define MT6332_PMIC_RG_BC12_BIAS_EN_MASK                    0x1
#define MT6332_PMIC_RG_BC12_BIAS_EN_SHIFT                   10
#define MT6332_PMIC_RG_BC12_BB_CTRL_MASK                    0x1
#define MT6332_PMIC_RG_BC12_BB_CTRL_SHIFT                   11
#define MT6332_PMIC_RG_ASW_MASK                             0x1
#define MT6332_PMIC_RG_ASW_SHIFT                            0
#define MT6332_PMIC_RG_BURSHTH_MASK                         0x3
#define MT6332_PMIC_RG_BURSHTH_SHIFT                        1
#define MT6332_PMIC_RG_BURSHTL_MASK                         0x3
#define MT6332_PMIC_RG_BURSHTL_SHIFT                        3
#define MT6332_PMIC_RG_CC_COMPCC_MASK                       0x7
#define MT6332_PMIC_RG_CC_COMPCC_SHIFT                      5
#define MT6332_PMIC_RG_CC_COMPRC_MASK                       0x7
#define MT6332_PMIC_RG_CC_COMPRC_SHIFT                      8
#define MT6332_PMIC_RG_CHGPREG_SEL_MASK                     0x3
#define MT6332_PMIC_RG_CHGPREG_SEL_SHIFT                    11
#define MT6332_PMIC_RG_CHR_FORCE_PWM_MASK                   0x1
#define MT6332_PMIC_RG_CHR_FORCE_PWM_SHIFT                  13
#define MT6332_PMIC_RG_CS_FEN_MASK                          0x1
#define MT6332_PMIC_RG_CS_FEN_SHIFT                         14
#define MT6332_PMIC_RG_CS_TRIM_MASK                         0x3F
#define MT6332_PMIC_RG_CS_TRIM_SHIFT                        0
#define MT6332_PMIC_RG_CS_VREFTRIM_MASK                     0x3F
#define MT6332_PMIC_RG_CS_VREFTRIM_SHIFT                    6
#define MT6332_PMIC_RG_CV_COMPCC_MASK                       0x7
#define MT6332_PMIC_RG_CV_COMPCC_SHIFT                      12
#define MT6332_PMIC_RG_CV_COMPRC_MASK                       0x7
#define MT6332_PMIC_RG_CV_COMPRC_SHIFT                      0
#define MT6332_PMIC_RG_FLASH_DRV_EN_MASK                    0x1
#define MT6332_PMIC_RG_FLASH_DRV_EN_SHIFT                   3
#define MT6332_PMIC_RG_FORCE_NON_OC_MASK                    0x1
#define MT6332_PMIC_RG_FORCE_NON_OC_SHIFT                   4
#define MT6332_PMIC_RG_FORCE_NON_OV_MASK                    0x1
#define MT6332_PMIC_RG_FORCE_NON_OV_SHIFT                   5
#define MT6332_PMIC_RG_FORCE_NON_SST_MASK                   0x1
#define MT6332_PMIC_RG_FORCE_NON_SST_SHIFT                  6
#define MT6332_PMIC_RG_FREQ_HALF_MASK                       0x1
#define MT6332_PMIC_RG_FREQ_HALF_SHIFT                      7
#define MT6332_PMIC_RG_GDRI_MINOFF_DIS_MASK                 0x1
#define MT6332_PMIC_RG_GDRI_MINOFF_DIS_SHIFT                8
#define MT6332_PMIC_RG_HFDET_EN_MASK                        0x1
#define MT6332_PMIC_RG_HFDET_EN_SHIFT                       9
#define MT6332_PMIC_RG_ICS_LOOP_MASK                        0x3
#define MT6332_PMIC_RG_ICS_LOOP_SHIFT                       10
#define MT6332_PMIC_RG_INOUT_CSREG_SEL_MASK                 0x1
#define MT6332_PMIC_RG_INOUT_CSREG_SEL_SHIFT                12
#define MT6332_PMIC_RG_ITERM_SEL_MASK                       0x7
#define MT6332_PMIC_RG_ITERM_SEL_SHIFT                      13
#define MT6332_PMIC_RG_M3_CP_CKSEL_MASK                     0x3
#define MT6332_PMIC_RG_M3_CP_CKSEL_SHIFT                    0
#define MT6332_PMIC_RG_M3_CP_VG_MASK                        0x3
#define MT6332_PMIC_RG_M3_CP_VG_SHIFT                       2
#define MT6332_PMIC_RG_M3_FCTRL_MASK                        0x1
#define MT6332_PMIC_RG_M3_FCTRL_SHIFT                       4
#define MT6332_PMIC_RG_M3_FEN_MASK                          0x1
#define MT6332_PMIC_RG_M3_FEN_SHIFT                         5
#define MT6332_PMIC_RG_M3_REF_EN_MASK                       0x1
#define MT6332_PMIC_RG_M3_REF_EN_SHIFT                      6
#define MT6332_PMIC_RG_M3_REF_OE_MASK                       0x1
#define MT6332_PMIC_RG_M3_REF_OE_SHIFT                      7
#define MT6332_PMIC_RG_OSC_TRIM_MASK                        0x3F
#define MT6332_PMIC_RG_OSC_TRIM_SHIFT                       8
#define MT6332_PMIC_RG_BOOST_CLK_SEL_MASK                   0x1
#define MT6332_PMIC_RG_BOOST_CLK_SEL_SHIFT                  14
#define MT6332_PMIC_RG_BOOST_CSA_SEL_MASK                   0x3
#define MT6332_PMIC_RG_BOOST_CSA_SEL_SHIFT                  0
#define MT6332_PMIC_RG_BOOST_CS_SLP_EN_MASK                 0x1
#define MT6332_PMIC_RG_BOOST_CS_SLP_EN_SHIFT                2
#define MT6332_PMIC_RG_BOOST_FPWM_MASK                      0x1
#define MT6332_PMIC_RG_BOOST_FPWM_SHIFT                     3
#define MT6332_PMIC_RG_BOOST_LVL_MASK                       0x7
#define MT6332_PMIC_RG_BOOST_LVL_SHIFT                      4
#define MT6332_PMIC_RG_BOOST_MAXDUTY_SEL_MASK               0x1
#define MT6332_PMIC_RG_BOOST_MAXDUTY_SEL_SHIFT              7
#define MT6332_PMIC_RG_BOOST_OCPLVL_MASK                    0x3
#define MT6332_PMIC_RG_BOOST_OCPLVL_SHIFT                   8
#define MT6332_PMIC_RG_BOOST_OCP_EN_MASK                    0x1
#define MT6332_PMIC_RG_BOOST_OCP_EN_SHIFT                   10
#define MT6332_PMIC_RG_BOOST_SLP_SEL_MASK                   0x3
#define MT6332_PMIC_RG_BOOST_SLP_SEL_SHIFT                  11
#define MT6332_PMIC_RG_RAMP_HALF_MASK                       0x1
#define MT6332_PMIC_RG_RAMP_HALF_SHIFT                      13
#define MT6332_PMIC_RG_SST_CURRENT_MASK                     0x1
#define MT6332_PMIC_RG_SST_CURRENT_SHIFT                    14
#define MT6332_PMIC_RG_SWCHR_ATEST_SEL_MASK                 0xF
#define MT6332_PMIC_RG_SWCHR_ATEST_SEL_SHIFT                0
#define MT6332_PMIC_RG_SWCHR_BOUNT_MASK                     0x1
#define MT6332_PMIC_RG_SWCHR_BOUNT_SHIFT                    4
#define MT6332_PMIC_RG_SWCHR_CHRINSLP_MASK                  0x3
#define MT6332_PMIC_RG_SWCHR_CHRINSLP_SHIFT                 5
#define MT6332_PMIC_RG_SWCHR_DTEST_SEL_MASK                 0xF
#define MT6332_PMIC_RG_SWCHR_DTEST_SEL_SHIFT                7
#define MT6332_PMIC_RG_SWCHR_TEST_EN_MASK                   0x1
#define MT6332_PMIC_RG_SWCHR_TEST_EN_SHIFT                  11
#define MT6332_PMIC_RG_SWCHR_VRAMPCC_MASK                   0x3
#define MT6332_PMIC_RG_SWCHR_VRAMPCC_SHIFT                  12
#define MT6332_PMIC_RG_SWCHR_VRAMPSLP_MASK                  0xF
#define MT6332_PMIC_RG_SWCHR_VRAMPSLP_SHIFT                 0
#define MT6332_PMIC_RG_SYS_VREFTRIM_MASK                    0x3F
#define MT6332_PMIC_RG_SYS_VREFTRIM_SHIFT                   4
#define MT6332_PMIC_RG_TRIM_IPRECC_MASK                     0x1F
#define MT6332_PMIC_RG_TRIM_IPRECC_SHIFT                    10
#define MT6332_PMIC_RG_ZXGM_TUNE_MASK                       0x3
#define MT6332_PMIC_RG_ZXGM_TUNE_SHIFT                      0
#define MT6332_PMIC_RG_ZX_TRIM_MASK                         0x3F
#define MT6332_PMIC_RG_ZX_TRIM_SHIFT                        2
#define MT6332_PMIC_RG_ZX_TRIM_BOOST_MASK                   0x7
#define MT6332_PMIC_RG_ZX_TRIM_BOOST_SHIFT                  8
#define MT6332_PMIC_RG_BUCK_NOVLP_MASK                      0x1
#define MT6332_PMIC_RG_BUCK_NOVLP_SHIFT                     11
#define MT6332_PMIC_RG_BUCK_NOVLP_PD_MASK                   0x1
#define MT6332_PMIC_RG_BUCK_NOVLP_PD_SHIFT                  12
#define MT6332_PMIC_RG_BOOST_FASTRAN_MASK                   0x1
#define MT6332_PMIC_RG_BOOST_FASTRAN_SHIFT                  13
#define MT6332_PMIC_RG_SWCHR_REV_MASK                       0xFFFF
#define MT6332_PMIC_RG_SWCHR_REV_SHIFT                      0
#define MT6332_PMIC_RG_M3_CS_TRIM_MASK                      0xFF
#define MT6332_PMIC_RG_M3_CS_TRIM_SHIFT                     0
#define MT6332_PMIC_RG_M3_CS_MODE_MASK                      0x1
#define MT6332_PMIC_RG_M3_CS_MODE_SHIFT                     8
#define MT6332_PMIC_RG_SWCHR_M3_REV_MASK                    0x3FF
#define MT6332_PMIC_RG_SWCHR_M3_REV_SHIFT                   0
#define MT6332_PMIC_RG_SWCHR_TREV_MASK                      0x3FF
#define MT6332_PMIC_RG_SWCHR_TREV_SHIFT                     0
#define MT6332_PMIC_RG_SWCHR_PPTRIM_MASK                    0x3F
#define MT6332_PMIC_RG_SWCHR_PPTRIM_SHIFT                   10
#define MT6332_PMIC_RG_CHR_EN_MASK                          0x1
#define MT6332_PMIC_RG_CHR_EN_SHIFT                         0
#define MT6332_PMIC_RG_SWCHR_ANA_TEST_MODE_MASK             0x1
#define MT6332_PMIC_RG_SWCHR_ANA_TEST_MODE_SHIFT            1
#define MT6332_PMIC_RG_BAT_OV_TRIM_MASK                     0x1F
#define MT6332_PMIC_RG_BAT_OV_TRIM_SHIFT                    2
#define MT6332_PMIC_RG_BOOST_FASTRAN_EN_MASK                0x1
#define MT6332_PMIC_RG_BOOST_FASTRAN_EN_SHIFT               7
#define MT6332_PMIC_RG_BOOST_COMPRES_MASK                   0x7
#define MT6332_PMIC_RG_BOOST_COMPRES_SHIFT                  8
#define MT6332_PMIC_RG_HFDET_LVL_MASK                       0x3
#define MT6332_PMIC_RG_HFDET_LVL_SHIFT                      11
#define MT6332_PMIC_RG_RAMP_CONSBIAS_EN_MASK                0x1
#define MT6332_PMIC_RG_RAMP_CONSBIAS_EN_SHIFT               13
#define MT6332_PMIC_RG_SWCHR_ADTEST_SEL_MASK                0x1
#define MT6332_PMIC_RG_SWCHR_ADTEST_SEL_SHIFT               14
#define MT6332_PMIC_RG_FORCE_NON_OC2_MASK                   0x1
#define MT6332_PMIC_RG_FORCE_NON_OC2_SHIFT                  15
#define MT6332_PMIC_RG_SWCHR_RCCOMP_TUNE_MASK               0xFF
#define MT6332_PMIC_RG_SWCHR_RCCOMP_TUNE_SHIFT              0
#define MT6332_PMIC_RG_SWCHR_CURRENT_TUNE_MASK              0xFF
#define MT6332_PMIC_RG_SWCHR_CURRENT_TUNE_SHIFT             8
#define MT6332_PMIC_RG_BUCK_VBTCHECK_PD_MASK                0x1
#define MT6332_PMIC_RG_BUCK_VBTCHECK_PD_SHIFT               0
#define MT6332_PMIC_RG_CBIAS_EXTR_SEL_MASK                  0x1
#define MT6332_PMIC_RG_CBIAS_EXTR_SEL_SHIFT                 1
#define MT6332_PMIC_RG_RCOMP_SEL_MASK                       0x1
#define MT6332_PMIC_RG_RCOMP_SEL_SHIFT                      2
#define MT6332_PMIC_RG_M3_FASTON_FEN_MASK                   0x1
#define MT6332_PMIC_RG_M3_FASTON_FEN_SHIFT                  3
#define MT6332_PMIC_RGS_BC12_CMP_OUT_MASK                   0x1
#define MT6332_PMIC_RGS_BC12_CMP_OUT_SHIFT                  0
#define MT6332_PMIC_RGS_ICH_LOW_FLAG_CHR_CORE_MASK          0x1
#define MT6332_PMIC_RGS_ICH_LOW_FLAG_CHR_CORE_SHIFT         1
#define MT6332_PMIC_RGS_ICH_OCH_FLAG_CHR_CORE_MASK          0x1
#define MT6332_PMIC_RGS_ICH_OCH_FLAG_CHR_CORE_SHIFT         2
#define MT6332_PMIC_RGS_M3_CP_RDY_MASK                      0x1
#define MT6332_PMIC_RGS_M3_CP_RDY_SHIFT                     3
#define MT6332_PMIC_RGS_SYS_CV_FLAG_CHR_CORE_MASK           0x1
#define MT6332_PMIC_RGS_SYS_CV_FLAG_CHR_CORE_SHIFT          4
#define MT6332_PMIC_RGS_CHRIN_GT_V6P0_MASK                  0x1
#define MT6332_PMIC_RGS_CHRIN_GT_V6P0_SHIFT                 5
#define MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_MASK              0x1
#define MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_SHIFT             6
#define MT6332_PMIC_RGS_BAT_GT_22_MASK                      0x1
#define MT6332_PMIC_RGS_BAT_GT_22_SHIFT                     7
#define MT6332_PMIC_RGS_BAT_GT_24_MASK                      0x1
#define MT6332_PMIC_RGS_BAT_GT_24_SHIFT                     8
#define MT6332_PMIC_RGS_BAT_GT_27_MASK                      0x1
#define MT6332_PMIC_RGS_BAT_GT_27_SHIFT                     9
#define MT6332_PMIC_RGS_BAT_GT_30_MASK                      0x1
#define MT6332_PMIC_RGS_BAT_GT_30_SHIFT                     10
#define MT6332_PMIC_RGS_BAT_GT_34_MASK                      0x1
#define MT6332_PMIC_RGS_BAT_GT_34_SHIFT                     11
#define MT6332_PMIC_RGS_BAT_GT_CV_MASK                      0x1
#define MT6332_PMIC_RGS_BAT_GT_CV_SHIFT                     12
#define MT6332_PMIC_RGS_CS_GT_34_MASK                       0x1
#define MT6332_PMIC_RGS_CS_GT_34_SHIFT                      13
#define MT6332_PMIC_RGS_CS_GT_22_MASK                       0x1
#define MT6332_PMIC_RGS_CS_GT_22_SHIFT                      14
#define MT6332_PMIC_RGS_VDRV_RDY_MASK                       0x1
#define MT6332_PMIC_RGS_VDRV_RDY_SHIFT                      15
#define MT6332_PMIC_RGS_TEMP_GT_150_MASK                    0x1
#define MT6332_PMIC_RGS_TEMP_GT_150_SHIFT                   0
#define MT6332_PMIC_RGS_TEMP_GT_120_MASK                    0x1
#define MT6332_PMIC_RGS_TEMP_GT_120_SHIFT                   1
#define MT6332_PMIC_RGS_CHR_GT_DPM_MASK                     0x1
#define MT6332_PMIC_RGS_CHR_GT_DPM_SHIFT                    2
#define MT6332_PMIC_RGS_OTG_CHR_GT_LV_MASK                  0x1
#define MT6332_PMIC_RGS_OTG_CHR_GT_LV_SHIFT                 3
#define MT6332_PMIC_RGS_OTG_CHR_GT_HV_MASK                  0x1
#define MT6332_PMIC_RGS_OTG_CHR_GT_HV_SHIFT                 4
#define MT6332_PMIC_RGS_FLASH1_VLED_GT_HV_MASK              0x1
#define MT6332_PMIC_RGS_FLASH1_VLED_GT_HV_SHIFT             5
#define MT6332_PMIC_RGS_FLASH1_VLED_GT_LV_MASK              0x1
#define MT6332_PMIC_RGS_FLASH1_VLED_GT_LV_SHIFT             6
#define MT6332_PMIC_RGS_FLASH2_VLED_GT_HV_MASK              0x1
#define MT6332_PMIC_RGS_FLASH2_VLED_GT_HV_SHIFT             7
#define MT6332_PMIC_RGS_FLASH2_VLED_GT_LV_MASK              0x1
#define MT6332_PMIC_RGS_FLASH2_VLED_GT_LV_SHIFT             8
#define MT6332_PMIC_RGS_BAT_OV_MASK                         0x1
#define MT6332_PMIC_RGS_BAT_OV_SHIFT                        9
#define MT6332_PMIC_RGS_BATON_HT_MASK                       0x1
#define MT6332_PMIC_RGS_BATON_HT_SHIFT                      10
#define MT6332_PMIC_RGS_SWCHR_BC12_CMP_OUT_MASK             0x1
#define MT6332_PMIC_RGS_SWCHR_BC12_CMP_OUT_SHIFT            11
#define MT6332_PMIC_RGS_CHR_STA_RSV_0_MASK                  0xF
#define MT6332_PMIC_RGS_CHR_STA_RSV_0_SHIFT                 12
#define MT6332_PMIC_RGS_DCIN_OC_MASK                        0x1
#define MT6332_PMIC_RGS_DCIN_OC_SHIFT                       0
#define MT6332_PMIC_RGS_OVP_DCIN_MASK                       0x1
#define MT6332_PMIC_RGS_OVP_DCIN_SHIFT                      1
#define MT6332_PMIC_RGS_OVP_USB_MASK                        0x1
#define MT6332_PMIC_RGS_OVP_USB_SHIFT                       2
#define MT6332_PMIC_RGS_USB_OC_MASK                         0x1
#define MT6332_PMIC_RGS_USB_OC_SHIFT                        3
#define MT6332_PMIC_RGS_UVP_DCIN_MASK                       0x1
#define MT6332_PMIC_RGS_UVP_DCIN_SHIFT                      4
#define MT6332_PMIC_RGS_UVP_USB_MASK                        0x1
#define MT6332_PMIC_RGS_UVP_USB_SHIFT                       5
#define MT6332_PMIC_RGS_CHR_STA_RSV_1_MASK                  0x3FF
#define MT6332_PMIC_RGS_CHR_STA_RSV_1_SHIFT                 6
#define MT6332_PMIC_RGS_CS_SEL_MASK                         0x1F
#define MT6332_PMIC_RGS_CS_SEL_SHIFT                        0
#define MT6332_PMIC_RGS_IPRECC_MASK                         0x3
#define MT6332_PMIC_RGS_IPRECC_SHIFT                        5
#define MT6332_PMIC_RGS_ICS_SETTING_MASK                    0x1F
#define MT6332_PMIC_RGS_ICS_SETTING_SHIFT                   8
#define MT6332_PMIC_RGS_SYSCV_COARSE_SEL_MASK               0x1F
#define MT6332_PMIC_RGS_SYSCV_COARSE_SEL_SHIFT              0
#define MT6332_PMIC_RGS_SYSCV_FINE_SEL_MASK                 0x7
#define MT6332_PMIC_RGS_SYSCV_FINE_SEL_SHIFT                5
#define MT6332_PMIC_RGS_M3_RTUNE_MASK                       0xFF
#define MT6332_PMIC_RGS_M3_RTUNE_SHIFT                      8
#define MT6332_PMIC_RGS_CV_MODE_MASK                        0x1
#define MT6332_PMIC_RGS_CV_MODE_SHIFT                       0
#define MT6332_PMIC_RGS_CHR_PLUG_IN_MASK                    0x1
#define MT6332_PMIC_RGS_CHR_PLUG_IN_SHIFT                   1
#define MT6332_PMIC_RGS_M3_EN_MASK                          0x1
#define MT6332_PMIC_RGS_M3_EN_SHIFT                         2
#define MT6332_PMIC_RGS_BOOST_EN_MASK                       0x1
#define MT6332_PMIC_RGS_BOOST_EN_SHIFT                      3
#define MT6332_PMIC_RGS_BOOST_MODE_MASK                     0x1
#define MT6332_PMIC_RGS_BOOST_MODE_SHIFT                    4
#define MT6332_PMIC_RGS_PRECC_EN_MASK                       0x1
#define MT6332_PMIC_RGS_PRECC_EN_SHIFT                      5
#define MT6332_PMIC_RGS_PWM_EN_MASK                         0x1
#define MT6332_PMIC_RGS_PWM_EN_SHIFT                        6
#define MT6332_PMIC_RGS_SWCHR_REF_OSC_EN_MASK               0x1
#define MT6332_PMIC_RGS_SWCHR_REF_OSC_EN_SHIFT              7
#define MT6332_PMIC_RGS_CSBAT_VSNS_MASK                     0x1
#define MT6332_PMIC_RGS_CSBAT_VSNS_SHIFT                    8
#define MT6332_PMIC_RGS_CHRINBAT_ISNS_MASK                  0x1
#define MT6332_PMIC_RGS_CHRINBAT_ISNS_SHIFT                 9
#define MT6332_PMIC_RGS_CHARGE_COMPLETE_DET_MASK            0x1
#define MT6332_PMIC_RGS_CHARGE_COMPLETE_DET_SHIFT           10
#define MT6332_PMIC_RGS_AUTO_RECHARGE_MASK                  0x1
#define MT6332_PMIC_RGS_AUTO_RECHARGE_SHIFT                 11
#define MT6332_PMIC_RGS_USB_SW_EN_MASK                      0x1
#define MT6332_PMIC_RGS_USB_SW_EN_SHIFT                     12
#define MT6332_PMIC_RGS_DCIN_SW_EN_MASK                     0x1
#define MT6332_PMIC_RGS_DCIN_SW_EN_SHIFT                    13
#define MT6332_PMIC_RGS_VIN_DPM_MODE_MASK                   0x1
#define MT6332_PMIC_RGS_VIN_DPM_MODE_SHIFT                  0
#define MT6332_PMIC_RGS_ADAPTIVE_CV_MODE_MASK               0x1
#define MT6332_PMIC_RGS_ADAPTIVE_CV_MODE_SHIFT              1
#define MT6332_PMIC_RGS_THERMAL_REG_MODE_MASK               0x1
#define MT6332_PMIC_RGS_THERMAL_REG_MODE_SHIFT              2
#define MT6332_PMIC_RGS_FLASH1_EN_TIMEOUT_MASK              0x1
#define MT6332_PMIC_RGS_FLASH1_EN_TIMEOUT_SHIFT             3
#define MT6332_PMIC_RGS_FLASH2_EN_TIMEOUT_MASK              0x1
#define MT6332_PMIC_RGS_FLASH2_EN_TIMEOUT_SHIFT             4
#define MT6332_PMIC_RGS_VLED1_SHORT_MASK                    0x1
#define MT6332_PMIC_RGS_VLED1_SHORT_SHIFT                   5
#define MT6332_PMIC_RGS_VLED2_SHORT_MASK                    0x1
#define MT6332_PMIC_RGS_VLED2_SHORT_SHIFT                   6
#define MT6332_PMIC_RGS_VLED1_OPEN_MASK                     0x1
#define MT6332_PMIC_RGS_VLED1_OPEN_SHIFT                    7
#define MT6332_PMIC_RGS_VLED2_OPEN_MASK                     0x1
#define MT6332_PMIC_RGS_VLED2_OPEN_SHIFT                    8
#define MT6332_PMIC_RGS_CHRIN_SHORT_MASK                    0x1
#define MT6332_PMIC_RGS_CHRIN_SHORT_SHIFT                   9
#define MT6332_PMIC_RGS_BOOST_M3_OC_MASK                    0x1
#define MT6332_PMIC_RGS_BOOST_M3_OC_SHIFT                   10
#define MT6332_PMIC_RGS_CHR_M3_OC_MASK                      0x1
#define MT6332_PMIC_RGS_CHR_M3_OC_SHIFT                     11
#define MT6332_PMIC_RGS_BOOST_THERMAL_MASK                  0x1
#define MT6332_PMIC_RGS_BOOST_THERMAL_SHIFT                 12
#define MT6332_PMIC_RGS_DRVCDT_SHORT_MASK                   0x1
#define MT6332_PMIC_RGS_DRVCDT_SHORT_SHIFT                  13
#define MT6332_PMIC_RGS_BOOST_PWRON_RDY_MASK                0x1
#define MT6332_PMIC_RGS_BOOST_PWRON_RDY_SHIFT               14
#define MT6332_PMIC_RGS_CHR_HV_DET_MASK                     0x1
#define MT6332_PMIC_RGS_CHR_HV_DET_SHIFT                    15
#define MT6332_PMIC_RGS_CHRWDT_FLAG_MASK                    0x1
#define MT6332_PMIC_RGS_CHRWDT_FLAG_SHIFT                   0
#define MT6332_PMIC_RGS_M3_RTUNE_EQ_MASK                    0x1
#define MT6332_PMIC_RGS_M3_RTUNE_EQ_SHIFT                   1
#define MT6332_PMIC_RGS_TEMP_GT_120_DB_MASK                 0x1
#define MT6332_PMIC_RGS_TEMP_GT_120_DB_SHIFT                2
#define MT6332_PMIC_RGS_TEMP_GT_150_DB_MASK                 0x1
#define MT6332_PMIC_RGS_TEMP_GT_150_DB_SHIFT                3
#define MT6332_PMIC_RGS_BATON_HT_DB_MASK                    0x1
#define MT6332_PMIC_RGS_BATON_HT_DB_SHIFT                   4
#define MT6332_PMIC_RGS_USBLDO_FORCE_EN_MASK                0x1
#define MT6332_PMIC_RGS_USBLDO_FORCE_EN_SHIFT               5
#define MT6332_PMIC_RGS_USBLDO_FORCE_STB_MASK               0x1
#define MT6332_PMIC_RGS_USBLDO_FORCE_STB_SHIFT              6
#define MT6332_PMIC_RGS_M3_EN_SWCHR_MASK                    0x1
#define MT6332_PMIC_RGS_M3_EN_SWCHR_SHIFT                   7
#define MT6332_PMIC_RGS_USB_IN_UV_DB_MASK                   0x1
#define MT6332_PMIC_RGS_USB_IN_UV_DB_SHIFT                  8
#define MT6332_PMIC_RGS_USB_IN_OV_DB_MASK                   0x1
#define MT6332_PMIC_RGS_USB_IN_OV_DB_SHIFT                  9
#define MT6332_PMIC_RGS_DC_IN_UV_DB_MASK                    0x1
#define MT6332_PMIC_RGS_DC_IN_UV_DB_SHIFT                   10
#define MT6332_PMIC_RGS_DC_IN_OV_DB_MASK                    0x1
#define MT6332_PMIC_RGS_DC_IN_OV_DB_SHIFT                   11
#define MT6332_PMIC_RGS_USB_OC_DB_MASK                      0x1
#define MT6332_PMIC_RGS_USB_OC_DB_SHIFT                     12
#define MT6332_PMIC_RGS_DCIN_OC_DB_MASK                     0x1
#define MT6332_PMIC_RGS_DCIN_OC_DB_SHIFT                    13
#define MT6332_PMIC_RGS_BC12_TIMEOUT_MASK                   0x1
#define MT6332_PMIC_RGS_BC12_TIMEOUT_SHIFT                  14
#define MT6332_PMIC_RGS_CHR_MODE_MASK                       0x1
#define MT6332_PMIC_RGS_CHR_MODE_SHIFT                      15
#define MT6332_PMIC_RG_FORCE_CHR_PLUG_OUT_MASK              0x1
#define MT6332_PMIC_RG_FORCE_CHR_PLUG_OUT_SHIFT             0
#define MT6332_PMIC_RG_SWCHR_EN_MASK                        0x1
#define MT6332_PMIC_RG_SWCHR_EN_SHIFT                       0
#define MT6332_PMIC_RG_PWM_EN_MASK                          0x1
#define MT6332_PMIC_RG_PWM_EN_SHIFT                         0
#define MT6332_PMIC_RG_USBDL_MODE_B_MASK                    0x1
#define MT6332_PMIC_RG_USBDL_MODE_B_SHIFT                   0
#define MT6332_PMIC_RG_CH_COMPLETE_AUTO_OFF_MASK            0x1
#define MT6332_PMIC_RG_CH_COMPLETE_AUTO_OFF_SHIFT           0
#define MT6332_PMIC_RG_CH_COMPLETE_DET_OFF_MASK             0x1
#define MT6332_PMIC_RG_CH_COMPLETE_DET_OFF_SHIFT            1
#define MT6332_PMIC_RG_CH_COMPLETE_PWM_OFF_MASK             0x1
#define MT6332_PMIC_RG_CH_COMPLETE_PWM_OFF_SHIFT            2
#define MT6332_PMIC_RG_CH_COMPLETE_M3_OFF_MASK              0x1
#define MT6332_PMIC_RG_CH_COMPLETE_M3_OFF_SHIFT             3
#define MT6332_PMIC_RG_CHR_OC_AUTO_OFF_MASK                 0x1
#define MT6332_PMIC_RG_CHR_OC_AUTO_OFF_SHIFT                4
#define MT6332_PMIC_RG_CHR_OVPFET_OC_AUTO_OFF_MASK          0x1
#define MT6332_PMIC_RG_CHR_OVPFET_OC_AUTO_OFF_SHIFT         5
#define MT6332_PMIC_RG_TERM_TIMER_MASK                      0x3
#define MT6332_PMIC_RG_TERM_TIMER_SHIFT                     8
#define MT6332_PMIC_RG_THERMAL_CHECKER_SEL_MASK             0x7
#define MT6332_PMIC_RG_THERMAL_CHECKER_SEL_SHIFT            11
#define MT6332_PMIC_RG_M3_RSV_MASK                          0x1
#define MT6332_PMIC_RG_M3_RSV_SHIFT                         0
#define MT6332_PMIC_RG_M3_RTUNE_CKSEL_MASK                  0x3
#define MT6332_PMIC_RG_M3_RTUNE_CKSEL_SHIFT                 1
#define MT6332_PMIC_RG_M3_RTUNE_FLOAD_MASK                  0x1
#define MT6332_PMIC_RG_M3_RTUNE_FLOAD_SHIFT                 4
#define MT6332_PMIC_RG_M3_FASTON_SWEN_MASK                  0x1
#define MT6332_PMIC_RG_M3_FASTON_SWEN_SHIFT                 6
#define MT6332_PMIC_RG_M3_FASTON_MASK                       0x1
#define MT6332_PMIC_RG_M3_FASTON_SHIFT                      7
#define MT6332_PMIC_RG_M3_OC2_LVL_MASK                      0x3
#define MT6332_PMIC_RG_M3_OC2_LVL_SHIFT                     8
#define MT6332_PMIC_RG_M3_OC_SEL_MASK                       0x3
#define MT6332_PMIC_RG_M3_OC_SEL_SHIFT                      11
#define MT6332_PMIC_RG_M3_CS1_EN_MASK                       0x1
#define MT6332_PMIC_RG_M3_CS1_EN_SHIFT                      14
#define MT6332_PMIC_RG_M3_CS2_EN_MASK                       0x1
#define MT6332_PMIC_RG_M3_CS2_EN_SHIFT                      15
#define MT6332_PMIC_RG_M3_RTUNE_MASK                        0xFF
#define MT6332_PMIC_RG_M3_RTUNE_SHIFT                       0
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_2_MASK                 0xFF
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_2_SHIFT                0
#define MT6332_PMIC_RG_SCC_EN_SWEN_MASK                     0x1
#define MT6332_PMIC_RG_SCC_EN_SWEN_SHIFT                    0
#define MT6332_PMIC_RG_SCC_EN_MASK                          0x1
#define MT6332_PMIC_RG_SCC_EN_SHIFT                         1
#define MT6332_PMIC_RG_PRECC_EN_SWEN_MASK                   0x1
#define MT6332_PMIC_RG_PRECC_EN_SWEN_SHIFT                  3
#define MT6332_PMIC_RG_PRECC_EN_MASK                        0x1
#define MT6332_PMIC_RG_PRECC_EN_SHIFT                       4
#define MT6332_PMIC_RG_CSBAT_VSNS_SWEN_MASK                 0x1
#define MT6332_PMIC_RG_CSBAT_VSNS_SWEN_SHIFT                6
#define MT6332_PMIC_RG_CSBAT_VSNS_MASK                      0x1
#define MT6332_PMIC_RG_CSBAT_VSNS_SHIFT                     7
#define MT6332_PMIC_RG_CHRINBAT_ISNS_SWEN_MASK              0x1
#define MT6332_PMIC_RG_CHRINBAT_ISNS_SWEN_SHIFT             8
#define MT6332_PMIC_RG_CHRINBAT_ISNS_MASK                   0x1
#define MT6332_PMIC_RG_CHRINBAT_ISNS_SHIFT                  9
#define MT6332_PMIC_RG_IPRECC_SWEN_MASK                     0x1
#define MT6332_PMIC_RG_IPRECC_SWEN_SHIFT                    11
#define MT6332_PMIC_RG_ICH_SEL_SWEN_MASK                    0x1
#define MT6332_PMIC_RG_ICH_SEL_SWEN_SHIFT                   12
#define MT6332_PMIC_RG_SYSCV_FINE_SEL_SWEN_MASK             0x1
#define MT6332_PMIC_RG_SYSCV_FINE_SEL_SWEN_SHIFT            13
#define MT6332_PMIC_RG_FLOAD_ICH_SEL_MASK                   0x1
#define MT6332_PMIC_RG_FLOAD_ICH_SEL_SHIFT                  14
#define MT6332_PMIC_RG_FLOAD_CV_SEL_MASK                    0x1
#define MT6332_PMIC_RG_FLOAD_CV_SEL_SHIFT                   15
#define MT6332_PMIC_RG_IPRECC_MASK                          0x3
#define MT6332_PMIC_RG_IPRECC_SHIFT                         0
#define MT6332_PMIC_RG_ICH_SEL_MASK                         0x1F
#define MT6332_PMIC_RG_ICH_SEL_SHIFT                        0
#define MT6332_PMIC_RG_CV_SEL_MASK                          0x1F
#define MT6332_PMIC_RG_CV_SEL_SHIFT                         0
#define MT6332_PMIC_RG_SYSCV_FINE_SEL_MASK                  0x7
#define MT6332_PMIC_RG_SYSCV_FINE_SEL_SHIFT                 0
#define MT6332_PMIC_RG_CV_PP_SEL_MASK                       0x1F
#define MT6332_PMIC_RG_CV_PP_SEL_SHIFT                      0
#define MT6332_PMIC_RG_ICH_SFSTR_STEP_MASK                  0x3
#define MT6332_PMIC_RG_ICH_SFSTR_STEP_SHIFT                 0
#define MT6332_PMIC_RG_CVVTH_SFSTR_STEP_MASK                0x3
#define MT6332_PMIC_RG_CVVTH_SFSTR_STEP_SHIFT               3
#define MT6332_PMIC_RG_THERMAL_RG_VTH_MASK                  0xF
#define MT6332_PMIC_RG_THERMAL_RG_VTH_SHIFT                 8
#define MT6332_PMIC_RG_THERMAL_TEMP_SEL_MASK                0x1
#define MT6332_PMIC_RG_THERMAL_TEMP_SEL_SHIFT               13
#define MT6332_PMIC_RG_OC_SEL_MASK                          0x1
#define MT6332_PMIC_RG_OC_SEL_SHIFT                         0
#define MT6332_PMIC_RG_PWM_OC_SEL_MASK                      0x3
#define MT6332_PMIC_RG_PWM_OC_SEL_SHIFT                     2
#define MT6332_PMIC_RG_PWM_BAT_CONFIG_MASK                  0x1
#define MT6332_PMIC_RG_PWM_BAT_CONFIG_SHIFT                 5
#define MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_TOGGLE_MASK    0x1
#define MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_TOGGLE_SHIFT   8
#define MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_SEL_MASK       0x1
#define MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_SEL_SHIFT      10
#define MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_DB_SEL_MASK        0x3
#define MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_DB_SEL_SHIFT       12
#define MT6332_PMIC_RG_OTG_EN_MASK                          0x1
#define MT6332_PMIC_RG_OTG_EN_SHIFT                         0
#define MT6332_PMIC_RG_FLED_EN_MASK                         0x1
#define MT6332_PMIC_RG_FLED_EN_SHIFT                        2
#define MT6332_PMIC_RG_TORCH_CK_EN_HW_MASK                  0x1
#define MT6332_PMIC_RG_TORCH_CK_EN_HW_SHIFT                 0
#define MT6332_PMIC_RG_TORCH1_EN_MASK                       0x1
#define MT6332_PMIC_RG_TORCH1_EN_SHIFT                      1
#define MT6332_PMIC_RG_TORCH2_EN_MASK                       0x1
#define MT6332_PMIC_RG_TORCH2_EN_SHIFT                      2
#define MT6332_PMIC_RG_FLASH1_EN_MASK                       0x1
#define MT6332_PMIC_RG_FLASH1_EN_SHIFT                      4
#define MT6332_PMIC_RG_FLASH2_EN_MASK                       0x1
#define MT6332_PMIC_RG_FLASH2_EN_SHIFT                      6
#define MT6332_PMIC_RG_OTG_M3_OC_AUTO_OFF_MASK              0x1
#define MT6332_PMIC_RG_OTG_M3_OC_AUTO_OFF_SHIFT             8
#define MT6332_PMIC_RG_OTG_OVPFET_DCIN_MASK                 0x1
#define MT6332_PMIC_RG_OTG_OVPFET_DCIN_SHIFT                10
#define MT6332_PMIC_RG_OTG_OVPFET_OC_AUTO_OFF_MASK          0x1
#define MT6332_PMIC_RG_OTG_OVPFET_OC_AUTO_OFF_SHIFT         11
#define MT6332_PMIC_RG_BOOST_DIG_RSV_0_MASK                 0xF
#define MT6332_PMIC_RG_BOOST_DIG_RSV_0_SHIFT                12
#define MT6332_PMIC_RG_TORCH1_ISET_MASK                     0x7
#define MT6332_PMIC_RG_TORCH1_ISET_SHIFT                    0
#define MT6332_PMIC_RG_TORCH2_ISET_MASK                     0x7
#define MT6332_PMIC_RG_TORCH2_ISET_SHIFT                    4
#define MT6332_PMIC_RG_BOOST_DIG_RSV_1_MASK                 0xFF
#define MT6332_PMIC_RG_BOOST_DIG_RSV_1_SHIFT                8
#define MT6332_PMIC_RG_FLASH1_ISET_MASK                     0xF
#define MT6332_PMIC_RG_FLASH1_ISET_SHIFT                    0
#define MT6332_PMIC_RG_FLASH1_ISET_FLOAD_MASK               0x1
#define MT6332_PMIC_RG_FLASH1_ISET_FLOAD_SHIFT              5
#define MT6332_PMIC_RG_FLASH2_ISET_MASK                     0xF
#define MT6332_PMIC_RG_FLASH2_ISET_SHIFT                    8
#define MT6332_PMIC_RG_FLASH2_ISET_FLOAD_MASK               0x1
#define MT6332_PMIC_RG_FLASH2_ISET_FLOAD_SHIFT              13
#define MT6332_PMIC_RG_FLASH1_ISET_STEP_MASK                0x3
#define MT6332_PMIC_RG_FLASH1_ISET_STEP_SHIFT               0
#define MT6332_PMIC_RG_FLASH2_ISET_STEP_MASK                0x3
#define MT6332_PMIC_RG_FLASH2_ISET_STEP_SHIFT               3
#define MT6332_PMIC_RG_FLASH1_EN_TIMEOUT_SEL_MASK           0x3
#define MT6332_PMIC_RG_FLASH1_EN_TIMEOUT_SEL_SHIFT          6
#define MT6332_PMIC_RG_FLASH2_EN_TIMEOUT_SEL_MASK           0x3
#define MT6332_PMIC_RG_FLASH2_EN_TIMEOUT_SEL_SHIFT          9
#define MT6332_PMIC_RG_TORCH1_PWM_EN_MASK                   0x1
#define MT6332_PMIC_RG_TORCH1_PWM_EN_SHIFT                  0
#define MT6332_PMIC_RG_TORCH1_DIM_DUTY_MASK                 0x1F
#define MT6332_PMIC_RG_TORCH1_DIM_DUTY_SHIFT                2
#define MT6332_PMIC_RG_TORCH1_DIM_FSEL_MASK                 0xFF
#define MT6332_PMIC_RG_TORCH1_DIM_FSEL_SHIFT                8
#define MT6332_PMIC_RG_TORCH2_PWM_EN_MASK                   0x1
#define MT6332_PMIC_RG_TORCH2_PWM_EN_SHIFT                  0
#define MT6332_PMIC_RG_TORCH2_DIM_DUTY_MASK                 0x1F
#define MT6332_PMIC_RG_TORCH2_DIM_DUTY_SHIFT                2
#define MT6332_PMIC_RG_TORCH2_DIM_FSEL_MASK                 0xFF
#define MT6332_PMIC_RG_TORCH2_DIM_FSEL_SHIFT                8
#define MT6332_PMIC_RG_BOOST_DIG_RSV_2_MASK                 0xFFFF
#define MT6332_PMIC_RG_BOOST_DIG_RSV_2_SHIFT                0
#define MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_SHIFT               0
#define MT6332_PMIC_RG_SPK_CK_PDN_MASK                      0x1
#define MT6332_PMIC_RG_SPK_CK_PDN_SHIFT                     1
#define MT6332_PMIC_RG_SPK_PWM_CK_PDN_MASK                  0x1
#define MT6332_PMIC_RG_SPK_PWM_CK_PDN_SHIFT                 2
#define MT6332_PMIC_RG_SPK_PWMIN_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_SPK_PWMIN_CK_PDN_SHIFT               3
#define MT6332_PMIC_RG_FGADC_ANA_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_FGADC_ANA_CK_PDN_SHIFT               4
#define MT6332_PMIC_RG_FGADC_DIG_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_FGADC_DIG_CK_PDN_SHIFT               5
#define MT6332_PMIC_RG_BIF_X4_CK_PDN_MASK                   0x1
#define MT6332_PMIC_RG_BIF_X4_CK_PDN_SHIFT                  6
#define MT6332_PMIC_RG_BIF_X1_CK_PDN_MASK                   0x1
#define MT6332_PMIC_RG_BIF_X1_CK_PDN_SHIFT                  7
#define MT6332_PMIC_RG_AUXADC_1M_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_AUXADC_1M_CK_PDN_SHIFT               8
#define MT6332_PMIC_RG_AUXADC_12M_CK_PDN_MASK               0x1
#define MT6332_PMIC_RG_AUXADC_12M_CK_PDN_SHIFT              9
#define MT6332_PMIC_RG_AUXADC_CK_PDN_MASK                   0x1
#define MT6332_PMIC_RG_AUXADC_CK_PDN_SHIFT                  10
#define MT6332_PMIC_RG_AUXADC_32K_CK_PDN_MASK               0x1
#define MT6332_PMIC_RG_AUXADC_32K_CK_PDN_SHIFT              11
#define MT6332_PMIC_RG_VWLED_32K_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_VWLED_32K_CK_PDN_SHIFT               12
#define MT6332_PMIC_RG_VWLED_6M_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_VWLED_6M_CK_PDN_SHIFT                13
#define MT6332_PMIC_RG_CBUS_CK_PDN_MASK                     0x1
#define MT6332_PMIC_RG_CBUS_CK_PDN_SHIFT                    14
#define MT6332_PMIC_RG_BIF_X48_CK_PDN_MASK                  0x1
#define MT6332_PMIC_RG_BIF_X48_CK_PDN_SHIFT                 15
#define MT6332_PMIC_TOP_CKPDN_CON0_SET_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKPDN_CON0_SET_SHIFT                0
#define MT6332_PMIC_TOP_CKPDN_CON0_CLR_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKPDN_CON0_CLR_SHIFT                0
#define MT6332_PMIC_RG_VWLED_1M_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_VWLED_1M_CK_PDN_SHIFT                0
#define MT6332_PMIC_RG_VSBST_3M_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_VSBST_3M_CK_PDN_SHIFT                1
#define MT6332_PMIC_RG_FQMTR_CK_PDN_MASK                    0x1
#define MT6332_PMIC_RG_FQMTR_CK_PDN_SHIFT                   2
#define MT6332_PMIC_RG_LDOSTB_1M_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_LDOSTB_1M_CK_PDN_SHIFT               3
#define MT6332_PMIC_RG_BUCK_ANA_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_BUCK_ANA_CK_PDN_SHIFT                4
#define MT6332_PMIC_RG_BUCK_32K_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_BUCK_32K_CK_PDN_SHIFT                5
#define MT6332_PMIC_RG_BUCK_1M_CK_PDN_MASK                  0x1
#define MT6332_PMIC_RG_BUCK_1M_CK_PDN_SHIFT                 6
#define MT6332_PMIC_RG_BUCK_12M_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_BUCK_12M_CK_PDN_SHIFT                7
#define MT6332_PMIC_RG_PWMOC_6M_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_PWMOC_6M_CK_PDN_SHIFT                8
#define MT6332_PMIC_RG_INTRP_CK_PDN_MASK                    0x1
#define MT6332_PMIC_RG_INTRP_CK_PDN_SHIFT                   9
#define MT6332_PMIC_RG_CHR_0P25M_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_CHR_0P25M_CK_PDN_SHIFT               12
#define MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_MASK              0x1
#define MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_SHIFT             13
#define MT6332_PMIC_RG_ANA_TORCH_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_ANA_TORCH_CK_PDN_SHIFT               14
#define MT6332_PMIC_SWCHR_REF_OSC_EN_MASK                   0x1
#define MT6332_PMIC_SWCHR_REF_OSC_EN_SHIFT                  15
#define MT6332_PMIC_TOP_CKPDN_CON1_SET_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKPDN_CON1_SET_SHIFT                0
#define MT6332_PMIC_TOP_CKPDN_CON1_CLR_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKPDN_CON1_CLR_SHIFT                0
#define MT6332_PMIC_RG_STRUP_75K_CK_PDN_MASK                0x1
#define MT6332_PMIC_RG_STRUP_75K_CK_PDN_SHIFT               0
#define MT6332_PMIC_RG_FGADC_FT_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_FGADC_FT_CK_PDN_SHIFT                1
#define MT6332_PMIC_RG_EFUSE_CK_PDN_MASK                    0x1
#define MT6332_PMIC_RG_EFUSE_CK_PDN_SHIFT                   2
#define MT6332_PMIC_RG_BGR_TEST_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_BGR_TEST_CK_PDN_SHIFT                3
#define MT6332_PMIC_RG_SMPS_CK_DIV_PDN_MASK                 0x1
#define MT6332_PMIC_RG_SMPS_CK_DIV_PDN_SHIFT                4
#define MT6332_PMIC_RG_SPI_CK_PDN_MASK                      0x1
#define MT6332_PMIC_RG_SPI_CK_PDN_SHIFT                     5
#define MT6332_PMIC_RG_CHR_TRIM_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_CHR_TRIM_CK_PDN_SHIFT                6
#define MT6332_PMIC_RG_VRF1_MODESET_0_MASK                  0x1
#define MT6332_PMIC_RG_VRF1_MODESET_0_SHIFT                 7
#define MT6332_PMIC_RG_VRF1_MODESET_1_MASK                  0x1
#define MT6332_PMIC_RG_VRF1_MODESET_1_SHIFT                 8
#define MT6332_PMIC_RG_VRF1_MODESET_2_MASK                  0x1
#define MT6332_PMIC_RG_VRF1_MODESET_2_SHIFT                 9
#define MT6332_PMIC_RG_VRF1_MODESET_3_MASK                  0x1
#define MT6332_PMIC_RG_VRF1_MODESET_3_SHIFT                 10
#define MT6332_PMIC_TOP_CKPDN_CON2_RSV_MASK                 0x7
#define MT6332_PMIC_TOP_CKPDN_CON2_RSV_SHIFT                11
#define MT6332_PMIC_RG_CHR_AO_2P5M_CK_PDN_MASK              0x1
#define MT6332_PMIC_RG_CHR_AO_2P5M_CK_PDN_SHIFT             14
#define MT6332_PMIC_RG_CHR_2P5M_CK_PDN_MASK                 0x1
#define MT6332_PMIC_RG_CHR_2P5M_CK_PDN_SHIFT                15
#define MT6332_PMIC_TOP_CKPDN_CON2_SET_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKPDN_CON2_SET_SHIFT                0
#define MT6332_PMIC_TOP_CKPDN_CON2_CLR_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKPDN_CON2_CLR_SHIFT                0
#define MT6332_PMIC_RG_FGADC_ANA_CK_CKSEL_MASK              0x1
#define MT6332_PMIC_RG_FGADC_ANA_CK_CKSEL_SHIFT             0
#define MT6332_PMIC_RG_FQMTR_CK_CKSEL_MASK                  0x1
#define MT6332_PMIC_RG_FQMTR_CK_CKSEL_SHIFT                 1
#define MT6332_PMIC_RG_STRUP_75K_CK_CKSEL_MASK              0x1
#define MT6332_PMIC_RG_STRUP_75K_CK_CKSEL_SHIFT             2
#define MT6332_PMIC_RG_BGR_TEST_CK_CKSEL_MASK               0x1
#define MT6332_PMIC_RG_BGR_TEST_CK_CKSEL_SHIFT              3
#define MT6332_PMIC_RG_AUXADC_CK_DIVSEL_MASK                0x7
#define MT6332_PMIC_RG_AUXADC_CK_DIVSEL_SHIFT               8
#define MT6332_PMIC_RG_BIF_X4_CK_DIVSEL_MASK                0x7
#define MT6332_PMIC_RG_BIF_X4_CK_DIVSEL_SHIFT               12
#define MT6332_PMIC_RG_OSC_SEL_HW_SRC_SEL_MASK              0x1
#define MT6332_PMIC_RG_OSC_SEL_HW_SRC_SEL_SHIFT             15
#define MT6332_PMIC_TOP_CKSEL_CON0_SET_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKSEL_CON0_SET_SHIFT                0
#define MT6332_PMIC_TOP_CKSEL_CON0_CLR_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKSEL_CON0_CLR_SHIFT                0
#define MT6332_PMIC_RG_SPK_CK_DIVSEL_MASK                   0x3
#define MT6332_PMIC_RG_SPK_CK_DIVSEL_SHIFT                  0
#define MT6332_PMIC_RG_SPK_PWM_CK_DIVSEL_MASK               0x3
#define MT6332_PMIC_RG_SPK_PWM_CK_DIVSEL_SHIFT              4
#define MT6332_PMIC_RG_SPK_PWMIN_CK_FSEL_MASK               0xF
#define MT6332_PMIC_RG_SPK_PWMIN_CK_FSEL_SHIFT              8
#define MT6332_PMIC_RG_SPK_PWMIN_CK_DSEL_MASK               0xF
#define MT6332_PMIC_RG_SPK_PWMIN_CK_DSEL_SHIFT              12
#define MT6332_PMIC_TOP_CKSEL_CON1_SET_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKSEL_CON1_SET_SHIFT                0
#define MT6332_PMIC_TOP_CKSEL_CON1_CLR_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKSEL_CON1_CLR_SHIFT                0
#define MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_MASK           0x1
#define MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_SHIFT          0
#define MT6332_PMIC_RG_AUXADC_12M_CK_PDN_HWEN_MASK          0x1
#define MT6332_PMIC_RG_AUXADC_12M_CK_PDN_HWEN_SHIFT         1
#define MT6332_PMIC_RG_AUXADC_CK_PDN_HWEN_MASK              0x1
#define MT6332_PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT             2
#define MT6332_PMIC_RG_BUCK_1M_CK_PDN_HWEN_MASK             0x1
#define MT6332_PMIC_RG_BUCK_1M_CK_PDN_HWEN_SHIFT            3
#define MT6332_PMIC_RG_EFUSE_CK_PDN_HWEN_MASK               0x1
#define MT6332_PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT              4
#define MT6332_PMIC_RG_CHR_0P25M_CK_PDN_HWEN_MASK           0x1
#define MT6332_PMIC_RG_CHR_0P25M_CK_PDN_HWEN_SHIFT          5
#define MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_HWEN_MASK         0x1
#define MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_HWEN_SHIFT        6
#define MT6332_PMIC_RG_ANA_TORCH_CK_PDN_HWEN_MASK           0x1
#define MT6332_PMIC_RG_ANA_TORCH_CK_PDN_HWEN_SHIFT          7
#define MT6332_PMIC_RG_CHR_2P5M_CK_PDN_HWEN_MASK            0x1
#define MT6332_PMIC_RG_CHR_2P5M_CK_PDN_HWEN_SHIFT           8
#define MT6332_PMIC_RG_VSBST_CK_DSEL_MASK                   0x1
#define MT6332_PMIC_RG_VSBST_CK_DSEL_SHIFT                  9
#define MT6332_PMIC_TOP_CKHWEN_CON_SET_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKHWEN_CON_SET_SHIFT                0
#define MT6332_PMIC_TOP_CKHWEN_CON_CLR_MASK                 0xFFFF
#define MT6332_PMIC_TOP_CKHWEN_CON_CLR_SHIFT                0
#define MT6332_PMIC_RG_PMU75K_CK_TST_DIS_MASK               0x1
#define MT6332_PMIC_RG_PMU75K_CK_TST_DIS_SHIFT              0
#define MT6332_PMIC_RG_SMPS_CK_TST_DIS_MASK                 0x1
#define MT6332_PMIC_RG_SMPS_CK_TST_DIS_SHIFT                1
#define MT6332_PMIC_RG_SPK_CK_TST_DIS_MASK                  0x1
#define MT6332_PMIC_RG_SPK_CK_TST_DIS_SHIFT                 2
#define MT6332_PMIC_RG_FG_CK_TST_DIS_MASK                   0x1
#define MT6332_PMIC_RG_FG_CK_TST_DIS_SHIFT                  3
#define MT6332_PMIC_RG_CHR_PWM_CK_TST_DIS_MASK              0x1
#define MT6332_PMIC_RG_CHR_PWM_CK_TST_DIS_SHIFT             4
#define MT6332_PMIC_TOP_CKTST_CON0_RSV_MASK                 0x7
#define MT6332_PMIC_TOP_CKTST_CON0_RSV_SHIFT                5
#define MT6332_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_MASK           0x1
#define MT6332_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_SHIFT          8
#define MT6332_PMIC_RG_SPK_CK_TSTSEL_MASK                   0x1
#define MT6332_PMIC_RG_SPK_CK_TSTSEL_SHIFT                  0
#define MT6332_PMIC_RG_FG_CK_TSTSEL_MASK                    0x1
#define MT6332_PMIC_RG_FG_CK_TSTSEL_SHIFT                   1
#define MT6332_PMIC_RG_CHR_PWM_CK_TSTSEL_MASK               0x1
#define MT6332_PMIC_RG_CHR_PWM_CK_TSTSEL_SHIFT              2
#define MT6332_PMIC_RG_FQMTR_CK_TSTSEL_MASK                 0x1
#define MT6332_PMIC_RG_FQMTR_CK_TSTSEL_SHIFT                3
#define MT6332_PMIC_RG_PMU75K_CK_TSTSEL_MASK                0x1
#define MT6332_PMIC_RG_PMU75K_CK_TSTSEL_SHIFT               4
#define MT6332_PMIC_RG_SMPS_CK_TSTSEL_MASK                  0x1
#define MT6332_PMIC_RG_SMPS_CK_TSTSEL_SHIFT                 5
#define MT6332_PMIC_RG_STRUP_75K_CK_TSTSEL_MASK             0x1
#define MT6332_PMIC_RG_STRUP_75K_CK_TSTSEL_SHIFT            6
#define MT6332_PMIC_RG_FGADC_ANA_CK_TSTSEL_MASK             0x1
#define MT6332_PMIC_RG_FGADC_ANA_CK_TSTSEL_SHIFT            7
#define MT6332_PMIC_TOP_CKTST_CON1_RSV_MASK                 0x3
#define MT6332_PMIC_TOP_CKTST_CON1_RSV_SHIFT                8
#define MT6332_PMIC_RG_EFUSE_MAN_RST_MASK                   0x1
#define MT6332_PMIC_RG_EFUSE_MAN_RST_SHIFT                  0
#define MT6332_PMIC_RG_AUXADC_RST_MASK                      0x1
#define MT6332_PMIC_RG_AUXADC_RST_SHIFT                     1
#define MT6332_PMIC_RG_BIF_RST_MASK                         0x1
#define MT6332_PMIC_RG_BIF_RST_SHIFT                        2
#define MT6332_PMIC_RG_CBUS_RST_MASK                        0x1
#define MT6332_PMIC_RG_CBUS_RST_SHIFT                       3
#define MT6332_PMIC_RG_CHR_RST_MASK                         0x1
#define MT6332_PMIC_RG_CHR_RST_SHIFT                        4
#define MT6332_PMIC_RG_FGADC_RST_MASK                       0x1
#define MT6332_PMIC_RG_FGADC_RST_SHIFT                      5
#define MT6332_PMIC_RG_FQMTR_RST_MASK                       0x1
#define MT6332_PMIC_RG_FQMTR_RST_SHIFT                      6
#define MT6332_PMIC_RG_SPK_RST_MASK                         0x1
#define MT6332_PMIC_RG_SPK_RST_SHIFT                        7
#define MT6332_PMIC_RG_VWLED_RST_MASK                       0x1
#define MT6332_PMIC_RG_VWLED_RST_SHIFT                      8
#define MT6332_PMIC_RG_AUXADC_REG_RST_MASK                  0x1
#define MT6332_PMIC_RG_AUXADC_REG_RST_SHIFT                 9
#define MT6332_PMIC_TOP_RST_CON_RSV_MASK                    0x3F
#define MT6332_PMIC_TOP_RST_CON_RSV_SHIFT                   10
#define MT6332_PMIC_TOP_RST_CON_SET_MASK                    0xFFFF
#define MT6332_PMIC_TOP_RST_CON_SET_SHIFT                   0
#define MT6332_PMIC_TOP_RST_CON_CLR_MASK                    0xFFFF
#define MT6332_PMIC_TOP_RST_CON_CLR_SHIFT                   0
#define MT6332_PMIC_RG_WDTRSTB_EN_MASK                      0x1
#define MT6332_PMIC_RG_WDTRSTB_EN_SHIFT                     0
#define MT6332_PMIC_RG_WDTRSTB_MODE_MASK                    0x1
#define MT6332_PMIC_RG_WDTRSTB_MODE_SHIFT                   1
#define MT6332_PMIC_WDTRSTB_STATUS_MASK                     0x1
#define MT6332_PMIC_WDTRSTB_STATUS_SHIFT                    2
#define MT6332_PMIC_WDTRSTB_STATUS_CLR_MASK                 0x1
#define MT6332_PMIC_WDTRSTB_STATUS_CLR_SHIFT                3
#define MT6332_PMIC_RG_WDTRSTB_FB_EN_MASK                   0x1
#define MT6332_PMIC_RG_WDTRSTB_FB_EN_SHIFT                  4
#define MT6332_PMIC_TOP_RST_MISC_SET_MASK                   0xFFFF
#define MT6332_PMIC_TOP_RST_MISC_SET_SHIFT                  0
#define MT6332_PMIC_TOP_RST_MISC_CLR_MASK                   0xFFFF
#define MT6332_PMIC_TOP_RST_MISC_CLR_SHIFT                  0
#define MT6332_PMIC_RG_INT_EN_CHR_COMPLETE_MASK             0x1
#define MT6332_PMIC_RG_INT_EN_CHR_COMPLETE_SHIFT            0
#define MT6332_PMIC_RG_INT_EN_THERMAL_SD_MASK               0x1
#define MT6332_PMIC_RG_INT_EN_THERMAL_SD_SHIFT              1
#define MT6332_PMIC_RG_INT_EN_THERMAL_REG_IN_MASK           0x1
#define MT6332_PMIC_RG_INT_EN_THERMAL_REG_IN_SHIFT          2
#define MT6332_PMIC_RG_INT_EN_THERMAL_REG_OUT_MASK          0x1
#define MT6332_PMIC_RG_INT_EN_THERMAL_REG_OUT_SHIFT         3
#define MT6332_PMIC_RG_INT_EN_OTG_OC_MASK                   0x1
#define MT6332_PMIC_RG_INT_EN_OTG_OC_SHIFT                  4
#define MT6332_PMIC_RG_INT_EN_CHR_OC_MASK                   0x1
#define MT6332_PMIC_RG_INT_EN_CHR_OC_SHIFT                  5
#define MT6332_PMIC_RG_INT_EN_OTG_THERMAL_MASK              0x1
#define MT6332_PMIC_RG_INT_EN_OTG_THERMAL_SHIFT             6
#define MT6332_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_MASK          0x1
#define MT6332_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_SHIFT         7
#define MT6332_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_MASK         0x1
#define MT6332_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_SHIFT        8
#define MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_MASK        0x1
#define MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_SHIFT       9
#define MT6332_PMIC_RG_INT_EN_CHRWDT_FLAG_MASK              0x1
#define MT6332_PMIC_RG_INT_EN_CHRWDT_FLAG_SHIFT             10
#define MT6332_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_MASK         0x1
#define MT6332_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_SHIFT        11
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED1_SHORT_MASK        0x1
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED1_SHORT_SHIFT       12
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED1_OPEN_MASK         0x1
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED1_OPEN_SHIFT        13
#define MT6332_PMIC_INT_CON0_SET_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON0_SET_SHIFT                      0
#define MT6332_PMIC_INT_CON0_CLR_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON0_CLR_SHIFT                      0
#define MT6332_PMIC_RG_INT_EN_OV_MASK                       0x1
#define MT6332_PMIC_RG_INT_EN_OV_SHIFT                      0
#define MT6332_PMIC_RG_INT_EN_BVALID_DET_MASK               0x1
#define MT6332_PMIC_RG_INT_EN_BVALID_DET_SHIFT              1
#define MT6332_PMIC_RG_INT_EN_VBATON_UNDET_MASK             0x1
#define MT6332_PMIC_RG_INT_EN_VBATON_UNDET_SHIFT            2
#define MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_MASK              0x1
#define MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_SHIFT             3
#define MT6332_PMIC_RG_INT_EN_CHR_PLUG_OUT_MASK             0x1
#define MT6332_PMIC_RG_INT_EN_CHR_PLUG_OUT_SHIFT            4
#define MT6332_PMIC_RG_INT_EN_BC11_TIMEOUT_MASK             0x1
#define MT6332_PMIC_RG_INT_EN_BC11_TIMEOUT_SHIFT            5
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED2_SHORT_MASK        0x1
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED2_SHORT_SHIFT       6
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED2_OPEN_MASK         0x1
#define MT6332_PMIC_RG_INT_EN_FLASH_VLED2_OPEN_SHIFT        7
#define MT6332_PMIC_INT_CON1_SET_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON1_SET_SHIFT                      0
#define MT6332_PMIC_INT_CON1_CLR_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON1_CLR_SHIFT                      0
#define MT6332_PMIC_RG_INT_EN_THR_H_MASK                    0x1
#define MT6332_PMIC_RG_INT_EN_THR_H_SHIFT                   0
#define MT6332_PMIC_RG_INT_EN_THR_L_MASK                    0x1
#define MT6332_PMIC_RG_INT_EN_THR_L_SHIFT                   1
#define MT6332_PMIC_RG_INT_EN_BAT_H_MASK                    0x1
#define MT6332_PMIC_RG_INT_EN_BAT_H_SHIFT                   2
#define MT6332_PMIC_RG_INT_EN_BAT_L_MASK                    0x1
#define MT6332_PMIC_RG_INT_EN_BAT_L_SHIFT                   3
#define MT6332_PMIC_RG_INT_EN_FG_BAT_H_MASK                 0x1
#define MT6332_PMIC_RG_INT_EN_FG_BAT_H_SHIFT                4
#define MT6332_PMIC_RG_INT_EN_FG_BAT_L_MASK                 0x1
#define MT6332_PMIC_RG_INT_EN_FG_BAT_L_SHIFT                5
#define MT6332_PMIC_RG_INT_EN_SPKL_D_MASK                   0x1
#define MT6332_PMIC_RG_INT_EN_SPKL_D_SHIFT                  6
#define MT6332_PMIC_RG_INT_EN_SPKL_AB_MASK                  0x1
#define MT6332_PMIC_RG_INT_EN_SPKL_AB_SHIFT                 7
#define MT6332_PMIC_RG_INT_EN_BIF_MASK                      0x1
#define MT6332_PMIC_RG_INT_EN_BIF_SHIFT                     8
#define MT6332_PMIC_RG_INT_EN_CBUS_MASK                     0x1
#define MT6332_PMIC_RG_INT_EN_CBUS_SHIFT                    9
#define MT6332_PMIC_RG_INT_EN_VWLED_OC_MASK                 0x1
#define MT6332_PMIC_RG_INT_EN_VWLED_OC_SHIFT                10
#define MT6332_PMIC_RG_INT_EN_FG_CUR_H_MASK                 0x1
#define MT6332_PMIC_RG_INT_EN_FG_CUR_H_SHIFT                11
#define MT6332_PMIC_RG_INT_EN_FG_CUR_L_MASK                 0x1
#define MT6332_PMIC_RG_INT_EN_FG_CUR_L_SHIFT                12
#define MT6332_PMIC_RG_INT_EN_M3_H_MASK                     0x1
#define MT6332_PMIC_RG_INT_EN_M3_H_SHIFT                    13
#define MT6332_PMIC_RG_INT_EN_M3_L_MASK                     0x1
#define MT6332_PMIC_RG_INT_EN_M3_L_SHIFT                    14
#define MT6332_PMIC_INT_CON2_SET_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON2_SET_SHIFT                      0
#define MT6332_PMIC_INT_CON2_CLR_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON2_CLR_SHIFT                      0
#define MT6332_PMIC_RG_INT_EN_VDRAM_OC_MASK                 0x1
#define MT6332_PMIC_RG_INT_EN_VDRAM_OC_SHIFT                0
#define MT6332_PMIC_RG_INT_EN_VDVFS2_OC_MASK                0x1
#define MT6332_PMIC_RG_INT_EN_VDVFS2_OC_SHIFT               1
#define MT6332_PMIC_RG_INT_EN_VRF1_OC_MASK                  0x1
#define MT6332_PMIC_RG_INT_EN_VRF1_OC_SHIFT                 2
#define MT6332_PMIC_RG_INT_EN_VRF2_OC_MASK                  0x1
#define MT6332_PMIC_RG_INT_EN_VRF2_OC_SHIFT                 3
#define MT6332_PMIC_RG_INT_EN_VPA_OC_MASK                   0x1
#define MT6332_PMIC_RG_INT_EN_VPA_OC_SHIFT                  4
#define MT6332_PMIC_RG_INT_EN_VSBST_OC_MASK                 0x1
#define MT6332_PMIC_RG_INT_EN_VSBST_OC_SHIFT                5
#define MT6332_PMIC_RG_INT_EN_LDO_OC_MASK                   0x1
#define MT6332_PMIC_RG_INT_EN_LDO_OC_SHIFT                  6
#define MT6332_PMIC_INT_CON3_SET_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON3_SET_SHIFT                      0
#define MT6332_PMIC_INT_CON3_CLR_MASK                       0xFFFF
#define MT6332_PMIC_INT_CON3_CLR_SHIFT                      0
#define MT6332_PMIC_RG_CHRWDT_EN_MASK                       0x1
#define MT6332_PMIC_RG_CHRWDT_EN_SHIFT                      0
#define MT6332_PMIC_RG_CHRWDT_TD_MASK                       0x7
#define MT6332_PMIC_RG_CHRWDT_TD_SHIFT                      1
#define MT6332_PMIC_RG_CHRWDT_WR_MASK                       0x1
#define MT6332_PMIC_RG_CHRWDT_WR_SHIFT                      7
#define MT6332_PMIC_RG_CHRWDT_FLAG_MASK                     0x1
#define MT6332_PMIC_RG_CHRWDT_FLAG_SHIFT                    0
#define MT6332_PMIC_RG_INT_STATUS_CHR_COMPLETE_MASK         0x1
#define MT6332_PMIC_RG_INT_STATUS_CHR_COMPLETE_SHIFT        0
#define MT6332_PMIC_RG_INT_STATUS_THERMAL_SD_MASK           0x1
#define MT6332_PMIC_RG_INT_STATUS_THERMAL_SD_SHIFT          1
#define MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_IN_MASK       0x1
#define MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_IN_SHIFT      2
#define MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_OUT_MASK      0x1
#define MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_OUT_SHIFT     3
#define MT6332_PMIC_RG_INT_STATUS_OTG_OC_MASK               0x1
#define MT6332_PMIC_RG_INT_STATUS_OTG_OC_SHIFT              4
#define MT6332_PMIC_RG_INT_STATUS_CHR_OC_MASK               0x1
#define MT6332_PMIC_RG_INT_STATUS_CHR_OC_SHIFT              5
#define MT6332_PMIC_RG_INT_STATUS_OTG_THERMAL_MASK          0x1
#define MT6332_PMIC_RG_INT_STATUS_OTG_THERMAL_SHIFT         6
#define MT6332_PMIC_RG_INT_STATUS_OTG_CHRIN_SHORT_MASK      0x1
#define MT6332_PMIC_RG_INT_STATUS_OTG_CHRIN_SHORT_SHIFT     7
#define MT6332_PMIC_RG_INT_STATUS_OTG_DRVCDT_SHORT_MASK     0x1
#define MT6332_PMIC_RG_INT_STATUS_OTG_DRVCDT_SHORT_SHIFT    8
#define MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_FLASH_MASK    0x1
#define MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_FLASH_SHIFT   9
#define MT6332_PMIC_RG_INT_STATUS_CHRWDT_FLAG_MASK          0x1
#define MT6332_PMIC_RG_INT_STATUS_CHRWDT_FLAG_SHIFT         10
#define MT6332_PMIC_RG_INT_STATUS_FLASH_EN_TIMEOUT_MASK     0x1
#define MT6332_PMIC_RG_INT_STATUS_FLASH_EN_TIMEOUT_SHIFT    11
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_SHORT_MASK    0x1
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_SHORT_SHIFT   12
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_OPEN_MASK     0x1
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_OPEN_SHIFT    13
#define MT6332_PMIC_RG_INT_STATUS_OV_MASK                   0x1
#define MT6332_PMIC_RG_INT_STATUS_OV_SHIFT                  0
#define MT6332_PMIC_RG_INT_STATUS_BVALID_DET_MASK           0x1
#define MT6332_PMIC_RG_INT_STATUS_BVALID_DET_SHIFT          1
#define MT6332_PMIC_RG_INT_STATUS_VBATON_UNDET_MASK         0x1
#define MT6332_PMIC_RG_INT_STATUS_VBATON_UNDET_SHIFT        2
#define MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_MASK          0x1
#define MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_SHIFT         3
#define MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_OUT_MASK         0x1
#define MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_OUT_SHIFT        4
#define MT6332_PMIC_RG_INT_STATUS_BC11_TIMEOUT_MASK         0x1
#define MT6332_PMIC_RG_INT_STATUS_BC11_TIMEOUT_SHIFT        5
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_SHORT_MASK    0x1
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_SHORT_SHIFT   6
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_OPEN_MASK     0x1
#define MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_OPEN_SHIFT    7
#define MT6332_PMIC_RG_INT_STATUS_THR_H_MASK                0x1
#define MT6332_PMIC_RG_INT_STATUS_THR_H_SHIFT               0
#define MT6332_PMIC_RG_INT_STATUS_THR_L_MASK                0x1
#define MT6332_PMIC_RG_INT_STATUS_THR_L_SHIFT               1
#define MT6332_PMIC_RG_INT_STATUS_BAT_H_MASK                0x1
#define MT6332_PMIC_RG_INT_STATUS_BAT_H_SHIFT               2
#define MT6332_PMIC_RG_INT_STATUS_BAT_L_MASK                0x1
#define MT6332_PMIC_RG_INT_STATUS_BAT_L_SHIFT               3
#define MT6332_PMIC_RG_INT_STATUS_FG_BAT_H_MASK             0x1
#define MT6332_PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT            4
#define MT6332_PMIC_RG_INT_STATUS_FG_BAT_L_MASK             0x1
#define MT6332_PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT            5
#define MT6332_PMIC_RG_INT_STATUS_SPKL_D_MASK               0x1
#define MT6332_PMIC_RG_INT_STATUS_SPKL_D_SHIFT              6
#define MT6332_PMIC_RG_INT_STATUS_SPKL_AB_MASK              0x1
#define MT6332_PMIC_RG_INT_STATUS_SPKL_AB_SHIFT             7
#define MT6332_PMIC_RG_INT_STATUS_BIF_MASK                  0x1
#define MT6332_PMIC_RG_INT_STATUS_BIF_SHIFT                 8
#define MT6332_PMIC_RG_INT_STATUS_CBUS_MASK                 0x1
#define MT6332_PMIC_RG_INT_STATUS_CBUS_SHIFT                9
#define MT6332_PMIC_RG_INT_STATUS_VWLED_OC_MASK             0x1
#define MT6332_PMIC_RG_INT_STATUS_VWLED_OC_SHIFT            10
#define MT6332_PMIC_RG_INT_STATUS_FG_CUR_H_MASK             0x1
#define MT6332_PMIC_RG_INT_STATUS_FG_CUR_H_SHIFT            11
#define MT6332_PMIC_RG_INT_STATUS_FG_CUR_L_MASK             0x1
#define MT6332_PMIC_RG_INT_STATUS_FG_CUR_L_SHIFT            12
#define MT6332_PMIC_RG_INT_STATUS_M3_H_MASK                 0x1
#define MT6332_PMIC_RG_INT_STATUS_M3_H_SHIFT                13
#define MT6332_PMIC_RG_INT_STATUS_M3_L_MASK                 0x1
#define MT6332_PMIC_RG_INT_STATUS_M3_L_SHIFT                14
#define MT6332_PMIC_RG_INT_STATUS_VDRAM_OC_MASK             0x1
#define MT6332_PMIC_RG_INT_STATUS_VDRAM_OC_SHIFT            0
#define MT6332_PMIC_RG_INT_STATUS_VDVFS2_OC_MASK            0x1
#define MT6332_PMIC_RG_INT_STATUS_VDVFS2_OC_SHIFT           1
#define MT6332_PMIC_RG_INT_STATUS_VRF1_OC_MASK              0x1
#define MT6332_PMIC_RG_INT_STATUS_VRF1_OC_SHIFT             2
#define MT6332_PMIC_RG_INT_STATUS_VRF2_OC_MASK              0x1
#define MT6332_PMIC_RG_INT_STATUS_VRF2_OC_SHIFT             3
#define MT6332_PMIC_RG_INT_STATUS_VPA_OC_MASK               0x1
#define MT6332_PMIC_RG_INT_STATUS_VPA_OC_SHIFT              4
#define MT6332_PMIC_RG_INT_STATUS_VSBST_OC_MASK             0x1
#define MT6332_PMIC_RG_INT_STATUS_VSBST_OC_SHIFT            5
#define MT6332_PMIC_RG_INT_STATUS_LDO_OC_MASK               0x1
#define MT6332_PMIC_RG_INT_STATUS_LDO_OC_SHIFT              6
#define MT6332_PMIC_OC_GEAR_BVALID_DET_MASK                 0x3
#define MT6332_PMIC_OC_GEAR_BVALID_DET_SHIFT                0
#define MT6332_PMIC_OC_GEAR_VBATON_UNDET_MASK               0x3
#define MT6332_PMIC_OC_GEAR_VBATON_UNDET_SHIFT              0
#define MT6332_PMIC_OC_GEAR_LDO_MASK                        0x3
#define MT6332_PMIC_OC_GEAR_LDO_SHIFT                       0
#define MT6332_PMIC_INT_POLARITY_MASK                       0x1
#define MT6332_PMIC_INT_POLARITY_SHIFT                      0
#define MT6332_PMIC_POLARITY_BVALID_DET_MASK                0x1
#define MT6332_PMIC_POLARITY_BVALID_DET_SHIFT               1
#define MT6332_PMIC_POLARITY_VBATON_UNDET_MASK              0x1
#define MT6332_PMIC_POLARITY_VBATON_UNDET_SHIFT             2
#define MT6332_PMIC_RG_SPI_CON_MASK                         0x1
#define MT6332_PMIC_RG_SPI_CON_SHIFT                        0
#define MT6332_PMIC_DEW_DIO_EN_MASK                         0x1
#define MT6332_PMIC_DEW_DIO_EN_SHIFT                        0
#define MT6332_PMIC_DEW_READ_TEST_MASK                      0xFFFF
#define MT6332_PMIC_DEW_READ_TEST_SHIFT                     0
#define MT6332_PMIC_DEW_WRITE_TEST_MASK                     0xFFFF
#define MT6332_PMIC_DEW_WRITE_TEST_SHIFT                    0
#define MT6332_PMIC_DEW_CRC_SWRST_MASK                      0x1
#define MT6332_PMIC_DEW_CRC_SWRST_SHIFT                     0
#define MT6332_PMIC_DEW_CRC_EN_MASK                         0x1
#define MT6332_PMIC_DEW_CRC_EN_SHIFT                        0
#define MT6332_PMIC_DEW_CRC_VAL_MASK                        0xFF
#define MT6332_PMIC_DEW_CRC_VAL_SHIFT                       0
#define MT6332_PMIC_DEW_DBG_MON_SEL_MASK                    0xF
#define MT6332_PMIC_DEW_DBG_MON_SEL_SHIFT                   0
#define MT6332_PMIC_DEW_CIPHER_KEY_SEL_MASK                 0x3
#define MT6332_PMIC_DEW_CIPHER_KEY_SEL_SHIFT                0
#define MT6332_PMIC_DEW_CIPHER_IV_SEL_MASK                  0x3
#define MT6332_PMIC_DEW_CIPHER_IV_SEL_SHIFT                 0
#define MT6332_PMIC_DEW_CIPHER_EN_MASK                      0x1
#define MT6332_PMIC_DEW_CIPHER_EN_SHIFT                     0
#define MT6332_PMIC_DEW_CIPHER_RDY_MASK                     0x1
#define MT6332_PMIC_DEW_CIPHER_RDY_SHIFT                    0
#define MT6332_PMIC_DEW_CIPHER_MODE_MASK                    0x1
#define MT6332_PMIC_DEW_CIPHER_MODE_SHIFT                   0
#define MT6332_PMIC_DEW_CIPHER_SWRST_MASK                   0x1
#define MT6332_PMIC_DEW_CIPHER_SWRST_SHIFT                  0
#define MT6332_PMIC_DEW_RDDMY_NO_MASK                       0xF
#define MT6332_PMIC_DEW_RDDMY_NO_SHIFT                      0
#define MT6332_PMIC_CPU_INT_STA_MASK                        0x1
#define MT6332_PMIC_CPU_INT_STA_SHIFT                       0
#define MT6332_PMIC_RESERVED_INT_STA_MASK                   0x1
#define MT6332_PMIC_RESERVED_INT_STA_SHIFT                  1
#define MT6332_PMIC_BIF_COMMAND_0_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_0_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_1_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_1_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_2_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_2_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_3_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_3_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_4_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_4_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_5_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_5_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_6_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_6_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_7_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_7_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_8_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_8_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_9_MASK                      0x7FF
#define MT6332_PMIC_BIF_COMMAND_9_SHIFT                     0
#define MT6332_PMIC_BIF_COMMAND_10_MASK                     0x7FF
#define MT6332_PMIC_BIF_COMMAND_10_SHIFT                    0
#define MT6332_PMIC_BIF_COMMAND_11_MASK                     0x7FF
#define MT6332_PMIC_BIF_COMMAND_11_SHIFT                    0
#define MT6332_PMIC_BIF_COMMAND_12_MASK                     0x7FF
#define MT6332_PMIC_BIF_COMMAND_12_SHIFT                    0
#define MT6332_PMIC_BIF_COMMAND_13_MASK                     0x7FF
#define MT6332_PMIC_BIF_COMMAND_13_SHIFT                    0
#define MT6332_PMIC_BIF_COMMAND_14_MASK                     0x7FF
#define MT6332_PMIC_BIF_COMMAND_14_SHIFT                    0
#define MT6332_PMIC_BIF_TIMEOUT_SET_MASK                    0x7F
#define MT6332_PMIC_BIF_TIMEOUT_SET_SHIFT                   0
#define MT6332_PMIC_BIF_COMMAND_TYPE_MASK                   0x3
#define MT6332_PMIC_BIF_COMMAND_TYPE_SHIFT                  8
#define MT6332_PMIC_BIF_TRASFER_NUM_MASK                    0xF
#define MT6332_PMIC_BIF_TRASFER_NUM_SHIFT                   12
#define MT6332_PMIC_BIF_LOGIC_0_SET_MASK                    0xF
#define MT6332_PMIC_BIF_LOGIC_0_SET_SHIFT                   0
#define MT6332_PMIC_BIF_LOGIC_1_SET_MASK                    0x1F
#define MT6332_PMIC_BIF_LOGIC_1_SET_SHIFT                   4
#define MT6332_PMIC_BIF_STOP_SET_MASK                       0x3F
#define MT6332_PMIC_BIF_STOP_SET_SHIFT                      10
#define MT6332_PMIC_BIF_DEBOUNCE_WND_MASK                   0x3
#define MT6332_PMIC_BIF_DEBOUNCE_WND_SHIFT                  0
#define MT6332_PMIC_BIF_DEBOUNCE_THD_MASK                   0x3
#define MT6332_PMIC_BIF_DEBOUNCE_THD_SHIFT                  2
#define MT6332_PMIC_BIF_DEBOUNCE_EN_MASK                    0x1
#define MT6332_PMIC_BIF_DEBOUNCE_EN_SHIFT                   4
#define MT6332_PMIC_BIF_READ_EXPECT_NUM_MASK                0xF
#define MT6332_PMIC_BIF_READ_EXPECT_NUM_SHIFT               12
#define MT6332_PMIC_BIF_TRASACT_TRIGGER_MASK                0x1
#define MT6332_PMIC_BIF_TRASACT_TRIGGER_SHIFT               0
#define MT6332_PMIC_BIF_DATA_NUM_MASK                       0xF
#define MT6332_PMIC_BIF_DATA_NUM_SHIFT                      0
#define MT6332_PMIC_BIF_RESPONSE_MASK                       0x1
#define MT6332_PMIC_BIF_RESPONSE_SHIFT                      12
#define MT6332_PMIC_BIF_DATA_0_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_0_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_0_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_0_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_0_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_0_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_1_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_1_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_1_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_1_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_1_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_1_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_2_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_2_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_2_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_2_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_2_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_2_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_3_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_3_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_3_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_3_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_3_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_3_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_4_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_4_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_4_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_4_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_4_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_4_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_5_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_5_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_5_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_5_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_5_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_5_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_6_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_6_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_6_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_6_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_6_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_6_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_7_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_7_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_7_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_7_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_7_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_7_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_8_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_8_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_8_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_8_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_8_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_8_SHIFT                       15
#define MT6332_PMIC_BIF_DATA_9_MASK                         0xFF
#define MT6332_PMIC_BIF_DATA_9_SHIFT                        0
#define MT6332_PMIC_BIF_ACK_9_MASK                          0x1
#define MT6332_PMIC_BIF_ACK_9_SHIFT                         8
#define MT6332_PMIC_BIF_ERROR_9_MASK                        0x1
#define MT6332_PMIC_BIF_ERROR_9_SHIFT                       15
#define MT6332_PMIC_BIF_TEST_MODE0_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE0_SHIFT                    0
#define MT6332_PMIC_BIF_TEST_MODE1_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE1_SHIFT                    1
#define MT6332_PMIC_BIF_TEST_MODE2_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE2_SHIFT                    2
#define MT6332_PMIC_BIF_TEST_MODE3_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE3_SHIFT                    3
#define MT6332_PMIC_BIF_TEST_MODE4_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE4_SHIFT                    4
#define MT6332_PMIC_BIF_TEST_MODE5_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE5_SHIFT                    5
#define MT6332_PMIC_BIF_TEST_MODE6_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE6_SHIFT                    6
#define MT6332_PMIC_BIF_TEST_MODE7_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE7_SHIFT                    7
#define MT6332_PMIC_BIF_TEST_MODE8_MASK                     0x1
#define MT6332_PMIC_BIF_TEST_MODE8_SHIFT                    8
#define MT6332_PMIC_BIF_BAT_LOST_SW_MASK                    0x1
#define MT6332_PMIC_BIF_BAT_LOST_SW_SHIFT                   11
#define MT6332_PMIC_BIF_RX_DATA_SW_MASK                     0x1
#define MT6332_PMIC_BIF_RX_DATA_SW_SHIFT                    12
#define MT6332_PMIC_BIF_TX_DATA_SW_MASK                     0x1
#define MT6332_PMIC_BIF_TX_DATA_SW_SHIFT                    13
#define MT6332_PMIC_BIF_RX_EN_SW_MASK                       0x1
#define MT6332_PMIC_BIF_RX_EN_SW_SHIFT                      14
#define MT6332_PMIC_BIF_TX_EN_SW_MASK                       0x1
#define MT6332_PMIC_BIF_TX_EN_SW_SHIFT                      15
#define MT6332_PMIC_BIF_BACK_NORMAL_MASK                    0x1
#define MT6332_PMIC_BIF_BACK_NORMAL_SHIFT                   0
#define MT6332_PMIC_BIF_IRQ_CLR_MASK                        0x1
#define MT6332_PMIC_BIF_IRQ_CLR_SHIFT                       1
#define MT6332_PMIC_BIF_IRQ_MASK                            0x1
#define MT6332_PMIC_BIF_IRQ_SHIFT                           11
#define MT6332_PMIC_BIF_TIMEOUT_MASK                        0x1
#define MT6332_PMIC_BIF_TIMEOUT_SHIFT                       12
#define MT6332_PMIC_BIF_BAT_LOST_MASK                       0x1
#define MT6332_PMIC_BIF_BAT_LOST_SHIFT                      13
#define MT6332_PMIC_BIF_TOTAL_VALID_MASK                    0x1
#define MT6332_PMIC_BIF_TOTAL_VALID_SHIFT                   14
#define MT6332_PMIC_BIF_BUS_STATUS_MASK                     0x1
#define MT6332_PMIC_BIF_BUS_STATUS_SHIFT                    15
#define MT6332_PMIC_BIF_POWER_UP_COUNT_MASK                 0x1F
#define MT6332_PMIC_BIF_POWER_UP_COUNT_SHIFT                0
#define MT6332_PMIC_BIF_POWER_UP_MASK                       0x1
#define MT6332_PMIC_BIF_POWER_UP_SHIFT                      15
#define MT6332_PMIC_BIF_RX_ERROR_UNKNOW_MASK                0x1
#define MT6332_PMIC_BIF_RX_ERROR_UNKNOW_SHIFT               2
#define MT6332_PMIC_BIF_RX_ERROR_INSUFF_MASK                0x1
#define MT6332_PMIC_BIF_RX_ERROR_INSUFF_SHIFT               3
#define MT6332_PMIC_BIF_RX_ERROR_LOWPHASE_MASK              0x1
#define MT6332_PMIC_BIF_RX_ERROR_LOWPHASE_SHIFT             4
#define MT6332_PMIC_BIF_RX_STATE_MASK                       0x7
#define MT6332_PMIC_BIF_RX_STATE_SHIFT                      5
#define MT6332_PMIC_BIF_FLOW_CTL_STATE_MASK                 0x3
#define MT6332_PMIC_BIF_FLOW_CTL_STATE_SHIFT                8
#define MT6332_PMIC_BIF_TX_STATE_MASK                       0x3
#define MT6332_PMIC_BIF_TX_STATE_SHIFT                      10
#define MT6332_PMIC_QI_BIF_RX_DATA_MASK                     0x1
#define MT6332_PMIC_QI_BIF_RX_DATA_SHIFT                    12
#define MT6332_PMIC_QI_BIF_RX_EN_MASK                       0x1
#define MT6332_PMIC_QI_BIF_RX_EN_SHIFT                      13
#define MT6332_PMIC_QI_BIF_TX_DATA_MASK                     0x1
#define MT6332_PMIC_QI_BIF_TX_DATA_SHIFT                    14
#define MT6332_PMIC_QI_BIF_TX_EN_MASK                       0x1
#define MT6332_PMIC_QI_BIF_TX_EN_SHIFT                      15
#define MT6332_PMIC_BIF_TX_DATA_FIANL_MASK                  0xFFFF
#define MT6332_PMIC_BIF_TX_DATA_FIANL_SHIFT                 0
#define MT6332_PMIC_BIF_RX_DATA_SAMPLING_MASK               0xFFFF
#define MT6332_PMIC_BIF_RX_DATA_SAMPLING_SHIFT              0
#define MT6332_PMIC_BIF_RX_DATA_RECOVERY_MASK               0x3FFF
#define MT6332_PMIC_BIF_RX_DATA_RECOVERY_SHIFT              0
#define MT6332_PMIC_RG_BATON_HT_EN_MASK                     0x1
#define MT6332_PMIC_RG_BATON_HT_EN_SHIFT                    0
#define MT6332_PMIC_RG_BATON_EN_MASK                        0x1
#define MT6332_PMIC_RG_BATON_EN_SHIFT                       1
#define MT6332_PMIC_RG_BATON_TDET_EN_MASK                   0x1
#define MT6332_PMIC_RG_BATON_TDET_EN_SHIFT                  2
#define MT6332_PMIC_RG_VBIF28_AUXADC_EN_MASK                0x1
#define MT6332_PMIC_RG_VBIF28_AUXADC_EN_SHIFT               3
#define MT6332_PMIC_RG_BATON_HT_EN_DLY_TIME_MASK            0x1
#define MT6332_PMIC_RG_BATON_HT_EN_DLY_TIME_SHIFT           4
#define MT6332_PMIC_QI_BATON_HT_EN_MASK                     0x1
#define MT6332_PMIC_QI_BATON_HT_EN_SHIFT                    5
#define MT6332_PMIC_QI_BATON_HT_MASK                        0x1
#define MT6332_PMIC_QI_BATON_HT_SHIFT                       6
#define MT6332_PMIC_RG_BATON_HT_TRIM_MASK                   0x7
#define MT6332_PMIC_RG_BATON_HT_TRIM_SHIFT                  8
#define MT6332_PMIC_RG_HW_VTH_CTRL_MASK                     0x1
#define MT6332_PMIC_RG_HW_VTH_CTRL_SHIFT                    11
#define MT6332_PMIC_RG_HW_VTH2_MASK                         0x3
#define MT6332_PMIC_RG_HW_VTH2_SHIFT                        12
#define MT6332_PMIC_RG_HW_VTH1_MASK                         0x3
#define MT6332_PMIC_RG_HW_VTH1_SHIFT                        14
#define MT6332_PMIC_BIF_TIMEOUT_SET_E2_MASK                 0x1FF
#define MT6332_PMIC_BIF_TIMEOUT_SET_E2_SHIFT                0
#define MT6332_PMIC_BIF_RSV_E2_MASK                         0x7F
#define MT6332_PMIC_BIF_RSV_E2_SHIFT                        9
#define MT6332_PMIC_BIF_RX_DEG_WND_MASK                     0x3FF
#define MT6332_PMIC_BIF_RX_DEG_WND_SHIFT                    0
#define MT6332_PMIC_BIF_RX_DEG_EN_MASK                      0x1
#define MT6332_PMIC_BIF_RX_DEG_EN_SHIFT                     15
#define MT6332_PMIC_RG_BC12_RST_MASK                        0x1
#define MT6332_PMIC_RG_BC12_RST_SHIFT                       0
#define MT6332_PMIC_RG_BC12_CHRDET_RST_MASK                 0x1
#define MT6332_PMIC_RG_BC12_CHRDET_RST_SHIFT                8
#define MT6332_PMIC_RG_OVPFET_SW_FAST_MASK                  0x1
#define MT6332_PMIC_RG_OVPFET_SW_FAST_SHIFT                 0
#define MT6332_PMIC_RG_OVPFET_SW_DIS_MASK                   0x1
#define MT6332_PMIC_RG_OVPFET_SW_DIS_SHIFT                  2
#define MT6332_PMIC_RG_OVPFET_PRI_CHG_MASK                  0x1
#define MT6332_PMIC_RG_OVPFET_PRI_CHG_SHIFT                 4
#define MT6332_PMIC_RG_OVPFET_SW_NOWAIT_MASK                0x1
#define MT6332_PMIC_RG_OVPFET_SW_NOWAIT_SHIFT               6
#define MT6332_PMIC_RG_OVPFET_SW_TARGET_MASK                0x7
#define MT6332_PMIC_RG_OVPFET_SW_TARGET_SHIFT               8
#define MT6332_PMIC_RG_OVPFET_SW_DB_OFF_MASK                0x1
#define MT6332_PMIC_RG_OVPFET_SW_DB_OFF_SHIFT               12
#define MT6332_PMIC_RG_M3_OC_DB_SEL_MASK                    0x1
#define MT6332_PMIC_RG_M3_OC_DB_SEL_SHIFT                   14
#define MT6332_PMIC_RG_M3_RSV_1_MASK                        0x1
#define MT6332_PMIC_RG_M3_RSV_1_SHIFT                       15
#define MT6332_PMIC_RG_OVPFET_DB_TARGET_MASK                0x7
#define MT6332_PMIC_RG_OVPFET_DB_TARGET_SHIFT               0
#define MT6332_PMIC_RG_OVPFET_2P5M_DB_TARGET_MASK           0xFF
#define MT6332_PMIC_RG_OVPFET_2P5M_DB_TARGET_SHIFT          8
#define MT6332_PMIC_RG_CC_FLAG_VTH_MASK                     0x3
#define MT6332_PMIC_RG_CC_FLAG_VTH_SHIFT                    0
#define MT6332_PMIC_RG_CHRIN_ISNS_MODE_MASK                 0x1
#define MT6332_PMIC_RG_CHRIN_ISNS_MODE_SHIFT                3
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_0_MASK                 0x7FF
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_0_SHIFT                5
#define MT6332_PMIC_RG_PWM_CONFIG_UPDATE_EN_MASK            0x1
#define MT6332_PMIC_RG_PWM_CONFIG_UPDATE_EN_SHIFT           0
#define MT6332_PMIC_RG_PWM_CURRENT_CONFIG_MASK              0x1
#define MT6332_PMIC_RG_PWM_CURRENT_CONFIG_SHIFT             2
#define MT6332_PMIC_RG_PWM_VOLTAGE_CONFIG_MASK              0x1
#define MT6332_PMIC_RG_PWM_VOLTAGE_CONFIG_SHIFT             4
#define MT6332_PMIC_RG_VDRV_RDIVSEL_SWEN_MASK               0x1
#define MT6332_PMIC_RG_VDRV_RDIVSEL_SWEN_SHIFT              0
#define MT6332_PMIC_RG_VDRV_RDIVSEL_MASK                    0x3
#define MT6332_PMIC_RG_VDRV_RDIVSEL_SHIFT                   2
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_1_MASK                 0x7FF
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_1_SHIFT                5
#define MT6332_PMIC_RG_AUXADC_USB_DET_MASK                  0x1
#define MT6332_PMIC_RG_AUXADC_USB_DET_SHIFT                 0
#define MT6332_PMIC_RG_AUXADC_DCIN_DET_MASK                 0x1
#define MT6332_PMIC_RG_AUXADC_DCIN_DET_SHIFT                2
#define MT6332_PMIC_RG_VIN_DPM_MODE_OFF_MASK                0x1
#define MT6332_PMIC_RG_VIN_DPM_MODE_OFF_SHIFT               4
#define MT6332_PMIC_RG_ADAPTIVE_CV_MODE_OFF_MASK            0x1
#define MT6332_PMIC_RG_ADAPTIVE_CV_MODE_OFF_SHIFT           5
#define MT6332_PMIC_RG_THERMAL_REG_MODE_OFF_MASK            0x1
#define MT6332_PMIC_RG_THERMAL_REG_MODE_OFF_SHIFT           6
#define MT6332_PMIC_RG_FORCE_DCIN_PP_MASK                   0x1
#define MT6332_PMIC_RG_FORCE_DCIN_PP_SHIFT                  8
#define MT6332_PMIC_RG_M3_EN_MASK                           0x1
#define MT6332_PMIC_RG_M3_EN_SHIFT                          0
#define MT6332_PMIC_RG_PRECC_M3_EN_MASK                     0x1
#define MT6332_PMIC_RG_PRECC_M3_EN_SHIFT                    0
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_3_MASK                 0xFF
#define MT6332_PMIC_RG_SWCHR_DIG_RSV_3_SHIFT                0
#define MT6332_PMIC_RGS_USB_OC_CHR_MASK                     0x1
#define MT6332_PMIC_RGS_USB_OC_CHR_SHIFT                    0
#define MT6332_PMIC_RGS_DCIN_OC_CHR_MASK                    0x1
#define MT6332_PMIC_RGS_DCIN_OC_CHR_SHIFT                   1
#define MT6332_PMIC_RGS_USB_OC_BOOST_MASK                   0x1
#define MT6332_PMIC_RGS_USB_OC_BOOST_SHIFT                  2
#define MT6332_PMIC_RGS_DCIN_OC_BOOST_MASK                  0x1
#define MT6332_PMIC_RGS_DCIN_OC_BOOST_SHIFT                 3
#define MT6332_PMIC_RGS_CHR_OC_MASK                         0x1
#define MT6332_PMIC_RGS_CHR_OC_SHIFT                        4
#define MT6332_PMIC_RGS_BOOST_OC_MASK                       0x1
#define MT6332_PMIC_RGS_BOOST_OC_SHIFT                      5
#define MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_M3_ON_MASK        0x1
#define MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_M3_ON_SHIFT       6
#define MT6332_PMIC_RGS_CS_GT_30_MASK                       0x1
#define MT6332_PMIC_RGS_CS_GT_30_SHIFT                      7
#define MT6332_PMIC_RGS_RSV0_DB_MASK                        0x1
#define MT6332_PMIC_RGS_RSV0_DB_SHIFT                       8
#define MT6332_PMIC_RGS_RSV1_DB_MASK                        0x1
#define MT6332_PMIC_RGS_RSV1_DB_SHIFT                       9
#define MT6332_PMIC_RGS_M3_SHORT_MASK                       0x1
#define MT6332_PMIC_RGS_M3_SHORT_SHIFT                      10
#define MT6332_PMIC_RGS_VALID_CHARGER_MASK                  0x1
#define MT6332_PMIC_RGS_VALID_CHARGER_SHIFT                 11
#define MT6332_PMIC_RGS_CHR_STA_RSV_2_MASK                  0xF
#define MT6332_PMIC_RGS_CHR_STA_RSV_2_SHIFT                 12
#define MT6332_PMIC_RG_SMPS_TESTMODE_B_MASK                 0x1FF
#define MT6332_PMIC_RG_SMPS_TESTMODE_B_SHIFT                7
#define MT6332_PMIC_VSLEEP_SRC0_MASK                        0x1FF
#define MT6332_PMIC_VSLEEP_SRC0_SHIFT                       0
#define MT6332_PMIC_VSLEEP_SRC1_MASK                        0xF
#define MT6332_PMIC_VSLEEP_SRC1_SHIFT                       12
#define MT6332_PMIC_R2R_SRC0_MASK                           0x1FF
#define MT6332_PMIC_R2R_SRC0_SHIFT                          0
#define MT6332_PMIC_R2R_SRC1_MASK                           0xF
#define MT6332_PMIC_R2R_SRC1_SHIFT                          12
#define MT6332_PMIC_BUCK_OSC_SEL_SRC0_MASK                  0x1FF
#define MT6332_PMIC_BUCK_OSC_SEL_SRC0_SHIFT                 0
#define MT6332_PMIC_SRCLKEN_DLY_SRC1_MASK                   0xF
#define MT6332_PMIC_SRCLKEN_DLY_SRC1_SHIFT                  12
#define MT6332_PMIC_BUCK_CON5_RSV0_MASK                     0xFFFF
#define MT6332_PMIC_BUCK_CON5_RSV0_SHIFT                    0
#define MT6332_PMIC_QI_VDVFS2_DIG_MON_MASK                  0xF
#define MT6332_PMIC_QI_VDVFS2_DIG_MON_SHIFT                 0
#define MT6332_PMIC_QI_VDRAM_DIG_MON_MASK                   0xF
#define MT6332_PMIC_QI_VDRAM_DIG_MON_SHIFT                  4
#define MT6332_PMIC_QI_VRF2_DIG_MON_MASK                    0xF
#define MT6332_PMIC_QI_VRF2_DIG_MON_SHIFT                   0
#define MT6332_PMIC_QI_VRF1_DIG_MON_MASK                    0xF
#define MT6332_PMIC_QI_VRF1_DIG_MON_SHIFT                   4
#define MT6332_PMIC_QI_VSBST_DIG_MON_MASK                   0xF
#define MT6332_PMIC_QI_VSBST_DIG_MON_SHIFT                  4
#define MT6332_PMIC_VDRAM_OC_EN_MASK                        0x1
#define MT6332_PMIC_VDRAM_OC_EN_SHIFT                       0
#define MT6332_PMIC_VDRAM_OC_DEG_EN_MASK                    0x1
#define MT6332_PMIC_VDRAM_OC_DEG_EN_SHIFT                   1
#define MT6332_PMIC_VDRAM_OC_WND_MASK                       0x3
#define MT6332_PMIC_VDRAM_OC_WND_SHIFT                      2
#define MT6332_PMIC_VDRAM_OC_THD_MASK                       0x3
#define MT6332_PMIC_VDRAM_OC_THD_SHIFT                      6
#define MT6332_PMIC_VDVFS2_OC_EN_MASK                       0x1
#define MT6332_PMIC_VDVFS2_OC_EN_SHIFT                      0
#define MT6332_PMIC_VDVFS2_OC_DEG_EN_MASK                   0x1
#define MT6332_PMIC_VDVFS2_OC_DEG_EN_SHIFT                  1
#define MT6332_PMIC_VDVFS2_OC_WND_MASK                      0x3
#define MT6332_PMIC_VDVFS2_OC_WND_SHIFT                     2
#define MT6332_PMIC_VDVFS2_OC_THD_MASK                      0x3
#define MT6332_PMIC_VDVFS2_OC_THD_SHIFT                     6
#define MT6332_PMIC_VRF1_OC_EN_MASK                         0x1
#define MT6332_PMIC_VRF1_OC_EN_SHIFT                        0
#define MT6332_PMIC_VRF1_OC_DEG_EN_MASK                     0x1
#define MT6332_PMIC_VRF1_OC_DEG_EN_SHIFT                    1
#define MT6332_PMIC_VRF1_OC_WND_MASK                        0x3
#define MT6332_PMIC_VRF1_OC_WND_SHIFT                       2
#define MT6332_PMIC_VRF1_OC_THD_MASK                        0x3
#define MT6332_PMIC_VRF1_OC_THD_SHIFT                       6
#define MT6332_PMIC_VRF2_OC_EN_MASK                         0x1
#define MT6332_PMIC_VRF2_OC_EN_SHIFT                        0
#define MT6332_PMIC_VRF2_OC_DEG_EN_MASK                     0x1
#define MT6332_PMIC_VRF2_OC_DEG_EN_SHIFT                    1
#define MT6332_PMIC_VRF2_OC_WND_MASK                        0x3
#define MT6332_PMIC_VRF2_OC_WND_SHIFT                       2
#define MT6332_PMIC_VRF2_OC_THD_MASK                        0x3
#define MT6332_PMIC_VRF2_OC_THD_SHIFT                       6
#define MT6332_PMIC_VPA_OC_EN_MASK                          0x1
#define MT6332_PMIC_VPA_OC_EN_SHIFT                         0
#define MT6332_PMIC_VPA_OC_DEG_EN_MASK                      0x1
#define MT6332_PMIC_VPA_OC_DEG_EN_SHIFT                     1
#define MT6332_PMIC_VPA_OC_WND_MASK                         0x3
#define MT6332_PMIC_VPA_OC_WND_SHIFT                        2
#define MT6332_PMIC_VPA_OC_THD_MASK                         0x3
#define MT6332_PMIC_VPA_OC_THD_SHIFT                        6
#define MT6332_PMIC_VSBST_OC_EN_MASK                        0x1
#define MT6332_PMIC_VSBST_OC_EN_SHIFT                       0
#define MT6332_PMIC_VSBST_OC_DEG_EN_MASK                    0x1
#define MT6332_PMIC_VSBST_OC_DEG_EN_SHIFT                   1
#define MT6332_PMIC_VSBST_OC_WND_MASK                       0x3
#define MT6332_PMIC_VSBST_OC_WND_SHIFT                      2
#define MT6332_PMIC_VSBST_OC_THD_MASK                       0x3
#define MT6332_PMIC_VSBST_OC_THD_SHIFT                      6
#define MT6332_PMIC_VDRAM_EN_OC_SDN_SEL_MASK                0x1
#define MT6332_PMIC_VDRAM_EN_OC_SDN_SEL_SHIFT               0
#define MT6332_PMIC_VDVFS2_EN_OC_SDN_SEL_MASK               0x1
#define MT6332_PMIC_VDVFS2_EN_OC_SDN_SEL_SHIFT              1
#define MT6332_PMIC_VRF1_EN_OC_SDN_SEL_MASK                 0x1
#define MT6332_PMIC_VRF1_EN_OC_SDN_SEL_SHIFT                2
#define MT6332_PMIC_VRF2_EN_OC_SDN_SEL_MASK                 0x1
#define MT6332_PMIC_VRF2_EN_OC_SDN_SEL_SHIFT                3
#define MT6332_PMIC_VPA_EN_OC_SDN_SEL_MASK                  0x1
#define MT6332_PMIC_VPA_EN_OC_SDN_SEL_SHIFT                 4
#define MT6332_PMIC_VSBST_EN_OC_SDN_SEL_MASK                0x1
#define MT6332_PMIC_VSBST_EN_OC_SDN_SEL_SHIFT               5
#define MT6332_PMIC_VDRAM_OC_FLAG_CLR_MASK                  0x1
#define MT6332_PMIC_VDRAM_OC_FLAG_CLR_SHIFT                 0
#define MT6332_PMIC_VDVFS2_OC_FLAG_CLR_MASK                 0x1
#define MT6332_PMIC_VDVFS2_OC_FLAG_CLR_SHIFT                1
#define MT6332_PMIC_VRF1_OC_FLAG_CLR_MASK                   0x1
#define MT6332_PMIC_VRF1_OC_FLAG_CLR_SHIFT                  2
#define MT6332_PMIC_VRF2_OC_FLAG_CLR_MASK                   0x1
#define MT6332_PMIC_VRF2_OC_FLAG_CLR_SHIFT                  3
#define MT6332_PMIC_VPA_OC_FLAG_CLR_MASK                    0x1
#define MT6332_PMIC_VPA_OC_FLAG_CLR_SHIFT                   4
#define MT6332_PMIC_VSBST_OC_FLAG_CLR_MASK                  0x1
#define MT6332_PMIC_VSBST_OC_FLAG_CLR_SHIFT                 5
#define MT6332_PMIC_VDRAM_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6332_PMIC_VDRAM_OC_FLAG_CLR_SEL_SHIFT             8
#define MT6332_PMIC_VDVFS2_OC_FLAG_CLR_SEL_MASK             0x1
#define MT6332_PMIC_VDVFS2_OC_FLAG_CLR_SEL_SHIFT            9
#define MT6332_PMIC_VRF1_OC_FLAG_CLR_SEL_MASK               0x1
#define MT6332_PMIC_VRF1_OC_FLAG_CLR_SEL_SHIFT              10
#define MT6332_PMIC_VRF2_OC_FLAG_CLR_SEL_MASK               0x1
#define MT6332_PMIC_VRF2_OC_FLAG_CLR_SEL_SHIFT              11
#define MT6332_PMIC_VPA_OC_FLAG_CLR_SEL_MASK                0x1
#define MT6332_PMIC_VPA_OC_FLAG_CLR_SEL_SHIFT               12
#define MT6332_PMIC_VSBST_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6332_PMIC_VSBST_OC_FLAG_CLR_SEL_SHIFT             13
#define MT6332_PMIC_VDRAM_OC_INT_EN_MASK                    0x1
#define MT6332_PMIC_VDRAM_OC_INT_EN_SHIFT                   0
#define MT6332_PMIC_VDVFS2_OC_INT_EN_MASK                   0x1
#define MT6332_PMIC_VDVFS2_OC_INT_EN_SHIFT                  1
#define MT6332_PMIC_VRF1_OC_INT_EN_MASK                     0x1
#define MT6332_PMIC_VRF1_OC_INT_EN_SHIFT                    2
#define MT6332_PMIC_VRF2_OC_INT_EN_MASK                     0x1
#define MT6332_PMIC_VRF2_OC_INT_EN_SHIFT                    3
#define MT6332_PMIC_VPA_OC_INT_EN_MASK                      0x1
#define MT6332_PMIC_VPA_OC_INT_EN_SHIFT                     4
#define MT6332_PMIC_VSBST_OC_INT_EN_MASK                    0x1
#define MT6332_PMIC_VSBST_OC_INT_EN_SHIFT                   5
#define MT6332_PMIC_VDRAM_OC_STATUS_MASK                    0x1
#define MT6332_PMIC_VDRAM_OC_STATUS_SHIFT                   0
#define MT6332_PMIC_VDVFS2_OC_STATUS_MASK                   0x1
#define MT6332_PMIC_VDVFS2_OC_STATUS_SHIFT                  1
#define MT6332_PMIC_VRF1_OC_STATUS_MASK                     0x1
#define MT6332_PMIC_VRF1_OC_STATUS_SHIFT                    2
#define MT6332_PMIC_VRF2_OC_STATUS_MASK                     0x1
#define MT6332_PMIC_VRF2_OC_STATUS_SHIFT                    3
#define MT6332_PMIC_VPA_OC_STATUS_MASK                      0x1
#define MT6332_PMIC_VPA_OC_STATUS_SHIFT                     4
#define MT6332_PMIC_VSBST_OC_STATUS_MASK                    0x1
#define MT6332_PMIC_VSBST_OC_STATUS_SHIFT                   5
#define MT6332_PMIC_VSRAM_DVFS2_TRACK_SLEEP_CTRL_MASK       0x1
#define MT6332_PMIC_VSRAM_DVFS2_TRACK_SLEEP_CTRL_SHIFT      0
#define MT6332_PMIC_VSRAM_DVFS2_TRACK_ON_CTRL_MASK          0x1
#define MT6332_PMIC_VSRAM_DVFS2_TRACK_ON_CTRL_SHIFT         1
#define MT6332_PMIC_VDVFS2_TRACK_ON_CTRL_MASK               0x1
#define MT6332_PMIC_VDVFS2_TRACK_ON_CTRL_SHIFT              2
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_DELTA_MASK            0x7F
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_DELTA_SHIFT           0
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_OFFSET_MASK           0x7F
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_OFFSET_SHIFT          8
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_LB_MASK            0x7F
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_LB_SHIFT           0
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_HB_MASK            0x7F
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_HB_SHIFT           8
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_LB_MASK         0x7F
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_LB_SHIFT        0
#define MT6332_PMIC_RG_VLCM_TRIMH_MASK                      0xF
#define MT6332_PMIC_RG_VLCM_TRIMH_SHIFT                     12
#define MT6332_PMIC_RG_VLCM_TRIML_MASK                      0xF
#define MT6332_PMIC_RG_VLCM_TRIML_SHIFT                     0
#define MT6332_PMIC_RG_VWLED_TRIMH_MASK                     0xF
#define MT6332_PMIC_RG_VWLED_TRIMH_SHIFT                    12
#define MT6332_PMIC_RG_VWLED_TRIML_MASK                     0xF
#define MT6332_PMIC_RG_VWLED_TRIML_SHIFT                    0
#define MT6332_PMIC_RG_VSRAM_DVFS2_TRIMH_MASK               0x1F
#define MT6332_PMIC_RG_VSRAM_DVFS2_TRIMH_SHIFT              11
#define MT6332_PMIC_RG_VSRAM_DVFS2_TRIML_MASK               0x1F
#define MT6332_PMIC_RG_VSRAM_DVFS2_TRIML_SHIFT              0
#define MT6332_PMIC_RG_VDRAM_ZXOS_TRIM_MASK                 0x3F
#define MT6332_PMIC_RG_VDRAM_ZXOS_TRIM_SHIFT                8
#define MT6332_PMIC_RG_VDRAM_TRIMH_MASK                     0xF
#define MT6332_PMIC_RG_VDRAM_TRIMH_SHIFT                    0
#define MT6332_PMIC_RG_VDRAM_TRIML_MASK                     0xF
#define MT6332_PMIC_RG_VDRAM_TRIML_SHIFT                    0
#define MT6332_PMIC_RG_VDRAM_RZSEL_MASK                     0x7
#define MT6332_PMIC_RG_VDRAM_RZSEL_SHIFT                    0
#define MT6332_PMIC_RG_VDRAM_CC_MASK                        0x3
#define MT6332_PMIC_RG_VDRAM_CC_SHIFT                       4
#define MT6332_PMIC_RG_VDRAM_CSR_MASK                       0x3
#define MT6332_PMIC_RG_VDRAM_CSR_SHIFT                      6
#define MT6332_PMIC_RG_VDRAM_CSL_MASK                       0xF
#define MT6332_PMIC_RG_VDRAM_CSL_SHIFT                      8
#define MT6332_PMIC_RG_VDRAM_ZX_OS_MASK                     0x3
#define MT6332_PMIC_RG_VDRAM_ZX_OS_SHIFT                    14
#define MT6332_PMIC_RG_VDRAM_CSM_MASK                       0x7
#define MT6332_PMIC_RG_VDRAM_CSM_SHIFT                      4
#define MT6332_PMIC_RG_VDRAM_MODESET_MASK                   0x1
#define MT6332_PMIC_RG_VDRAM_MODESET_SHIFT                  8
#define MT6332_PMIC_RG_VDRAM_NDIS_EN_MASK                   0x1
#define MT6332_PMIC_RG_VDRAM_NDIS_EN_SHIFT                  9
#define MT6332_PMIC_RG_VDRAM_SLP_MASK                       0x3
#define MT6332_PMIC_RG_VDRAM_SLP_SHIFT                      0
#define MT6332_PMIC_QI_VDRAM_VSLEEP_MASK                    0x3
#define MT6332_PMIC_QI_VDRAM_VSLEEP_SHIFT                   4
#define MT6332_PMIC_RG_VDRAM_RSV_MASK                       0xFF
#define MT6332_PMIC_RG_VDRAM_RSV_SHIFT                      0
#define MT6332_PMIC_VDRAM_EN_CTRL_MASK                      0x1
#define MT6332_PMIC_VDRAM_EN_CTRL_SHIFT                     0
#define MT6332_PMIC_VDRAM_VOSEL_CTRL_MASK                   0x1
#define MT6332_PMIC_VDRAM_VOSEL_CTRL_SHIFT                  1
#define MT6332_PMIC_VDRAM_DLC_CTRL_MASK                     0x1
#define MT6332_PMIC_VDRAM_DLC_CTRL_SHIFT                    2
#define MT6332_PMIC_VDRAM_BURST_CTRL_MASK                   0x1
#define MT6332_PMIC_VDRAM_BURST_CTRL_SHIFT                  3
#define MT6332_PMIC_VDRAM_EN_SEL_MASK                       0x3
#define MT6332_PMIC_VDRAM_EN_SEL_SHIFT                      0
#define MT6332_PMIC_VDRAM_VOSEL_SEL_MASK                    0x3
#define MT6332_PMIC_VDRAM_VOSEL_SEL_SHIFT                   4
#define MT6332_PMIC_VDRAM_DLC_SEL_MASK                      0x3
#define MT6332_PMIC_VDRAM_DLC_SEL_SHIFT                     8
#define MT6332_PMIC_VDRAM_BURST_SEL_MASK                    0x3
#define MT6332_PMIC_VDRAM_BURST_SEL_SHIFT                   12
#define MT6332_PMIC_VDRAM_EN_MASK                           0x1
#define MT6332_PMIC_VDRAM_EN_SHIFT                          0
#define MT6332_PMIC_VDRAM_STBTD_MASK                        0x3
#define MT6332_PMIC_VDRAM_STBTD_SHIFT                       4
#define MT6332_PMIC_QI_VDRAM_STB_MASK                       0x1
#define MT6332_PMIC_QI_VDRAM_STB_SHIFT                      12
#define MT6332_PMIC_QI_VDRAM_EN_MASK                        0x1
#define MT6332_PMIC_QI_VDRAM_EN_SHIFT                       13
#define MT6332_PMIC_QI_VDRAM_OC_STATUS_MASK                 0x1
#define MT6332_PMIC_QI_VDRAM_OC_STATUS_SHIFT                15
#define MT6332_PMIC_VDRAM_SFCHG_FRATE_MASK                  0x7F
#define MT6332_PMIC_VDRAM_SFCHG_FRATE_SHIFT                 0
#define MT6332_PMIC_VDRAM_SFCHG_FEN_MASK                    0x1
#define MT6332_PMIC_VDRAM_SFCHG_FEN_SHIFT                   7
#define MT6332_PMIC_VDRAM_SFCHG_RRATE_MASK                  0x7F
#define MT6332_PMIC_VDRAM_SFCHG_RRATE_SHIFT                 8
#define MT6332_PMIC_VDRAM_SFCHG_REN_MASK                    0x1
#define MT6332_PMIC_VDRAM_SFCHG_REN_SHIFT                   15
#define MT6332_PMIC_VDRAM_VOSEL_MASK                        0x7F
#define MT6332_PMIC_VDRAM_VOSEL_SHIFT                       0
#define MT6332_PMIC_VDRAM_VOSEL_ON_MASK                     0x7F
#define MT6332_PMIC_VDRAM_VOSEL_ON_SHIFT                    0
#define MT6332_PMIC_VDRAM_VOSEL_SLEEP_MASK                  0x7F
#define MT6332_PMIC_VDRAM_VOSEL_SLEEP_SHIFT                 0
#define MT6332_PMIC_NI_VDRAM_VOSEL_MASK                     0x7F
#define MT6332_PMIC_NI_VDRAM_VOSEL_SHIFT                    0
#define MT6332_PMIC_VDRAM_BURST_MASK                        0x7
#define MT6332_PMIC_VDRAM_BURST_SHIFT                       0
#define MT6332_PMIC_VDRAM_BURST_ON_MASK                     0x7
#define MT6332_PMIC_VDRAM_BURST_ON_SHIFT                    4
#define MT6332_PMIC_VDRAM_BURST_SLEEP_MASK                  0x7
#define MT6332_PMIC_VDRAM_BURST_SLEEP_SHIFT                 8
#define MT6332_PMIC_QI_VDRAM_BURST_MASK                     0x7
#define MT6332_PMIC_QI_VDRAM_BURST_SHIFT                    12
#define MT6332_PMIC_VDRAM_DLC_MASK                          0x3
#define MT6332_PMIC_VDRAM_DLC_SHIFT                         0
#define MT6332_PMIC_VDRAM_DLC_ON_MASK                       0x3
#define MT6332_PMIC_VDRAM_DLC_ON_SHIFT                      4
#define MT6332_PMIC_VDRAM_DLC_SLEEP_MASK                    0x3
#define MT6332_PMIC_VDRAM_DLC_SLEEP_SHIFT                   8
#define MT6332_PMIC_QI_VDRAM_DLC_MASK                       0x3
#define MT6332_PMIC_QI_VDRAM_DLC_SHIFT                      12
#define MT6332_PMIC_VDRAM_DLC_N_MASK                        0x3
#define MT6332_PMIC_VDRAM_DLC_N_SHIFT                       0
#define MT6332_PMIC_VDRAM_DLC_N_ON_MASK                     0x3
#define MT6332_PMIC_VDRAM_DLC_N_ON_SHIFT                    4
#define MT6332_PMIC_VDRAM_DLC_N_SLEEP_MASK                  0x3
#define MT6332_PMIC_VDRAM_DLC_N_SLEEP_SHIFT                 8
#define MT6332_PMIC_QI_VDRAM_DLC_N_MASK                     0x3
#define MT6332_PMIC_QI_VDRAM_DLC_N_SHIFT                    12
#define MT6332_PMIC_VDRAM_TRANS_TD_MASK                     0x3
#define MT6332_PMIC_VDRAM_TRANS_TD_SHIFT                    0
#define MT6332_PMIC_VDRAM_TRANS_CTRL_MASK                   0x3
#define MT6332_PMIC_VDRAM_TRANS_CTRL_SHIFT                  4
#define MT6332_PMIC_VDRAM_TRANS_ONCE_MASK                   0x1
#define MT6332_PMIC_VDRAM_TRANS_ONCE_SHIFT                  6
#define MT6332_PMIC_NI_VDRAM_VOSEL_TRANS_MASK               0x1
#define MT6332_PMIC_NI_VDRAM_VOSEL_TRANS_SHIFT              7
#define MT6332_PMIC_VDRAM_VSLEEP_EN_MASK                    0x1
#define MT6332_PMIC_VDRAM_VSLEEP_EN_SHIFT                   8
#define MT6332_PMIC_VDRAM_R2R_PDN_MASK                      0x1
#define MT6332_PMIC_VDRAM_R2R_PDN_SHIFT                     10
#define MT6332_PMIC_VDRAM_VSLEEP_SEL_MASK                   0x1
#define MT6332_PMIC_VDRAM_VSLEEP_SEL_SHIFT                  11
#define MT6332_PMIC_NI_VDRAM_R2R_PDN_MASK                   0x1
#define MT6332_PMIC_NI_VDRAM_R2R_PDN_SHIFT                  14
#define MT6332_PMIC_NI_VDRAM_VSLEEP_SEL_MASK                0x1
#define MT6332_PMIC_NI_VDRAM_VSLEEP_SEL_SHIFT               15
#define MT6332_PMIC_RG_VDRAM_DTS_ENB_MASK                   0x1
#define MT6332_PMIC_RG_VDRAM_DTS_ENB_SHIFT                  0
#define MT6332_PMIC_RG_VDRAM_TRAN_BST_MASK                  0x3F
#define MT6332_PMIC_RG_VDRAM_TRAN_BST_SHIFT                 1
#define MT6332_PMIC_QI_VDRAM_MODE_MASK                      0x1
#define MT6332_PMIC_QI_VDRAM_MODE_SHIFT                     10
#define MT6332_PMIC_RGS_VDRAM_ENPWM_STATUS_MASK             0x1
#define MT6332_PMIC_RGS_VDRAM_ENPWM_STATUS_SHIFT            13
#define MT6332_PMIC_RG_VDRAM_PFM_RIP_MASK                   0x3
#define MT6332_PMIC_RG_VDRAM_PFM_RIP_SHIFT                  14
#define MT6332_PMIC_RG_VDRAM_RCL_TRIM_MASK                  0x1F
#define MT6332_PMIC_RG_VDRAM_RCL_TRIM_SHIFT                 0
#define MT6332_PMIC_RG_VDRAM_RCL_TRIM_EN_MASK               0x1
#define MT6332_PMIC_RG_VDRAM_RCL_TRIM_EN_SHIFT              7
#define MT6332_PMIC_RG_VDRAM_VSLEEP_MASK                    0x7
#define MT6332_PMIC_RG_VDRAM_VSLEEP_SHIFT                   5
#define MT6332_PMIC_RG_VDVFS2_ZXOS_TRIM_MASK                0x3F
#define MT6332_PMIC_RG_VDVFS2_ZXOS_TRIM_SHIFT               8
#define MT6332_PMIC_RG_VDVFS2_TRIMH_MASK                    0x1F
#define MT6332_PMIC_RG_VDVFS2_TRIMH_SHIFT                   0
#define MT6332_PMIC_RG_VDVFS2_TRIML_MASK                    0x1F
#define MT6332_PMIC_RG_VDVFS2_TRIML_SHIFT                   0
#define MT6332_PMIC_RG_VDVFS2_RZSEL_MASK                    0x7
#define MT6332_PMIC_RG_VDVFS2_RZSEL_SHIFT                   0
#define MT6332_PMIC_RG_VDVFS2_CC_MASK                       0x3
#define MT6332_PMIC_RG_VDVFS2_CC_SHIFT                      4
#define MT6332_PMIC_RG_VDVFS2_CSR_MASK                      0x3
#define MT6332_PMIC_RG_VDVFS2_CSR_SHIFT                     6
#define MT6332_PMIC_RG_VDVFS2_CSL_MASK                      0xF
#define MT6332_PMIC_RG_VDVFS2_CSL_SHIFT                     8
#define MT6332_PMIC_RG_VDVFS2_ZX_OS_MASK                    0x3
#define MT6332_PMIC_RG_VDVFS2_ZX_OS_SHIFT                   14
#define MT6332_PMIC_RG_VDVFS2_CSM_MASK                      0x7
#define MT6332_PMIC_RG_VDVFS2_CSM_SHIFT                     4
#define MT6332_PMIC_RG_VDVFS2_MODESET_MASK                  0x1
#define MT6332_PMIC_RG_VDVFS2_MODESET_SHIFT                 8
#define MT6332_PMIC_RG_VDVFS2_NDIS_EN_MASK                  0x1
#define MT6332_PMIC_RG_VDVFS2_NDIS_EN_SHIFT                 9
#define MT6332_PMIC_RG_VDVFS2_SLP_MASK                      0x3
#define MT6332_PMIC_RG_VDVFS2_SLP_SHIFT                     0
#define MT6332_PMIC_QI_VDVFS2_VSLEEP_MASK                   0x3
#define MT6332_PMIC_QI_VDVFS2_VSLEEP_SHIFT                  4
#define MT6332_PMIC_RG_VDVFS2_RSV_MASK                      0xFF
#define MT6332_PMIC_RG_VDVFS2_RSV_SHIFT                     0
#define MT6332_PMIC_VDVFS2_EN_CTRL_MASK                     0x1
#define MT6332_PMIC_VDVFS2_EN_CTRL_SHIFT                    0
#define MT6332_PMIC_VDVFS2_VOSEL_CTRL_MASK                  0x1
#define MT6332_PMIC_VDVFS2_VOSEL_CTRL_SHIFT                 1
#define MT6332_PMIC_VDVFS2_DLC_CTRL_MASK                    0x1
#define MT6332_PMIC_VDVFS2_DLC_CTRL_SHIFT                   2
#define MT6332_PMIC_VDVFS2_BURST_CTRL_MASK                  0x1
#define MT6332_PMIC_VDVFS2_BURST_CTRL_SHIFT                 3
#define MT6332_PMIC_VDVFS2_EN_SEL_MASK                      0x3
#define MT6332_PMIC_VDVFS2_EN_SEL_SHIFT                     0
#define MT6332_PMIC_VDVFS2_VOSEL_SEL_MASK                   0x3
#define MT6332_PMIC_VDVFS2_VOSEL_SEL_SHIFT                  4
#define MT6332_PMIC_VDVFS2_DLC_SEL_MASK                     0x3
#define MT6332_PMIC_VDVFS2_DLC_SEL_SHIFT                    8
#define MT6332_PMIC_VDVFS2_BURST_SEL_MASK                   0x3
#define MT6332_PMIC_VDVFS2_BURST_SEL_SHIFT                  12
#define MT6332_PMIC_VDVFS2_EN_MASK                          0x1
#define MT6332_PMIC_VDVFS2_EN_SHIFT                         0
#define MT6332_PMIC_VDVFS2_STBTD_MASK                       0x3
#define MT6332_PMIC_VDVFS2_STBTD_SHIFT                      4
#define MT6332_PMIC_QI_VDVFS2_STB_MASK                      0x1
#define MT6332_PMIC_QI_VDVFS2_STB_SHIFT                     12
#define MT6332_PMIC_QI_VDVFS2_EN_MASK                       0x1
#define MT6332_PMIC_QI_VDVFS2_EN_SHIFT                      13
#define MT6332_PMIC_QI_VDVFS2_OC_STATUS_MASK                0x1
#define MT6332_PMIC_QI_VDVFS2_OC_STATUS_SHIFT               15
#define MT6332_PMIC_VDVFS2_SFCHG_FRATE_MASK                 0x7F
#define MT6332_PMIC_VDVFS2_SFCHG_FRATE_SHIFT                0
#define MT6332_PMIC_VDVFS2_SFCHG_FEN_MASK                   0x1
#define MT6332_PMIC_VDVFS2_SFCHG_FEN_SHIFT                  7
#define MT6332_PMIC_VDVFS2_SFCHG_RRATE_MASK                 0x7F
#define MT6332_PMIC_VDVFS2_SFCHG_RRATE_SHIFT                8
#define MT6332_PMIC_VDVFS2_SFCHG_REN_MASK                   0x1
#define MT6332_PMIC_VDVFS2_SFCHG_REN_SHIFT                  15
#define MT6332_PMIC_VDVFS2_VOSEL_MASK                       0x7F
#define MT6332_PMIC_VDVFS2_VOSEL_SHIFT                      0
#define MT6332_PMIC_VDVFS2_VOSEL_ON_MASK                    0x7F
#define MT6332_PMIC_VDVFS2_VOSEL_ON_SHIFT                   0
#define MT6332_PMIC_VDVFS2_VOSEL_SLEEP_MASK                 0x7F
#define MT6332_PMIC_VDVFS2_VOSEL_SLEEP_SHIFT                0
#define MT6332_PMIC_NI_VDVFS2_VOSEL_MASK                    0x7F
#define MT6332_PMIC_NI_VDVFS2_VOSEL_SHIFT                   0
#define MT6332_PMIC_VDVFS2_BURST_MASK                       0x7
#define MT6332_PMIC_VDVFS2_BURST_SHIFT                      0
#define MT6332_PMIC_VDVFS2_BURST_ON_MASK                    0x7
#define MT6332_PMIC_VDVFS2_BURST_ON_SHIFT                   4
#define MT6332_PMIC_VDVFS2_BURST_SLEEP_MASK                 0x7
#define MT6332_PMIC_VDVFS2_BURST_SLEEP_SHIFT                8
#define MT6332_PMIC_QI_VDVFS2_BURST_MASK                    0x7
#define MT6332_PMIC_QI_VDVFS2_BURST_SHIFT                   12
#define MT6332_PMIC_VDVFS2_DLC_MASK                         0x3
#define MT6332_PMIC_VDVFS2_DLC_SHIFT                        0
#define MT6332_PMIC_VDVFS2_DLC_ON_MASK                      0x3
#define MT6332_PMIC_VDVFS2_DLC_ON_SHIFT                     4
#define MT6332_PMIC_VDVFS2_DLC_SLEEP_MASK                   0x3
#define MT6332_PMIC_VDVFS2_DLC_SLEEP_SHIFT                  8
#define MT6332_PMIC_QI_VDVFS2_DLC_MASK                      0x3
#define MT6332_PMIC_QI_VDVFS2_DLC_SHIFT                     12
#define MT6332_PMIC_VDVFS2_DLC_N_MASK                       0x3
#define MT6332_PMIC_VDVFS2_DLC_N_SHIFT                      0
#define MT6332_PMIC_VDVFS2_DLC_N_ON_MASK                    0x3
#define MT6332_PMIC_VDVFS2_DLC_N_ON_SHIFT                   4
#define MT6332_PMIC_VDVFS2_DLC_N_SLEEP_MASK                 0x3
#define MT6332_PMIC_VDVFS2_DLC_N_SLEEP_SHIFT                8
#define MT6332_PMIC_QI_VDVFS2_DLC_N_MASK                    0x3
#define MT6332_PMIC_QI_VDVFS2_DLC_N_SHIFT                   12
#define MT6332_PMIC_VDVFS2_TRANS_TD_MASK                    0x3
#define MT6332_PMIC_VDVFS2_TRANS_TD_SHIFT                   0
#define MT6332_PMIC_VDVFS2_TRANS_CTRL_MASK                  0x3
#define MT6332_PMIC_VDVFS2_TRANS_CTRL_SHIFT                 4
#define MT6332_PMIC_VDVFS2_TRANS_ONCE_MASK                  0x1
#define MT6332_PMIC_VDVFS2_TRANS_ONCE_SHIFT                 6
#define MT6332_PMIC_NI_VDVFS2_VOSEL_TRANS_MASK              0x1
#define MT6332_PMIC_NI_VDVFS2_VOSEL_TRANS_SHIFT             7
#define MT6332_PMIC_VDVFS2_VSLEEP_EN_MASK                   0x1
#define MT6332_PMIC_VDVFS2_VSLEEP_EN_SHIFT                  8
#define MT6332_PMIC_VDVFS2_R2R_PDN_MASK                     0x1
#define MT6332_PMIC_VDVFS2_R2R_PDN_SHIFT                    10
#define MT6332_PMIC_VDVFS2_VSLEEP_SEL_MASK                  0x1
#define MT6332_PMIC_VDVFS2_VSLEEP_SEL_SHIFT                 11
#define MT6332_PMIC_NI_VDVFS2_R2R_PDN_MASK                  0x1
#define MT6332_PMIC_NI_VDVFS2_R2R_PDN_SHIFT                 14
#define MT6332_PMIC_NI_VDVFS2_VSLEEP_SEL_MASK               0x1
#define MT6332_PMIC_NI_VDVFS2_VSLEEP_SEL_SHIFT              15
#define MT6332_PMIC_RG_VDVFS2_DTS_ENB_MASK                  0x1
#define MT6332_PMIC_RG_VDVFS2_DTS_ENB_SHIFT                 0
#define MT6332_PMIC_RG_VDVFS2_TRAN_BST_MASK                 0x3F
#define MT6332_PMIC_RG_VDVFS2_TRAN_BST_SHIFT                1
#define MT6332_PMIC_QI_VDVFS2_MODE_MASK                     0x1
#define MT6332_PMIC_QI_VDVFS2_MODE_SHIFT                    10
#define MT6332_PMIC_RGS_VDVFS2_ENPWM_STATUS_MASK            0x1
#define MT6332_PMIC_RGS_VDVFS2_ENPWM_STATUS_SHIFT           13
#define MT6332_PMIC_RG_VDVFS2_PFM_RIP_MASK                  0x3
#define MT6332_PMIC_RG_VDVFS2_PFM_RIP_SHIFT                 14
#define MT6332_PMIC_RG_VDVFS2_RCL_TRIM_MASK                 0x1F
#define MT6332_PMIC_RG_VDVFS2_RCL_TRIM_SHIFT                0
#define MT6332_PMIC_RG_VDVFS2_RCL_TRIM_EN_MASK              0x1
#define MT6332_PMIC_RG_VDVFS2_RCL_TRIM_EN_SHIFT             7
#define MT6332_PMIC_RG_VSRAM_DVFS2_VSLEEP_MASK              0x7
#define MT6332_PMIC_RG_VSRAM_DVFS2_VSLEEP_SHIFT             0
#define MT6332_PMIC_RG_VDVFS2_VSLEEP_MASK                   0x7
#define MT6332_PMIC_RG_VDVFS2_VSLEEP_SHIFT                  5
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_CTRL_MASK             0x1
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_CTRL_SHIFT            0
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_SEL_MASK              0x3
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_SEL_SHIFT             1
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_MASK               0x7F
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_SHIFT              0
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_MASK            0x7F
#define MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_SHIFT           0
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_FRATE_MASK            0x7F
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_FRATE_SHIFT           0
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_FEN_MASK              0x1
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_FEN_SHIFT             7
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_RRATE_MASK            0x7F
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_RRATE_SHIFT           8
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_REN_MASK              0x1
#define MT6332_PMIC_VSRAM_DVFS2_SFCHG_REN_SHIFT             15
#define MT6332_PMIC_VSRAM_DVFS2_TRANS_TD_MASK               0x3
#define MT6332_PMIC_VSRAM_DVFS2_TRANS_TD_SHIFT              0
#define MT6332_PMIC_VSRAM_DVFS2_TRANS_CTRL_MASK             0x3
#define MT6332_PMIC_VSRAM_DVFS2_TRANS_CTRL_SHIFT            4
#define MT6332_PMIC_VSRAM_DVFS2_TRANS_ONCE_MASK             0x1
#define MT6332_PMIC_VSRAM_DVFS2_TRANS_ONCE_SHIFT            6
#define MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_TRANS_MASK         0x1
#define MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_TRANS_SHIFT        7
#define MT6332_PMIC_VSRAM_DVFS2_VSLEEP_EN_MASK              0x1
#define MT6332_PMIC_VSRAM_DVFS2_VSLEEP_EN_SHIFT             8
#define MT6332_PMIC_VSRAM_DVFS2_R2R_PDN_MASK                0x1
#define MT6332_PMIC_VSRAM_DVFS2_R2R_PDN_SHIFT               10
#define MT6332_PMIC_VSRAM_DVFS2_VSLEEP_SEL_MASK             0x1
#define MT6332_PMIC_VSRAM_DVFS2_VSLEEP_SEL_SHIFT            11
#define MT6332_PMIC_QI_VSRAM_DVFS2_VSLEEP_MASK              0x3
#define MT6332_PMIC_QI_VSRAM_DVFS2_VSLEEP_SHIFT             4
#define MT6332_PMIC_RG_VRF1_ZXOS_TRIM_MASK                  0x3F
#define MT6332_PMIC_RG_VRF1_ZXOS_TRIM_SHIFT                 8
#define MT6332_PMIC_RG_VRF1_TRIMH_MASK                      0xF
#define MT6332_PMIC_RG_VRF1_TRIMH_SHIFT                     0
#define MT6332_PMIC_RG_VRF1_TRIML_MASK                      0xF
#define MT6332_PMIC_RG_VRF1_TRIML_SHIFT                     0
#define MT6332_PMIC_RG_VRF1_RZSEL_MASK                      0x7
#define MT6332_PMIC_RG_VRF1_RZSEL_SHIFT                     0
#define MT6332_PMIC_RG_VRF1_CC_MASK                         0x3
#define MT6332_PMIC_RG_VRF1_CC_SHIFT                        4
#define MT6332_PMIC_RG_VRF1_CSR_MASK                        0x3
#define MT6332_PMIC_RG_VRF1_CSR_SHIFT                       6
#define MT6332_PMIC_RG_VRF1_CSL_MASK                        0xF
#define MT6332_PMIC_RG_VRF1_CSL_SHIFT                       8
#define MT6332_PMIC_RG_VRF1_ZX_OS_MASK                      0x3
#define MT6332_PMIC_RG_VRF1_ZX_OS_SHIFT                     14
#define MT6332_PMIC_RG_VRF1_CSM_MASK                        0x7
#define MT6332_PMIC_RG_VRF1_CSM_SHIFT                       4
#define MT6332_PMIC_RG_VRF1_MODESET_MASK                    0x1
#define MT6332_PMIC_RG_VRF1_MODESET_SHIFT                   8
#define MT6332_PMIC_RG_VRF1_NDIS_EN_MASK                    0x1
#define MT6332_PMIC_RG_VRF1_NDIS_EN_SHIFT                   9
#define MT6332_PMIC_RG_VRF1_SLP_MASK                        0x3
#define MT6332_PMIC_RG_VRF1_SLP_SHIFT                       0
#define MT6332_PMIC_VRF1_DIG1_RSV0_MASK                     0x3
#define MT6332_PMIC_VRF1_DIG1_RSV0_SHIFT                    4
#define MT6332_PMIC_RG_VRF1_RSV_MASK                        0xFF
#define MT6332_PMIC_RG_VRF1_RSV_SHIFT                       0
#define MT6332_PMIC_VRF1_EN_CTRL_MASK                       0x1
#define MT6332_PMIC_VRF1_EN_CTRL_SHIFT                      0
#define MT6332_PMIC_VRF1_VOSEL_CTRL_MASK                    0x1
#define MT6332_PMIC_VRF1_VOSEL_CTRL_SHIFT                   1
#define MT6332_PMIC_VRF1_DLC_CTRL_MASK                      0x1
#define MT6332_PMIC_VRF1_DLC_CTRL_SHIFT                     2
#define MT6332_PMIC_VRF1_BURST_CTRL_MASK                    0x1
#define MT6332_PMIC_VRF1_BURST_CTRL_SHIFT                   3
#define MT6332_PMIC_VRF1_EN_SEL_MASK                        0x3
#define MT6332_PMIC_VRF1_EN_SEL_SHIFT                       0
#define MT6332_PMIC_VRF1_VOSEL_SEL_MASK                     0x3
#define MT6332_PMIC_VRF1_VOSEL_SEL_SHIFT                    4
#define MT6332_PMIC_VRF1_DLC_SEL_MASK                       0x3
#define MT6332_PMIC_VRF1_DLC_SEL_SHIFT                      8
#define MT6332_PMIC_VRF1_BURST_SEL_MASK                     0x3
#define MT6332_PMIC_VRF1_BURST_SEL_SHIFT                    12
#define MT6332_PMIC_VRF1_EN_MASK                            0x1
#define MT6332_PMIC_VRF1_EN_SHIFT                           0
#define MT6332_PMIC_VRF1_STBTD_MASK                         0x3
#define MT6332_PMIC_VRF1_STBTD_SHIFT                        4
#define MT6332_PMIC_QI_VRF1_STB_MASK                        0x1
#define MT6332_PMIC_QI_VRF1_STB_SHIFT                       12
#define MT6332_PMIC_QI_VRF1_EN_MASK                         0x1
#define MT6332_PMIC_QI_VRF1_EN_SHIFT                        13
#define MT6332_PMIC_QI_VRF1_OC_STATUS_MASK                  0x1
#define MT6332_PMIC_QI_VRF1_OC_STATUS_SHIFT                 15
#define MT6332_PMIC_VRF1_SFCHG_FRATE_MASK                   0x7F
#define MT6332_PMIC_VRF1_SFCHG_FRATE_SHIFT                  0
#define MT6332_PMIC_VRF1_SFCHG_FEN_MASK                     0x1
#define MT6332_PMIC_VRF1_SFCHG_FEN_SHIFT                    7
#define MT6332_PMIC_VRF1_SFCHG_RRATE_MASK                   0x7F
#define MT6332_PMIC_VRF1_SFCHG_RRATE_SHIFT                  8
#define MT6332_PMIC_VRF1_SFCHG_REN_MASK                     0x1
#define MT6332_PMIC_VRF1_SFCHG_REN_SHIFT                    15
#define MT6332_PMIC_VRF1_VOSEL_MASK                         0x7F
#define MT6332_PMIC_VRF1_VOSEL_SHIFT                        0
#define MT6332_PMIC_VRF1_VOSEL_ON_MASK                      0x7F
#define MT6332_PMIC_VRF1_VOSEL_ON_SHIFT                     0
#define MT6332_PMIC_VRF1_VOSEL_SLEEP_MASK                   0x7F
#define MT6332_PMIC_VRF1_VOSEL_SLEEP_SHIFT                  0
#define MT6332_PMIC_NI_VRF1_VOSEL_MASK                      0x7F
#define MT6332_PMIC_NI_VRF1_VOSEL_SHIFT                     0
#define MT6332_PMIC_VRF1_BURST_MASK                         0x7
#define MT6332_PMIC_VRF1_BURST_SHIFT                        0
#define MT6332_PMIC_VRF1_BURST_ON_MASK                      0x7
#define MT6332_PMIC_VRF1_BURST_ON_SHIFT                     4
#define MT6332_PMIC_VRF1_BURST_SLEEP_MASK                   0x7
#define MT6332_PMIC_VRF1_BURST_SLEEP_SHIFT                  8
#define MT6332_PMIC_QI_VRF1_BURST_MASK                      0x7
#define MT6332_PMIC_QI_VRF1_BURST_SHIFT                     12
#define MT6332_PMIC_VRF1_DLC_MASK                           0x3
#define MT6332_PMIC_VRF1_DLC_SHIFT                          0
#define MT6332_PMIC_VRF1_DLC_ON_MASK                        0x3
#define MT6332_PMIC_VRF1_DLC_ON_SHIFT                       4
#define MT6332_PMIC_VRF1_DLC_SLEEP_MASK                     0x3
#define MT6332_PMIC_VRF1_DLC_SLEEP_SHIFT                    8
#define MT6332_PMIC_QI_VRF1_DLC_MASK                        0x3
#define MT6332_PMIC_QI_VRF1_DLC_SHIFT                       12
#define MT6332_PMIC_VRF1_DLC_N_MASK                         0x3
#define MT6332_PMIC_VRF1_DLC_N_SHIFT                        0
#define MT6332_PMIC_VRF1_DLC_N_ON_MASK                      0x3
#define MT6332_PMIC_VRF1_DLC_N_ON_SHIFT                     4
#define MT6332_PMIC_VRF1_DLC_N_SLEEP_MASK                   0x3
#define MT6332_PMIC_VRF1_DLC_N_SLEEP_SHIFT                  8
#define MT6332_PMIC_QI_VRF1_DLC_N_MASK                      0x3
#define MT6332_PMIC_QI_VRF1_DLC_N_SHIFT                     12
#define MT6332_PMIC_VRF1_TRANS_TD_MASK                      0x3
#define MT6332_PMIC_VRF1_TRANS_TD_SHIFT                     0
#define MT6332_PMIC_VRF1_TRANS_CTRL_MASK                    0x3
#define MT6332_PMIC_VRF1_TRANS_CTRL_SHIFT                   4
#define MT6332_PMIC_VRF1_TRANS_ONCE_MASK                    0x1
#define MT6332_PMIC_VRF1_TRANS_ONCE_SHIFT                   6
#define MT6332_PMIC_NI_VRF1_VOSEL_TRANS_MASK                0x1
#define MT6332_PMIC_NI_VRF1_VOSEL_TRANS_SHIFT               7
#define MT6332_PMIC_VRF1_VSLEEP_EN_MASK                     0x1
#define MT6332_PMIC_VRF1_VSLEEP_EN_SHIFT                    8
#define MT6332_PMIC_VRF1_R2R_PDN_MASK                       0x1
#define MT6332_PMIC_VRF1_R2R_PDN_SHIFT                      10
#define MT6332_PMIC_VRF1_VSLEEP_SEL_MASK                    0x1
#define MT6332_PMIC_VRF1_VSLEEP_SEL_SHIFT                   11
#define MT6332_PMIC_NI_VRF1_R2R_PDN_MASK                    0x1
#define MT6332_PMIC_NI_VRF1_R2R_PDN_SHIFT                   14
#define MT6332_PMIC_NI_VRF1_VSLEEP_SEL_MASK                 0x1
#define MT6332_PMIC_NI_VRF1_VSLEEP_SEL_SHIFT                15
#define MT6332_PMIC_RG_VRF1_DTS_ENB_MASK                    0x1
#define MT6332_PMIC_RG_VRF1_DTS_ENB_SHIFT                   0
#define MT6332_PMIC_RG_VRF1_TRAN_BST_MASK                   0x3F
#define MT6332_PMIC_RG_VRF1_TRAN_BST_SHIFT                  1
#define MT6332_PMIC_QI_VRF1_MODE_MASK                       0x1
#define MT6332_PMIC_QI_VRF1_MODE_SHIFT                      10
#define MT6332_PMIC_RGS_VRF1_ENPWM_STATUS_MASK              0x1
#define MT6332_PMIC_RGS_VRF1_ENPWM_STATUS_SHIFT             13
#define MT6332_PMIC_RG_VRF1_PFM_RIP_MASK                    0x3
#define MT6332_PMIC_RG_VRF1_PFM_RIP_SHIFT                   14
#define MT6332_PMIC_RG_VRF1_RCL_TRIM_MASK                   0x1F
#define MT6332_PMIC_RG_VRF1_RCL_TRIM_SHIFT                  0
#define MT6332_PMIC_RG_VRF1_RCL_TRIM_EN_MASK                0x1
#define MT6332_PMIC_RG_VRF1_RCL_TRIM_EN_SHIFT               7
#define MT6332_PMIC_RG_VRF1_FBDIV_MASK                      0x1
#define MT6332_PMIC_RG_VRF1_FBDIV_SHIFT                     7
#define MT6332_PMIC_RG_VRF2_ZXOS_TRIM_MASK                  0x3F
#define MT6332_PMIC_RG_VRF2_ZXOS_TRIM_SHIFT                 8
#define MT6332_PMIC_RG_VRF2_TRIMH_MASK                      0xF
#define MT6332_PMIC_RG_VRF2_TRIMH_SHIFT                     0
#define MT6332_PMIC_RG_VRF2_TRIML_MASK                      0xF
#define MT6332_PMIC_RG_VRF2_TRIML_SHIFT                     0
#define MT6332_PMIC_RG_VRF2_RZSEL_MASK                      0x7
#define MT6332_PMIC_RG_VRF2_RZSEL_SHIFT                     0
#define MT6332_PMIC_RG_VRF2_CC_MASK                         0x3
#define MT6332_PMIC_RG_VRF2_CC_SHIFT                        4
#define MT6332_PMIC_RG_VRF2_CSR_MASK                        0x3
#define MT6332_PMIC_RG_VRF2_CSR_SHIFT                       6
#define MT6332_PMIC_RG_VRF2_CSL_MASK                        0xF
#define MT6332_PMIC_RG_VRF2_CSL_SHIFT                       8
#define MT6332_PMIC_RG_VRF2_ZX_OS_MASK                      0x3
#define MT6332_PMIC_RG_VRF2_ZX_OS_SHIFT                     14
#define MT6332_PMIC_RG_VRF2_CSM_MASK                        0x7
#define MT6332_PMIC_RG_VRF2_CSM_SHIFT                       4
#define MT6332_PMIC_RG_VRF2_MODESET_MASK                    0x1
#define MT6332_PMIC_RG_VRF2_MODESET_SHIFT                   8
#define MT6332_PMIC_RG_VRF2_NDIS_EN_MASK                    0x1
#define MT6332_PMIC_RG_VRF2_NDIS_EN_SHIFT                   9
#define MT6332_PMIC_RG_VRF2_SLP_MASK                        0x3
#define MT6332_PMIC_RG_VRF2_SLP_SHIFT                       0
#define MT6332_PMIC_VRF2_DIG1_RSV0_MASK                     0x3
#define MT6332_PMIC_VRF2_DIG1_RSV0_SHIFT                    4
#define MT6332_PMIC_RG_VRF2_RSV_MASK                        0xFF
#define MT6332_PMIC_RG_VRF2_RSV_SHIFT                       0
#define MT6332_PMIC_VRF2_EN_CTRL_MASK                       0x1
#define MT6332_PMIC_VRF2_EN_CTRL_SHIFT                      0
#define MT6332_PMIC_VRF2_VOSEL_CTRL_MASK                    0x1
#define MT6332_PMIC_VRF2_VOSEL_CTRL_SHIFT                   1
#define MT6332_PMIC_VRF2_DLC_CTRL_MASK                      0x1
#define MT6332_PMIC_VRF2_DLC_CTRL_SHIFT                     2
#define MT6332_PMIC_VRF2_BURST_CTRL_MASK                    0x1
#define MT6332_PMIC_VRF2_BURST_CTRL_SHIFT                   3
#define MT6332_PMIC_VRF2_EN_SEL_MASK                        0x3
#define MT6332_PMIC_VRF2_EN_SEL_SHIFT                       0
#define MT6332_PMIC_VRF2_VOSEL_SEL_MASK                     0x3
#define MT6332_PMIC_VRF2_VOSEL_SEL_SHIFT                    4
#define MT6332_PMIC_VRF2_DLC_SEL_MASK                       0x3
#define MT6332_PMIC_VRF2_DLC_SEL_SHIFT                      8
#define MT6332_PMIC_VRF2_BURST_SEL_MASK                     0x3
#define MT6332_PMIC_VRF2_BURST_SEL_SHIFT                    12
#define MT6332_PMIC_VRF2_EN_MASK                            0x1
#define MT6332_PMIC_VRF2_EN_SHIFT                           0
#define MT6332_PMIC_VRF2_STBTD_MASK                         0x3
#define MT6332_PMIC_VRF2_STBTD_SHIFT                        4
#define MT6332_PMIC_QI_VRF2_STB_MASK                        0x1
#define MT6332_PMIC_QI_VRF2_STB_SHIFT                       12
#define MT6332_PMIC_QI_VRF2_EN_MASK                         0x1
#define MT6332_PMIC_QI_VRF2_EN_SHIFT                        13
#define MT6332_PMIC_QI_VRF2_OC_STATUS_MASK                  0x1
#define MT6332_PMIC_QI_VRF2_OC_STATUS_SHIFT                 15
#define MT6332_PMIC_VRF2_SFCHG_FRATE_MASK                   0x7F
#define MT6332_PMIC_VRF2_SFCHG_FRATE_SHIFT                  0
#define MT6332_PMIC_VRF2_SFCHG_FEN_MASK                     0x1
#define MT6332_PMIC_VRF2_SFCHG_FEN_SHIFT                    7
#define MT6332_PMIC_VRF2_SFCHG_RRATE_MASK                   0x7F
#define MT6332_PMIC_VRF2_SFCHG_RRATE_SHIFT                  8
#define MT6332_PMIC_VRF2_SFCHG_REN_MASK                     0x1
#define MT6332_PMIC_VRF2_SFCHG_REN_SHIFT                    15
#define MT6332_PMIC_VRF2_VOSEL_MASK                         0x7F
#define MT6332_PMIC_VRF2_VOSEL_SHIFT                        0
#define MT6332_PMIC_VRF2_VOSEL_ON_MASK                      0x7F
#define MT6332_PMIC_VRF2_VOSEL_ON_SHIFT                     0
#define MT6332_PMIC_VRF2_VOSEL_SLEEP_MASK                   0x7F
#define MT6332_PMIC_VRF2_VOSEL_SLEEP_SHIFT                  0
#define MT6332_PMIC_NI_VRF2_VOSEL_MASK                      0x7F
#define MT6332_PMIC_NI_VRF2_VOSEL_SHIFT                     0
#define MT6332_PMIC_VRF2_BURST_MASK                         0x7
#define MT6332_PMIC_VRF2_BURST_SHIFT                        0
#define MT6332_PMIC_VRF2_BURST_ON_MASK                      0x7
#define MT6332_PMIC_VRF2_BURST_ON_SHIFT                     4
#define MT6332_PMIC_VRF2_BURST_SLEEP_MASK                   0x7
#define MT6332_PMIC_VRF2_BURST_SLEEP_SHIFT                  8
#define MT6332_PMIC_QI_VRF2_BURST_MASK                      0x7
#define MT6332_PMIC_QI_VRF2_BURST_SHIFT                     12
#define MT6332_PMIC_VRF2_DLC_MASK                           0x3
#define MT6332_PMIC_VRF2_DLC_SHIFT                          0
#define MT6332_PMIC_VRF2_DLC_ON_MASK                        0x3
#define MT6332_PMIC_VRF2_DLC_ON_SHIFT                       4
#define MT6332_PMIC_VRF2_DLC_SLEEP_MASK                     0x3
#define MT6332_PMIC_VRF2_DLC_SLEEP_SHIFT                    8
#define MT6332_PMIC_QI_VRF2_DLC_MASK                        0x3
#define MT6332_PMIC_QI_VRF2_DLC_SHIFT                       12
#define MT6332_PMIC_VRF2_DLC_N_MASK                         0x3
#define MT6332_PMIC_VRF2_DLC_N_SHIFT                        0
#define MT6332_PMIC_VRF2_DLC_N_ON_MASK                      0x3
#define MT6332_PMIC_VRF2_DLC_N_ON_SHIFT                     4
#define MT6332_PMIC_VRF2_DLC_N_SLEEP_MASK                   0x3
#define MT6332_PMIC_VRF2_DLC_N_SLEEP_SHIFT                  8
#define MT6332_PMIC_QI_VRF2_DLC_N_MASK                      0x3
#define MT6332_PMIC_QI_VRF2_DLC_N_SHIFT                     12
#define MT6332_PMIC_VRF2_TRANS_TD_MASK                      0x3
#define MT6332_PMIC_VRF2_TRANS_TD_SHIFT                     0
#define MT6332_PMIC_VRF2_TRANS_CTRL_MASK                    0x3
#define MT6332_PMIC_VRF2_TRANS_CTRL_SHIFT                   4
#define MT6332_PMIC_VRF2_TRANS_ONCE_MASK                    0x1
#define MT6332_PMIC_VRF2_TRANS_ONCE_SHIFT                   6
#define MT6332_PMIC_NI_VRF2_VOSEL_TRANS_MASK                0x1
#define MT6332_PMIC_NI_VRF2_VOSEL_TRANS_SHIFT               7
#define MT6332_PMIC_VRF2_VSLEEP_EN_MASK                     0x1
#define MT6332_PMIC_VRF2_VSLEEP_EN_SHIFT                    8
#define MT6332_PMIC_VRF2_R2R_PDN_MASK                       0x1
#define MT6332_PMIC_VRF2_R2R_PDN_SHIFT                      10
#define MT6332_PMIC_VRF2_VSLEEP_SEL_MASK                    0x1
#define MT6332_PMIC_VRF2_VSLEEP_SEL_SHIFT                   11
#define MT6332_PMIC_NI_VRF2_R2R_PDN_MASK                    0x1
#define MT6332_PMIC_NI_VRF2_R2R_PDN_SHIFT                   14
#define MT6332_PMIC_NI_VRF2_VSLEEP_SEL_MASK                 0x1
#define MT6332_PMIC_NI_VRF2_VSLEEP_SEL_SHIFT                15
#define MT6332_PMIC_RG_VRF2_DTS_ENB_MASK                    0x1
#define MT6332_PMIC_RG_VRF2_DTS_ENB_SHIFT                   0
#define MT6332_PMIC_RG_VRF2_TRAN_BST_MASK                   0x3F
#define MT6332_PMIC_RG_VRF2_TRAN_BST_SHIFT                  1
#define MT6332_PMIC_QI_VRF2_MODE_MASK                       0x1
#define MT6332_PMIC_QI_VRF2_MODE_SHIFT                      10
#define MT6332_PMIC_RGS_VRF2_ENPWM_STATUS_MASK              0x1
#define MT6332_PMIC_RGS_VRF2_ENPWM_STATUS_SHIFT             13
#define MT6332_PMIC_RG_VRF2_PFM_RIP_MASK                    0x3
#define MT6332_PMIC_RG_VRF2_PFM_RIP_SHIFT                   14
#define MT6332_PMIC_RG_VRF2_RCL_TRIM_MASK                   0x1F
#define MT6332_PMIC_RG_VRF2_RCL_TRIM_SHIFT                  0
#define MT6332_PMIC_RG_VRF2_RCL_TRIM_EN_MASK                0x1
#define MT6332_PMIC_RG_VRF2_RCL_TRIM_EN_SHIFT               7
#define MT6332_PMIC_RG_VRF2_FBDIV_MASK                      0x1
#define MT6332_PMIC_RG_VRF2_FBDIV_SHIFT                     7
#define MT6332_PMIC_VPA_DIG1_RSV0_MASK                      0x3F
#define MT6332_PMIC_VPA_DIG1_RSV0_SHIFT                     8
#define MT6332_PMIC_RG_VPA_TRIMH_MASK                       0x1F
#define MT6332_PMIC_RG_VPA_TRIMH_SHIFT                      0
#define MT6332_PMIC_RG_VPA_TRIML_MASK                       0x1F
#define MT6332_PMIC_RG_VPA_TRIML_SHIFT                      0
#define MT6332_PMIC_RG_VPA_ZX_OS_MASK                       0xF
#define MT6332_PMIC_RG_VPA_ZX_OS_SHIFT                      12
#define MT6332_PMIC_RG_VPA_RZSEL_MASK                       0x3
#define MT6332_PMIC_RG_VPA_RZSEL_SHIFT                      0
#define MT6332_PMIC_RG_VPA_CC_MASK                          0x3
#define MT6332_PMIC_RG_VPA_CC_SHIFT                         4
#define MT6332_PMIC_RG_VPA_CSR_MASK                         0x3
#define MT6332_PMIC_RG_VPA_CSR_SHIFT                        6
#define MT6332_PMIC_RG_VPA_CSL_MASK                         0x3
#define MT6332_PMIC_RG_VPA_CSL_SHIFT                        8
#define MT6332_PMIC_RG_VPA_SLEW_NMOS_MASK                   0x3
#define MT6332_PMIC_RG_VPA_SLEW_NMOS_SHIFT                  10
#define MT6332_PMIC_RG_VPA_SLEW_MASK                        0x3
#define MT6332_PMIC_RG_VPA_SLEW_SHIFT                       12
#define MT6332_PMIC_RG_VPA_MODESET_MASK                     0x1
#define MT6332_PMIC_RG_VPA_MODESET_SHIFT                    8
#define MT6332_PMIC_RG_VPA_NDIS_EN_MASK                     0x1
#define MT6332_PMIC_RG_VPA_NDIS_EN_SHIFT                    9
#define MT6332_PMIC_RG_VPA_CSMIR_MASK                       0x3
#define MT6332_PMIC_RG_VPA_CSMIR_SHIFT                      12
#define MT6332_PMIC_RG_VPA_VBAT_DEL_MASK                    0x3
#define MT6332_PMIC_RG_VPA_VBAT_DEL_SHIFT                   14
#define MT6332_PMIC_RG_VPA_SLP_MASK                         0x3
#define MT6332_PMIC_RG_VPA_SLP_SHIFT                        0
#define MT6332_PMIC_VPA_DIG0_RSV0_MASK                      0xF
#define MT6332_PMIC_VPA_DIG0_RSV0_SHIFT                     2
#define MT6332_PMIC_RG_VPA_RSV2_MASK                        0xFF
#define MT6332_PMIC_RG_VPA_RSV2_SHIFT                       0
#define MT6332_PMIC_RG_VPA_RSV1_MASK                        0xFF
#define MT6332_PMIC_RG_VPA_RSV1_SHIFT                       8
#define MT6332_PMIC_VPA_EN_CTRL_MASK                        0x1
#define MT6332_PMIC_VPA_EN_CTRL_SHIFT                       0
#define MT6332_PMIC_VPA_VOSEL_CTRL_MASK                     0x1
#define MT6332_PMIC_VPA_VOSEL_CTRL_SHIFT                    1
#define MT6332_PMIC_VPA_DLC_CTRL_MASK                       0x1
#define MT6332_PMIC_VPA_DLC_CTRL_SHIFT                      2
#define MT6332_PMIC_VPA_BURST_CTRL_MASK                     0x1
#define MT6332_PMIC_VPA_BURST_CTRL_SHIFT                    3
#define MT6332_PMIC_VPA_EN_SEL_MASK                         0x3
#define MT6332_PMIC_VPA_EN_SEL_SHIFT                        0
#define MT6332_PMIC_VPA_VOSEL_SEL_MASK                      0x3
#define MT6332_PMIC_VPA_VOSEL_SEL_SHIFT                     4
#define MT6332_PMIC_VPA_DLC_SEL_MASK                        0x3
#define MT6332_PMIC_VPA_DLC_SEL_SHIFT                       8
#define MT6332_PMIC_VPA_BURST_SEL_MASK                      0x3
#define MT6332_PMIC_VPA_BURST_SEL_SHIFT                     12
#define MT6332_PMIC_VPA_EN_MASK                             0x1
#define MT6332_PMIC_VPA_EN_SHIFT                            0
#define MT6332_PMIC_VPA_STBTD_MASK                          0x3
#define MT6332_PMIC_VPA_STBTD_SHIFT                         4
#define MT6332_PMIC_QI_VPA_STB_MASK                         0x1
#define MT6332_PMIC_QI_VPA_STB_SHIFT                        12
#define MT6332_PMIC_QI_VPA_EN_MASK                          0x1
#define MT6332_PMIC_QI_VPA_EN_SHIFT                         13
#define MT6332_PMIC_QI_VPA_OC_STATUS_MASK                   0x1
#define MT6332_PMIC_QI_VPA_OC_STATUS_SHIFT                  15
#define MT6332_PMIC_VPA_SFCHG_FRATE_MASK                    0x7F
#define MT6332_PMIC_VPA_SFCHG_FRATE_SHIFT                   0
#define MT6332_PMIC_VPA_SFCHG_FEN_MASK                      0x1
#define MT6332_PMIC_VPA_SFCHG_FEN_SHIFT                     7
#define MT6332_PMIC_VPA_SFCHG_RRATE_MASK                    0x7F
#define MT6332_PMIC_VPA_SFCHG_RRATE_SHIFT                   8
#define MT6332_PMIC_VPA_SFCHG_REN_MASK                      0x1
#define MT6332_PMIC_VPA_SFCHG_REN_SHIFT                     15
#define MT6332_PMIC_VPA_VOSEL_MASK                          0x3F
#define MT6332_PMIC_VPA_VOSEL_SHIFT                         0
#define MT6332_PMIC_VPA_VOSEL_ON_MASK                       0x3F
#define MT6332_PMIC_VPA_VOSEL_ON_SHIFT                      0
#define MT6332_PMIC_VPA_VOSEL_SLEEP_MASK                    0x3F
#define MT6332_PMIC_VPA_VOSEL_SLEEP_SHIFT                   0
#define MT6332_PMIC_NI_VPA_VOSEL_MASK                       0x3F
#define MT6332_PMIC_NI_VPA_VOSEL_SHIFT                      0
#define MT6332_PMIC_VPA_DIG0_RSV3_MASK                      0x7
#define MT6332_PMIC_VPA_DIG0_RSV3_SHIFT                     11
#define MT6332_PMIC_VPA_DLC_MASK                            0x7
#define MT6332_PMIC_VPA_DLC_SHIFT                           0
#define MT6332_PMIC_VPA_DLC_ON_MASK                         0x7
#define MT6332_PMIC_VPA_DLC_ON_SHIFT                        4
#define MT6332_PMIC_VPA_DLC_SLEEP_MASK                      0x7
#define MT6332_PMIC_VPA_DLC_SLEEP_SHIFT                     8
#define MT6332_PMIC_QI_VPA_DLC_MASK                         0x7
#define MT6332_PMIC_QI_VPA_DLC_SHIFT                        12
#define MT6332_PMIC_VPA_DIG0_RSV1_MASK                      0xFF
#define MT6332_PMIC_VPA_DIG0_RSV1_SHIFT                     0
#define MT6332_PMIC_VPA_DIG1_RSV1_MASK                      0xFF
#define MT6332_PMIC_VPA_DIG1_RSV1_SHIFT                     8
#define MT6332_PMIC_VPA_TRANS_TD_MASK                       0x3
#define MT6332_PMIC_VPA_TRANS_TD_SHIFT                      0
#define MT6332_PMIC_VPA_TRANS_CTRL_MASK                     0x3
#define MT6332_PMIC_VPA_TRANS_CTRL_SHIFT                    4
#define MT6332_PMIC_VPA_TRANS_ONCE_MASK                     0x1
#define MT6332_PMIC_VPA_TRANS_ONCE_SHIFT                    6
#define MT6332_PMIC_NI_VPA_DVS_BW_MASK                      0x1
#define MT6332_PMIC_NI_VPA_DVS_BW_SHIFT                     7
#define MT6332_PMIC_VPA_DIG1_RSV4_MASK                      0x3
#define MT6332_PMIC_VPA_DIG1_RSV4_SHIFT                     10
#define MT6332_PMIC_VPA_DIG1_RSV3_MASK                      0x3
#define MT6332_PMIC_VPA_DIG1_RSV3_SHIFT                     14
#define MT6332_PMIC_VPA_BURSTH_MASK                         0x3
#define MT6332_PMIC_VPA_BURSTH_SHIFT                        0
#define MT6332_PMIC_VPA_BURSTH_ON_MASK                      0x3
#define MT6332_PMIC_VPA_BURSTH_ON_SHIFT                     4
#define MT6332_PMIC_VPA_BURSTH_SLEEP_MASK                   0x3
#define MT6332_PMIC_VPA_BURSTH_SLEEP_SHIFT                  8
#define MT6332_PMIC_QI_VPA_BURSTH_MASK                      0x3
#define MT6332_PMIC_QI_VPA_BURSTH_SHIFT                     12
#define MT6332_PMIC_VPA_BURSTL_MASK                         0x3
#define MT6332_PMIC_VPA_BURSTL_SHIFT                        0
#define MT6332_PMIC_VPA_BURSTL_ON_MASK                      0x3
#define MT6332_PMIC_VPA_BURSTL_ON_SHIFT                     4
#define MT6332_PMIC_VPA_BURSTL_SLEEP_MASK                   0x3
#define MT6332_PMIC_VPA_BURSTL_SLEEP_SHIFT                  8
#define MT6332_PMIC_QI_VPA_BURSTL_MASK                      0x3
#define MT6332_PMIC_QI_VPA_BURSTL_SHIFT                     12
#define MT6332_PMIC_VPA_VOSEL_DLC011_MASK                   0x3F
#define MT6332_PMIC_VPA_VOSEL_DLC011_SHIFT                  0
#define MT6332_PMIC_VPA_VOSEL_DLC111_MASK                   0x3F
#define MT6332_PMIC_VPA_VOSEL_DLC111_SHIFT                  8
#define MT6332_PMIC_VPA_DLC_MAP_EN_MASK                     0x1
#define MT6332_PMIC_VPA_DLC_MAP_EN_SHIFT                    0
#define MT6332_PMIC_VPA_VOSEL_DLC001_MASK                   0x3F
#define MT6332_PMIC_VPA_VOSEL_DLC001_SHIFT                  8
#define MT6332_PMIC_RG_VPA_BYPASS_GAT_MASK                  0x1
#define MT6332_PMIC_RG_VPA_BYPASS_GAT_SHIFT                 0
#define MT6332_PMIC_RG_VPA_BWEX_GAT_MASK                    0x1
#define MT6332_PMIC_RG_VPA_BWEX_GAT_SHIFT                   1
#define MT6332_PMIC_RG_VPA_VBAT_BYPASS_MASK                 0x3
#define MT6332_PMIC_RG_VPA_VBAT_BYPASS_SHIFT                3
#define MT6332_PMIC_RG_VPA_HZP_MASK                         0x1
#define MT6332_PMIC_RG_VPA_HZP_SHIFT                        5
#define MT6332_PMIC_RG_VPA_ZX_POS_MASK                      0x3
#define MT6332_PMIC_RG_VPA_ZX_POS_SHIFT                     6
#define MT6332_PMIC_VPA_DVS_TRANS_TD_MASK                   0x3
#define MT6332_PMIC_VPA_DVS_TRANS_TD_SHIFT                  0
#define MT6332_PMIC_VPA_DVS_TRANS_CTRL_MASK                 0x3
#define MT6332_PMIC_VPA_DVS_TRANS_CTRL_SHIFT                4
#define MT6332_PMIC_VPA_DVS_TRANS_ONCE_MASK                 0x1
#define MT6332_PMIC_VPA_DVS_TRANS_ONCE_SHIFT                6
#define MT6332_PMIC_NI_VPA_DVS_TRANST_MASK                  0x1
#define MT6332_PMIC_NI_VPA_DVS_TRANST_SHIFT                 7
#define MT6332_PMIC_VPA_DIG0_RSV4_MASK                      0xF
#define MT6332_PMIC_VPA_DIG0_RSV4_SHIFT                     8
#define MT6332_PMIC_VPA_DIG1_RSV2_MASK                      0xF
#define MT6332_PMIC_VPA_DIG1_RSV2_SHIFT                     12
#define MT6332_PMIC_RG_VPA_TRIM_REF_MASK                    0x1F
#define MT6332_PMIC_RG_VPA_TRIM_REF_SHIFT                   0
#define MT6332_PMIC_RG_VSBST_ZXOS_TRIM_MASK                 0x3F
#define MT6332_PMIC_RG_VSBST_ZXOS_TRIM_SHIFT                8
#define MT6332_PMIC_RG_VSBST_TRIMH_MASK                     0x1F
#define MT6332_PMIC_RG_VSBST_TRIMH_SHIFT                    0
#define MT6332_PMIC_RG_VSBST_TRIML_MASK                     0x1F
#define MT6332_PMIC_RG_VSBST_TRIML_SHIFT                    0
#define MT6332_PMIC_RG_VSBST_ZX_OS_MASK                     0xF
#define MT6332_PMIC_RG_VSBST_ZX_OS_SHIFT                    12
#define MT6332_PMIC_RG_VSBST_CC_MASK                        0x7
#define MT6332_PMIC_RG_VSBST_CC_SHIFT                       1
#define MT6332_PMIC_RG_VSBST_CSR_MASK                       0x3
#define MT6332_PMIC_RG_VSBST_CSR_SHIFT                      4
#define MT6332_PMIC_RG_VSBST_CSL_MASK                       0xF
#define MT6332_PMIC_RG_VSBST_CSL_SHIFT                      6
#define MT6332_PMIC_RG_VSBST_SLEW_NMOS_MASK                 0x3
#define MT6332_PMIC_RG_VSBST_SLEW_NMOS_SHIFT                10
#define MT6332_PMIC_RG_VSBST_SLEW_MASK                      0x3
#define MT6332_PMIC_RG_VSBST_SLEW_SHIFT                     12
#define MT6332_PMIC_RG_VSBST_CSM_MASK                       0x7
#define MT6332_PMIC_RG_VSBST_CSM_SHIFT                      4
#define MT6332_PMIC_RG_VSBST_MODESET_MASK                   0x1
#define MT6332_PMIC_RG_VSBST_MODESET_SHIFT                  8
#define MT6332_PMIC_RG_VSBST_NDIS_EN_MASK                   0x1
#define MT6332_PMIC_RG_VSBST_NDIS_EN_SHIFT                  9
#define MT6332_PMIC_RG_VSBST_SLP_MASK                       0x3
#define MT6332_PMIC_RG_VSBST_SLP_SHIFT                      0
#define MT6332_PMIC_VSBST_DIG0_RSV0_MASK                    0xF
#define MT6332_PMIC_VSBST_DIG0_RSV0_SHIFT                   2
#define MT6332_PMIC_RG_VSBST_RSV_MASK                       0xFF
#define MT6332_PMIC_RG_VSBST_RSV_SHIFT                      0
#define MT6332_PMIC_VSBST_EN_CTRL_MASK                      0x1
#define MT6332_PMIC_VSBST_EN_CTRL_SHIFT                     0
#define MT6332_PMIC_VSBST_VOSEL_CTRL_MASK                   0x1
#define MT6332_PMIC_VSBST_VOSEL_CTRL_SHIFT                  1
#define MT6332_PMIC_VSBST_DIG0_RSV1_MASK                    0x1
#define MT6332_PMIC_VSBST_DIG0_RSV1_SHIFT                   2
#define MT6332_PMIC_VSBST_BURST_CTRL_MASK                   0x1
#define MT6332_PMIC_VSBST_BURST_CTRL_SHIFT                  3
#define MT6332_PMIC_VSBST_EN_SEL_MASK                       0x3
#define MT6332_PMIC_VSBST_EN_SEL_SHIFT                      0
#define MT6332_PMIC_VSBST_VOSEL_SEL_MASK                    0x3
#define MT6332_PMIC_VSBST_VOSEL_SEL_SHIFT                   4
#define MT6332_PMIC_VSBST_DIG1_RSV0_MASK                    0x3
#define MT6332_PMIC_VSBST_DIG1_RSV0_SHIFT                   8
#define MT6332_PMIC_VSBST_BURST_SEL_MASK                    0x3
#define MT6332_PMIC_VSBST_BURST_SEL_SHIFT                   12
#define MT6332_PMIC_VSBST_EN_MASK                           0x1
#define MT6332_PMIC_VSBST_EN_SHIFT                          0
#define MT6332_PMIC_VSBST_STBTD_MASK                        0x3
#define MT6332_PMIC_VSBST_STBTD_SHIFT                       4
#define MT6332_PMIC_QI_VSBST_STB_MASK                       0x1
#define MT6332_PMIC_QI_VSBST_STB_SHIFT                      12
#define MT6332_PMIC_QI_VSBST_EN_MASK                        0x1
#define MT6332_PMIC_QI_VSBST_EN_SHIFT                       13
#define MT6332_PMIC_QI_VSBST_OC_STATUS_MASK                 0x1
#define MT6332_PMIC_QI_VSBST_OC_STATUS_SHIFT                15
#define MT6332_PMIC_VSBST_SFCHG_FRATE_MASK                  0x7F
#define MT6332_PMIC_VSBST_SFCHG_FRATE_SHIFT                 0
#define MT6332_PMIC_VSBST_SFCHG_FEN_MASK                    0x1
#define MT6332_PMIC_VSBST_SFCHG_FEN_SHIFT                   7
#define MT6332_PMIC_VSBST_SFCHG_RRATE_MASK                  0x7F
#define MT6332_PMIC_VSBST_SFCHG_RRATE_SHIFT                 8
#define MT6332_PMIC_VSBST_SFCHG_REN_MASK                    0x1
#define MT6332_PMIC_VSBST_SFCHG_REN_SHIFT                   15
#define MT6332_PMIC_VSBST_VOSEL_MASK                        0x7F
#define MT6332_PMIC_VSBST_VOSEL_SHIFT                       0
#define MT6332_PMIC_VSBST_VOSEL_ON_MASK                     0x7F
#define MT6332_PMIC_VSBST_VOSEL_ON_SHIFT                    0
#define MT6332_PMIC_VSBST_VOSEL_SLEEP_MASK                  0x7F
#define MT6332_PMIC_VSBST_VOSEL_SLEEP_SHIFT                 0
#define MT6332_PMIC_NI_VSBST_VOSEL_MASK                     0x7F
#define MT6332_PMIC_NI_VSBST_VOSEL_SHIFT                    0
#define MT6332_PMIC_VSBST_BURSTH_MASK                       0x3
#define MT6332_PMIC_VSBST_BURSTH_SHIFT                      0
#define MT6332_PMIC_VSBST_BURSTH_ON_MASK                    0x3
#define MT6332_PMIC_VSBST_BURSTH_ON_SHIFT                   4
#define MT6332_PMIC_VSBST_BURSTH_SLEEP_MASK                 0x3
#define MT6332_PMIC_VSBST_BURSTH_SLEEP_SHIFT                8
#define MT6332_PMIC_QI_VSBST_BURSTH_MASK                    0x3
#define MT6332_PMIC_QI_VSBST_BURSTH_SHIFT                   12
#define MT6332_PMIC_VSBST_BURSTL_MASK                       0x3
#define MT6332_PMIC_VSBST_BURSTL_SHIFT                      0
#define MT6332_PMIC_VSBST_BURSTL_ON_MASK                    0x3
#define MT6332_PMIC_VSBST_BURSTL_ON_SHIFT                   4
#define MT6332_PMIC_VSBST_BURSTL_SLEEP_MASK                 0x3
#define MT6332_PMIC_VSBST_BURSTL_SLEEP_SHIFT                8
#define MT6332_PMIC_QI_VSBST_BURSTL_MASK                    0x3
#define MT6332_PMIC_QI_VSBST_BURSTL_SHIFT                   12
#define MT6332_PMIC_RG_VSBST_OVP_SEL_MASK                   0x3
#define MT6332_PMIC_RG_VSBST_OVP_SEL_SHIFT                  0
#define MT6332_PMIC_RG_VSBST_FASYNC_MASK                    0x1
#define MT6332_PMIC_RG_VSBST_FASYNC_SHIFT                   3
#define MT6332_PMIC_QI_VSBST_PG_STATUS_MASK                 0x1
#define MT6332_PMIC_QI_VSBST_PG_STATUS_SHIFT                4
#define MT6332_PMIC_RGS_VSBST_ENPWM_STATUS_MASK             0x1
#define MT6332_PMIC_RGS_VSBST_ENPWM_STATUS_SHIFT            5
#define MT6332_PMIC_RG_VSBST_RC_MASK                        0x7
#define MT6332_PMIC_RG_VSBST_RC_SHIFT                       6
#define MT6332_PMIC_RG_VSBST_RCL_TRIM_MASK                  0x1F
#define MT6332_PMIC_RG_VSBST_RCL_TRIM_SHIFT                 0
#define MT6332_PMIC_RG_VSBST_RCL_TRIM_EN_MASK               0x1
#define MT6332_PMIC_RG_VSBST_RCL_TRIM_EN_SHIFT              7
#define MT6332_PMIC_RG_VSBST_FMODE_BST_MASK                 0x1
#define MT6332_PMIC_RG_VSBST_FMODE_BST_SHIFT                0
#define MT6332_PMIC_RG_VSBST_FMODE_MASK                     0x1
#define MT6332_PMIC_RG_VSBST_FMODE_SHIFT                    2
#define MT6332_PMIC_RG_VSBST_FBODY_BST_MASK                 0x1
#define MT6332_PMIC_RG_VSBST_FBODY_BST_SHIFT                5
#define MT6332_PMIC_RG_VSBST_FBODY_MASK                     0x1
#define MT6332_PMIC_RG_VSBST_FBODY_SHIFT                    7
#define MT6332_PMIC_VSBST_BODY_DEB_SEL_MASK                 0x3
#define MT6332_PMIC_VSBST_BODY_DEB_SEL_SHIFT                0
#define MT6332_PMIC_VSBST_MODE_DEB_SEL_MASK                 0x3
#define MT6332_PMIC_VSBST_MODE_DEB_SEL_SHIFT                3
#define MT6332_PMIC_K_RST_DONE_MASK                         0x1
#define MT6332_PMIC_K_RST_DONE_SHIFT                        0
#define MT6332_PMIC_K_MAP_SEL_MASK                          0x1
#define MT6332_PMIC_K_MAP_SEL_SHIFT                         1
#define MT6332_PMIC_K_ONCE_EN_MASK                          0x1
#define MT6332_PMIC_K_ONCE_EN_SHIFT                         2
#define MT6332_PMIC_K_ONCE_MASK                             0x1
#define MT6332_PMIC_K_ONCE_SHIFT                            3
#define MT6332_PMIC_K_START_MANUAL_MASK                     0x1
#define MT6332_PMIC_K_START_MANUAL_SHIFT                    4
#define MT6332_PMIC_K_SRC_SEL_MASK                          0x1
#define MT6332_PMIC_K_SRC_SEL_SHIFT                         5
#define MT6332_PMIC_K_AUTO_EN_MASK                          0x1
#define MT6332_PMIC_K_AUTO_EN_SHIFT                         6
#define MT6332_PMIC_K_INV_MASK                              0x1
#define MT6332_PMIC_K_INV_SHIFT                             7
#define MT6332_PMIC_K_CONTROL_SMPS_MASK                     0x3F
#define MT6332_PMIC_K_CONTROL_SMPS_SHIFT                    2
#define MT6332_PMIC_QI_SMPS_OSC_CAL_MASK                    0x3F
#define MT6332_PMIC_QI_SMPS_OSC_CAL_SHIFT                   2
#define MT6332_PMIC_K_RESULT_MASK                           0x1
#define MT6332_PMIC_K_RESULT_SHIFT                          0
#define MT6332_PMIC_K_DONE_MASK                             0x1
#define MT6332_PMIC_K_DONE_SHIFT                            1
#define MT6332_PMIC_K_CONTROL_MASK                          0x3F
#define MT6332_PMIC_K_CONTROL_SHIFT                         2
#define MT6332_PMIC_K_BUCK_CK_CNT_MASK                      0x3FF
#define MT6332_PMIC_K_BUCK_CK_CNT_SHIFT                     0
#define MT6332_PMIC_K_CHR_CK_CNT_MASK                       0x3FF
#define MT6332_PMIC_K_CHR_CK_CNT_SHIFT                      0
#define MT6332_PMIC_AUXADC_ADC_OUT_CH0_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH0_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH0_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH0_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH1_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH1_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH1_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH1_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH2_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH2_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH2_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH2_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH3_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH3_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH3_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH3_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH4_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH4_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH4_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH4_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH5_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH5_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH5_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH5_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH6_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH6_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH6_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH6_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_MASK                 0x7FFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH8_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH8_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH8_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH8_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH9_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH9_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH9_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH9_SHIFT                15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH10_MASK                0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH10_SHIFT               0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH10_MASK                0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH10_SHIFT               15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH11_15_MASK             0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH11_15_SHIFT            0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH11_15_MASK             0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH11_15_SHIFT            15
#define MT6332_PMIC_AUXADC_ADC_OUT_THR_HW_MASK              0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_THR_HW_SHIFT             0
#define MT6332_PMIC_AUXADC_ADC_RDY_THR_HW_MASK              0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT             15
#define MT6332_PMIC_AUXADC_ADC_OUT_LBAT_MASK                0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_LBAT_SHIFT               0
#define MT6332_PMIC_AUXADC_ADC_RDY_LBAT_MASK                0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_LBAT_SHIFT               15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_MASK          0x7FFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT         0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK          0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT         15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_MASK           0x7FFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT          0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK           0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT          15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_MASK           0x7FFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT          0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK           0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT          15
#define MT6332_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_MASK           0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT          0
#define MT6332_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK           0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT          15
#define MT6332_PMIC_AUXADC_ADC_OUT_WAKEUP_MASK              0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_WAKEUP_SHIFT             0
#define MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_MASK              0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_SHIFT             15
#define MT6332_PMIC_AUXADC_SPK_OUT_00_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_00_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_00_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_00_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_01_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_01_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_01_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_01_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_02_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_02_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_02_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_02_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_03_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_03_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_03_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_03_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_04_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_04_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_04_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_04_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_05_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_05_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_05_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_05_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_06_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_06_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_06_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_06_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_07_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_07_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_07_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_07_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_08_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_08_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_08_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_08_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_09_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_09_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_09_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_09_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_10_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_10_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_10_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_10_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_11_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_11_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_11_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_11_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_12_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_12_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_12_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_12_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_13_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_13_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_13_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_13_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_14_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_14_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_14_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_14_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_15_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_15_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_15_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_15_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_16_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_16_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_16_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_16_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_17_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_17_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_17_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_17_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_18_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_18_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_18_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_18_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_19_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_19_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_19_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_19_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_20_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_20_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_20_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_20_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_21_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_21_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_21_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_21_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_22_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_22_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_22_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_22_SHIFT                 15
#define MT6332_PMIC_AUXADC_SPK_OUT_23_MASK                  0xFFF
#define MT6332_PMIC_AUXADC_SPK_OUT_23_SHIFT                 0
#define MT6332_PMIC_AUXADC_SPK_RDY_23_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_RDY_23_SHIFT                 15
#define MT6332_PMIC_AUXADC_ADC_OUT_RAW_MASK                 0x7FFF
#define MT6332_PMIC_AUXADC_ADC_OUT_RAW_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_SHIFT                0
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK            0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT           12
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK          0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT         13
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_MASK           0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_SHIFT          14
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_MASK           0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_SHIFT          15
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK          0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT         11
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK          0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT         12
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK             0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT            13
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK          0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT         14
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK          0x1
#define MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT         15
#define MT6332_PMIC_AUXADC_RQST_CH0_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH0_SHIFT                   0
#define MT6332_PMIC_AUXADC_RQST_CH1_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH1_SHIFT                   1
#define MT6332_PMIC_AUXADC_RQST_CH2_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH2_SHIFT                   2
#define MT6332_PMIC_AUXADC_RQST_CH3_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH3_SHIFT                   3
#define MT6332_PMIC_AUXADC_RQST_CH4_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH4_SHIFT                   4
#define MT6332_PMIC_AUXADC_RQST_CH5_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH5_SHIFT                   5
#define MT6332_PMIC_AUXADC_RQST_CH6_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH6_SHIFT                   6
#define MT6332_PMIC_AUXADC_RQST_CH7_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH7_SHIFT                   7
#define MT6332_PMIC_AUXADC_RQST_CH8_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH8_SHIFT                   8
#define MT6332_PMIC_AUXADC_RQST_CH9_MASK                    0x1
#define MT6332_PMIC_AUXADC_RQST_CH9_SHIFT                   9
#define MT6332_PMIC_AUXADC_RQST_CH10_MASK                   0x1
#define MT6332_PMIC_AUXADC_RQST_CH10_SHIFT                  10
#define MT6332_PMIC_AUXADC_RQST_CH11_MASK                   0x1
#define MT6332_PMIC_AUXADC_RQST_CH11_SHIFT                  11
#define MT6332_PMIC_AUXADC_RQST_CH12_MASK                   0x1
#define MT6332_PMIC_AUXADC_RQST_CH12_SHIFT                  12
#define MT6332_PMIC_AUXADC_RQST_CH13_MASK                   0x1
#define MT6332_PMIC_AUXADC_RQST_CH13_SHIFT                  13
#define MT6332_PMIC_AUXADC_RQST_CH14_MASK                   0x1
#define MT6332_PMIC_AUXADC_RQST_CH14_SHIFT                  14
#define MT6332_PMIC_AUXADC_RQST_CH15_MASK                   0x1
#define MT6332_PMIC_AUXADC_RQST_CH15_SHIFT                  15
#define MT6332_PMIC_AUXADC_RQST0_SET_MASK                   0xFFFF
#define MT6332_PMIC_AUXADC_RQST0_SET_SHIFT                  0
#define MT6332_PMIC_AUXADC_RQST0_CLR_MASK                   0xFFFF
#define MT6332_PMIC_AUXADC_RQST0_CLR_SHIFT                  0
#define MT6332_PMIC_AUXADC_RQST_RSV0_MASK                   0xF
#define MT6332_PMIC_AUXADC_RQST_RSV0_SHIFT                  0
#define MT6332_PMIC_AUXADC_RQST_CH4_BY_MD_MASK              0x1
#define MT6332_PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT             4
#define MT6332_PMIC_AUXADC_RQST_CH7_BY_MD_MASK              0x1
#define MT6332_PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT             7
#define MT6332_PMIC_AUXADC_RQST_CH7_BY_GPS_MASK             0x1
#define MT6332_PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT            8
#define MT6332_PMIC_AUXADC_RQST_RSV1_MASK                   0x7F
#define MT6332_PMIC_AUXADC_RQST_RSV1_SHIFT                  9
#define MT6332_PMIC_AUXADC_RQST1_SET_MASK                   0xFFFF
#define MT6332_PMIC_AUXADC_RQST1_SET_SHIFT                  0
#define MT6332_PMIC_AUXADC_RQST1_CLR_MASK                   0xFFFF
#define MT6332_PMIC_AUXADC_RQST1_CLR_SHIFT                  0
#define MT6332_PMIC_AUXADC_CK_ON_EXTD_MASK                  0x3F
#define MT6332_PMIC_AUXADC_CK_ON_EXTD_SHIFT                 0
#define MT6332_PMIC_AUXADC_STRUP_CK_ON_ENB_MASK             0x1
#define MT6332_PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT            10
#define MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK          0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT         11
#define MT6332_PMIC_AUXADC_SRCLKEN_CK_EN_MASK               0x1
#define MT6332_PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT              12
#define MT6332_PMIC_AUXADC_CK_AON_GPS_MASK                  0x1
#define MT6332_PMIC_AUXADC_CK_AON_GPS_SHIFT                 13
#define MT6332_PMIC_AUXADC_CK_AON_MD_MASK                   0x1
#define MT6332_PMIC_AUXADC_CK_AON_MD_SHIFT                  14
#define MT6332_PMIC_AUXADC_CK_AON_MASK                      0x1
#define MT6332_PMIC_AUXADC_CK_AON_SHIFT                     15
#define MT6332_PMIC_AUXADC_AVG_NUM_SMALL_MASK               0x7
#define MT6332_PMIC_AUXADC_AVG_NUM_SMALL_SHIFT              0
#define MT6332_PMIC_AUXADC_AVG_NUM_LARGE_MASK               0x7
#define MT6332_PMIC_AUXADC_AVG_NUM_LARGE_SHIFT              3
#define MT6332_PMIC_AUXADC_SPL_NUM_MASK                     0x3FF
#define MT6332_PMIC_AUXADC_SPL_NUM_SHIFT                    6
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_SHIFT                0
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK            0x1
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT           12
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK          0x1
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT         13
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_MASK           0x1
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_SHIFT          14
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_MASK           0x1
#define MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_SHIFT          15
#define MT6332_PMIC_AUXADC_TRIM_CH0_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH0_SEL_SHIFT               0
#define MT6332_PMIC_AUXADC_TRIM_CH1_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH1_SEL_SHIFT               2
#define MT6332_PMIC_AUXADC_TRIM_CH2_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH2_SEL_SHIFT               4
#define MT6332_PMIC_AUXADC_TRIM_CH3_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH3_SEL_SHIFT               6
#define MT6332_PMIC_AUXADC_TRIM_CH4_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH4_SEL_SHIFT               8
#define MT6332_PMIC_AUXADC_TRIM_CH5_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH5_SEL_SHIFT               10
#define MT6332_PMIC_AUXADC_TRIM_CH6_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH6_SEL_SHIFT               12
#define MT6332_PMIC_AUXADC_TRIM_CH7_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH7_SEL_SHIFT               14
#define MT6332_PMIC_AUXADC_TRIM_CH8_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH8_SEL_SHIFT               0
#define MT6332_PMIC_AUXADC_TRIM_CH9_SEL_MASK                0x3
#define MT6332_PMIC_AUXADC_TRIM_CH9_SEL_SHIFT               2
#define MT6332_PMIC_AUXADC_TRIM_CH10_SEL_MASK               0x3
#define MT6332_PMIC_AUXADC_TRIM_CH10_SEL_SHIFT              4
#define MT6332_PMIC_AUXADC_TRIM_CH11_SEL_MASK               0x3
#define MT6332_PMIC_AUXADC_TRIM_CH11_SEL_SHIFT              6
#define MT6332_PMIC_RG_ADC_2S_COMP_ENB_MASK                 0x1
#define MT6332_PMIC_RG_ADC_2S_COMP_ENB_SHIFT                14
#define MT6332_PMIC_RG_ADC_TRIM_COMP_MASK                   0x1
#define MT6332_PMIC_RG_ADC_TRIM_COMP_SHIFT                  15
#define MT6332_PMIC_AUXADC_SW_GAIN_TRIM_MASK                0x7FFF
#define MT6332_PMIC_AUXADC_SW_GAIN_TRIM_SHIFT               0
#define MT6332_PMIC_AUXADC_SW_OFFSET_TRIM_MASK              0x7FFF
#define MT6332_PMIC_AUXADC_SW_OFFSET_TRIM_SHIFT             0
#define MT6332_PMIC_AUXADC_RNG_EN_MASK                      0x1
#define MT6332_PMIC_AUXADC_RNG_EN_SHIFT                     0
#define MT6332_PMIC_AUXADC_DATA_REUSE_SEL_MASK              0x3
#define MT6332_PMIC_AUXADC_DATA_REUSE_SEL_SHIFT             1
#define MT6332_PMIC_AUXADC_TEST_MODE_MASK                   0x1
#define MT6332_PMIC_AUXADC_TEST_MODE_SHIFT                  3
#define MT6332_PMIC_AUXADC_BIT_SEL_MASK                     0x1
#define MT6332_PMIC_AUXADC_BIT_SEL_SHIFT                    4
#define MT6332_PMIC_AUXADC_START_SW_MASK                    0x1
#define MT6332_PMIC_AUXADC_START_SW_SHIFT                   5
#define MT6332_PMIC_AUXADC_START_SWCTRL_MASK                0x1
#define MT6332_PMIC_AUXADC_START_SWCTRL_SHIFT               6
#define MT6332_PMIC_AUXADC_ADC_PWDB_MASK                    0x1
#define MT6332_PMIC_AUXADC_ADC_PWDB_SHIFT                   7
#define MT6332_PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK             0x1
#define MT6332_PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT            8
#define MT6332_PMIC_AUXADC_OUT_SEL_MASK                     0x1
#define MT6332_PMIC_AUXADC_OUT_SEL_SHIFT                    11
#define MT6332_PMIC_AUXADC_DA_DAC_MASK                      0xFFF
#define MT6332_PMIC_AUXADC_DA_DAC_SHIFT                     0
#define MT6332_PMIC_AUXADC_DA_DAC_SWCTRL_MASK               0x1
#define MT6332_PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT              12
#define MT6332_PMIC_AD_AUXADC_COMP_MASK                     0x1
#define MT6332_PMIC_AD_AUXADC_COMP_SHIFT                    15
#define MT6332_PMIC_RG_VBUF_EXTEN_MASK                      0x1
#define MT6332_PMIC_RG_VBUF_EXTEN_SHIFT                     4
#define MT6332_PMIC_RG_VBUF_CALEN_MASK                      0x1
#define MT6332_PMIC_RG_VBUF_CALEN_SHIFT                     5
#define MT6332_PMIC_RG_VBUF_BYP_MASK                        0x1
#define MT6332_PMIC_RG_VBUF_BYP_SHIFT                       6
#define MT6332_PMIC_RG_VBUF_EN_MASK                         0x1
#define MT6332_PMIC_RG_VBUF_EN_SHIFT                        7
#define MT6332_PMIC_RG_AUX_RSV_MASK                         0xF
#define MT6332_PMIC_RG_AUX_RSV_SHIFT                        8
#define MT6332_PMIC_RG_AUXADC_CALI_MASK                     0xF
#define MT6332_PMIC_RG_AUXADC_CALI_SHIFT                    12
#define MT6332_PMIC_AUXADC_ADCIN_CHRIN_EN_MASK              0x1
#define MT6332_PMIC_AUXADC_ADCIN_CHRIN_EN_SHIFT             0
#define MT6332_PMIC_AUXADC_ADCIN_BATSNS_EN_MASK             0x1
#define MT6332_PMIC_AUXADC_ADCIN_BATSNS_EN_SHIFT            1
#define MT6332_PMIC_AUXADC_ADCIN_CS_EN_MASK                 0x1
#define MT6332_PMIC_AUXADC_ADCIN_CS_EN_SHIFT                2
#define MT6332_PMIC_AUXADC_ADCIN_BATON_TDET_EN_MASK         0x1
#define MT6332_PMIC_AUXADC_ADCIN_BATON_TDET_EN_SHIFT        3
#define MT6332_PMIC_RG_ADCIN_CHRIN_EN_MASK                  0x1
#define MT6332_PMIC_RG_ADCIN_CHRIN_EN_SHIFT                 4
#define MT6332_PMIC_RG_ADCIN_BATSNS_EN_MASK                 0x1
#define MT6332_PMIC_RG_ADCIN_BATSNS_EN_SHIFT                5
#define MT6332_PMIC_RG_ADCIN_CS_EN_MASK                     0x1
#define MT6332_PMIC_RG_ADCIN_CS_EN_SHIFT                    6
#define MT6332_PMIC_AUXADC_DIG0_RSV0_MASK                   0xF
#define MT6332_PMIC_AUXADC_DIG0_RSV0_SHIFT                  7
#define MT6332_PMIC_AUXADC_CHSEL_MASK                       0xF
#define MT6332_PMIC_AUXADC_CHSEL_SHIFT                      11
#define MT6332_PMIC_AUXADC_SWCTRL_EN_MASK                   0x1
#define MT6332_PMIC_AUXADC_SWCTRL_EN_SHIFT                  15
#define MT6332_PMIC_AUXADC_SPK_CHSEL_INV_MASK               0x1
#define MT6332_PMIC_AUXADC_SPK_CHSEL_INV_SHIFT              0
#define MT6332_PMIC_AUXADC_SPK_MODE_BLOCKING_MASK           0x1
#define MT6332_PMIC_AUXADC_SPK_MODE_BLOCKING_SHIFT          1
#define MT6332_PMIC_AUXADC_DIG0_RSV2_MASK                   0x7
#define MT6332_PMIC_AUXADC_DIG0_RSV2_SHIFT                  2
#define MT6332_PMIC_AUXADC_DIG1_RSV2_MASK                   0xF
#define MT6332_PMIC_AUXADC_DIG1_RSV2_SHIFT                  5
#define MT6332_PMIC_AUXADC_ACCDET_AUTO_SPL_MASK             0x1
#define MT6332_PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT            9
#define MT6332_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK        0x1
#define MT6332_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT       10
#define MT6332_PMIC_AUXADC_DAC_EXTD_MASK                    0xF
#define MT6332_PMIC_AUXADC_DAC_EXTD_SHIFT                   11
#define MT6332_PMIC_AUXADC_DAC_EXTD_EN_MASK                 0x1
#define MT6332_PMIC_AUXADC_DAC_EXTD_EN_SHIFT                15
#define MT6332_PMIC_AUXADC_SPK_BUFFER_LENGTH_MASK           0x3F
#define MT6332_PMIC_AUXADC_SPK_BUFFER_LENGTH_SHIFT          0
#define MT6332_PMIC_AUXADC_SPK_OVFLR_CLR_MASK               0x1
#define MT6332_PMIC_AUXADC_SPK_OVFLR_CLR_SHIFT              6
#define MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_RST_MASK           0x1
#define MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_RST_SHIFT          7
#define MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_RST_MASK           0x1
#define MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_RST_SHIFT          8
#define MT6332_PMIC_AUXADC_SPK_I_DATA_MODE_MASK             0x1
#define MT6332_PMIC_AUXADC_SPK_I_DATA_MODE_SHIFT            9
#define MT6332_PMIC_AUXADC_SPK_V_DATA_MODE_MASK             0x1
#define MT6332_PMIC_AUXADC_SPK_V_DATA_MODE_SHIFT            10
#define MT6332_PMIC_AUXADC_SPK_SW_SEL_MASK                  0x1
#define MT6332_PMIC_AUXADC_SPK_SW_SEL_SHIFT                 11
#define MT6332_PMIC_AUXADC_SPK_HW_SEL_ENB_MASK              0x1
#define MT6332_PMIC_AUXADC_SPK_HW_SEL_ENB_SHIFT             12
#define MT6332_PMIC_AUXADC_SPK_I_PTR_ENB_MASK               0x1
#define MT6332_PMIC_AUXADC_SPK_I_PTR_ENB_SHIFT              13
#define MT6332_PMIC_AUXADC_SPK_V_PTR_ENB_MASK               0x1
#define MT6332_PMIC_AUXADC_SPK_V_PTR_ENB_SHIFT              14
#define MT6332_PMIC_AUXADC_SPK_MODE_MASK                    0x1
#define MT6332_PMIC_AUXADC_SPK_MODE_SHIFT                   15
#define MT6332_PMIC_AUXADC_AUTORPT_PRD_MASK                 0x1FF
#define MT6332_PMIC_AUXADC_AUTORPT_PRD_SHIFT                0
#define MT6332_PMIC_AUXADC_AUTORPT_EN_MASK                  0x1
#define MT6332_PMIC_AUXADC_AUTORPT_EN_SHIFT                 9
#define MT6332_PMIC_AUXADC_PMU_THR_PDN_SW_MASK              0x1
#define MT6332_PMIC_AUXADC_PMU_THR_PDN_SW_SHIFT             10
#define MT6332_PMIC_AUXADC_PMU_THR_PDN_SEL_MASK             0x1
#define MT6332_PMIC_AUXADC_PMU_THR_PDN_SEL_SHIFT            11
#define MT6332_PMIC_AUXADC_PMU_THR_PDN_STATUS_MASK          0x1
#define MT6332_PMIC_AUXADC_PMU_THR_PDN_STATUS_SHIFT         12
#define MT6332_PMIC_AUXADC_DIG0_RSV1_MASK                   0x7
#define MT6332_PMIC_AUXADC_DIG0_RSV1_SHIFT                  13
#define MT6332_PMIC_AUXADC_LBAT_DEBT_MAX_MASK               0xFF
#define MT6332_PMIC_AUXADC_LBAT_DEBT_MAX_SHIFT              0
#define MT6332_PMIC_AUXADC_LBAT_DEBT_MIN_MASK               0xFF
#define MT6332_PMIC_AUXADC_LBAT_DEBT_MIN_SHIFT              8
#define MT6332_PMIC_AUXADC_LBAT_DET_PRD_15_0_MASK           0xFFFF
#define MT6332_PMIC_AUXADC_LBAT_DET_PRD_15_0_SHIFT          0
#define MT6332_PMIC_AUXADC_LBAT_DET_PRD_19_16_MASK          0xF
#define MT6332_PMIC_AUXADC_LBAT_DET_PRD_19_16_SHIFT         0
#define MT6332_PMIC_AUXADC_LBAT_VOLT_MAX_MASK               0xFFF
#define MT6332_PMIC_AUXADC_LBAT_VOLT_MAX_SHIFT              0
#define MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK             0x1
#define MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT            12
#define MT6332_PMIC_AUXADC_LBAT_EN_MAX_MASK                 0x1
#define MT6332_PMIC_AUXADC_LBAT_EN_MAX_SHIFT                13
#define MT6332_PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK              0x1
#define MT6332_PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT             15
#define MT6332_PMIC_AUXADC_LBAT_VOLT_MIN_MASK               0xFFF
#define MT6332_PMIC_AUXADC_LBAT_VOLT_MIN_SHIFT              0
#define MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK             0x1
#define MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT            12
#define MT6332_PMIC_AUXADC_LBAT_EN_MIN_MASK                 0x1
#define MT6332_PMIC_AUXADC_LBAT_EN_MIN_SHIFT                13
#define MT6332_PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK              0x1
#define MT6332_PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT             15
#define MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK     0x1FF
#define MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT    0
#define MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK     0x1FF
#define MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT    0
#define MT6332_PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK            0xFF
#define MT6332_PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT           0
#define MT6332_PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK            0xFF
#define MT6332_PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT           8
#define MT6332_PMIC_AUXADC_THR_DEBT_MAX_MASK                0xFF
#define MT6332_PMIC_AUXADC_THR_DEBT_MAX_SHIFT               0
#define MT6332_PMIC_AUXADC_THR_DEBT_MIN_MASK                0xFF
#define MT6332_PMIC_AUXADC_THR_DEBT_MIN_SHIFT               8
#define MT6332_PMIC_AUXADC_THR_DET_PRD_15_0_MASK            0xFFFF
#define MT6332_PMIC_AUXADC_THR_DET_PRD_15_0_SHIFT           0
#define MT6332_PMIC_AUXADC_THR_DET_PRD_19_16_MASK           0xF
#define MT6332_PMIC_AUXADC_THR_DET_PRD_19_16_SHIFT          0
#define MT6332_PMIC_AUXADC_THR_VOLT_MAX_MASK                0xFFF
#define MT6332_PMIC_AUXADC_THR_VOLT_MAX_SHIFT               0
#define MT6332_PMIC_AUXADC_THR_IRQ_EN_MAX_MASK              0x1
#define MT6332_PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT             12
#define MT6332_PMIC_AUXADC_THR_EN_MAX_MASK                  0x1
#define MT6332_PMIC_AUXADC_THR_EN_MAX_SHIFT                 13
#define MT6332_PMIC_AUXADC_THR_MAX_IRQ_B_MASK               0x1
#define MT6332_PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT              15
#define MT6332_PMIC_AUXADC_THR_VOLT_MIN_MASK                0xFFF
#define MT6332_PMIC_AUXADC_THR_VOLT_MIN_SHIFT               0
#define MT6332_PMIC_AUXADC_THR_IRQ_EN_MIN_MASK              0x1
#define MT6332_PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT             12
#define MT6332_PMIC_AUXADC_THR_EN_MIN_MASK                  0x1
#define MT6332_PMIC_AUXADC_THR_EN_MIN_SHIFT                 13
#define MT6332_PMIC_AUXADC_THR_MIN_IRQ_B_MASK               0x1
#define MT6332_PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT              15
#define MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK      0x1FF
#define MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT     0
#define MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK      0x1FF
#define MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT     0
#define MT6332_PMIC_EFUSE_GAIN_CH4_TRIM_MASK                0xFFF
#define MT6332_PMIC_EFUSE_GAIN_CH4_TRIM_SHIFT               0
#define MT6332_PMIC_EFUSE_OFFSET_CH4_TRIM_MASK              0x7FF
#define MT6332_PMIC_EFUSE_OFFSET_CH4_TRIM_SHIFT             0
#define MT6332_PMIC_EFUSE_GAIN_CH0_TRIM_MASK                0xFFF
#define MT6332_PMIC_EFUSE_GAIN_CH0_TRIM_SHIFT               0
#define MT6332_PMIC_EFUSE_OFFSET_CH0_TRIM_MASK              0x7FF
#define MT6332_PMIC_EFUSE_OFFSET_CH0_TRIM_SHIFT             0
#define MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_MASK               0x3F
#define MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_SHIFT              0
#define MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_MASK               0x3F
#define MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_SHIFT              8
#define MT6332_PMIC_AUXADC_SPK_OVFLR_MASK                   0x1
#define MT6332_PMIC_AUXADC_SPK_OVFLR_SHIFT                  15
#define MT6332_PMIC_AUXADC_SPK_I_PTR_WRITE_MASK             0x3F
#define MT6332_PMIC_AUXADC_SPK_I_PTR_WRITE_SHIFT            0
#define MT6332_PMIC_AUXADC_SPK_V_PTR_WRITE_MASK             0x3F
#define MT6332_PMIC_AUXADC_SPK_V_PTR_WRITE_SHIFT            8
#define MT6332_PMIC_AUXADC_SPK_CHSEL_MASK                   0x1
#define MT6332_PMIC_AUXADC_SPK_CHSEL_SHIFT                  15
#define MT6332_PMIC_AUXADC_SPK_I_PTR_READ_MASK              0x3F
#define MT6332_PMIC_AUXADC_SPK_I_PTR_READ_SHIFT             0
#define MT6332_PMIC_AUXADC_SPK_V_PTR_READ_MASK              0x3F
#define MT6332_PMIC_AUXADC_SPK_V_PTR_READ_SHIFT             8
#define MT6332_PMIC_AUXADC_DIG0_RSV4_MASK                   0x1
#define MT6332_PMIC_AUXADC_DIG0_RSV4_SHIFT                  15
#define MT6332_PMIC_AUXADC_SPK_I_CHSEL_MASK                 0xF
#define MT6332_PMIC_AUXADC_SPK_I_CHSEL_SHIFT                0
#define MT6332_PMIC_AUXADC_SPK_V_CHSEL_MASK                 0xF
#define MT6332_PMIC_AUXADC_SPK_V_CHSEL_SHIFT                4
#define MT6332_PMIC_AUXADC_DIG0_RSV5_MASK                   0xFF
#define MT6332_PMIC_AUXADC_DIG0_RSV5_SHIFT                  8
#define MT6332_PMIC_AUXADC_M3_DEBT_MAX_MASK                 0xFF
#define MT6332_PMIC_AUXADC_M3_DEBT_MAX_SHIFT                0
#define MT6332_PMIC_AUXADC_M3_DEBT_MIN_MASK                 0xFF
#define MT6332_PMIC_AUXADC_M3_DEBT_MIN_SHIFT                8
#define MT6332_PMIC_AUXADC_M3_DET_PRD_15_0_MASK             0xFFFF
#define MT6332_PMIC_AUXADC_M3_DET_PRD_15_0_SHIFT            0
#define MT6332_PMIC_AUXADC_M3_DET_PRD_19_16_MASK            0xF
#define MT6332_PMIC_AUXADC_M3_DET_PRD_19_16_SHIFT           0
#define MT6332_PMIC_AUXADC_M3_VOLT_MAX_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_M3_VOLT_MAX_SHIFT                0
#define MT6332_PMIC_AUXADC_M3_IRQ_EN_MAX_MASK               0x1
#define MT6332_PMIC_AUXADC_M3_IRQ_EN_MAX_SHIFT              12
#define MT6332_PMIC_AUXADC_M3_EN_MAX_MASK                   0x1
#define MT6332_PMIC_AUXADC_M3_EN_MAX_SHIFT                  13
#define MT6332_PMIC_AUXADC_M3_MAX_IRQ_B_MASK                0x1
#define MT6332_PMIC_AUXADC_M3_MAX_IRQ_B_SHIFT               15
#define MT6332_PMIC_AUXADC_M3_VOLT_MIN_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_M3_VOLT_MIN_SHIFT                0
#define MT6332_PMIC_AUXADC_M3_IRQ_EN_MIN_MASK               0x1
#define MT6332_PMIC_AUXADC_M3_IRQ_EN_MIN_SHIFT              12
#define MT6332_PMIC_AUXADC_M3_EN_MIN_MASK                   0x1
#define MT6332_PMIC_AUXADC_M3_EN_MIN_SHIFT                  13
#define MT6332_PMIC_AUXADC_M3_MIN_IRQ_B_MASK                0x1
#define MT6332_PMIC_AUXADC_M3_MIN_IRQ_B_SHIFT               15
#define MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MAX_MASK       0x1FF
#define MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MAX_SHIFT      0
#define MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MIN_MASK       0x1FF
#define MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MIN_SHIFT      0
#define MT6332_PMIC_AUXADC_ADC_OUT_M3_HW_MASK               0xFFF
#define MT6332_PMIC_AUXADC_ADC_OUT_M3_HW_SHIFT              0
#define MT6332_PMIC_AUXADC_ADC_RDY_M3_HW_MASK               0x1
#define MT6332_PMIC_AUXADC_ADC_RDY_M3_HW_SHIFT              15
#define MT6332_PMIC_AUXADC_SWCHR_REF_OSC_EN_MASK            0x1
#define MT6332_PMIC_AUXADC_SWCHR_REF_OSC_EN_SHIFT           0
#define MT6332_PMIC_AUXADC_M3_REF_OE_MASK                   0x1
#define MT6332_PMIC_AUXADC_M3_REF_OE_SHIFT                  1
#define MT6332_PMIC_AUXADC_M3_REF_EN_MASK                   0x1
#define MT6332_PMIC_AUXADC_M3_REF_EN_SHIFT                  2
#define MT6332_PMIC_AUXADC_M3_HW_SPL_MASK                   0x1
#define MT6332_PMIC_AUXADC_M3_HW_SPL_SHIFT                  5
#define MT6332_PMIC_AUXADC_M3_RSV_MASK                      0x3F
#define MT6332_PMIC_AUXADC_M3_RSV_SHIFT                     10
#define MT6332_PMIC_AUXADC_SPL_NUM_LARGE_MASK               0x3FF
#define MT6332_PMIC_AUXADC_SPL_NUM_LARGE_SHIFT              6
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_MASK                 0xFFF
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_SHIFT                0
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK            0x1
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT           12
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK          0x1
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT         13
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_I_MASK           0x1
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_I_SHIFT          14
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_V_MASK           0x1
#define MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_V_SHIFT          15
#define MT6332_PMIC_RG_STRUP_RSV1_2_0_MASK                  0x7
#define MT6332_PMIC_RG_STRUP_RSV1_2_0_SHIFT                 0
#define MT6332_PMIC_RG_STRUP_SLEEP_MODE_DEB_SEL_MASK        0x1
#define MT6332_PMIC_RG_STRUP_SLEEP_MODE_DEB_SEL_SHIFT       3
#define MT6332_PMIC_RG_STRUP_POSEQ_DONE_DEB_SEL_MASK        0x1
#define MT6332_PMIC_RG_STRUP_POSEQ_DONE_DEB_SEL_SHIFT       4
#define MT6332_PMIC_RG_STRUP_VMEM_EN_DEB_SEL_MASK           0x1
#define MT6332_PMIC_RG_STRUP_VMEM_EN_DEB_SEL_SHIFT          5
#define MT6332_PMIC_RG_STRUP_VCORE_EN_DEB_SEL_MASK          0x1
#define MT6332_PMIC_RG_STRUP_VCORE_EN_DEB_SEL_SHIFT         6
#define MT6332_PMIC_RG_STRUP_BUCK_EN_DEB_SEL_MASK           0x1
#define MT6332_PMIC_RG_STRUP_BUCK_EN_DEB_SEL_SHIFT          7
#define MT6332_PMIC_RG_STRUP_OSC_EN_MASK                    0x1
#define MT6332_PMIC_RG_STRUP_OSC_EN_SHIFT                   0
#define MT6332_PMIC_RG_STRUP_OSC_EN_SEL_MASK                0x1
#define MT6332_PMIC_RG_STRUP_OSC_EN_SEL_SHIFT               1
#define MT6332_PMIC_RG_STRUP_IVGEN_ENB_MASK                 0x1
#define MT6332_PMIC_RG_STRUP_IVGEN_ENB_SHIFT                2
#define MT6332_PMIC_RG_STRUP_IVGEN_ENB_SEL_MASK             0x1
#define MT6332_PMIC_RG_STRUP_IVGEN_ENB_SEL_SHIFT            3
#define MT6332_PMIC_RG_STRUP_RSV2_7_4_MASK                  0xF
#define MT6332_PMIC_RG_STRUP_RSV2_7_4_SHIFT                 4
#define MT6332_PMIC_RG_STRUP_RSV3_7_0_MASK                  0xFF
#define MT6332_PMIC_RG_STRUP_RSV3_7_0_SHIFT                 0
#define MT6332_PMIC_THR_DET_DIS_MASK                        0x1
#define MT6332_PMIC_THR_DET_DIS_SHIFT                       0
#define MT6332_PMIC_RG_THR_TMODE_MASK                       0x1
#define MT6332_PMIC_RG_THR_TMODE_SHIFT                      1
#define MT6332_PMIC_RG_THR_TEMP_SEL_MASK                    0x1
#define MT6332_PMIC_RG_THR_TEMP_SEL_SHIFT                   2
#define MT6332_PMIC_RG_STRUP_THR_SEL_MASK                   0x3
#define MT6332_PMIC_RG_STRUP_THR_SEL_SHIFT                  3
#define MT6332_PMIC_THR_HWPDN_EN_MASK                       0x1
#define MT6332_PMIC_THR_HWPDN_EN_SHIFT                      5
#define MT6332_PMIC_RG_THRDET_SEL_MASK                      0x1
#define MT6332_PMIC_RG_THRDET_SEL_SHIFT                     6
#define MT6332_PMIC_RG_STRUP_IREF_TRIM_MASK                 0x1F
#define MT6332_PMIC_RG_STRUP_IREF_TRIM_SHIFT                0
#define MT6332_PMIC_RG_USBDL_EN_MASK                        0x1
#define MT6332_PMIC_RG_USBDL_EN_SHIFT                       0
#define MT6332_PMIC_RG_FCHR_KEYDET_EN_MASK                  0x1
#define MT6332_PMIC_RG_FCHR_KEYDET_EN_SHIFT                 1
#define MT6332_PMIC_RG_FCHR_PU_EN_MASK                      0x1
#define MT6332_PMIC_RG_FCHR_PU_EN_SHIFT                     2
#define MT6332_PMIC_RG_EN_DRVSEL_MASK                       0x1
#define MT6332_PMIC_RG_EN_DRVSEL_SHIFT                      4
#define MT6332_PMIC_RG_RSTB_DRV_SEL_MASK                    0x1
#define MT6332_PMIC_RG_RSTB_DRV_SEL_SHIFT                   5
#define MT6332_PMIC_RG_VREF_BG_MASK                         0x7
#define MT6332_PMIC_RG_VREF_BG_SHIFT                        12
#define MT6332_PMIC_RG_PMU_RSV_MASK                         0xF
#define MT6332_PMIC_RG_PMU_RSV_SHIFT                        0
#define MT6332_PMIC_THR_TEST_MASK                           0x3
#define MT6332_PMIC_THR_TEST_SHIFT                          0
#define MT6332_PMIC_PMU_THR_DEB_MASK                        0x7
#define MT6332_PMIC_PMU_THR_DEB_SHIFT                       4
#define MT6332_PMIC_PMU_THR_STATUS_MASK                     0x7
#define MT6332_PMIC_PMU_THR_STATUS_SHIFT                    8
#define MT6332_PMIC_DDUVLO_DEB_EN_MASK                      0x1
#define MT6332_PMIC_DDUVLO_DEB_EN_SHIFT                     0
#define MT6332_PMIC_PWRBB_DEB_EN_MASK                       0x1
#define MT6332_PMIC_PWRBB_DEB_EN_SHIFT                      1
#define MT6332_PMIC_STRUP_OSC_EN_MASK                       0x1
#define MT6332_PMIC_STRUP_OSC_EN_SHIFT                      2
#define MT6332_PMIC_STRUP_OSC_EN_SEL_MASK                   0x1
#define MT6332_PMIC_STRUP_OSC_EN_SEL_SHIFT                  3
#define MT6332_PMIC_STRUP_FT_CTRL_MASK                      0x3
#define MT6332_PMIC_STRUP_FT_CTRL_SHIFT                     4
#define MT6332_PMIC_STRUP_PWRON_FORCE_MASK                  0x1
#define MT6332_PMIC_STRUP_PWRON_FORCE_SHIFT                 6
#define MT6332_PMIC_BIAS_GEN_EN_FORCE_MASK                  0x1
#define MT6332_PMIC_BIAS_GEN_EN_FORCE_SHIFT                 7
#define MT6332_PMIC_STRUP_PWRON_MASK                        0x1
#define MT6332_PMIC_STRUP_PWRON_SHIFT                       8
#define MT6332_PMIC_STRUP_PWRON_SEL_MASK                    0x1
#define MT6332_PMIC_STRUP_PWRON_SEL_SHIFT                   9
#define MT6332_PMIC_BIAS_GEN_EN_MASK                        0x1
#define MT6332_PMIC_BIAS_GEN_EN_SHIFT                       10
#define MT6332_PMIC_BIAS_GEN_EN_SEL_MASK                    0x1
#define MT6332_PMIC_BIAS_GEN_EN_SEL_SHIFT                   11
#define MT6332_PMIC_RTC_XOSC32_ENB_SW_MASK                  0x1
#define MT6332_PMIC_RTC_XOSC32_ENB_SW_SHIFT                 12
#define MT6332_PMIC_RTC_XOSC32_ENB_SEL_MASK                 0x1
#define MT6332_PMIC_RTC_XOSC32_ENB_SEL_SHIFT                13
#define MT6332_PMIC_STRUP_DIG_IO_PG_FORCE_MASK              0x1
#define MT6332_PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT             15
#define MT6332_PMIC_VAUXB32_PG_ENB_MASK                     0x1
#define MT6332_PMIC_VAUXB32_PG_ENB_SHIFT                    1
#define MT6332_PMIC_EXT_PMIC_EN_INT_PG_ENB_MASK             0x1
#define MT6332_PMIC_EXT_PMIC_EN_INT_PG_ENB_SHIFT            2
#define MT6332_PMIC_VSBST_PG_ENB_MASK                       0x1
#define MT6332_PMIC_VSBST_PG_ENB_SHIFT                      3
#define MT6332_PMIC_VUSB33_PG_ENB_MASK                      0x1
#define MT6332_PMIC_VUSB33_PG_ENB_SHIFT                     4
#define MT6332_PMIC_VSRAM_DVFS2_PG_ENB_MASK                 0x1
#define MT6332_PMIC_VSRAM_DVFS2_PG_ENB_SHIFT                5
#define MT6332_PMIC_VDRAM_PG_ENB_MASK                       0x1
#define MT6332_PMIC_VDRAM_PG_ENB_SHIFT                      6
#define MT6332_PMIC_VDVFS2_PG_ENB_MASK                      0x1
#define MT6332_PMIC_VDVFS2_PG_ENB_SHIFT                     7
#define MT6332_PMIC_VSBST_PG_H2L_EN_MASK                    0x1
#define MT6332_PMIC_VSBST_PG_H2L_EN_SHIFT                   8
#define MT6332_PMIC_VUSB33_PG_H2L_EN_MASK                   0x1
#define MT6332_PMIC_VUSB33_PG_H2L_EN_SHIFT                  9
#define MT6332_PMIC_VSRAM_DVFS2_PG_H2L_EN_MASK              0x1
#define MT6332_PMIC_VSRAM_DVFS2_PG_H2L_EN_SHIFT             10
#define MT6332_PMIC_VDRAM_PG_H2L_EN_MASK                    0x1
#define MT6332_PMIC_VDRAM_PG_H2L_EN_SHIFT                   11
#define MT6332_PMIC_VDVFS2_PG_H2L_EN_MASK                   0x1
#define MT6332_PMIC_VDVFS2_PG_H2L_EN_SHIFT                  12
#define MT6332_PMIC_EXT_PMIC_EN_INT_PG_H2L_EN_MASK          0x1
#define MT6332_PMIC_EXT_PMIC_EN_INT_PG_H2L_EN_SHIFT         13
#define MT6332_PMIC_VAUXB32_PG_H2L_EN_MASK                  0x1
#define MT6332_PMIC_VAUXB32_PG_H2L_EN_SHIFT                 14
#define MT6332_PMIC_STRUP_CON6_RSV0_MASK                    0x1
#define MT6332_PMIC_STRUP_CON6_RSV0_SHIFT                   15
#define MT6332_PMIC_CLR_JUST_RST_MASK                       0x1
#define MT6332_PMIC_CLR_JUST_RST_SHIFT                      4
#define MT6332_PMIC_UVLO_L2H_DEB_EN_MASK                    0x1
#define MT6332_PMIC_UVLO_L2H_DEB_EN_SHIFT                   5
#define MT6332_PMIC_QI_OSC_EN_MASK                          0x1
#define MT6332_PMIC_QI_OSC_EN_SHIFT                         15
#define MT6332_PMIC_STRUP_EXT_PMIC_EN_MASK                  0x1
#define MT6332_PMIC_STRUP_EXT_PMIC_EN_SHIFT                 0
#define MT6332_PMIC_STRUP_EXT_PMIC_SEL_MASK                 0x1
#define MT6332_PMIC_STRUP_EXT_PMIC_SEL_SHIFT                1
#define MT6332_PMIC_STRUP_CON8_RSV0_MASK                    0x7F
#define MT6332_PMIC_STRUP_CON8_RSV0_SHIFT                   8
#define MT6332_PMIC_EXT_PMIC_EN_MASK                        0x1
#define MT6332_PMIC_EXT_PMIC_EN_SHIFT                       15
#define MT6332_PMIC_STRUP_AUXADC_START_SW_MASK              0x1
#define MT6332_PMIC_STRUP_AUXADC_START_SW_SHIFT             4
#define MT6332_PMIC_STRUP_AUXADC_RSTB_SW_MASK               0x1
#define MT6332_PMIC_STRUP_AUXADC_RSTB_SW_SHIFT              5
#define MT6332_PMIC_STRUP_AUXADC_START_SEL_MASK             0x1
#define MT6332_PMIC_STRUP_AUXADC_START_SEL_SHIFT            6
#define MT6332_PMIC_STRUP_AUXADC_RSTB_SEL_MASK              0x1
#define MT6332_PMIC_STRUP_AUXADC_RSTB_SEL_SHIFT             7
#define MT6332_PMIC_STRUP_PWROFF_SEQ_EN_MASK                0x1
#define MT6332_PMIC_STRUP_PWROFF_SEQ_EN_SHIFT               0
#define MT6332_PMIC_STRUP_PWROFF_PREOFF_EN_MASK             0x1
#define MT6332_PMIC_STRUP_PWROFF_PREOFF_EN_SHIFT            1
#define MT6332_PMIC_STRUP_DIG_RSV_MASK                      0x3FFF
#define MT6332_PMIC_STRUP_DIG_RSV_SHIFT                     0
#define MT6332_PMIC_RG_UVLO_VTHL_MASK                       0x3
#define MT6332_PMIC_RG_UVLO_VTHL_SHIFT                      14
#define MT6332_PMIC_RG_BGR_TEST_RSTB_MASK                   0x1
#define MT6332_PMIC_RG_BGR_TEST_RSTB_SHIFT                  0
#define MT6332_PMIC_RG_BGR_TEST_EN_MASK                     0x1
#define MT6332_PMIC_RG_BGR_TEST_EN_SHIFT                    1
#define MT6332_PMIC_QI_BGR_EXT_BUF_EN_MASK                  0x1
#define MT6332_PMIC_QI_BGR_EXT_BUF_EN_SHIFT                 2
#define MT6332_PMIC_RG_BGR_TRIM_MASK                        0x1F
#define MT6332_PMIC_RG_BGR_TRIM_SHIFT                       5
#define MT6332_PMIC_RG_BGR_TRIM_EN_MASK                     0x1
#define MT6332_PMIC_RG_BGR_TRIM_EN_SHIFT                    10
#define MT6332_PMIC_RG_BGR_RSEL_MASK                        0x7
#define MT6332_PMIC_RG_BGR_RSEL_SHIFT                       11
#define MT6332_PMIC_RG_BGR_UNCHOP_PH_MASK                   0x1
#define MT6332_PMIC_RG_BGR_UNCHOP_PH_SHIFT                  14
#define MT6332_PMIC_RG_BGR_UNCHOP_MASK                      0x1
#define MT6332_PMIC_RG_BGR_UNCHOP_SHIFT                     15
#define MT6332_PMIC_RG_EN_SMT_MASK                          0x1
#define MT6332_PMIC_RG_EN_SMT_SHIFT                         0
#define MT6332_PMIC_RG_EN_SR_MASK                           0x1
#define MT6332_PMIC_RG_EN_SR_SHIFT                          1
#define MT6332_PMIC_RG_EN_E8_MASK                           0x1
#define MT6332_PMIC_RG_EN_E8_SHIFT                          2
#define MT6332_PMIC_RG_EN_E4_MASK                           0x1
#define MT6332_PMIC_RG_EN_E4_SHIFT                          3
#define MT6332_PMIC_RG_TESTMODE_SWEN_MASK                   0x1
#define MT6332_PMIC_RG_TESTMODE_SWEN_SHIFT                  11
#define MT6332_PMIC_RG_STRUP_RSV_MASK                       0xF
#define MT6332_PMIC_RG_STRUP_RSV_SHIFT                      12
#define MT6332_PMIC_STRUP_CON15_RSV0_MASK                   0x1F
#define MT6332_PMIC_STRUP_CON15_RSV0_SHIFT                  0
#define MT6332_PMIC_PWRRST_TMR_DIS_MASK                     0x1
#define MT6332_PMIC_PWRRST_TMR_DIS_SHIFT                    5
#define MT6332_PMIC_RTC_XOSC32_ENB_MASK                     0x1
#define MT6332_PMIC_RTC_XOSC32_ENB_SHIFT                    6
#define MT6332_PMIC_XOSC32_ENB_DET_MASK                     0x1
#define MT6332_PMIC_XOSC32_ENB_DET_SHIFT                    7
#define MT6332_PMIC_RG_RSV_SWREG_MASK                       0xFFFF
#define MT6332_PMIC_RG_RSV_SWREG_SHIFT                      0
#define MT6332_PMIC_STRUP_PG_STATUS_MASK                    0x1
#define MT6332_PMIC_STRUP_PG_STATUS_SHIFT                   0
#define MT6332_PMIC_STRUP_PG_STATUS_CLR_MASK                0x1
#define MT6332_PMIC_STRUP_PG_STATUS_CLR_SHIFT               15
#define MT6332_PMIC_FG_ON_MASK                              0x1
#define MT6332_PMIC_FG_ON_SHIFT                             0
#define MT6332_PMIC_FG_CAL_MASK                             0x3
#define MT6332_PMIC_FG_CAL_SHIFT                            2
#define MT6332_PMIC_FG_AUTOCALRATE_MASK                     0x7
#define MT6332_PMIC_FG_AUTOCALRATE_SHIFT                    4
#define MT6332_PMIC_FG_SW_CR_MASK                           0x1
#define MT6332_PMIC_FG_SW_CR_SHIFT                          8
#define MT6332_PMIC_FG_SW_READ_PRE_MASK                     0x1
#define MT6332_PMIC_FG_SW_READ_PRE_SHIFT                    9
#define MT6332_PMIC_FG_LATCHDATA_ST_MASK                    0x1
#define MT6332_PMIC_FG_LATCHDATA_ST_SHIFT                   10
#define MT6332_PMIC_FG_SW_CLEAR_MASK                        0x1
#define MT6332_PMIC_FG_SW_CLEAR_SHIFT                       11
#define MT6332_PMIC_FG_OFFSET_RST_MASK                      0x1
#define MT6332_PMIC_FG_OFFSET_RST_SHIFT                     12
#define MT6332_PMIC_FG_TIME_RST_MASK                        0x1
#define MT6332_PMIC_FG_TIME_RST_SHIFT                       13
#define MT6332_PMIC_FG_CHARGE_RST_MASK                      0x1
#define MT6332_PMIC_FG_CHARGE_RST_SHIFT                     14
#define MT6332_PMIC_FG_SW_RSTCLR_MASK                       0x1
#define MT6332_PMIC_FG_SW_RSTCLR_SHIFT                      15
#define MT6332_PMIC_FG_CAR_31_16_MASK                       0xFFFF
#define MT6332_PMIC_FG_CAR_31_16_SHIFT                      0
#define MT6332_PMIC_FG_CAR_15_00_MASK                       0xFFFF
#define MT6332_PMIC_FG_CAR_15_00_SHIFT                      0
#define MT6332_PMIC_FG_NTER_29_16_MASK                      0x3FFF
#define MT6332_PMIC_FG_NTER_29_16_SHIFT                     0
#define MT6332_PMIC_FG_NTER_15_00_MASK                      0xFFFF
#define MT6332_PMIC_FG_NTER_15_00_SHIFT                     0
#define MT6332_PMIC_FG_BLTR_MASK                            0xFFFF
#define MT6332_PMIC_FG_BLTR_SHIFT                           0
#define MT6332_PMIC_FG_BFTR_MASK                            0xFFFF
#define MT6332_PMIC_FG_BFTR_SHIFT                           0
#define MT6332_PMIC_FG_CURRENT_OUT_MASK                     0xFFFF
#define MT6332_PMIC_FG_CURRENT_OUT_SHIFT                    0
#define MT6332_PMIC_FG_ADJUST_OFFSET_VALUE_MASK             0xFFFF
#define MT6332_PMIC_FG_ADJUST_OFFSET_VALUE_SHIFT            0
#define MT6332_PMIC_FG_OFFSET_MASK                          0xFFFF
#define MT6332_PMIC_FG_OFFSET_SHIFT                         0
#define MT6332_PMIC_RG_FGRINTMODE_MASK                      0x1
#define MT6332_PMIC_RG_FGRINTMODE_SHIFT                     0
#define MT6332_PMIC_RG_FGANALOGTEST_MASK                    0xF
#define MT6332_PMIC_RG_FGANALOGTEST_SHIFT                   4
#define MT6332_PMIC_RG_SPARE_MASK                           0xFF
#define MT6332_PMIC_RG_SPARE_SHIFT                          8
#define MT6332_PMIC_FG_OSR_MASK                             0xF
#define MT6332_PMIC_FG_OSR_SHIFT                            0
#define MT6332_PMIC_FG_ADJ_OFFSET_EN_MASK                   0x1
#define MT6332_PMIC_FG_ADJ_OFFSET_EN_SHIFT                  8
#define MT6332_PMIC_FG_ADC_AUTORST_MASK                     0x1
#define MT6332_PMIC_FG_ADC_AUTORST_SHIFT                    9
#define MT6332_PMIC_FG_FIR1BYPASS_MASK                      0x1
#define MT6332_PMIC_FG_FIR1BYPASS_SHIFT                     0
#define MT6332_PMIC_FG_FIR2BYPASS_MASK                      0x1
#define MT6332_PMIC_FG_FIR2BYPASS_SHIFT                     1
#define MT6332_PMIC_FG_L_CUR_INT_STS_MASK                   0x1
#define MT6332_PMIC_FG_L_CUR_INT_STS_SHIFT                  2
#define MT6332_PMIC_FG_H_CUR_INT_STS_MASK                   0x1
#define MT6332_PMIC_FG_H_CUR_INT_STS_SHIFT                  3
#define MT6332_PMIC_FG_L_INT_STS_MASK                       0x1
#define MT6332_PMIC_FG_L_INT_STS_SHIFT                      4
#define MT6332_PMIC_FG_H_INT_STS_MASK                       0x1
#define MT6332_PMIC_FG_H_INT_STS_SHIFT                      5
#define MT6332_PMIC_FG_ADC_RSTDETECT_MASK                   0x1
#define MT6332_PMIC_FG_ADC_RSTDETECT_SHIFT                  7
#define MT6332_PMIC_FG_SLP_EN_MASK                          0x1
#define MT6332_PMIC_FG_SLP_EN_SHIFT                         8
#define MT6332_PMIC_FGADC_EN_MASK                           0x1
#define MT6332_PMIC_FGADC_EN_SHIFT                          12
#define MT6332_PMIC_FGCAL_EN_MASK                           0x1
#define MT6332_PMIC_FGCAL_EN_SHIFT                          13
#define MT6332_PMIC_FG_RST_MASK                             0x1
#define MT6332_PMIC_FG_RST_SHIFT                            14
#define MT6332_PMIC_FG_CIC2_MASK                            0xFFFF
#define MT6332_PMIC_FG_CIC2_SHIFT                           0
#define MT6332_PMIC_FG_SLP_CUR_TH_MASK                      0xFFFF
#define MT6332_PMIC_FG_SLP_CUR_TH_SHIFT                     0
#define MT6332_PMIC_FG_SLP_TIME_MASK                        0xFF
#define MT6332_PMIC_FG_SLP_TIME_SHIFT                       0
#define MT6332_PMIC_FG_SRCVOLTEN_FTIME_MASK                 0xFF
#define MT6332_PMIC_FG_SRCVOLTEN_FTIME_SHIFT                0
#define MT6332_PMIC_FG_DET_TIME_MASK                        0xFF
#define MT6332_PMIC_FG_DET_TIME_SHIFT                       8
#define MT6332_PMIC_FG_R_CAR_31_16_MASK                     0xFFFF
#define MT6332_PMIC_FG_R_CAR_31_16_SHIFT                    0
#define MT6332_PMIC_FG_R_CAR_15_00_MASK                     0xFFFF
#define MT6332_PMIC_FG_R_CAR_15_00_SHIFT                    0
#define MT6332_PMIC_FG_R_NTER_29_16_MASK                    0x3FFF
#define MT6332_PMIC_FG_R_NTER_29_16_SHIFT                   0
#define MT6332_PMIC_FG_R_NTER_15_00_MASK                    0xFFFF
#define MT6332_PMIC_FG_R_NTER_15_00_SHIFT                   0
#define MT6332_PMIC_FG_R_CURR_MASK                          0xFFFF
#define MT6332_PMIC_FG_R_CURR_SHIFT                         0
#define MT6332_PMIC_FG_MODE_MASK                            0x1
#define MT6332_PMIC_FG_MODE_SHIFT                           0
#define MT6332_PMIC_FG_RST_SW_MASK                          0x1
#define MT6332_PMIC_FG_RST_SW_SHIFT                         1
#define MT6332_PMIC_FG_FGCAL_EN_SW_MASK                     0x1
#define MT6332_PMIC_FG_FGCAL_EN_SW_SHIFT                    2
#define MT6332_PMIC_FG_FGADC_EN_SW_MASK                     0x1
#define MT6332_PMIC_FG_FGADC_EN_SW_SHIFT                    3
#define MT6332_PMIC_FG_RSV1_MASK                            0xF
#define MT6332_PMIC_FG_RSV1_SHIFT                           4
#define MT6332_PMIC_FG_TEST_MODE0_MASK                      0x1
#define MT6332_PMIC_FG_TEST_MODE0_SHIFT                     14
#define MT6332_PMIC_FG_TEST_MODE1_MASK                      0x1
#define MT6332_PMIC_FG_TEST_MODE1_SHIFT                     15
#define MT6332_PMIC_RG_OTP_PA_MASK                          0x3F
#define MT6332_PMIC_RG_OTP_PA_SHIFT                         0
#define MT6332_PMIC_RG_OTP_PDIN_MASK                        0xFF
#define MT6332_PMIC_RG_OTP_PDIN_SHIFT                       0
#define MT6332_PMIC_RG_OTP_PTM_MASK                         0x3
#define MT6332_PMIC_RG_OTP_PTM_SHIFT                        0
#define MT6332_PMIC_RG_OTP_PWE_MASK                         0x1
#define MT6332_PMIC_RG_OTP_PWE_SHIFT                        0
#define MT6332_PMIC_RG_OTP_PPROG_MASK                       0x1
#define MT6332_PMIC_RG_OTP_PPROG_SHIFT                      0
#define MT6332_PMIC_RG_OTP_PWE_SRC_MASK                     0x1
#define MT6332_PMIC_RG_OTP_PWE_SRC_SHIFT                    0
#define MT6332_PMIC_RG_OTP_PROG_PKEY_MASK                   0xFFFF
#define MT6332_PMIC_RG_OTP_PROG_PKEY_SHIFT                  0
#define MT6332_PMIC_RG_OTP_RD_PKEY_MASK                     0xFFFF
#define MT6332_PMIC_RG_OTP_RD_PKEY_SHIFT                    0
#define MT6332_PMIC_RG_OTP_RD_TRIG_MASK                     0x1
#define MT6332_PMIC_RG_OTP_RD_TRIG_SHIFT                    0
#define MT6332_PMIC_RG_RD_RDY_BYPASS_MASK                   0x1
#define MT6332_PMIC_RG_RD_RDY_BYPASS_SHIFT                  0
#define MT6332_PMIC_RG_SKIP_OTP_OUT_MASK                    0x1
#define MT6332_PMIC_RG_SKIP_OTP_OUT_SHIFT                   0
#define MT6332_PMIC_RG_OTP_RD_SW_MASK                       0x1
#define MT6332_PMIC_RG_OTP_RD_SW_SHIFT                      0
#define MT6332_PMIC_RG_OTP_DOUT_SW_MASK                     0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_SW_SHIFT                    0
#define MT6332_PMIC_RG_OTP_RD_BUSY_MASK                     0x1
#define MT6332_PMIC_RG_OTP_RD_BUSY_SHIFT                    0
#define MT6332_PMIC_RG_OTP_RD_ACK_MASK                      0x1
#define MT6332_PMIC_RG_OTP_RD_ACK_SHIFT                     2
#define MT6332_PMIC_RG_OTP_PA_SW_MASK                       0x1F
#define MT6332_PMIC_RG_OTP_PA_SW_SHIFT                      0
#define MT6332_PMIC_RG_OTP_DOUT_0_15_MASK                   0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_0_15_SHIFT                  0
#define MT6332_PMIC_RG_OTP_DOUT_16_31_MASK                  0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_16_31_SHIFT                 0
#define MT6332_PMIC_RG_OTP_DOUT_32_47_MASK                  0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_32_47_SHIFT                 0
#define MT6332_PMIC_RG_OTP_DOUT_48_63_MASK                  0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_48_63_SHIFT                 0
#define MT6332_PMIC_RG_OTP_DOUT_64_79_MASK                  0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_64_79_SHIFT                 0
#define MT6332_PMIC_RG_OTP_DOUT_80_95_MASK                  0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_80_95_SHIFT                 0
#define MT6332_PMIC_RG_OTP_DOUT_96_111_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_96_111_SHIFT                0
#define MT6332_PMIC_RG_OTP_DOUT_112_127_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_112_127_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_128_143_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_128_143_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_144_159_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_144_159_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_160_175_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_160_175_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_176_191_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_176_191_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_192_207_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_192_207_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_208_223_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_208_223_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_224_239_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_224_239_SHIFT               0
#define MT6332_PMIC_RG_OTP_DOUT_240_255_MASK                0xFFFF
#define MT6332_PMIC_RG_OTP_DOUT_240_255_SHIFT               0
#define MT6332_PMIC_RG_OTP_VAL_0_15_MASK                    0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_0_15_SHIFT                   0
#define MT6332_PMIC_RG_OTP_VAL_16_31_MASK                   0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_16_31_SHIFT                  0
#define MT6332_PMIC_RG_OTP_VAL_32_47_MASK                   0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_32_47_SHIFT                  0
#define MT6332_PMIC_RG_OTP_VAL_48_63_MASK                   0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_48_63_SHIFT                  0
#define MT6332_PMIC_RG_OTP_VAL_64_79_MASK                   0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_64_79_SHIFT                  0
#define MT6332_PMIC_RG_OTP_VAL_80_95_MASK                   0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_80_95_SHIFT                  0
#define MT6332_PMIC_RG_OTP_VAL_96_111_MASK                  0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_96_111_SHIFT                 0
#define MT6332_PMIC_RG_OTP_VAL_112_127_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_112_127_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_128_143_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_128_143_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_144_159_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_144_159_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_160_175_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_160_175_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_176_191_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_176_191_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_192_207_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_192_207_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_208_223_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_208_223_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_224_239_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_224_239_SHIFT                0
#define MT6332_PMIC_RG_OTP_VAL_240_255_MASK                 0xFFFF
#define MT6332_PMIC_RG_OTP_VAL_240_255_SHIFT                0
#define MT6332_PMIC_RG_DLDO_RSV_MASK                        0x7
#define MT6332_PMIC_RG_DLDO_RSV_SHIFT                       0
#define MT6332_PMIC_RG_SYSLDO_RSV_MASK                      0x7
#define MT6332_PMIC_RG_SYSLDO_RSV_SHIFT                     3
#define MT6332_PMIC_RSV_MASK                                0x7
#define MT6332_PMIC_RSV_SHIFT                               6
#define MT6332_PMIC_RG_VAUXB32_LP_CTRL_MASK                 0x1
#define MT6332_PMIC_RG_VAUXB32_LP_CTRL_SHIFT                0
#define MT6332_PMIC_RG_VAUXB32_LP_MODE_SET_MASK             0x1
#define MT6332_PMIC_RG_VAUXB32_LP_MODE_SET_SHIFT            1
#define MT6332_PMIC_RG_VAUXB32_AUXADC_PWDB_EN_MASK          0x1
#define MT6332_PMIC_RG_VAUXB32_AUXADC_PWDB_EN_SHIFT         2
#define MT6332_PMIC_RG_VAUXB32_SRCLK_MODE_SEL_MASK          0x3
#define MT6332_PMIC_RG_VAUXB32_SRCLK_MODE_SEL_SHIFT         5
#define MT6332_PMIC_QI_VAUXB32_MODE_MASK                    0x1
#define MT6332_PMIC_QI_VAUXB32_MODE_SHIFT                   7
#define MT6332_PMIC_RG_VAUXB32_STBTD_MASK                   0x3
#define MT6332_PMIC_RG_VAUXB32_STBTD_SHIFT                  8
#define MT6332_PMIC_RG_VAUXB32_EN_MASK                      0x1
#define MT6332_PMIC_RG_VAUXB32_EN_SHIFT                     10
#define MT6332_PMIC_RG_VAUXB32_ON_CTRL_MASK                 0x1
#define MT6332_PMIC_RG_VAUXB32_ON_CTRL_SHIFT                11
#define MT6332_PMIC_RG_VAUXB32_SRCLK_EN_SEL_MASK            0x3
#define MT6332_PMIC_RG_VAUXB32_SRCLK_EN_SEL_SHIFT           13
#define MT6332_PMIC_QI_VAUXB32_EN_MASK                      0x1
#define MT6332_PMIC_QI_VAUXB32_EN_SHIFT                     15
#define MT6332_PMIC_RG_VBIF28_LP_CTRL_MASK                  0x1
#define MT6332_PMIC_RG_VBIF28_LP_CTRL_SHIFT                 0
#define MT6332_PMIC_RG_VBIF28_LP_MODE_SET_MASK              0x1
#define MT6332_PMIC_RG_VBIF28_LP_MODE_SET_SHIFT             1
#define MT6332_PMIC_RG_VBIF28_SRCLK_MODE_SEL_MASK           0x3
#define MT6332_PMIC_RG_VBIF28_SRCLK_MODE_SEL_SHIFT          5
#define MT6332_PMIC_QI_VBIF28_MODE_MASK                     0x1
#define MT6332_PMIC_QI_VBIF28_MODE_SHIFT                    7
#define MT6332_PMIC_RG_VBIF28_STBTD_MASK                    0x3
#define MT6332_PMIC_RG_VBIF28_STBTD_SHIFT                   8
#define MT6332_PMIC_RG_VBIF28_EN_MASK                       0x1
#define MT6332_PMIC_RG_VBIF28_EN_SHIFT                      10
#define MT6332_PMIC_RG_VBIF28_ON_CTRL_MASK                  0x1
#define MT6332_PMIC_RG_VBIF28_ON_CTRL_SHIFT                 11
#define MT6332_PMIC_RG_VBIF28_SRCLK_EN_SEL_MASK             0x3
#define MT6332_PMIC_RG_VBIF28_SRCLK_EN_SEL_SHIFT            13
#define MT6332_PMIC_QI_VBIF28_EN_MASK                       0x1
#define MT6332_PMIC_QI_VBIF28_EN_SHIFT                      15
#define MT6332_PMIC_RG_VUSB33_LP_CTRL_MASK                  0x1
#define MT6332_PMIC_RG_VUSB33_LP_CTRL_SHIFT                 0
#define MT6332_PMIC_RG_VUSB33_LP_MODE_SET_MASK              0x1
#define MT6332_PMIC_RG_VUSB33_LP_MODE_SET_SHIFT             1
#define MT6332_PMIC_RG_VUSB33_SRCLK_MODE_SEL_MASK           0x3
#define MT6332_PMIC_RG_VUSB33_SRCLK_MODE_SEL_SHIFT          5
#define MT6332_PMIC_QI_VUSB33_MODE_MASK                     0x1
#define MT6332_PMIC_QI_VUSB33_MODE_SHIFT                    7
#define MT6332_PMIC_RG_VUSB33_STBTD_MASK                    0x3
#define MT6332_PMIC_RG_VUSB33_STBTD_SHIFT                   8
#define MT6332_PMIC_RG_VUSB33_EN_MASK                       0x1
#define MT6332_PMIC_RG_VUSB33_EN_SHIFT                      10
#define MT6332_PMIC_QI_VUSB33_EN_MASK                       0x1
#define MT6332_PMIC_QI_VUSB33_EN_SHIFT                      15
#define MT6332_PMIC_RG_VSRAM_DVFS2_LP_CTRL_MASK             0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_LP_CTRL_SHIFT            0
#define MT6332_PMIC_RG_VSRAM_DVFS2_LP_MODE_SET_MASK         0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_LP_MODE_SET_SHIFT        1
#define MT6332_PMIC_RG_VSRAM_DVFS2_TRCK_NDIS_EN_MASK        0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_TRCK_NDIS_EN_SHIFT       2
#define MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_MODE_SEL_MASK      0x3
#define MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_MODE_SEL_SHIFT     5
#define MT6332_PMIC_QI_VSRAM_DVFS2_MODE_MASK                0x1
#define MT6332_PMIC_QI_VSRAM_DVFS2_MODE_SHIFT               7
#define MT6332_PMIC_RG_VSRAM_DVFS2_STBTD_MASK               0x3
#define MT6332_PMIC_RG_VSRAM_DVFS2_STBTD_SHIFT              8
#define MT6332_PMIC_RG_VSRAM_DVFS2_EN_MASK                  0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_EN_SHIFT                 10
#define MT6332_PMIC_RG_VSRAM_DVFS2_ON_CTRL_MASK             0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_ON_CTRL_SHIFT            11
#define MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_EN_SEL_MASK        0x3
#define MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_EN_SEL_SHIFT       13
#define MT6332_PMIC_QI_VSRAM_DVFS2_EN_MASK                  0x1
#define MT6332_PMIC_QI_VSRAM_DVFS2_EN_SHIFT                 15
#define MT6332_PMIC_RG_VBIF28_NDIS_EN_MASK                  0x1
#define MT6332_PMIC_RG_VBIF28_NDIS_EN_SHIFT                 2
#define MT6332_PMIC_RG_VBIF28_CAL_MASK                      0xF
#define MT6332_PMIC_RG_VBIF28_CAL_SHIFT                     8
#define MT6332_PMIC_RG_VUSB33_NDIS_EN_MASK                  0x1
#define MT6332_PMIC_RG_VUSB33_NDIS_EN_SHIFT                 2
#define MT6332_PMIC_RG_VUSB33_CAL_MASK                      0xF
#define MT6332_PMIC_RG_VUSB33_CAL_SHIFT                     8
#define MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_EN_MASK             0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_EN_SHIFT            2
#define MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_PLCUR_MASK          0x3
#define MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_PLCUR_SHIFT         5
#define MT6332_PMIC_RG_VSRAM_DVFS2_POWER_DOWN_NDIS_EN_MASK  0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_POWER_DOWN_NDIS_EN_SHIFT 7
#define MT6332_PMIC_RG_VSRAM_DVFS2_CMP_DEBUG_EN_MASK        0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_CMP_DEBUG_EN_SHIFT       8
#define MT6332_PMIC_RG_VSRAM_DVFS2_VOSEL_MASK               0x7F
#define MT6332_PMIC_RG_VSRAM_DVFS2_VOSEL_SHIFT              9
#define MT6332_PMIC_RG_VAUXB32_NDIS_EN_MASK                 0x1
#define MT6332_PMIC_RG_VAUXB32_NDIS_EN_SHIFT                2
#define MT6332_PMIC_RG_VAUXB32_VOSEL_MASK                   0x3
#define MT6332_PMIC_RG_VAUXB32_VOSEL_SHIFT                  5
#define MT6332_PMIC_RG_VAUXB32_CAL_MASK                     0xF
#define MT6332_PMIC_RG_VAUXB32_CAL_SHIFT                    8
#define MT6332_PMIC_RG_VSRAM_DVFS2_OCFB_EN_MASK             0x1
#define MT6332_PMIC_RG_VSRAM_DVFS2_OCFB_EN_SHIFT            9
#define MT6332_PMIC_RG_VUSB33_OCFB_EN_MASK                  0x1
#define MT6332_PMIC_RG_VUSB33_OCFB_EN_SHIFT                 11
#define MT6332_PMIC_RG_VBIF28_OCFB_EN_MASK                  0x1
#define MT6332_PMIC_RG_VBIF28_OCFB_EN_SHIFT                 12
#define MT6332_PMIC_RG_VAUXB32_OCFB_EN_MASK                 0x1
#define MT6332_PMIC_RG_VAUXB32_OCFB_EN_SHIFT                13
#define MT6332_PMIC_LDO_DEGTD_SEL_MASK                      0x3
#define MT6332_PMIC_LDO_DEGTD_SEL_SHIFT                     14
#define MT6332_PMIC_QI_VUSB33_OCFB_EN_MASK                  0x1
#define MT6332_PMIC_QI_VUSB33_OCFB_EN_SHIFT                 12
#define MT6332_PMIC_QI_VSRAM_DVFS2_OCFB_EN_MASK             0x1
#define MT6332_PMIC_QI_VSRAM_DVFS2_OCFB_EN_SHIFT            13
#define MT6332_PMIC_QI_VBIF28_OCFB_EN_MASK                  0x1
#define MT6332_PMIC_QI_VBIF28_OCFB_EN_SHIFT                 14
#define MT6332_PMIC_QI_VAUXB32_OCFB_EN_MASK                 0x1
#define MT6332_PMIC_QI_VAUXB32_OCFB_EN_SHIFT                15
#define MT6332_PMIC_RG_VDIG18_SRCLKEN_SEL_MASK              0x3
#define MT6332_PMIC_RG_VDIG18_SRCLKEN_SEL_SHIFT             7
#define MT6332_PMIC_RG_VDIG18_SLEEP_VOSEL_MASK              0x7
#define MT6332_PMIC_RG_VDIG18_SLEEP_VOSEL_SHIFT             9
#define MT6332_PMIC_RG_VDIG18_VOSEL_MASK                    0x7
#define MT6332_PMIC_RG_VDIG18_VOSEL_SHIFT                   12
#define MT6332_PMIC_RG_VDIG18_VOSEL_CTRL_MASK               0x1
#define MT6332_PMIC_RG_VDIG18_VOSEL_CTRL_SHIFT              15
#define MT6332_PMIC_RG_LDO_RSV1_MASK                        0xFF
#define MT6332_PMIC_RG_LDO_RSV1_SHIFT                       0
#define MT6332_PMIC_RG_LDO_RSV0_MASK                        0xFF
#define MT6332_PMIC_RG_LDO_RSV0_SHIFT                       8
#define MT6332_PMIC_FQMTR_TCKSEL_MASK                       0x7
#define MT6332_PMIC_FQMTR_TCKSEL_SHIFT                      0
#define MT6332_PMIC_FQMTR_BUSY_MASK                         0x1
#define MT6332_PMIC_FQMTR_BUSY_SHIFT                        3
#define MT6332_PMIC_FQMTR_EN_MASK                           0x1
#define MT6332_PMIC_FQMTR_EN_SHIFT                          15
#define MT6332_PMIC_FQMTR_WINSET_MASK                       0xFFFF
#define MT6332_PMIC_FQMTR_WINSET_SHIFT                      0
#define MT6332_PMIC_FQMTR_DATA_MASK                         0xFFFF
#define MT6332_PMIC_FQMTR_DATA_SHIFT                        0
#define MT6332_PMIC_RG_IWLED_FRQ_COUNT_MASK                 0x3FFF
#define MT6332_PMIC_RG_IWLED_FRQ_COUNT_SHIFT                0
#define MT6332_PMIC_RG_IWLED_SLP_DEG_SEL_MASK               0x3
#define MT6332_PMIC_RG_IWLED_SLP_DEG_SEL_SHIFT              0
#define MT6332_PMIC_RG_IWLED_OVP_DEG_SEL_MASK               0x3
#define MT6332_PMIC_RG_IWLED_OVP_DEG_SEL_SHIFT              2
#define MT6332_PMIC_RG_IWLED_OC_DEG_SEL_MASK                0x3
#define MT6332_PMIC_RG_IWLED_OC_DEG_SEL_SHIFT               4
#define MT6332_PMIC_RG_IWLED_SLP_DEG_EN_MASK                0x1
#define MT6332_PMIC_RG_IWLED_SLP_DEG_EN_SHIFT               13
#define MT6332_PMIC_RG_IWLED_OVP_DEG_EN_MASK                0x1
#define MT6332_PMIC_RG_IWLED_OVP_DEG_EN_SHIFT               14
#define MT6332_PMIC_RG_IWLED_OC_DEG_EN_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_OC_DEG_EN_SHIFT                15
#define MT6332_PMIC_RG_IWLED1_STATUS_MASK                   0x1
#define MT6332_PMIC_RG_IWLED1_STATUS_SHIFT                  2
#define MT6332_PMIC_RG_IWLED0_STATUS_MASK                   0x1
#define MT6332_PMIC_RG_IWLED0_STATUS_SHIFT                  3
#define MT6332_PMIC_IWLED_SLP_STATUS_MASK                   0x1
#define MT6332_PMIC_IWLED_SLP_STATUS_SHIFT                  13
#define MT6332_PMIC_IWLED_OVP_STATUS_MASK                   0x1
#define MT6332_PMIC_IWLED_OVP_STATUS_SHIFT                  14
#define MT6332_PMIC_IWLED_OC_STATUS_MASK                    0x1
#define MT6332_PMIC_IWLED_OC_STATUS_SHIFT                   15
#define MT6332_PMIC_RG_IWLED0_EN_MASK                       0x1
#define MT6332_PMIC_RG_IWLED0_EN_SHIFT                      0
#define MT6332_PMIC_RG_IWLED1_EN_MASK                       0x1
#define MT6332_PMIC_RG_IWLED1_EN_SHIFT                      1
#define MT6332_PMIC_RG_IWLED_VRSEL_MASK                     0xF
#define MT6332_PMIC_RG_IWLED_VRSEL_SHIFT                    0
#define MT6332_PMIC_RG_IWLED_SR_NMOS_MASK                   0x3
#define MT6332_PMIC_RG_IWLED_SR_NMOS_SHIFT                  4
#define MT6332_PMIC_RG_IWLED_CC_MASK                        0x3
#define MT6332_PMIC_RG_IWLED_CC_SHIFT                       6
#define MT6332_PMIC_RG_IWLED_RC_MASK                        0x3
#define MT6332_PMIC_RG_IWLED_RC_SHIFT                       8
#define MT6332_PMIC_RG_IWLED_SLP_MASK                       0x3
#define MT6332_PMIC_RG_IWLED_SLP_SHIFT                      10
#define MT6332_PMIC_RG_IWLED_CS_MASK                        0x3
#define MT6332_PMIC_RG_IWLED_CS_SHIFT                       12
#define MT6332_PMIC_RG_IWLED_CL_MASK                        0x3
#define MT6332_PMIC_RG_IWLED_CL_SHIFT                       14
#define MT6332_PMIC_RG_IWLED_PWMDIM_MASK                    0x1
#define MT6332_PMIC_RG_IWLED_PWMDIM_SHIFT                   0
#define MT6332_PMIC_RG_IWLED_BSTOFF_MASK                    0x1
#define MT6332_PMIC_RG_IWLED_BSTOFF_SHIFT                   1
#define MT6332_PMIC_RG_IWLED1_TM_MASK                       0x1
#define MT6332_PMIC_RG_IWLED1_TM_SHIFT                      2
#define MT6332_PMIC_RG_IWLED0_TM_MASK                       0x1
#define MT6332_PMIC_RG_IWLED0_TM_SHIFT                      3
#define MT6332_PMIC_RG_IWLED_OVP_MASK                       0x3
#define MT6332_PMIC_RG_IWLED_OVP_SHIFT                      4
#define MT6332_PMIC_RG_IWLED_VSL_MASK                       0x3
#define MT6332_PMIC_RG_IWLED_VSL_SHIFT                      6
#define MT6332_PMIC_RG_IWLED_SS_MASK                        0x7
#define MT6332_PMIC_RG_IWLED_SS_SHIFT                       12
#define MT6332_PMIC_RG_IWLED_HW_SEL_MASK                    0x1
#define MT6332_PMIC_RG_IWLED_HW_SEL_SHIFT                   15
#define MT6332_PMIC_RG_IWLED_TRIM_MASK                      0xFF
#define MT6332_PMIC_RG_IWLED_TRIM_SHIFT                     8
#define MT6332_PMIC_RG_IWLED_TESTMODE7_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE7_SHIFT                4
#define MT6332_PMIC_RG_IWLED_TESTMODE6_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE6_SHIFT                5
#define MT6332_PMIC_RG_IWLED_TESTMODE5_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE5_SHIFT                6
#define MT6332_PMIC_RG_IWLED_TESTMODE4_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE4_SHIFT                7
#define MT6332_PMIC_RG_IWLED_TESTMODE3_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE3_SHIFT                8
#define MT6332_PMIC_RG_IWLED_TRIM_SEL_MASK                  0x7
#define MT6332_PMIC_RG_IWLED_TRIM_SEL_SHIFT                 9
#define MT6332_PMIC_RG_IWLED_TRIM_EN_MASK                   0x1
#define MT6332_PMIC_RG_IWLED_TRIM_EN_SHIFT                  15
#define MT6332_PMIC_RG_IWLED_STEP_SW_MASK                   0x3FF
#define MT6332_PMIC_RG_IWLED_STEP_SW_SHIFT                  0
#define MT6332_PMIC_RG_IWLED_CHOP_CK_SW_MASK                0x1
#define MT6332_PMIC_RG_IWLED_CHOP_CK_SW_SHIFT               10
#define MT6332_PMIC_RG_IWLED_SYNC_CK_SW_MASK                0x1
#define MT6332_PMIC_RG_IWLED_SYNC_CK_SW_SHIFT               11
#define MT6332_PMIC_RG_IWLED_TESTMODE2_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE2_SHIFT                13
#define MT6332_PMIC_RG_IWLED_TESTMODE1_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE1_SHIFT                14
#define MT6332_PMIC_RG_IWLED_TESTMODE0_MASK                 0x1
#define MT6332_PMIC_RG_IWLED_TESTMODE0_SHIFT                15
#define MT6332_PMIC_IWLED_COUNT_VALID_MASK                  0x1F
#define MT6332_PMIC_IWLED_COUNT_VALID_SHIFT                 0
#define MT6332_PMIC_RG_IWLED_RSV_MASK                       0xF
#define MT6332_PMIC_RG_IWLED_RSV_SHIFT                      12
#define MT6332_PMIC_NI_IWLED_STEP_MASK                      0x3FF
#define MT6332_PMIC_NI_IWLED_STEP_SHIFT                     0
#define MT6332_PMIC_IWLED_DIV_ZERO_MASK                     0x1
#define MT6332_PMIC_IWLED_DIV_ZERO_SHIFT                    10
#define MT6332_PMIC_IWLED_STOP_MASK                         0x1
#define MT6332_PMIC_IWLED_STOP_SHIFT                        11
#define MT6332_PMIC_NI_IWLED_CHOP_CK_MASK                   0x1
#define MT6332_PMIC_NI_IWLED_CHOP_CK_SHIFT                  12
#define MT6332_PMIC_NI_IWLED_SYNC_CK_MASK                   0x1
#define MT6332_PMIC_NI_IWLED_SYNC_CK_SHIFT                  13
#define MT6332_PMIC_NI_IWLED1_EN_MASK                       0x1
#define MT6332_PMIC_NI_IWLED1_EN_SHIFT                      14
#define MT6332_PMIC_NI_IWLED0_EN_MASK                       0x1
#define MT6332_PMIC_NI_IWLED0_EN_SHIFT                      15
#define MT6332_PMIC_IWLED_COUNT_TOTAL_MASK                  0x3FFF
#define MT6332_PMIC_IWLED_COUNT_TOTAL_SHIFT                 0
#define MT6332_PMIC_IWLED_COUNT_HIGH_MASK                   0x3FFF
#define MT6332_PMIC_IWLED_COUNT_HIGH_SHIFT                  0
#define MT6332_PMIC_RG_IWLED_COUNT_LIMITATION_MASK          0x3FFF
#define MT6332_PMIC_RG_IWLED_COUNT_LIMITATION_SHIFT         0
#define MT6332_PMIC_IWLED_RSV_MASK                          0xFFFF
#define MT6332_PMIC_IWLED_RSV_SHIFT                         0
#define MT6332_PMIC_SPK_EN_L_MASK                           0x1
#define MT6332_PMIC_SPK_EN_L_SHIFT                          0
#define MT6332_PMIC_SPKMODE_L_MASK                          0x1
#define MT6332_PMIC_SPKMODE_L_SHIFT                         2
#define MT6332_PMIC_SPK_TRIM_EN_L_MASK                      0x1
#define MT6332_PMIC_SPK_TRIM_EN_L_SHIFT                     3
#define MT6332_PMIC_SPK_OC_SHDN_DL_MASK                     0x1
#define MT6332_PMIC_SPK_OC_SHDN_DL_SHIFT                    8
#define MT6332_PMIC_SPK_THER_SHDN_L_EN_MASK                 0x1
#define MT6332_PMIC_SPK_THER_SHDN_L_EN_SHIFT                9
#define MT6332_PMIC_SPK_OUT_STAGE_SEL_MASK                  0x1
#define MT6332_PMIC_SPK_OUT_STAGE_SEL_SHIFT                 10
#define MT6332_PMIC_RG_SPK_GAINL_MASK                       0x3
#define MT6332_PMIC_RG_SPK_GAINL_SHIFT                      12
#define MT6332_PMIC_SPK_OFFSET_L_OV_MASK                    0x1
#define MT6332_PMIC_SPK_OFFSET_L_OV_SHIFT                   7
#define MT6332_PMIC_SPK_OFFSET_L_SW_MASK                    0x1F
#define MT6332_PMIC_SPK_OFFSET_L_SW_SHIFT                   8
#define MT6332_PMIC_SPK_LEAD_L_SW_MASK                      0x1
#define MT6332_PMIC_SPK_LEAD_L_SW_SHIFT                     13
#define MT6332_PMIC_SPK_OFFSET_L_MODE_MASK                  0x1
#define MT6332_PMIC_SPK_OFFSET_L_MODE_SHIFT                 14
#define MT6332_PMIC_SPK_TRIM_DONE_L_MASK                    0x1
#define MT6332_PMIC_SPK_TRIM_DONE_L_SHIFT                   15
#define MT6332_PMIC_RG_SPK_INTG_RST_L_MASK                  0x1
#define MT6332_PMIC_RG_SPK_INTG_RST_L_SHIFT                 0
#define MT6332_PMIC_RG_SPK_FORCE_EN_L_MASK                  0x1
#define MT6332_PMIC_RG_SPK_FORCE_EN_L_SHIFT                 1
#define MT6332_PMIC_RG_SPK_SLEW_L_MASK                      0x3
#define MT6332_PMIC_RG_SPK_SLEW_L_SHIFT                     2
#define MT6332_PMIC_RG_SPKAB_OBIAS_L_MASK                   0x3
#define MT6332_PMIC_RG_SPKAB_OBIAS_L_SHIFT                  4
#define MT6332_PMIC_RG_SPKRCV_EN_L_MASK                     0x1
#define MT6332_PMIC_RG_SPKRCV_EN_L_SHIFT                    6
#define MT6332_PMIC_RG_SPK_DRC_EN_L_MASK                    0x1
#define MT6332_PMIC_RG_SPK_DRC_EN_L_SHIFT                   7
#define MT6332_PMIC_RG_SPK_TEST_EN_L_MASK                   0x1
#define MT6332_PMIC_RG_SPK_TEST_EN_L_SHIFT                  8
#define MT6332_PMIC_RG_SPKAB_OC_EN_L_MASK                   0x1
#define MT6332_PMIC_RG_SPKAB_OC_EN_L_SHIFT                  9
#define MT6332_PMIC_RG_SPK_OC_EN_L_MASK                     0x1
#define MT6332_PMIC_RG_SPK_OC_EN_L_SHIFT                    10
#define MT6332_PMIC_SPK_EN_R_MASK                           0x1
#define MT6332_PMIC_SPK_EN_R_SHIFT                          0
#define MT6332_PMIC_SPKMODE_R_MASK                          0x1
#define MT6332_PMIC_SPKMODE_R_SHIFT                         2
#define MT6332_PMIC_SPK_TRIM_EN_R_MASK                      0x1
#define MT6332_PMIC_SPK_TRIM_EN_R_SHIFT                     3
#define MT6332_PMIC_SPK_OC_SHDN_DR_MASK                     0x1
#define MT6332_PMIC_SPK_OC_SHDN_DR_SHIFT                    8
#define MT6332_PMIC_SPK_THER_SHDN_R_EN_MASK                 0x1
#define MT6332_PMIC_SPK_THER_SHDN_R_EN_SHIFT                9
#define MT6332_PMIC_RG_SPK_GAINR_MASK                       0x3
#define MT6332_PMIC_RG_SPK_GAINR_SHIFT                      12
#define MT6332_PMIC_SPK_OFFSET_R_OV_MASK                    0x1
#define MT6332_PMIC_SPK_OFFSET_R_OV_SHIFT                   7
#define MT6332_PMIC_SPK_OFFSET_R_SW_MASK                    0x1F
#define MT6332_PMIC_SPK_OFFSET_R_SW_SHIFT                   8
#define MT6332_PMIC_SPK_LEAD_R_SW_MASK                      0x1
#define MT6332_PMIC_SPK_LEAD_R_SW_SHIFT                     13
#define MT6332_PMIC_SPK_OFFSET_R_MODE_MASK                  0x1
#define MT6332_PMIC_SPK_OFFSET_R_MODE_SHIFT                 14
#define MT6332_PMIC_SPK_TRIM_DONE_R_MASK                    0x1
#define MT6332_PMIC_SPK_TRIM_DONE_R_SHIFT                   15
#define MT6332_PMIC_RG_SPK_INTG_RST_R_MASK                  0x1
#define MT6332_PMIC_RG_SPK_INTG_RST_R_SHIFT                 0
#define MT6332_PMIC_RG_SPK_FORCE_EN_R_MASK                  0x1
#define MT6332_PMIC_RG_SPK_FORCE_EN_R_SHIFT                 1
#define MT6332_PMIC_RG_SPK_SLEW_R_MASK                      0x3
#define MT6332_PMIC_RG_SPK_SLEW_R_SHIFT                     2
#define MT6332_PMIC_RG_SPKAB_OBIAS_R_MASK                   0x3
#define MT6332_PMIC_RG_SPKAB_OBIAS_R_SHIFT                  4
#define MT6332_PMIC_RG_SPKRCV_EN_R_MASK                     0x1
#define MT6332_PMIC_RG_SPKRCV_EN_R_SHIFT                    6
#define MT6332_PMIC_RG_SPK_DRC_EN_R_MASK                    0x1
#define MT6332_PMIC_RG_SPK_DRC_EN_R_SHIFT                   7
#define MT6332_PMIC_RG_SPK_TEST_EN_R_MASK                   0x1
#define MT6332_PMIC_RG_SPK_TEST_EN_R_SHIFT                  8
#define MT6332_PMIC_RG_SPKAB_OC_EN_R_MASK                   0x1
#define MT6332_PMIC_RG_SPKAB_OC_EN_R_SHIFT                  9
#define MT6332_PMIC_RG_SPK_OC_EN_R_MASK                     0x1
#define MT6332_PMIC_RG_SPK_OC_EN_R_SHIFT                    10
#define MT6332_PMIC_RG_SPKPGA_GAINR_MASK                    0xF
#define MT6332_PMIC_RG_SPKPGA_GAINR_SHIFT                   11
#define MT6332_PMIC_SPK_TRIM_WND_MASK                       0x7
#define MT6332_PMIC_SPK_TRIM_WND_SHIFT                      0
#define MT6332_PMIC_SPK_TRIM_THD_MASK                       0x3
#define MT6332_PMIC_SPK_TRIM_THD_SHIFT                      4
#define MT6332_PMIC_SPK_OC_WND_MASK                         0x3
#define MT6332_PMIC_SPK_OC_WND_SHIFT                        8
#define MT6332_PMIC_SPK_OC_THD_MASK                         0x3
#define MT6332_PMIC_SPK_OC_THD_SHIFT                        10
#define MT6332_PMIC_SPK_D_OC_R_DEG_MASK                     0x1
#define MT6332_PMIC_SPK_D_OC_R_DEG_SHIFT                    12
#define MT6332_PMIC_SPK_AB_OC_R_DEG_MASK                    0x1
#define MT6332_PMIC_SPK_AB_OC_R_DEG_SHIFT                   13
#define MT6332_PMIC_SPK_D_OC_L_DEG_MASK                     0x1
#define MT6332_PMIC_SPK_D_OC_L_DEG_SHIFT                    14
#define MT6332_PMIC_SPK_AB_OC_L_DEG_MASK                    0x1
#define MT6332_PMIC_SPK_AB_OC_L_DEG_SHIFT                   15
#define MT6332_PMIC_SPK_TD1_MASK                            0xF
#define MT6332_PMIC_SPK_TD1_SHIFT                           0
#define MT6332_PMIC_SPK_TD2_MASK                            0xF
#define MT6332_PMIC_SPK_TD2_SHIFT                           4
#define MT6332_PMIC_SPK_TD3_MASK                            0xF
#define MT6332_PMIC_SPK_TD3_SHIFT                           8
#define MT6332_PMIC_SPK_TRIM_DIV_MASK                       0x7
#define MT6332_PMIC_SPK_TRIM_DIV_SHIFT                      12
#define MT6332_PMIC_RG_BTL_SET_MASK                         0x3
#define MT6332_PMIC_RG_BTL_SET_SHIFT                        0
#define MT6332_PMIC_RG_SPK_IBIAS_SEL_MASK                   0x3
#define MT6332_PMIC_RG_SPK_IBIAS_SEL_SHIFT                  2
#define MT6332_PMIC_RG_SPK_CCODE_MASK                       0xF
#define MT6332_PMIC_RG_SPK_CCODE_SHIFT                      4
#define MT6332_PMIC_RG_SPK_EN_VIEW_VCM_MASK                 0x1
#define MT6332_PMIC_RG_SPK_EN_VIEW_VCM_SHIFT                8
#define MT6332_PMIC_RG_SPK_EN_VIEW_CLK_MASK                 0x1
#define MT6332_PMIC_RG_SPK_EN_VIEW_CLK_SHIFT                9
#define MT6332_PMIC_RG_SPK_VCM_SEL_MASK                     0x1
#define MT6332_PMIC_RG_SPK_VCM_SEL_SHIFT                    10
#define MT6332_PMIC_RG_SPK_VCM_IBSEL_MASK                   0x1
#define MT6332_PMIC_RG_SPK_VCM_IBSEL_SHIFT                  11
#define MT6332_PMIC_RG_SPK_FBRC_EN_MASK                     0x1
#define MT6332_PMIC_RG_SPK_FBRC_EN_SHIFT                    12
#define MT6332_PMIC_RG_SPKAB_OVDRV_MASK                     0x1
#define MT6332_PMIC_RG_SPKAB_OVDRV_SHIFT                    13
#define MT6332_PMIC_RG_SPK_OCTH_D_MASK                      0x1
#define MT6332_PMIC_RG_SPK_OCTH_D_SHIFT                     14
#define MT6332_PMIC_RG_SPKPGA_GAINL_MASK                    0xF
#define MT6332_PMIC_RG_SPKPGA_GAINL_SHIFT                   8
#define MT6332_PMIC_SPK_RSV0_MASK                           0x1
#define MT6332_PMIC_SPK_RSV0_SHIFT                          12
#define MT6332_PMIC_SPK_VCM_FAST_EN_MASK                    0x1
#define MT6332_PMIC_SPK_VCM_FAST_EN_SHIFT                   13
#define MT6332_PMIC_SPK_TEST_MODE0_MASK                     0x1
#define MT6332_PMIC_SPK_TEST_MODE0_SHIFT                    14
#define MT6332_PMIC_SPK_TEST_MODE1_MASK                     0x1
#define MT6332_PMIC_SPK_TEST_MODE1_SHIFT                    15
#define MT6332_PMIC_SPK_TD_WAIT_MASK                        0x7
#define MT6332_PMIC_SPK_TD_WAIT_SHIFT                       0
#define MT6332_PMIC_SPK_TD_DONE_MASK                        0x7
#define MT6332_PMIC_SPK_TD_DONE_SHIFT                       4
#define MT6332_PMIC_SPK_EN_MODE_MASK                        0x1
#define MT6332_PMIC_SPK_EN_MODE_SHIFT                       0
#define MT6332_PMIC_SPK_VCM_FAST_SW_MASK                    0x1
#define MT6332_PMIC_SPK_VCM_FAST_SW_SHIFT                   1
#define MT6332_PMIC_SPK_RST_R_SW_MASK                       0x1
#define MT6332_PMIC_SPK_RST_R_SW_SHIFT                      2
#define MT6332_PMIC_SPK_RST_L_SW_MASK                       0x1
#define MT6332_PMIC_SPK_RST_L_SW_SHIFT                      3
#define MT6332_PMIC_SPKMODE_R_SW_MASK                       0x1
#define MT6332_PMIC_SPKMODE_R_SW_SHIFT                      4
#define MT6332_PMIC_SPKMODE_L_SW_MASK                       0x1
#define MT6332_PMIC_SPKMODE_L_SW_SHIFT                      5
#define MT6332_PMIC_SPK_DEPOP_EN_R_SW_MASK                  0x1
#define MT6332_PMIC_SPK_DEPOP_EN_R_SW_SHIFT                 6
#define MT6332_PMIC_SPK_DEPOP_EN_L_SW_MASK                  0x1
#define MT6332_PMIC_SPK_DEPOP_EN_L_SW_SHIFT                 7
#define MT6332_PMIC_SPK_EN_R_SW_MASK                        0x1
#define MT6332_PMIC_SPK_EN_R_SW_SHIFT                       8
#define MT6332_PMIC_SPK_EN_L_SW_MASK                        0x1
#define MT6332_PMIC_SPK_EN_L_SW_SHIFT                       9
#define MT6332_PMIC_SPK_OUTSTG_EN_R_SW_MASK                 0x1
#define MT6332_PMIC_SPK_OUTSTG_EN_R_SW_SHIFT                10
#define MT6332_PMIC_SPK_OUTSTG_EN_L_SW_MASK                 0x1
#define MT6332_PMIC_SPK_OUTSTG_EN_L_SW_SHIFT                11
#define MT6332_PMIC_SPK_TRIM_EN_R_SW_MASK                   0x1
#define MT6332_PMIC_SPK_TRIM_EN_R_SW_SHIFT                  12
#define MT6332_PMIC_SPK_TRIM_EN_L_SW_MASK                   0x1
#define MT6332_PMIC_SPK_TRIM_EN_L_SW_SHIFT                  13
#define MT6332_PMIC_SPK_TRIM_STOP_R_SW_MASK                 0x1
#define MT6332_PMIC_SPK_TRIM_STOP_R_SW_SHIFT                14
#define MT6332_PMIC_SPK_TRIM_STOP_L_SW_MASK                 0x1
#define MT6332_PMIC_SPK_TRIM_STOP_L_SW_SHIFT                15
#define MT6332_PMIC_RG_SPK_ISENSE_TEST_EN_MASK              0x1
#define MT6332_PMIC_RG_SPK_ISENSE_TEST_EN_SHIFT             7
#define MT6332_PMIC_RG_SPK_ISENSE_REFSEL_MASK               0x7
#define MT6332_PMIC_RG_SPK_ISENSE_REFSEL_SHIFT              8
#define MT6332_PMIC_RG_SPK_ISENSE_GAINSEL_MASK              0x7
#define MT6332_PMIC_RG_SPK_ISENSE_GAINSEL_SHIFT             11
#define MT6332_PMIC_RG_SPK_ISENSE_PDRESET_MASK              0x1
#define MT6332_PMIC_RG_SPK_ISENSE_PDRESET_SHIFT             14
#define MT6332_PMIC_RG_SPK_ISENSE_EN_MASK                   0x1
#define MT6332_PMIC_RG_SPK_ISENSE_EN_SHIFT                  15
#define MT6332_PMIC_RG_SPK_RSV1_MASK                        0xFF
#define MT6332_PMIC_RG_SPK_RSV1_SHIFT                       0
#define MT6332_PMIC_RG_SPK_RSV0_MASK                        0xFF
#define MT6332_PMIC_RG_SPK_RSV0_SHIFT                       8
#define MT6332_PMIC_RG_SPK_ABD_VOLSEN_GAIN_MASK             0x3
#define MT6332_PMIC_RG_SPK_ABD_VOLSEN_GAIN_SHIFT            4
#define MT6332_PMIC_RG_SPK_ABD_VOLSEN_EN_MASK               0x1
#define MT6332_PMIC_RG_SPK_ABD_VOLSEN_EN_SHIFT              6
#define MT6332_PMIC_RG_SPK_ABD_CURSEN_SEL_MASK              0x1
#define MT6332_PMIC_RG_SPK_ABD_CURSEN_SEL_SHIFT             7
#define MT6332_PMIC_RG_SPK_RSV2_MASK                        0xFF
#define MT6332_PMIC_RG_SPK_RSV2_SHIFT                       8
#define MT6332_PMIC_RG_SPK_TRIM2_MASK                       0xFF
#define MT6332_PMIC_RG_SPK_TRIM2_SHIFT                      0
#define MT6332_PMIC_RG_SPK_TRIM1_MASK                       0xFF
#define MT6332_PMIC_RG_SPK_TRIM1_SHIFT                      8
#define MT6332_PMIC_RG_SPK_D_CURSEN_RSETSEL_MASK            0x1F
#define MT6332_PMIC_RG_SPK_D_CURSEN_RSETSEL_SHIFT           0
#define MT6332_PMIC_RG_SPK_D_CURSEN_GAIN_MASK               0x3
#define MT6332_PMIC_RG_SPK_D_CURSEN_GAIN_SHIFT              5
#define MT6332_PMIC_RG_SPK_D_CURSEN_EN_MASK                 0x1
#define MT6332_PMIC_RG_SPK_D_CURSEN_EN_SHIFT                7
#define MT6332_PMIC_RG_SPK_AB_CURSEN_RSETSEL_MASK           0x1F
#define MT6332_PMIC_RG_SPK_AB_CURSEN_RSETSEL_SHIFT          8
#define MT6332_PMIC_RG_SPK_AB_CURSEN_GAIN_MASK              0x3
#define MT6332_PMIC_RG_SPK_AB_CURSEN_GAIN_SHIFT             13
#define MT6332_PMIC_RG_SPK_AB_CURSEN_EN_MASK                0x1
#define MT6332_PMIC_RG_SPK_AB_CURSEN_EN_SHIFT               15
#define MT6332_PMIC_TESTI0_MASK                             0xFFFF
#define MT6332_PMIC_TESTI0_SHIFT                            0
#define MT6332_PMIC_TESTI1_MASK                             0xFFFF
#define MT6332_PMIC_TESTI1_SHIFT                            0
#define MT6332_PMIC_TESTI2_MASK                             0xFFFF
#define MT6332_PMIC_TESTI2_SHIFT                            0
#define MT6332_PMIC_TESTI3_MASK                             0xFFFF
#define MT6332_PMIC_TESTI3_SHIFT                            0
#define MT6332_PMIC_TESTI4_MASK                             0xFFFF
#define MT6332_PMIC_TESTI4_SHIFT                            0
#define MT6332_PMIC_TESTI5_MASK                             0xFFFF
#define MT6332_PMIC_TESTI5_SHIFT                            0
#define MT6332_PMIC_TESTI6_MASK                             0xFFFF
#define MT6332_PMIC_TESTI6_SHIFT                            0
#define MT6332_PMIC_TESTI0_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTI0_SEL_SHIFT                        0
#define MT6332_PMIC_TESTI1_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTI1_SEL_SHIFT                        0
#define MT6332_PMIC_TESTI2_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTI2_SEL_SHIFT                        0
#define MT6332_PMIC_TESTI3_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTI3_SEL_SHIFT                        0
#define MT6332_PMIC_TESTI4_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTI4_SEL_SHIFT                        0
#define MT6332_PMIC_TESTI5_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTI5_SEL_SHIFT                        0
#define MT6332_PMIC_TESTI6_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTI6_SEL_SHIFT                        0
#define MT6332_PMIC_TESTO0_MASK                             0xFFFF
#define MT6332_PMIC_TESTO0_SHIFT                            0
#define MT6332_PMIC_TESTO1_MASK                             0xFFFF
#define MT6332_PMIC_TESTO1_SHIFT                            0
#define MT6332_PMIC_TESTO0_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTO0_SEL_SHIFT                        0
#define MT6332_PMIC_TESTO1_SEL_MASK                         0xFFFF
#define MT6332_PMIC_TESTO1_SEL_SHIFT                        0
#define MT6332_PMIC_DEBUG_SEL_MASK                          0xFF
#define MT6332_PMIC_DEBUG_SEL_SHIFT                         0
#define MT6332_PMIC_DEBUG_MON_MASK                          0xFF
#define MT6332_PMIC_DEBUG_MON_SHIFT                         0
#define MT6332_PMIC_DEBUG_BIT_SEL_MASK                      0x7
#define MT6332_PMIC_DEBUG_BIT_SEL_SHIFT                     0
#define MT6332_PMIC_FG_GAIN_MASK                            0x1FFF
#define MT6332_PMIC_FG_GAIN_SHIFT                           0
#define MT6332_PMIC_FG_CUR_HTH_MASK                         0xFFFF
#define MT6332_PMIC_FG_CUR_HTH_SHIFT                        0
#define MT6332_PMIC_FG_CUR_LTH_MASK                         0xFFFF
#define MT6332_PMIC_FG_CUR_LTH_SHIFT                        0
#define MT6332_PMIC_VPWRIN_RSTB_STATUS_MASK                 0x1
#define MT6332_PMIC_VPWRIN_RSTB_STATUS_SHIFT                0
#define MT6332_PMIC_DDLO_RSTB_STATUS_MASK                   0x1
#define MT6332_PMIC_DDLO_RSTB_STATUS_SHIFT                  1
#define MT6332_PMIC_UVLO_RSTB_STATUS_MASK                   0x1
#define MT6332_PMIC_UVLO_RSTB_STATUS_SHIFT                  2
#define MT6332_PMIC_CHRDET_REG_RSTB_STATUS_MASK             0x1
#define MT6332_PMIC_CHRDET_REG_RSTB_STATUS_SHIFT            3
#define MT6332_PMIC_CHRWDT_REG_RSTB_STATUS_MASK             0x1
#define MT6332_PMIC_CHRWDT_REG_RSTB_STATUS_SHIFT            4
#define MT6332_PMIC_TOP_RST_STATUS_RSV_MASK                 0x7
#define MT6332_PMIC_TOP_RST_STATUS_RSV_SHIFT                5
#define MT6332_PMIC_TOP_RST_STATUS_SET_MASK                 0xFFFF
#define MT6332_PMIC_TOP_RST_STATUS_SET_SHIFT                0
#define MT6332_PMIC_TOP_RST_STATUS_CLR_MASK                 0xFFFF
#define MT6332_PMIC_TOP_RST_STATUS_CLR_SHIFT                0
#define MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_MASK               0x7F
#define MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_SHIFT              0



#endif // _MT_PMIC_UPMU_HW_H_
