// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FTB(
  input          clock,
  input          reset,
  input  [47:0]  io_reset_vector,
  input  [49:0]  io_in_bits_s0_pc_0,
  input  [49:0]  io_in_bits_s0_pc_1,
  input  [49:0]  io_in_bits_s0_pc_2,
  input  [49:0]  io_in_bits_s0_pc_3,
  input          io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1,
  input          io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1,
  input          io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1,
  input          io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1,
  input          io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1,
  input          io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1,
  input          io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1,
  input          io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1,
  output         io_out_s2_full_pred_0_br_taken_mask_0,
  output         io_out_s2_full_pred_0_br_taken_mask_1,
  output         io_out_s2_full_pred_0_slot_valids_0,
  output         io_out_s2_full_pred_0_slot_valids_1,
  output [49:0]  io_out_s2_full_pred_0_targets_0,
  output [49:0]  io_out_s2_full_pred_0_targets_1,
  output [49:0]  io_out_s2_full_pred_0_jalr_target,
  output [3:0]   io_out_s2_full_pred_0_offsets_0,
  output [3:0]   io_out_s2_full_pred_0_offsets_1,
  output [49:0]  io_out_s2_full_pred_0_fallThroughAddr,
  output         io_out_s2_full_pred_0_is_br_sharing,
  output         io_out_s2_full_pred_0_hit,
  output         io_out_s2_full_pred_1_br_taken_mask_0,
  output         io_out_s2_full_pred_1_br_taken_mask_1,
  output         io_out_s2_full_pred_1_slot_valids_0,
  output         io_out_s2_full_pred_1_slot_valids_1,
  output [49:0]  io_out_s2_full_pred_1_targets_0,
  output [49:0]  io_out_s2_full_pred_1_targets_1,
  output [49:0]  io_out_s2_full_pred_1_jalr_target,
  output [3:0]   io_out_s2_full_pred_1_offsets_0,
  output [3:0]   io_out_s2_full_pred_1_offsets_1,
  output [49:0]  io_out_s2_full_pred_1_fallThroughAddr,
  output         io_out_s2_full_pred_1_is_br_sharing,
  output         io_out_s2_full_pred_1_hit,
  output         io_out_s2_full_pred_2_br_taken_mask_0,
  output         io_out_s2_full_pred_2_br_taken_mask_1,
  output         io_out_s2_full_pred_2_slot_valids_0,
  output         io_out_s2_full_pred_2_slot_valids_1,
  output [49:0]  io_out_s2_full_pred_2_targets_0,
  output [49:0]  io_out_s2_full_pred_2_targets_1,
  output [49:0]  io_out_s2_full_pred_2_jalr_target,
  output [3:0]   io_out_s2_full_pred_2_offsets_0,
  output [3:0]   io_out_s2_full_pred_2_offsets_1,
  output [49:0]  io_out_s2_full_pred_2_fallThroughAddr,
  output         io_out_s2_full_pred_2_is_jalr,
  output         io_out_s2_full_pred_2_is_call,
  output         io_out_s2_full_pred_2_is_ret,
  output         io_out_s2_full_pred_2_last_may_be_rvi_call,
  output         io_out_s2_full_pred_2_is_br_sharing,
  output         io_out_s2_full_pred_2_hit,
  output         io_out_s2_full_pred_3_br_taken_mask_0,
  output         io_out_s2_full_pred_3_br_taken_mask_1,
  output         io_out_s2_full_pred_3_slot_valids_0,
  output         io_out_s2_full_pred_3_slot_valids_1,
  output [49:0]  io_out_s2_full_pred_3_targets_0,
  output [49:0]  io_out_s2_full_pred_3_targets_1,
  output [49:0]  io_out_s2_full_pred_3_jalr_target,
  output [3:0]   io_out_s2_full_pred_3_offsets_0,
  output [3:0]   io_out_s2_full_pred_3_offsets_1,
  output [49:0]  io_out_s2_full_pred_3_fallThroughAddr,
  output         io_out_s2_full_pred_3_fallThroughErr,
  output         io_out_s2_full_pred_3_is_br_sharing,
  output         io_out_s2_full_pred_3_hit,
  output         io_out_s3_full_pred_0_br_taken_mask_0,
  output         io_out_s3_full_pred_0_br_taken_mask_1,
  output         io_out_s3_full_pred_0_slot_valids_0,
  output         io_out_s3_full_pred_0_slot_valids_1,
  output [49:0]  io_out_s3_full_pred_0_targets_0,
  output [49:0]  io_out_s3_full_pred_0_targets_1,
  output [49:0]  io_out_s3_full_pred_0_fallThroughAddr,
  output         io_out_s3_full_pred_0_fallThroughErr,
  output         io_out_s3_full_pred_0_multiHit,
  output         io_out_s3_full_pred_0_is_br_sharing,
  output         io_out_s3_full_pred_0_hit,
  output         io_out_s3_full_pred_1_br_taken_mask_0,
  output         io_out_s3_full_pred_1_br_taken_mask_1,
  output         io_out_s3_full_pred_1_slot_valids_0,
  output         io_out_s3_full_pred_1_slot_valids_1,
  output [49:0]  io_out_s3_full_pred_1_targets_0,
  output [49:0]  io_out_s3_full_pred_1_targets_1,
  output [49:0]  io_out_s3_full_pred_1_fallThroughAddr,
  output         io_out_s3_full_pred_1_fallThroughErr,
  output         io_out_s3_full_pred_1_multiHit,
  output         io_out_s3_full_pred_1_is_br_sharing,
  output         io_out_s3_full_pred_1_hit,
  output         io_out_s3_full_pred_2_br_taken_mask_0,
  output         io_out_s3_full_pred_2_br_taken_mask_1,
  output         io_out_s3_full_pred_2_slot_valids_0,
  output         io_out_s3_full_pred_2_slot_valids_1,
  output [49:0]  io_out_s3_full_pred_2_targets_0,
  output [49:0]  io_out_s3_full_pred_2_targets_1,
  output [49:0]  io_out_s3_full_pred_2_fallThroughAddr,
  output         io_out_s3_full_pred_2_fallThroughErr,
  output         io_out_s3_full_pred_2_multiHit,
  output         io_out_s3_full_pred_2_is_jalr,
  output         io_out_s3_full_pred_2_is_call,
  output         io_out_s3_full_pred_2_is_ret,
  output         io_out_s3_full_pred_2_is_br_sharing,
  output         io_out_s3_full_pred_2_hit,
  output         io_out_s3_full_pred_3_br_taken_mask_0,
  output         io_out_s3_full_pred_3_br_taken_mask_1,
  output         io_out_s3_full_pred_3_slot_valids_0,
  output         io_out_s3_full_pred_3_slot_valids_1,
  output [49:0]  io_out_s3_full_pred_3_targets_0,
  output [49:0]  io_out_s3_full_pred_3_targets_1,
  output [3:0]   io_out_s3_full_pred_3_offsets_0,
  output [3:0]   io_out_s3_full_pred_3_offsets_1,
  output [49:0]  io_out_s3_full_pred_3_fallThroughAddr,
  output         io_out_s3_full_pred_3_fallThroughErr,
  output         io_out_s3_full_pred_3_multiHit,
  output         io_out_s3_full_pred_3_is_br_sharing,
  output         io_out_s3_full_pred_3_hit,
  output         io_out_s1_uftbHit,
  output         io_out_s1_uftbHasIndirect,
  output         io_out_s1_ftbCloseReq,
  output [259:0] io_out_last_stage_meta,
  output         io_out_last_stage_ftb_entry_isCall,
  output         io_out_last_stage_ftb_entry_isRet,
  output         io_out_last_stage_ftb_entry_isJalr,
  output         io_out_last_stage_ftb_entry_valid,
  output [3:0]   io_out_last_stage_ftb_entry_brSlots_0_offset,
  output         io_out_last_stage_ftb_entry_brSlots_0_sharing,
  output         io_out_last_stage_ftb_entry_brSlots_0_valid,
  output [11:0]  io_out_last_stage_ftb_entry_brSlots_0_lower,
  output [1:0]   io_out_last_stage_ftb_entry_brSlots_0_tarStat,
  output [3:0]   io_out_last_stage_ftb_entry_tailSlot_offset,
  output         io_out_last_stage_ftb_entry_tailSlot_sharing,
  output         io_out_last_stage_ftb_entry_tailSlot_valid,
  output [19:0]  io_out_last_stage_ftb_entry_tailSlot_lower,
  output [1:0]   io_out_last_stage_ftb_entry_tailSlot_tarStat,
  output [3:0]   io_out_last_stage_ftb_entry_pftAddr,
  output         io_out_last_stage_ftb_entry_carry,
  output         io_out_last_stage_ftb_entry_last_may_be_rvi_call,
  output         io_out_last_stage_ftb_entry_strong_bias_0,
  output         io_out_last_stage_ftb_entry_strong_bias_1,
  input          io_fauftb_entry_in_isCall,
  input          io_fauftb_entry_in_isRet,
  input          io_fauftb_entry_in_isJalr,
  input          io_fauftb_entry_in_valid,
  input  [3:0]   io_fauftb_entry_in_brSlots_0_offset,
  input          io_fauftb_entry_in_brSlots_0_sharing,
  input          io_fauftb_entry_in_brSlots_0_valid,
  input  [11:0]  io_fauftb_entry_in_brSlots_0_lower,
  input  [1:0]   io_fauftb_entry_in_brSlots_0_tarStat,
  input  [3:0]   io_fauftb_entry_in_tailSlot_offset,
  input          io_fauftb_entry_in_tailSlot_sharing,
  input          io_fauftb_entry_in_tailSlot_valid,
  input  [19:0]  io_fauftb_entry_in_tailSlot_lower,
  input  [1:0]   io_fauftb_entry_in_tailSlot_tarStat,
  input  [3:0]   io_fauftb_entry_in_pftAddr,
  input          io_fauftb_entry_in_carry,
  input          io_fauftb_entry_in_last_may_be_rvi_call,
  input          io_fauftb_entry_in_strong_bias_0,
  input          io_fauftb_entry_in_strong_bias_1,
  input          io_fauftb_entry_hit_in,
  input          io_ctrl_btb_enable,
  input          io_s0_fire_0,
  input          io_s0_fire_1,
  input          io_s0_fire_2,
  input          io_s0_fire_3,
  input          io_s1_fire_0,
  input          io_s1_fire_1,
  input          io_s1_fire_2,
  input          io_s1_fire_3,
  input          io_s2_fire_0,
  input          io_s2_fire_1,
  input          io_s2_fire_2,
  input          io_s2_fire_3,
  output         io_s1_ready,
  input          io_update_valid,
  input  [49:0]  io_update_bits_pc,
  input          io_update_bits_ftb_entry_isCall,
  input          io_update_bits_ftb_entry_isRet,
  input          io_update_bits_ftb_entry_isJalr,
  input          io_update_bits_ftb_entry_valid,
  input  [3:0]   io_update_bits_ftb_entry_brSlots_0_offset,
  input          io_update_bits_ftb_entry_brSlots_0_sharing,
  input          io_update_bits_ftb_entry_brSlots_0_valid,
  input  [11:0]  io_update_bits_ftb_entry_brSlots_0_lower,
  input  [1:0]   io_update_bits_ftb_entry_brSlots_0_tarStat,
  input  [3:0]   io_update_bits_ftb_entry_tailSlot_offset,
  input          io_update_bits_ftb_entry_tailSlot_sharing,
  input          io_update_bits_ftb_entry_tailSlot_valid,
  input  [19:0]  io_update_bits_ftb_entry_tailSlot_lower,
  input  [1:0]   io_update_bits_ftb_entry_tailSlot_tarStat,
  input  [3:0]   io_update_bits_ftb_entry_pftAddr,
  input          io_update_bits_ftb_entry_carry,
  input          io_update_bits_ftb_entry_last_may_be_rvi_call,
  input          io_update_bits_ftb_entry_strong_bias_0,
  input          io_update_bits_ftb_entry_strong_bias_1,
  input          io_update_bits_false_hit,
  input          io_update_bits_old_entry,
  input  [259:0] io_update_bits_meta,
  input          io_redirectFromIFU,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value
);

  wire         _write_valid_delay_io_out;
  wire         _delay2_entry_pipMod_io_out_bits_isCall;
  wire         _delay2_entry_pipMod_io_out_bits_isRet;
  wire         _delay2_entry_pipMod_io_out_bits_isJalr;
  wire         _delay2_entry_pipMod_io_out_bits_valid;
  wire [3:0]   _delay2_entry_pipMod_io_out_bits_brSlots_0_offset;
  wire         _delay2_entry_pipMod_io_out_bits_brSlots_0_sharing;
  wire         _delay2_entry_pipMod_io_out_bits_brSlots_0_valid;
  wire [11:0]  _delay2_entry_pipMod_io_out_bits_brSlots_0_lower;
  wire [1:0]   _delay2_entry_pipMod_io_out_bits_brSlots_0_tarStat;
  wire [3:0]   _delay2_entry_pipMod_io_out_bits_tailSlot_offset;
  wire         _delay2_entry_pipMod_io_out_bits_tailSlot_sharing;
  wire         _delay2_entry_pipMod_io_out_bits_tailSlot_valid;
  wire [19:0]  _delay2_entry_pipMod_io_out_bits_tailSlot_lower;
  wire [1:0]   _delay2_entry_pipMod_io_out_bits_tailSlot_tarStat;
  wire [3:0]   _delay2_entry_pipMod_io_out_bits_pftAddr;
  wire         _delay2_entry_pipMod_io_out_bits_carry;
  wire         _delay2_entry_pipMod_io_out_bits_last_may_be_rvi_call;
  wire         _delay2_entry_pipMod_io_out_bits_strong_bias_0;
  wire         _delay2_entry_pipMod_io_out_bits_strong_bias_1;
  wire [49:0]  _delay2_pc_pipMod_io_out_bits;
  wire         _ftbBank_io_req_pc_ready;
  wire         _ftbBank_io_read_resp_isCall;
  wire         _ftbBank_io_read_resp_isRet;
  wire         _ftbBank_io_read_resp_isJalr;
  wire         _ftbBank_io_read_resp_valid;
  wire [3:0]   _ftbBank_io_read_resp_brSlots_0_offset;
  wire         _ftbBank_io_read_resp_brSlots_0_sharing;
  wire         _ftbBank_io_read_resp_brSlots_0_valid;
  wire [11:0]  _ftbBank_io_read_resp_brSlots_0_lower;
  wire [1:0]   _ftbBank_io_read_resp_brSlots_0_tarStat;
  wire [3:0]   _ftbBank_io_read_resp_tailSlot_offset;
  wire         _ftbBank_io_read_resp_tailSlot_sharing;
  wire         _ftbBank_io_read_resp_tailSlot_valid;
  wire [19:0]  _ftbBank_io_read_resp_tailSlot_lower;
  wire [1:0]   _ftbBank_io_read_resp_tailSlot_tarStat;
  wire [3:0]   _ftbBank_io_read_resp_pftAddr;
  wire         _ftbBank_io_read_resp_carry;
  wire         _ftbBank_io_read_resp_last_may_be_rvi_call;
  wire         _ftbBank_io_read_resp_strong_bias_0;
  wire         _ftbBank_io_read_resp_strong_bias_1;
  wire         _ftbBank_io_read_hits_valid;
  wire [1:0]   _ftbBank_io_read_hits_bits;
  wire         _ftbBank_io_read_multi_entry_isCall;
  wire         _ftbBank_io_read_multi_entry_isRet;
  wire         _ftbBank_io_read_multi_entry_isJalr;
  wire         _ftbBank_io_read_multi_entry_valid;
  wire [3:0]   _ftbBank_io_read_multi_entry_brSlots_0_offset;
  wire         _ftbBank_io_read_multi_entry_brSlots_0_sharing;
  wire         _ftbBank_io_read_multi_entry_brSlots_0_valid;
  wire [11:0]  _ftbBank_io_read_multi_entry_brSlots_0_lower;
  wire [1:0]   _ftbBank_io_read_multi_entry_brSlots_0_tarStat;
  wire [3:0]   _ftbBank_io_read_multi_entry_tailSlot_offset;
  wire         _ftbBank_io_read_multi_entry_tailSlot_sharing;
  wire         _ftbBank_io_read_multi_entry_tailSlot_valid;
  wire [19:0]  _ftbBank_io_read_multi_entry_tailSlot_lower;
  wire [1:0]   _ftbBank_io_read_multi_entry_tailSlot_tarStat;
  wire [3:0]   _ftbBank_io_read_multi_entry_pftAddr;
  wire         _ftbBank_io_read_multi_entry_carry;
  wire         _ftbBank_io_read_multi_entry_last_may_be_rvi_call;
  wire         _ftbBank_io_read_multi_entry_strong_bias_0;
  wire         _ftbBank_io_read_multi_entry_strong_bias_1;
  wire         _ftbBank_io_read_multi_hits_valid;
  wire [1:0]   _ftbBank_io_read_multi_hits_bits;
  wire         _ftbBank_io_update_hits_valid;
  wire [1:0]   _ftbBank_io_update_hits_bits;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_2 = 1'h1;
  reg  [49:0]  s1_pc_dup_0;
  reg  [49:0]  s1_pc_dup_1;
  reg  [49:0]  s1_pc_dup_2;
  reg  [49:0]  s1_pc_dup_3;
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_0 =
    s2_pc_dup_s2_pc_seg_0_value != s1_pc_dup_0[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1 =
    s2_pc_dup_s2_pc_seg_1_value != s1_pc_dup_0[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr =
    {s2_pc_dup_s2_pc_seg_0_value,
     s2_pc_dup_s2_pc_seg_1_value,
     s2_pc_dup_s2_pc_seg_2_value};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_1;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_1;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_0 =
    s2_pc_dup_s2_pc_seg_0_value_1 != s1_pc_dup_1[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_1 =
    s2_pc_dup_s2_pc_seg_1_value_1 != s1_pc_dup_1[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_1 =
    {s2_pc_dup_s2_pc_seg_0_value_1,
     s2_pc_dup_s2_pc_seg_1_value_1,
     s2_pc_dup_s2_pc_seg_2_value_1};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_2;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_2;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_2;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_0 =
    s2_pc_dup_s2_pc_seg_0_value_2 != s1_pc_dup_2[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_1 =
    s2_pc_dup_s2_pc_seg_1_value_2 != s1_pc_dup_2[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_2 =
    {s2_pc_dup_s2_pc_seg_0_value_2,
     s2_pc_dup_s2_pc_seg_1_value_2,
     s2_pc_dup_s2_pc_seg_2_value_2};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_3;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_3;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_3;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_0 =
    s2_pc_dup_s2_pc_seg_0_value_3 != s1_pc_dup_3[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_1 =
    s2_pc_dup_s2_pc_seg_1_value_3 != s1_pc_dup_3[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_3 =
    {s2_pc_dup_s2_pc_seg_0_value_3,
     s2_pc_dup_s2_pc_seg_1_value_3,
     s2_pc_dup_s2_pc_seg_2_value_3};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_0 =
    s3_pc_dup_s3_pc_seg_0_value != s2_pc_dup_s2_pc_seg_0_value;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1 =
    s3_pc_dup_s3_pc_seg_1_value != s2_pc_dup_s2_pc_seg_1_value;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr =
    {s3_pc_dup_s3_pc_seg_0_value,
     s3_pc_dup_s3_pc_seg_1_value,
     s3_pc_dup_s3_pc_seg_2_value};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_1;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_1;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_0 =
    s3_pc_dup_s3_pc_seg_0_value_1 != s2_pc_dup_s2_pc_seg_0_value_1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_1 =
    s3_pc_dup_s3_pc_seg_1_value_1 != s2_pc_dup_s2_pc_seg_1_value_1;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_1 =
    {s3_pc_dup_s3_pc_seg_0_value_1,
     s3_pc_dup_s3_pc_seg_1_value_1,
     s3_pc_dup_s3_pc_seg_2_value_1};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_2;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_2;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_2;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_0 =
    s3_pc_dup_s3_pc_seg_0_value_2 != s2_pc_dup_s2_pc_seg_0_value_2;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_1 =
    s3_pc_dup_s3_pc_seg_1_value_2 != s2_pc_dup_s2_pc_seg_1_value_2;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_2 =
    {s3_pc_dup_s3_pc_seg_0_value_2,
     s3_pc_dup_s3_pc_seg_1_value_2,
     s3_pc_dup_s3_pc_seg_2_value_2};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_3;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_3;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_3;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_0 =
    s3_pc_dup_s3_pc_seg_0_value_3 != s2_pc_dup_s2_pc_seg_0_value_3;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_1 =
    s3_pc_dup_s3_pc_seg_1_value_3 != s2_pc_dup_s2_pc_seg_1_value_3;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_3 =
    {s3_pc_dup_s3_pc_seg_0_value_3,
     s3_pc_dup_s3_pc_seg_1_value_3,
     s3_pc_dup_s3_pc_seg_2_value_3};
  reg          REG;
  reg          REG_1;
  reg          s0_close_ftb_req;
  reg          s1_close_ftb_req;
  reg          s2_close_ftb_req;
  reg          s2_fauftb_ftb_entry_dup_0_isCall;
  reg          s2_fauftb_ftb_entry_dup_0_isRet;
  reg          s2_fauftb_ftb_entry_dup_0_isJalr;
  reg          s2_fauftb_ftb_entry_dup_0_valid;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_0_brSlots_0_offset;
  reg          s2_fauftb_ftb_entry_dup_0_brSlots_0_sharing;
  reg          s2_fauftb_ftb_entry_dup_0_brSlots_0_valid;
  reg  [11:0]  s2_fauftb_ftb_entry_dup_0_brSlots_0_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_0_brSlots_0_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_0_tailSlot_offset;
  reg          s2_fauftb_ftb_entry_dup_0_tailSlot_sharing;
  reg          s2_fauftb_ftb_entry_dup_0_tailSlot_valid;
  reg  [19:0]  s2_fauftb_ftb_entry_dup_0_tailSlot_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_0_tailSlot_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_0_pftAddr;
  reg          s2_fauftb_ftb_entry_dup_0_carry;
  reg          s2_fauftb_ftb_entry_dup_0_last_may_be_rvi_call;
  reg          s2_fauftb_ftb_entry_dup_0_strong_bias_0;
  reg          s2_fauftb_ftb_entry_dup_0_strong_bias_1;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_1_brSlots_0_offset;
  reg          s2_fauftb_ftb_entry_dup_1_brSlots_0_valid;
  reg  [11:0]  s2_fauftb_ftb_entry_dup_1_brSlots_0_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_1_brSlots_0_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_1_tailSlot_offset;
  reg          s2_fauftb_ftb_entry_dup_1_tailSlot_sharing;
  reg          s2_fauftb_ftb_entry_dup_1_tailSlot_valid;
  reg  [19:0]  s2_fauftb_ftb_entry_dup_1_tailSlot_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_1_tailSlot_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_1_pftAddr;
  reg          s2_fauftb_ftb_entry_dup_1_carry;
  reg          s2_fauftb_ftb_entry_dup_1_strong_bias_0;
  reg          s2_fauftb_ftb_entry_dup_1_strong_bias_1;
  reg          s2_fauftb_ftb_entry_dup_2_isCall;
  reg          s2_fauftb_ftb_entry_dup_2_isRet;
  reg          s2_fauftb_ftb_entry_dup_2_isJalr;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_2_brSlots_0_offset;
  reg          s2_fauftb_ftb_entry_dup_2_brSlots_0_valid;
  reg  [11:0]  s2_fauftb_ftb_entry_dup_2_brSlots_0_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_2_brSlots_0_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_2_tailSlot_offset;
  reg          s2_fauftb_ftb_entry_dup_2_tailSlot_sharing;
  reg          s2_fauftb_ftb_entry_dup_2_tailSlot_valid;
  reg  [19:0]  s2_fauftb_ftb_entry_dup_2_tailSlot_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_2_tailSlot_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_2_pftAddr;
  reg          s2_fauftb_ftb_entry_dup_2_carry;
  reg          s2_fauftb_ftb_entry_dup_2_last_may_be_rvi_call;
  reg          s2_fauftb_ftb_entry_dup_2_strong_bias_0;
  reg          s2_fauftb_ftb_entry_dup_2_strong_bias_1;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_3_brSlots_0_offset;
  reg          s2_fauftb_ftb_entry_dup_3_brSlots_0_valid;
  reg  [11:0]  s2_fauftb_ftb_entry_dup_3_brSlots_0_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_3_brSlots_0_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_3_tailSlot_offset;
  reg          s2_fauftb_ftb_entry_dup_3_tailSlot_sharing;
  reg          s2_fauftb_ftb_entry_dup_3_tailSlot_valid;
  reg  [19:0]  s2_fauftb_ftb_entry_dup_3_tailSlot_lower;
  reg  [1:0]   s2_fauftb_ftb_entry_dup_3_tailSlot_tarStat;
  reg  [3:0]   s2_fauftb_ftb_entry_dup_3_pftAddr;
  reg          s2_fauftb_ftb_entry_dup_3_carry;
  reg          s2_fauftb_ftb_entry_dup_3_strong_bias_0;
  reg          s2_fauftb_ftb_entry_dup_3_strong_bias_1;
  reg          s2_fauftb_ftb_entry_hit_dup_0;
  reg          s2_fauftb_ftb_entry_hit_dup_1;
  reg          s2_fauftb_ftb_entry_hit_dup_2;
  reg          s2_fauftb_ftb_entry_hit_dup_3;
  wire         s2_multi_hit = _ftbBank_io_read_multi_hits_valid & io_s2_fire_0;
  wire         s2_multi_hit_enable = s2_multi_hit & ~s2_close_ftb_req;
  reg          s2_ftbBank_dup_0_isCall;
  reg          s2_ftbBank_dup_0_isRet;
  reg          s2_ftbBank_dup_0_isJalr;
  reg          s2_ftbBank_dup_0_valid;
  reg  [3:0]   s2_ftbBank_dup_0_brSlots_0_offset;
  reg          s2_ftbBank_dup_0_brSlots_0_sharing;
  reg          s2_ftbBank_dup_0_brSlots_0_valid;
  reg  [11:0]  s2_ftbBank_dup_0_brSlots_0_lower;
  reg  [1:0]   s2_ftbBank_dup_0_brSlots_0_tarStat;
  reg  [3:0]   s2_ftbBank_dup_0_tailSlot_offset;
  reg          s2_ftbBank_dup_0_tailSlot_sharing;
  reg          s2_ftbBank_dup_0_tailSlot_valid;
  reg  [19:0]  s2_ftbBank_dup_0_tailSlot_lower;
  reg  [1:0]   s2_ftbBank_dup_0_tailSlot_tarStat;
  reg  [3:0]   s2_ftbBank_dup_0_pftAddr;
  reg          s2_ftbBank_dup_0_carry;
  reg          s2_ftbBank_dup_0_last_may_be_rvi_call;
  reg          s2_ftbBank_dup_0_strong_bias_0;
  reg          s2_ftbBank_dup_0_strong_bias_1;
  reg  [3:0]   s2_ftbBank_dup_1_brSlots_0_offset;
  reg          s2_ftbBank_dup_1_brSlots_0_valid;
  reg  [11:0]  s2_ftbBank_dup_1_brSlots_0_lower;
  reg  [1:0]   s2_ftbBank_dup_1_brSlots_0_tarStat;
  reg  [3:0]   s2_ftbBank_dup_1_tailSlot_offset;
  reg          s2_ftbBank_dup_1_tailSlot_sharing;
  reg          s2_ftbBank_dup_1_tailSlot_valid;
  reg  [19:0]  s2_ftbBank_dup_1_tailSlot_lower;
  reg  [1:0]   s2_ftbBank_dup_1_tailSlot_tarStat;
  reg  [3:0]   s2_ftbBank_dup_1_pftAddr;
  reg          s2_ftbBank_dup_1_carry;
  reg          s2_ftbBank_dup_1_strong_bias_0;
  reg          s2_ftbBank_dup_1_strong_bias_1;
  reg          s2_ftbBank_dup_2_isCall;
  reg          s2_ftbBank_dup_2_isRet;
  reg          s2_ftbBank_dup_2_isJalr;
  reg  [3:0]   s2_ftbBank_dup_2_brSlots_0_offset;
  reg          s2_ftbBank_dup_2_brSlots_0_valid;
  reg  [11:0]  s2_ftbBank_dup_2_brSlots_0_lower;
  reg  [1:0]   s2_ftbBank_dup_2_brSlots_0_tarStat;
  reg  [3:0]   s2_ftbBank_dup_2_tailSlot_offset;
  reg          s2_ftbBank_dup_2_tailSlot_sharing;
  reg          s2_ftbBank_dup_2_tailSlot_valid;
  reg  [19:0]  s2_ftbBank_dup_2_tailSlot_lower;
  reg  [1:0]   s2_ftbBank_dup_2_tailSlot_tarStat;
  reg  [3:0]   s2_ftbBank_dup_2_pftAddr;
  reg          s2_ftbBank_dup_2_carry;
  reg          s2_ftbBank_dup_2_last_may_be_rvi_call;
  reg          s2_ftbBank_dup_2_strong_bias_0;
  reg          s2_ftbBank_dup_2_strong_bias_1;
  reg  [3:0]   s2_ftbBank_dup_3_brSlots_0_offset;
  reg          s2_ftbBank_dup_3_brSlots_0_valid;
  reg  [11:0]  s2_ftbBank_dup_3_brSlots_0_lower;
  reg  [1:0]   s2_ftbBank_dup_3_brSlots_0_tarStat;
  reg  [3:0]   s2_ftbBank_dup_3_tailSlot_offset;
  reg          s2_ftbBank_dup_3_tailSlot_sharing;
  reg          s2_ftbBank_dup_3_tailSlot_valid;
  reg  [19:0]  s2_ftbBank_dup_3_tailSlot_lower;
  reg  [1:0]   s2_ftbBank_dup_3_tailSlot_tarStat;
  reg  [3:0]   s2_ftbBank_dup_3_pftAddr;
  reg          s2_ftbBank_dup_3_carry;
  reg          s2_ftbBank_dup_3_strong_bias_0;
  reg          s2_ftbBank_dup_3_strong_bias_1;
  wire [3:0]   io_out_s2_full_pred_0_offsets_0_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_brSlots_0_offset
      : s2_ftbBank_dup_0_brSlots_0_offset;
  wire         s2_ftb_entry_dup_0_brSlots_0_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_brSlots_0_valid
      : s2_ftbBank_dup_0_brSlots_0_valid;
  wire [11:0]  s2_ftb_entry_dup_0_brSlots_0_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_brSlots_0_lower
      : s2_ftbBank_dup_0_brSlots_0_lower;
  wire [1:0]   s2_ftb_entry_dup_0_brSlots_0_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_brSlots_0_tarStat
      : s2_ftbBank_dup_0_brSlots_0_tarStat;
  wire [3:0]   s2_ftb_entry_dup_0_tailSlot_offset =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_tailSlot_offset
      : s2_ftbBank_dup_0_tailSlot_offset;
  wire         s2_ftb_entry_dup_0_tailSlot_sharing =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_tailSlot_sharing
      : s2_ftbBank_dup_0_tailSlot_sharing;
  wire         s2_ftb_entry_dup_0_tailSlot_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_tailSlot_valid
      : s2_ftbBank_dup_0_tailSlot_valid;
  wire [19:0]  s2_ftb_entry_dup_0_tailSlot_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_tailSlot_lower
      : s2_ftbBank_dup_0_tailSlot_lower;
  wire [1:0]   s2_ftb_entry_dup_0_tailSlot_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_tailSlot_tarStat
      : s2_ftbBank_dup_0_tailSlot_tarStat;
  wire [3:0]   s2_ftb_entry_dup_0_pftAddr =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_0_pftAddr : s2_ftbBank_dup_0_pftAddr;
  wire         s2_ftb_entry_dup_0_carry =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_0_carry : s2_ftbBank_dup_0_carry;
  wire         s2_ftb_entry_dup_0_strong_bias_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_strong_bias_0
      : s2_ftbBank_dup_0_strong_bias_0;
  wire         s2_ftb_entry_dup_0_strong_bias_1 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_0_strong_bias_1
      : s2_ftbBank_dup_0_strong_bias_1;
  wire         s2_ftb_entry_dup_1_brSlots_0_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_brSlots_0_valid
      : s2_ftbBank_dup_1_brSlots_0_valid;
  wire [11:0]  s2_ftb_entry_dup_1_brSlots_0_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_brSlots_0_lower
      : s2_ftbBank_dup_1_brSlots_0_lower;
  wire [1:0]   s2_ftb_entry_dup_1_brSlots_0_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_brSlots_0_tarStat
      : s2_ftbBank_dup_1_brSlots_0_tarStat;
  wire         s2_ftb_entry_dup_1_tailSlot_sharing =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_tailSlot_sharing
      : s2_ftbBank_dup_1_tailSlot_sharing;
  wire         s2_ftb_entry_dup_1_tailSlot_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_tailSlot_valid
      : s2_ftbBank_dup_1_tailSlot_valid;
  wire [19:0]  s2_ftb_entry_dup_1_tailSlot_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_tailSlot_lower
      : s2_ftbBank_dup_1_tailSlot_lower;
  wire [1:0]   s2_ftb_entry_dup_1_tailSlot_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_tailSlot_tarStat
      : s2_ftbBank_dup_1_tailSlot_tarStat;
  wire [3:0]   s2_ftb_entry_dup_1_pftAddr =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_1_pftAddr : s2_ftbBank_dup_1_pftAddr;
  wire         s2_ftb_entry_dup_1_carry =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_1_carry : s2_ftbBank_dup_1_carry;
  wire         s2_ftb_entry_dup_1_strong_bias_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_strong_bias_0
      : s2_ftbBank_dup_1_strong_bias_0;
  wire         s2_ftb_entry_dup_1_strong_bias_1 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_strong_bias_1
      : s2_ftbBank_dup_1_strong_bias_1;
  wire         s2_ftb_entry_dup_2_isCall =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_2_isCall : s2_ftbBank_dup_2_isCall;
  wire         s2_ftb_entry_dup_2_isRet =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_2_isRet : s2_ftbBank_dup_2_isRet;
  wire         s2_ftb_entry_dup_2_isJalr =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_2_isJalr : s2_ftbBank_dup_2_isJalr;
  wire         s2_ftb_entry_dup_2_brSlots_0_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_brSlots_0_valid
      : s2_ftbBank_dup_2_brSlots_0_valid;
  wire [11:0]  s2_ftb_entry_dup_2_brSlots_0_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_brSlots_0_lower
      : s2_ftbBank_dup_2_brSlots_0_lower;
  wire [1:0]   s2_ftb_entry_dup_2_brSlots_0_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_brSlots_0_tarStat
      : s2_ftbBank_dup_2_brSlots_0_tarStat;
  wire         s2_ftb_entry_dup_2_tailSlot_sharing =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_tailSlot_sharing
      : s2_ftbBank_dup_2_tailSlot_sharing;
  wire         s2_ftb_entry_dup_2_tailSlot_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_tailSlot_valid
      : s2_ftbBank_dup_2_tailSlot_valid;
  wire [19:0]  s2_ftb_entry_dup_2_tailSlot_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_tailSlot_lower
      : s2_ftbBank_dup_2_tailSlot_lower;
  wire [1:0]   s2_ftb_entry_dup_2_tailSlot_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_tailSlot_tarStat
      : s2_ftbBank_dup_2_tailSlot_tarStat;
  wire [3:0]   s2_ftb_entry_dup_2_pftAddr =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_2_pftAddr : s2_ftbBank_dup_2_pftAddr;
  wire         s2_ftb_entry_dup_2_carry =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_2_carry : s2_ftbBank_dup_2_carry;
  wire         s2_ftb_entry_dup_2_strong_bias_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_strong_bias_0
      : s2_ftbBank_dup_2_strong_bias_0;
  wire         s2_ftb_entry_dup_2_strong_bias_1 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_strong_bias_1
      : s2_ftbBank_dup_2_strong_bias_1;
  wire [3:0]   io_out_s2_full_pred_3_offsets_0_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_brSlots_0_offset
      : s2_ftbBank_dup_3_brSlots_0_offset;
  wire         s2_ftb_entry_dup_3_brSlots_0_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_brSlots_0_valid
      : s2_ftbBank_dup_3_brSlots_0_valid;
  wire [11:0]  s2_ftb_entry_dup_3_brSlots_0_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_brSlots_0_lower
      : s2_ftbBank_dup_3_brSlots_0_lower;
  wire [1:0]   s2_ftb_entry_dup_3_brSlots_0_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_brSlots_0_tarStat
      : s2_ftbBank_dup_3_brSlots_0_tarStat;
  wire [3:0]   s2_ftb_entry_dup_3_tailSlot_offset =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_tailSlot_offset
      : s2_ftbBank_dup_3_tailSlot_offset;
  wire         s2_ftb_entry_dup_3_tailSlot_sharing =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_tailSlot_sharing
      : s2_ftbBank_dup_3_tailSlot_sharing;
  wire         s2_ftb_entry_dup_3_tailSlot_valid =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_tailSlot_valid
      : s2_ftbBank_dup_3_tailSlot_valid;
  wire [19:0]  s2_ftb_entry_dup_3_tailSlot_lower =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_tailSlot_lower
      : s2_ftbBank_dup_3_tailSlot_lower;
  wire [1:0]   s2_ftb_entry_dup_3_tailSlot_tarStat =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_tailSlot_tarStat
      : s2_ftbBank_dup_3_tailSlot_tarStat;
  wire [3:0]   s2_ftb_entry_dup_3_pftAddr =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_3_pftAddr : s2_ftbBank_dup_3_pftAddr;
  wire         s2_ftb_entry_dup_3_carry =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_3_carry : s2_ftbBank_dup_3_carry;
  wire         s2_ftb_entry_dup_3_strong_bias_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_strong_bias_0
      : s2_ftbBank_dup_3_strong_bias_0;
  wire         s2_ftb_entry_dup_3_strong_bias_1 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_3_strong_bias_1
      : s2_ftbBank_dup_3_strong_bias_1;
  reg          s3_ftb_entry_dup_0_isCall;
  reg          s3_ftb_entry_dup_0_isRet;
  reg          s3_ftb_entry_dup_0_isJalr;
  reg          s3_ftb_entry_dup_0_valid;
  reg  [3:0]   s3_ftb_entry_dup_0_brSlots_0_offset;
  reg          s3_ftb_entry_dup_0_brSlots_0_sharing;
  reg          s3_ftb_entry_dup_0_brSlots_0_valid;
  reg  [11:0]  s3_ftb_entry_dup_0_brSlots_0_lower;
  reg  [1:0]   s3_ftb_entry_dup_0_brSlots_0_tarStat;
  reg  [3:0]   s3_ftb_entry_dup_0_tailSlot_offset;
  reg          s3_ftb_entry_dup_0_tailSlot_sharing;
  reg          s3_ftb_entry_dup_0_tailSlot_valid;
  reg  [19:0]  s3_ftb_entry_dup_0_tailSlot_lower;
  reg  [1:0]   s3_ftb_entry_dup_0_tailSlot_tarStat;
  reg  [3:0]   s3_ftb_entry_dup_0_pftAddr;
  reg          s3_ftb_entry_dup_0_carry;
  reg          s3_ftb_entry_dup_0_last_may_be_rvi_call;
  reg          s3_ftb_entry_dup_0_strong_bias_0;
  reg          s3_ftb_entry_dup_0_strong_bias_1;
  reg          s3_ftb_entry_dup_1_brSlots_0_valid;
  reg  [11:0]  s3_ftb_entry_dup_1_brSlots_0_lower;
  reg  [1:0]   s3_ftb_entry_dup_1_brSlots_0_tarStat;
  reg          s3_ftb_entry_dup_1_tailSlot_sharing;
  reg          s3_ftb_entry_dup_1_tailSlot_valid;
  reg  [19:0]  s3_ftb_entry_dup_1_tailSlot_lower;
  reg  [1:0]   s3_ftb_entry_dup_1_tailSlot_tarStat;
  reg  [3:0]   s3_ftb_entry_dup_1_pftAddr;
  reg          s3_ftb_entry_dup_1_carry;
  reg          s3_ftb_entry_dup_1_strong_bias_0;
  reg          s3_ftb_entry_dup_1_strong_bias_1;
  reg          s3_ftb_entry_dup_2_isCall;
  reg          s3_ftb_entry_dup_2_isRet;
  reg          s3_ftb_entry_dup_2_isJalr;
  reg          s3_ftb_entry_dup_2_brSlots_0_valid;
  reg  [11:0]  s3_ftb_entry_dup_2_brSlots_0_lower;
  reg  [1:0]   s3_ftb_entry_dup_2_brSlots_0_tarStat;
  reg          s3_ftb_entry_dup_2_tailSlot_sharing;
  reg          s3_ftb_entry_dup_2_tailSlot_valid;
  reg  [19:0]  s3_ftb_entry_dup_2_tailSlot_lower;
  reg  [1:0]   s3_ftb_entry_dup_2_tailSlot_tarStat;
  reg  [3:0]   s3_ftb_entry_dup_2_pftAddr;
  reg          s3_ftb_entry_dup_2_carry;
  reg          s3_ftb_entry_dup_2_strong_bias_0;
  reg          s3_ftb_entry_dup_2_strong_bias_1;
  reg  [3:0]   s3_ftb_entry_dup_3_brSlots_0_offset;
  reg          s3_ftb_entry_dup_3_brSlots_0_valid;
  reg  [11:0]  s3_ftb_entry_dup_3_brSlots_0_lower;
  reg  [1:0]   s3_ftb_entry_dup_3_brSlots_0_tarStat;
  reg  [3:0]   s3_ftb_entry_dup_3_tailSlot_offset;
  reg          s3_ftb_entry_dup_3_tailSlot_sharing;
  reg          s3_ftb_entry_dup_3_tailSlot_valid;
  reg  [19:0]  s3_ftb_entry_dup_3_tailSlot_lower;
  reg  [1:0]   s3_ftb_entry_dup_3_tailSlot_tarStat;
  reg  [3:0]   s3_ftb_entry_dup_3_pftAddr;
  reg          s3_ftb_entry_dup_3_carry;
  reg          s3_ftb_entry_dup_3_strong_bias_0;
  reg          s3_ftb_entry_dup_3_strong_bias_1;
  wire [4:0]   _GEN = {1'h0, s2_pc_dup_s2_pc_seg_2_value[4:1]};
  reg          real_s3_fallThroughErr_dup_0;
  reg          real_s3_fallThroughErr_dup_1;
  reg          real_s3_fallThroughErr_dup_2;
  reg          real_s3_fallThroughErr_dup_3;
  wire         s1_hit =
    ~s1_close_ftb_req & _ftbBank_io_read_hits_valid & io_ctrl_btb_enable;
  reg          s2_ftb_hit_dup_0;
  reg          s2_ftb_hit_dup_1;
  reg          s2_ftb_hit_dup_2;
  reg          s2_ftb_hit_dup_3;
  wire         s2_hit_dup_0 =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_hit_dup_0 : s2_ftb_hit_dup_0;
  wire         s2_hit_dup_1 =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_hit_dup_1 : s2_ftb_hit_dup_1;
  wire         s2_hit_dup_2 =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_hit_dup_2 : s2_ftb_hit_dup_2;
  wire         s2_hit_dup_3 =
    s2_close_ftb_req ? s2_fauftb_ftb_entry_hit_dup_3 : s2_ftb_hit_dup_3;
  reg          s3_hit_dup_0;
  reg          s3_hit_dup_1;
  reg          s3_hit_dup_2;
  reg          s3_hit_dup_3;
  reg          s3_multi_hit_dup_0;
  reg          s3_multi_hit_dup_1;
  reg          s3_multi_hit_dup_2;
  reg          s3_multi_hit_dup_3;
  reg  [2:0]   s2_ftb_meta;
  reg  [8:0]   fauftb_ftb_entry_consistent_counter;
  reg          update_valid;
  reg          update_r_ftb_entry_isCall;
  reg          update_r_ftb_entry_isRet;
  reg          update_r_ftb_entry_isJalr;
  reg          update_r_ftb_entry_valid;
  reg  [3:0]   update_r_ftb_entry_brSlots_0_offset;
  reg          update_r_ftb_entry_brSlots_0_sharing;
  reg          update_r_ftb_entry_brSlots_0_valid;
  reg  [11:0]  update_r_ftb_entry_brSlots_0_lower;
  reg  [1:0]   update_r_ftb_entry_brSlots_0_tarStat;
  reg  [3:0]   update_r_ftb_entry_tailSlot_offset;
  reg          update_r_ftb_entry_tailSlot_sharing;
  reg          update_r_ftb_entry_tailSlot_valid;
  reg  [19:0]  update_r_ftb_entry_tailSlot_lower;
  reg  [1:0]   update_r_ftb_entry_tailSlot_tarStat;
  reg  [3:0]   update_r_ftb_entry_pftAddr;
  reg          update_r_ftb_entry_carry;
  reg          update_r_ftb_entry_last_may_be_rvi_call;
  reg          update_r_ftb_entry_strong_bias_0;
  reg          update_r_ftb_entry_strong_bias_1;
  reg          update_r_false_hit;
  reg          update_r_old_entry;
  reg  [259:0] update_meta_r;
  reg  [28:0]  last_stage_pc_higher;
  reg  [7:0]   last_stage_pc_middle;
  reg  [28:0]  last_stage_pc_higher_plus_one;
  reg  [28:0]  last_stage_pc_higher_minus_one;
  reg  [8:0]   last_stage_pc_middle_plus_one;
  reg  [8:0]   last_stage_pc_middle_minus_one;
  wire [36:0]  higher_br = {last_stage_pc_higher, last_stage_pc_middle};
  wire [36:0]  higher_plus_one_br =
    {last_stage_pc_middle_plus_one[8]
       ? last_stage_pc_higher_plus_one
       : last_stage_pc_higher,
     last_stage_pc_middle_plus_one[7:0]};
  wire [36:0]  higher_minus_one_br =
    {last_stage_pc_middle_minus_one[8]
       ? last_stage_pc_higher_minus_one
       : last_stage_pc_higher,
     last_stage_pc_middle_minus_one[7:0]};
  wire         _tail_target_T_10 = s2_ftb_entry_dup_0_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_11 = s2_ftb_entry_dup_0_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_12 = s2_ftb_entry_dup_0_tailSlot_tarStat == 2'h0;
  wire [49:0]  targets_1 =
    {s2_ftb_entry_dup_0_tailSlot_sharing
       ? {(_tail_target_T_10 ? higher_plus_one_br : 37'h0)
            | (_tail_target_T_11 ? higher_minus_one_br : 37'h0)
            | (_tail_target_T_12 ? higher_br : 37'h0),
          s2_ftb_entry_dup_0_tailSlot_lower[11:0]}
       : {(_tail_target_T_10 ? last_stage_pc_higher_plus_one : 29'h0)
            | (_tail_target_T_11 ? last_stage_pc_higher_minus_one : 29'h0)
            | (_tail_target_T_12 ? last_stage_pc_higher : 29'h0),
          s2_ftb_entry_dup_0_tailSlot_lower},
     1'h0};
  wire [4:0]   endLowerwithCarry = {s2_ftb_entry_dup_0_carry, s2_ftb_entry_dup_0_pftAddr};
  reg          io_out_s2_full_pred_0_fallThroughAddr_stashed_carry;
  reg  [28:0]  last_stage_pc_higher_1;
  reg  [7:0]   last_stage_pc_middle_1;
  reg  [28:0]  last_stage_pc_higher_plus_one_1;
  reg  [28:0]  last_stage_pc_higher_minus_one_1;
  reg  [8:0]   last_stage_pc_middle_plus_one_1;
  reg  [8:0]   last_stage_pc_middle_minus_one_1;
  wire [36:0]  higher_br_1 = {last_stage_pc_higher_1, last_stage_pc_middle_1};
  wire [36:0]  higher_plus_one_br_1 =
    {last_stage_pc_middle_plus_one_1[8]
       ? last_stage_pc_higher_plus_one_1
       : last_stage_pc_higher_1,
     last_stage_pc_middle_plus_one_1[7:0]};
  wire [36:0]  higher_minus_one_br_1 =
    {last_stage_pc_middle_minus_one_1[8]
       ? last_stage_pc_higher_minus_one_1
       : last_stage_pc_higher_1,
     last_stage_pc_middle_minus_one_1[7:0]};
  wire         _tail_target_T_31 = s2_ftb_entry_dup_1_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_32 = s2_ftb_entry_dup_1_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_33 = s2_ftb_entry_dup_1_tailSlot_tarStat == 2'h0;
  wire [49:0]  targets_1_1 =
    {s2_ftb_entry_dup_1_tailSlot_sharing
       ? {(_tail_target_T_31 ? higher_plus_one_br_1 : 37'h0)
            | (_tail_target_T_32 ? higher_minus_one_br_1 : 37'h0)
            | (_tail_target_T_33 ? higher_br_1 : 37'h0),
          s2_ftb_entry_dup_1_tailSlot_lower[11:0]}
       : {(_tail_target_T_31 ? last_stage_pc_higher_plus_one_1 : 29'h0)
            | (_tail_target_T_32 ? last_stage_pc_higher_minus_one_1 : 29'h0)
            | (_tail_target_T_33 ? last_stage_pc_higher_1 : 29'h0),
          s2_ftb_entry_dup_1_tailSlot_lower},
     1'h0};
  wire [4:0]   endLowerwithCarry_1 =
    {s2_ftb_entry_dup_1_carry, s2_ftb_entry_dup_1_pftAddr};
  reg          io_out_s2_full_pred_1_fallThroughAddr_stashed_carry;
  reg  [28:0]  last_stage_pc_higher_2;
  reg  [7:0]   last_stage_pc_middle_2;
  reg  [28:0]  last_stage_pc_higher_plus_one_2;
  reg  [28:0]  last_stage_pc_higher_minus_one_2;
  reg  [8:0]   last_stage_pc_middle_plus_one_2;
  reg  [8:0]   last_stage_pc_middle_minus_one_2;
  wire [36:0]  higher_br_2 = {last_stage_pc_higher_2, last_stage_pc_middle_2};
  wire [36:0]  higher_plus_one_br_2 =
    {last_stage_pc_middle_plus_one_2[8]
       ? last_stage_pc_higher_plus_one_2
       : last_stage_pc_higher_2,
     last_stage_pc_middle_plus_one_2[7:0]};
  wire [36:0]  higher_minus_one_br_2 =
    {last_stage_pc_middle_minus_one_2[8]
       ? last_stage_pc_higher_minus_one_2
       : last_stage_pc_higher_2,
     last_stage_pc_middle_minus_one_2[7:0]};
  wire         _tail_target_T_52 = s2_ftb_entry_dup_2_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_53 = s2_ftb_entry_dup_2_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_54 = s2_ftb_entry_dup_2_tailSlot_tarStat == 2'h0;
  wire [49:0]  targets_2_1 =
    {s2_ftb_entry_dup_2_tailSlot_sharing
       ? {(_tail_target_T_52 ? higher_plus_one_br_2 : 37'h0)
            | (_tail_target_T_53 ? higher_minus_one_br_2 : 37'h0)
            | (_tail_target_T_54 ? higher_br_2 : 37'h0),
          s2_ftb_entry_dup_2_tailSlot_lower[11:0]}
       : {(_tail_target_T_52 ? last_stage_pc_higher_plus_one_2 : 29'h0)
            | (_tail_target_T_53 ? last_stage_pc_higher_minus_one_2 : 29'h0)
            | (_tail_target_T_54 ? last_stage_pc_higher_2 : 29'h0),
          s2_ftb_entry_dup_2_tailSlot_lower},
     1'h0};
  wire [4:0]   endLowerwithCarry_2 =
    {s2_ftb_entry_dup_2_carry, s2_ftb_entry_dup_2_pftAddr};
  reg          io_out_s2_full_pred_2_fallThroughAddr_stashed_carry;
  reg  [28:0]  last_stage_pc_higher_3;
  reg  [7:0]   last_stage_pc_middle_3;
  reg  [28:0]  last_stage_pc_higher_plus_one_3;
  reg  [28:0]  last_stage_pc_higher_minus_one_3;
  reg  [8:0]   last_stage_pc_middle_plus_one_3;
  reg  [8:0]   last_stage_pc_middle_minus_one_3;
  wire [36:0]  higher_br_3 = {last_stage_pc_higher_3, last_stage_pc_middle_3};
  wire [36:0]  higher_plus_one_br_3 =
    {last_stage_pc_middle_plus_one_3[8]
       ? last_stage_pc_higher_plus_one_3
       : last_stage_pc_higher_3,
     last_stage_pc_middle_plus_one_3[7:0]};
  wire [36:0]  higher_minus_one_br_3 =
    {last_stage_pc_middle_minus_one_3[8]
       ? last_stage_pc_higher_minus_one_3
       : last_stage_pc_higher_3,
     last_stage_pc_middle_minus_one_3[7:0]};
  wire         _tail_target_T_73 = s2_ftb_entry_dup_3_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_74 = s2_ftb_entry_dup_3_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_75 = s2_ftb_entry_dup_3_tailSlot_tarStat == 2'h0;
  wire [49:0]  targets_3_1 =
    {s2_ftb_entry_dup_3_tailSlot_sharing
       ? {(_tail_target_T_73 ? higher_plus_one_br_3 : 37'h0)
            | (_tail_target_T_74 ? higher_minus_one_br_3 : 37'h0)
            | (_tail_target_T_75 ? higher_br_3 : 37'h0),
          s2_ftb_entry_dup_3_tailSlot_lower[11:0]}
       : {(_tail_target_T_73 ? last_stage_pc_higher_plus_one_3 : 29'h0)
            | (_tail_target_T_74 ? last_stage_pc_higher_minus_one_3 : 29'h0)
            | (_tail_target_T_75 ? last_stage_pc_higher_3 : 29'h0),
          s2_ftb_entry_dup_3_tailSlot_lower},
     1'h0};
  wire [4:0]   endLowerwithCarry_3 =
    {s2_ftb_entry_dup_3_carry, s2_ftb_entry_dup_3_pftAddr};
  wire         io_out_s2_full_pred_3_fallThroughErr_0 =
    {1'h0, s2_pc_dup_s2_pc_seg_2_value_3[4:1]} >= endLowerwithCarry_3
    | endLowerwithCarry_3 > 5'({1'h0, s2_pc_dup_s2_pc_seg_2_value_3[4:1]} - 5'h10);
  reg          io_out_s2_full_pred_3_fallThroughAddr_stashed_carry;
  reg  [28:0]  last_stage_pc_higher_4;
  reg  [7:0]   last_stage_pc_middle_4;
  reg  [28:0]  last_stage_pc_higher_plus_one_4;
  reg  [28:0]  last_stage_pc_higher_minus_one_4;
  reg  [8:0]   last_stage_pc_middle_plus_one_4;
  reg  [8:0]   last_stage_pc_middle_minus_one_4;
  wire [36:0]  higher_br_4 = {last_stage_pc_higher_4, last_stage_pc_middle_4};
  wire [36:0]  higher_plus_one_br_4 =
    {last_stage_pc_middle_plus_one_4[8]
       ? last_stage_pc_higher_plus_one_4
       : last_stage_pc_higher_4,
     last_stage_pc_middle_plus_one_4[7:0]};
  wire [36:0]  higher_minus_one_br_4 =
    {last_stage_pc_middle_minus_one_4[8]
       ? last_stage_pc_higher_minus_one_4
       : last_stage_pc_higher_4,
     last_stage_pc_middle_minus_one_4[7:0]};
  wire         _tail_target_T_94 = s3_ftb_entry_dup_0_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_95 = s3_ftb_entry_dup_0_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_96 = s3_ftb_entry_dup_0_tailSlot_tarStat == 2'h0;
  reg  [28:0]  last_stage_pc_higher_5;
  reg  [7:0]   last_stage_pc_middle_5;
  reg  [28:0]  last_stage_pc_higher_plus_one_5;
  reg  [28:0]  last_stage_pc_higher_minus_one_5;
  reg  [8:0]   last_stage_pc_middle_plus_one_5;
  reg  [8:0]   last_stage_pc_middle_minus_one_5;
  wire [36:0]  higher_br_5 = {last_stage_pc_higher_5, last_stage_pc_middle_5};
  wire [36:0]  higher_plus_one_br_5 =
    {last_stage_pc_middle_plus_one_5[8]
       ? last_stage_pc_higher_plus_one_5
       : last_stage_pc_higher_5,
     last_stage_pc_middle_plus_one_5[7:0]};
  wire [36:0]  higher_minus_one_br_5 =
    {last_stage_pc_middle_minus_one_5[8]
       ? last_stage_pc_higher_minus_one_5
       : last_stage_pc_higher_5,
     last_stage_pc_middle_minus_one_5[7:0]};
  wire         _tail_target_T_115 = s3_ftb_entry_dup_1_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_116 = s3_ftb_entry_dup_1_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_117 = s3_ftb_entry_dup_1_tailSlot_tarStat == 2'h0;
  reg  [28:0]  last_stage_pc_higher_6;
  reg  [7:0]   last_stage_pc_middle_6;
  reg  [28:0]  last_stage_pc_higher_plus_one_6;
  reg  [28:0]  last_stage_pc_higher_minus_one_6;
  reg  [8:0]   last_stage_pc_middle_plus_one_6;
  reg  [8:0]   last_stage_pc_middle_minus_one_6;
  wire [36:0]  higher_br_6 = {last_stage_pc_higher_6, last_stage_pc_middle_6};
  wire [36:0]  higher_plus_one_br_6 =
    {last_stage_pc_middle_plus_one_6[8]
       ? last_stage_pc_higher_plus_one_6
       : last_stage_pc_higher_6,
     last_stage_pc_middle_plus_one_6[7:0]};
  wire [36:0]  higher_minus_one_br_6 =
    {last_stage_pc_middle_minus_one_6[8]
       ? last_stage_pc_higher_minus_one_6
       : last_stage_pc_higher_6,
     last_stage_pc_middle_minus_one_6[7:0]};
  wire         _tail_target_T_136 = s3_ftb_entry_dup_2_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_137 = s3_ftb_entry_dup_2_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_138 = s3_ftb_entry_dup_2_tailSlot_tarStat == 2'h0;
  reg  [28:0]  last_stage_pc_higher_7;
  reg  [7:0]   last_stage_pc_middle_7;
  reg  [28:0]  last_stage_pc_higher_plus_one_7;
  reg  [28:0]  last_stage_pc_higher_minus_one_7;
  reg  [8:0]   last_stage_pc_middle_plus_one_7;
  reg  [8:0]   last_stage_pc_middle_minus_one_7;
  wire [36:0]  higher_br_7 = {last_stage_pc_higher_7, last_stage_pc_middle_7};
  wire [36:0]  higher_plus_one_br_7 =
    {last_stage_pc_middle_plus_one_7[8]
       ? last_stage_pc_higher_plus_one_7
       : last_stage_pc_higher_7,
     last_stage_pc_middle_plus_one_7[7:0]};
  wire [36:0]  higher_minus_one_br_7 =
    {last_stage_pc_middle_minus_one_7[8]
       ? last_stage_pc_higher_minus_one_7
       : last_stage_pc_higher_7,
     last_stage_pc_middle_minus_one_7[7:0]};
  wire         _tail_target_T_157 = s3_ftb_entry_dup_3_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_158 = s3_ftb_entry_dup_3_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_159 = s3_ftb_entry_dup_3_tailSlot_tarStat == 2'h0;
  reg  [2:0]   io_out_last_stage_meta_r;
  wire         u_valid = update_valid & ~update_r_old_entry & ~s0_close_ftb_req;
  wire         update_now = u_valid & update_meta_r[0];
  wire         update_need_read = u_valid & ~(update_meta_r[0]);
  reg          io_s1_ready_REG;
  wire [49:0]  write_pc = update_now ? io_update_bits_pc : _delay2_pc_pipMod_io_out_bits;
  reg  [1:0]   ftbBank_io_update_write_way_REG;
  reg          ftbBank_io_update_write_alloc_REG;
  reg          io_perf_0_value_REG;
  reg          io_perf_0_value_REG_1;
  reg          io_perf_1_value_REG;
  reg          io_perf_1_value_REG_1;
  wire [49:0]  _GEN_0 = {2'h0, io_reset_vector};
  wire [8:0]   _GEN_1 = {1'h0, s1_pc_dup_0[20:13]};
  wire [8:0]   _GEN_2 = {1'h0, s1_pc_dup_1[20:13]};
  wire [8:0]   _GEN_3 = {1'h0, s1_pc_dup_2[20:13]};
  wire [8:0]   _GEN_4 = {1'h0, s1_pc_dup_3[20:13]};
  wire [28:0]  _GEN_5 = {s2_pc_dup_s2_pc_seg_0_value, s2_pc_dup_s2_pc_seg_1_value[11:9]};
  wire [8:0]   _GEN_6 = {1'h0, s2_pc_dup_s2_pc_seg_1_value[8:1]};
  wire [28:0]  _GEN_7 =
    {s2_pc_dup_s2_pc_seg_0_value_1, s2_pc_dup_s2_pc_seg_1_value_1[11:9]};
  wire [8:0]   _GEN_8 = {1'h0, s2_pc_dup_s2_pc_seg_1_value_1[8:1]};
  wire [28:0]  _GEN_9 =
    {s2_pc_dup_s2_pc_seg_0_value_2, s2_pc_dup_s2_pc_seg_1_value_2[11:9]};
  wire [8:0]   _GEN_10 = {1'h0, s2_pc_dup_s2_pc_seg_1_value_2[8:1]};
  wire [28:0]  _GEN_11 =
    {s2_pc_dup_s2_pc_seg_0_value_3, s2_pc_dup_s2_pc_seg_1_value_3[11:9]};
  wire [8:0]   _GEN_12 = {1'h0, s2_pc_dup_s2_pc_seg_1_value_3[8:1]};
  wire         s1_read_resp_carry =
    s1_close_ftb_req ? io_fauftb_entry_in_carry : _ftbBank_io_read_resp_carry;
  wire [3:0]   real_s2_ftb_entry_pftAddr =
    s2_multi_hit_enable
      ? _ftbBank_io_read_multi_entry_pftAddr
      : s2_ftb_entry_dup_0_pftAddr;
  wire         real_s2_ftb_entry_carry =
    s2_multi_hit_enable ? _ftbBank_io_read_multi_entry_carry : s2_ftb_entry_dup_0_carry;
  wire [4:0]   real_s2_endLowerwithCarry =
    {real_s2_ftb_entry_carry, real_s2_ftb_entry_pftAddr};
  wire         real_s2_fallThroughErr =
    {1'h0, s2_pc_dup_s2_pc_seg_2_value[4:1]} >= real_s2_endLowerwithCarry
    | real_s2_endLowerwithCarry > 5'(_GEN - 5'h10);
  always @(posedge clock) begin
    if (REG_1) begin
      s1_pc_dup_0 <= _GEN_0;
      s1_pc_dup_1 <= _GEN_0;
      s1_pc_dup_2 <= _GEN_0;
      s1_pc_dup_3 <= _GEN_0;
    end
    else begin
      if (io_s0_fire_0)
        s1_pc_dup_0 <= io_in_bits_s0_pc_0;
      if (io_s0_fire_1)
        s1_pc_dup_1 <= io_in_bits_s0_pc_1;
      if (io_s0_fire_2)
        s1_pc_dup_2 <= io_in_bits_s0_pc_2;
      if (io_s0_fire_3)
        s1_pc_dup_3 <= io_in_bits_s0_pc_3;
    end
    REG <= reset;
    REG_1 <= REG & ~reset;
    if (io_s1_fire_0) begin
      s2_fauftb_ftb_entry_dup_0_isCall <= io_fauftb_entry_in_isCall;
      s2_fauftb_ftb_entry_dup_0_isRet <= io_fauftb_entry_in_isRet;
      s2_fauftb_ftb_entry_dup_0_isJalr <= io_fauftb_entry_in_isJalr;
      s2_fauftb_ftb_entry_dup_0_valid <= io_fauftb_entry_in_valid;
      s2_fauftb_ftb_entry_dup_0_brSlots_0_offset <= io_fauftb_entry_in_brSlots_0_offset;
      s2_fauftb_ftb_entry_dup_0_brSlots_0_sharing <= io_fauftb_entry_in_brSlots_0_sharing;
      s2_fauftb_ftb_entry_dup_0_brSlots_0_valid <= io_fauftb_entry_in_brSlots_0_valid;
      s2_fauftb_ftb_entry_dup_0_brSlots_0_lower <= io_fauftb_entry_in_brSlots_0_lower;
      s2_fauftb_ftb_entry_dup_0_brSlots_0_tarStat <= io_fauftb_entry_in_brSlots_0_tarStat;
      s2_fauftb_ftb_entry_dup_0_tailSlot_offset <= io_fauftb_entry_in_tailSlot_offset;
      s2_fauftb_ftb_entry_dup_0_tailSlot_sharing <= io_fauftb_entry_in_tailSlot_sharing;
      s2_fauftb_ftb_entry_dup_0_tailSlot_valid <= io_fauftb_entry_in_tailSlot_valid;
      s2_fauftb_ftb_entry_dup_0_tailSlot_lower <= io_fauftb_entry_in_tailSlot_lower;
      s2_fauftb_ftb_entry_dup_0_tailSlot_tarStat <= io_fauftb_entry_in_tailSlot_tarStat;
      s2_fauftb_ftb_entry_dup_0_pftAddr <= io_fauftb_entry_in_pftAddr;
      s2_fauftb_ftb_entry_dup_0_carry <= io_fauftb_entry_in_carry;
      s2_fauftb_ftb_entry_dup_0_last_may_be_rvi_call <=
        io_fauftb_entry_in_last_may_be_rvi_call;
      s2_fauftb_ftb_entry_dup_0_strong_bias_0 <= io_fauftb_entry_in_strong_bias_0;
      s2_fauftb_ftb_entry_dup_0_strong_bias_1 <= io_fauftb_entry_in_strong_bias_1;
      s2_fauftb_ftb_entry_hit_dup_0 <= io_fauftb_entry_hit_in;
      s2_ftbBank_dup_0_isCall <= _ftbBank_io_read_resp_isCall;
      s2_ftbBank_dup_0_isRet <= _ftbBank_io_read_resp_isRet;
      s2_ftbBank_dup_0_isJalr <= _ftbBank_io_read_resp_isJalr;
      s2_ftbBank_dup_0_valid <= _ftbBank_io_read_resp_valid;
      s2_ftbBank_dup_0_brSlots_0_offset <= _ftbBank_io_read_resp_brSlots_0_offset;
      s2_ftbBank_dup_0_brSlots_0_sharing <= _ftbBank_io_read_resp_brSlots_0_sharing;
      s2_ftbBank_dup_0_brSlots_0_valid <= _ftbBank_io_read_resp_brSlots_0_valid;
      s2_ftbBank_dup_0_brSlots_0_lower <= _ftbBank_io_read_resp_brSlots_0_lower;
      s2_ftbBank_dup_0_brSlots_0_tarStat <= _ftbBank_io_read_resp_brSlots_0_tarStat;
      s2_ftbBank_dup_0_tailSlot_offset <= _ftbBank_io_read_resp_tailSlot_offset;
      s2_ftbBank_dup_0_tailSlot_sharing <= _ftbBank_io_read_resp_tailSlot_sharing;
      s2_ftbBank_dup_0_tailSlot_valid <= _ftbBank_io_read_resp_tailSlot_valid;
      s2_ftbBank_dup_0_tailSlot_lower <= _ftbBank_io_read_resp_tailSlot_lower;
      s2_ftbBank_dup_0_tailSlot_tarStat <= _ftbBank_io_read_resp_tailSlot_tarStat;
      s2_ftbBank_dup_0_pftAddr <= _ftbBank_io_read_resp_pftAddr;
      s2_ftbBank_dup_0_carry <= _ftbBank_io_read_resp_carry;
      s2_ftbBank_dup_0_last_may_be_rvi_call <= _ftbBank_io_read_resp_last_may_be_rvi_call;
      s2_ftbBank_dup_0_strong_bias_0 <= _ftbBank_io_read_resp_strong_bias_0;
      s2_ftbBank_dup_0_strong_bias_1 <= _ftbBank_io_read_resp_strong_bias_1;
      s2_ftb_meta <= {s1_close_ftb_req ? 2'h0 : _ftbBank_io_read_hits_bits, s1_hit};
      last_stage_pc_higher <= s1_pc_dup_0[49:21];
      last_stage_pc_middle <= s1_pc_dup_0[20:13];
      last_stage_pc_higher_plus_one <= 29'(s1_pc_dup_0[49:21] + 29'h1);
      last_stage_pc_higher_minus_one <= 29'(s1_pc_dup_0[49:21] - 29'h1);
      last_stage_pc_middle_plus_one <= 9'(_GEN_1 + 9'h1);
      last_stage_pc_middle_minus_one <= 9'(_GEN_1 - 9'h1);
      io_out_s2_full_pred_0_fallThroughAddr_stashed_carry <= s1_read_resp_carry;
    end
    if (io_s1_fire_1) begin
      s2_fauftb_ftb_entry_dup_1_brSlots_0_offset <= io_fauftb_entry_in_brSlots_0_offset;
      s2_fauftb_ftb_entry_dup_1_brSlots_0_valid <= io_fauftb_entry_in_brSlots_0_valid;
      s2_fauftb_ftb_entry_dup_1_brSlots_0_lower <= io_fauftb_entry_in_brSlots_0_lower;
      s2_fauftb_ftb_entry_dup_1_brSlots_0_tarStat <= io_fauftb_entry_in_brSlots_0_tarStat;
      s2_fauftb_ftb_entry_dup_1_tailSlot_offset <= io_fauftb_entry_in_tailSlot_offset;
      s2_fauftb_ftb_entry_dup_1_tailSlot_sharing <= io_fauftb_entry_in_tailSlot_sharing;
      s2_fauftb_ftb_entry_dup_1_tailSlot_valid <= io_fauftb_entry_in_tailSlot_valid;
      s2_fauftb_ftb_entry_dup_1_tailSlot_lower <= io_fauftb_entry_in_tailSlot_lower;
      s2_fauftb_ftb_entry_dup_1_tailSlot_tarStat <= io_fauftb_entry_in_tailSlot_tarStat;
      s2_fauftb_ftb_entry_dup_1_pftAddr <= io_fauftb_entry_in_pftAddr;
      s2_fauftb_ftb_entry_dup_1_carry <= io_fauftb_entry_in_carry;
      s2_fauftb_ftb_entry_dup_1_strong_bias_0 <= io_fauftb_entry_in_strong_bias_0;
      s2_fauftb_ftb_entry_dup_1_strong_bias_1 <= io_fauftb_entry_in_strong_bias_1;
      s2_fauftb_ftb_entry_hit_dup_1 <= io_fauftb_entry_hit_in;
      s2_ftbBank_dup_1_brSlots_0_offset <= _ftbBank_io_read_resp_brSlots_0_offset;
      s2_ftbBank_dup_1_brSlots_0_valid <= _ftbBank_io_read_resp_brSlots_0_valid;
      s2_ftbBank_dup_1_brSlots_0_lower <= _ftbBank_io_read_resp_brSlots_0_lower;
      s2_ftbBank_dup_1_brSlots_0_tarStat <= _ftbBank_io_read_resp_brSlots_0_tarStat;
      s2_ftbBank_dup_1_tailSlot_offset <= _ftbBank_io_read_resp_tailSlot_offset;
      s2_ftbBank_dup_1_tailSlot_sharing <= _ftbBank_io_read_resp_tailSlot_sharing;
      s2_ftbBank_dup_1_tailSlot_valid <= _ftbBank_io_read_resp_tailSlot_valid;
      s2_ftbBank_dup_1_tailSlot_lower <= _ftbBank_io_read_resp_tailSlot_lower;
      s2_ftbBank_dup_1_tailSlot_tarStat <= _ftbBank_io_read_resp_tailSlot_tarStat;
      s2_ftbBank_dup_1_pftAddr <= _ftbBank_io_read_resp_pftAddr;
      s2_ftbBank_dup_1_carry <= _ftbBank_io_read_resp_carry;
      s2_ftbBank_dup_1_strong_bias_0 <= _ftbBank_io_read_resp_strong_bias_0;
      s2_ftbBank_dup_1_strong_bias_1 <= _ftbBank_io_read_resp_strong_bias_1;
      last_stage_pc_higher_1 <= s1_pc_dup_1[49:21];
      last_stage_pc_middle_1 <= s1_pc_dup_1[20:13];
      last_stage_pc_higher_plus_one_1 <= 29'(s1_pc_dup_1[49:21] + 29'h1);
      last_stage_pc_higher_minus_one_1 <= 29'(s1_pc_dup_1[49:21] - 29'h1);
      last_stage_pc_middle_plus_one_1 <= 9'(_GEN_2 + 9'h1);
      last_stage_pc_middle_minus_one_1 <= 9'(_GEN_2 - 9'h1);
      io_out_s2_full_pred_1_fallThroughAddr_stashed_carry <= s1_read_resp_carry;
    end
    if (io_s1_fire_2) begin
      s2_fauftb_ftb_entry_dup_2_isCall <= io_fauftb_entry_in_isCall;
      s2_fauftb_ftb_entry_dup_2_isRet <= io_fauftb_entry_in_isRet;
      s2_fauftb_ftb_entry_dup_2_isJalr <= io_fauftb_entry_in_isJalr;
      s2_fauftb_ftb_entry_dup_2_brSlots_0_offset <= io_fauftb_entry_in_brSlots_0_offset;
      s2_fauftb_ftb_entry_dup_2_brSlots_0_valid <= io_fauftb_entry_in_brSlots_0_valid;
      s2_fauftb_ftb_entry_dup_2_brSlots_0_lower <= io_fauftb_entry_in_brSlots_0_lower;
      s2_fauftb_ftb_entry_dup_2_brSlots_0_tarStat <= io_fauftb_entry_in_brSlots_0_tarStat;
      s2_fauftb_ftb_entry_dup_2_tailSlot_offset <= io_fauftb_entry_in_tailSlot_offset;
      s2_fauftb_ftb_entry_dup_2_tailSlot_sharing <= io_fauftb_entry_in_tailSlot_sharing;
      s2_fauftb_ftb_entry_dup_2_tailSlot_valid <= io_fauftb_entry_in_tailSlot_valid;
      s2_fauftb_ftb_entry_dup_2_tailSlot_lower <= io_fauftb_entry_in_tailSlot_lower;
      s2_fauftb_ftb_entry_dup_2_tailSlot_tarStat <= io_fauftb_entry_in_tailSlot_tarStat;
      s2_fauftb_ftb_entry_dup_2_pftAddr <= io_fauftb_entry_in_pftAddr;
      s2_fauftb_ftb_entry_dup_2_carry <= io_fauftb_entry_in_carry;
      s2_fauftb_ftb_entry_dup_2_last_may_be_rvi_call <=
        io_fauftb_entry_in_last_may_be_rvi_call;
      s2_fauftb_ftb_entry_dup_2_strong_bias_0 <= io_fauftb_entry_in_strong_bias_0;
      s2_fauftb_ftb_entry_dup_2_strong_bias_1 <= io_fauftb_entry_in_strong_bias_1;
      s2_fauftb_ftb_entry_hit_dup_2 <= io_fauftb_entry_hit_in;
      s2_ftbBank_dup_2_isCall <= _ftbBank_io_read_resp_isCall;
      s2_ftbBank_dup_2_isRet <= _ftbBank_io_read_resp_isRet;
      s2_ftbBank_dup_2_isJalr <= _ftbBank_io_read_resp_isJalr;
      s2_ftbBank_dup_2_brSlots_0_offset <= _ftbBank_io_read_resp_brSlots_0_offset;
      s2_ftbBank_dup_2_brSlots_0_valid <= _ftbBank_io_read_resp_brSlots_0_valid;
      s2_ftbBank_dup_2_brSlots_0_lower <= _ftbBank_io_read_resp_brSlots_0_lower;
      s2_ftbBank_dup_2_brSlots_0_tarStat <= _ftbBank_io_read_resp_brSlots_0_tarStat;
      s2_ftbBank_dup_2_tailSlot_offset <= _ftbBank_io_read_resp_tailSlot_offset;
      s2_ftbBank_dup_2_tailSlot_sharing <= _ftbBank_io_read_resp_tailSlot_sharing;
      s2_ftbBank_dup_2_tailSlot_valid <= _ftbBank_io_read_resp_tailSlot_valid;
      s2_ftbBank_dup_2_tailSlot_lower <= _ftbBank_io_read_resp_tailSlot_lower;
      s2_ftbBank_dup_2_tailSlot_tarStat <= _ftbBank_io_read_resp_tailSlot_tarStat;
      s2_ftbBank_dup_2_pftAddr <= _ftbBank_io_read_resp_pftAddr;
      s2_ftbBank_dup_2_carry <= _ftbBank_io_read_resp_carry;
      s2_ftbBank_dup_2_last_may_be_rvi_call <= _ftbBank_io_read_resp_last_may_be_rvi_call;
      s2_ftbBank_dup_2_strong_bias_0 <= _ftbBank_io_read_resp_strong_bias_0;
      s2_ftbBank_dup_2_strong_bias_1 <= _ftbBank_io_read_resp_strong_bias_1;
      last_stage_pc_higher_2 <= s1_pc_dup_2[49:21];
      last_stage_pc_middle_2 <= s1_pc_dup_2[20:13];
      last_stage_pc_higher_plus_one_2 <= 29'(s1_pc_dup_2[49:21] + 29'h1);
      last_stage_pc_higher_minus_one_2 <= 29'(s1_pc_dup_2[49:21] - 29'h1);
      last_stage_pc_middle_plus_one_2 <= 9'(_GEN_3 + 9'h1);
      last_stage_pc_middle_minus_one_2 <= 9'(_GEN_3 - 9'h1);
      io_out_s2_full_pred_2_fallThroughAddr_stashed_carry <= s1_read_resp_carry;
    end
    if (io_s1_fire_3) begin
      s2_fauftb_ftb_entry_dup_3_brSlots_0_offset <= io_fauftb_entry_in_brSlots_0_offset;
      s2_fauftb_ftb_entry_dup_3_brSlots_0_valid <= io_fauftb_entry_in_brSlots_0_valid;
      s2_fauftb_ftb_entry_dup_3_brSlots_0_lower <= io_fauftb_entry_in_brSlots_0_lower;
      s2_fauftb_ftb_entry_dup_3_brSlots_0_tarStat <= io_fauftb_entry_in_brSlots_0_tarStat;
      s2_fauftb_ftb_entry_dup_3_tailSlot_offset <= io_fauftb_entry_in_tailSlot_offset;
      s2_fauftb_ftb_entry_dup_3_tailSlot_sharing <= io_fauftb_entry_in_tailSlot_sharing;
      s2_fauftb_ftb_entry_dup_3_tailSlot_valid <= io_fauftb_entry_in_tailSlot_valid;
      s2_fauftb_ftb_entry_dup_3_tailSlot_lower <= io_fauftb_entry_in_tailSlot_lower;
      s2_fauftb_ftb_entry_dup_3_tailSlot_tarStat <= io_fauftb_entry_in_tailSlot_tarStat;
      s2_fauftb_ftb_entry_dup_3_pftAddr <= io_fauftb_entry_in_pftAddr;
      s2_fauftb_ftb_entry_dup_3_carry <= io_fauftb_entry_in_carry;
      s2_fauftb_ftb_entry_dup_3_strong_bias_0 <= io_fauftb_entry_in_strong_bias_0;
      s2_fauftb_ftb_entry_dup_3_strong_bias_1 <= io_fauftb_entry_in_strong_bias_1;
      s2_fauftb_ftb_entry_hit_dup_3 <= io_fauftb_entry_hit_in;
      s2_ftbBank_dup_3_brSlots_0_offset <= _ftbBank_io_read_resp_brSlots_0_offset;
      s2_ftbBank_dup_3_brSlots_0_valid <= _ftbBank_io_read_resp_brSlots_0_valid;
      s2_ftbBank_dup_3_brSlots_0_lower <= _ftbBank_io_read_resp_brSlots_0_lower;
      s2_ftbBank_dup_3_brSlots_0_tarStat <= _ftbBank_io_read_resp_brSlots_0_tarStat;
      s2_ftbBank_dup_3_tailSlot_offset <= _ftbBank_io_read_resp_tailSlot_offset;
      s2_ftbBank_dup_3_tailSlot_sharing <= _ftbBank_io_read_resp_tailSlot_sharing;
      s2_ftbBank_dup_3_tailSlot_valid <= _ftbBank_io_read_resp_tailSlot_valid;
      s2_ftbBank_dup_3_tailSlot_lower <= _ftbBank_io_read_resp_tailSlot_lower;
      s2_ftbBank_dup_3_tailSlot_tarStat <= _ftbBank_io_read_resp_tailSlot_tarStat;
      s2_ftbBank_dup_3_pftAddr <= _ftbBank_io_read_resp_pftAddr;
      s2_ftbBank_dup_3_carry <= _ftbBank_io_read_resp_carry;
      s2_ftbBank_dup_3_strong_bias_0 <= _ftbBank_io_read_resp_strong_bias_0;
      s2_ftbBank_dup_3_strong_bias_1 <= _ftbBank_io_read_resp_strong_bias_1;
      last_stage_pc_higher_3 <= s1_pc_dup_3[49:21];
      last_stage_pc_middle_3 <= s1_pc_dup_3[20:13];
      last_stage_pc_higher_plus_one_3 <= 29'(s1_pc_dup_3[49:21] + 29'h1);
      last_stage_pc_higher_minus_one_3 <= 29'(s1_pc_dup_3[49:21] - 29'h1);
      last_stage_pc_middle_plus_one_3 <= 9'(_GEN_4 + 9'h1);
      last_stage_pc_middle_minus_one_3 <= 9'(_GEN_4 - 9'h1);
      io_out_s2_full_pred_3_fallThroughAddr_stashed_carry <= s1_read_resp_carry;
    end
    if (io_s2_fire_0) begin
      s3_ftb_entry_dup_0_isCall <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_isCall
          : s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_0_isCall : s2_ftbBank_dup_0_isCall;
      s3_ftb_entry_dup_0_isRet <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_isRet
          : s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_0_isRet : s2_ftbBank_dup_0_isRet;
      s3_ftb_entry_dup_0_isJalr <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_isJalr
          : s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_0_isJalr : s2_ftbBank_dup_0_isJalr;
      s3_ftb_entry_dup_0_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_valid
          : s2_close_ftb_req ? s2_fauftb_ftb_entry_dup_0_valid : s2_ftbBank_dup_0_valid;
      s3_ftb_entry_dup_0_brSlots_0_offset <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_offset
          : io_out_s2_full_pred_0_offsets_0_0;
      s3_ftb_entry_dup_0_brSlots_0_sharing <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_sharing
          : s2_close_ftb_req
              ? s2_fauftb_ftb_entry_dup_0_brSlots_0_sharing
              : s2_ftbBank_dup_0_brSlots_0_sharing;
      s3_ftb_entry_dup_0_brSlots_0_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_valid
          : s2_ftb_entry_dup_0_brSlots_0_valid;
      s3_ftb_entry_dup_0_brSlots_0_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_lower
          : s2_ftb_entry_dup_0_brSlots_0_lower;
      s3_ftb_entry_dup_0_brSlots_0_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_tarStat
          : s2_ftb_entry_dup_0_brSlots_0_tarStat;
      s3_ftb_entry_dup_0_tailSlot_offset <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_offset
          : s2_ftb_entry_dup_0_tailSlot_offset;
      s3_ftb_entry_dup_0_tailSlot_sharing <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_sharing
          : s2_ftb_entry_dup_0_tailSlot_sharing;
      s3_ftb_entry_dup_0_tailSlot_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_valid
          : s2_ftb_entry_dup_0_tailSlot_valid;
      s3_ftb_entry_dup_0_tailSlot_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_lower
          : s2_ftb_entry_dup_0_tailSlot_lower;
      s3_ftb_entry_dup_0_tailSlot_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_tarStat
          : s2_ftb_entry_dup_0_tailSlot_tarStat;
      s3_ftb_entry_dup_0_pftAddr <= real_s2_ftb_entry_pftAddr;
      s3_ftb_entry_dup_0_carry <= real_s2_ftb_entry_carry;
      s3_ftb_entry_dup_0_last_may_be_rvi_call <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_last_may_be_rvi_call
          : s2_close_ftb_req
              ? s2_fauftb_ftb_entry_dup_0_last_may_be_rvi_call
              : s2_ftbBank_dup_0_last_may_be_rvi_call;
      s3_ftb_entry_dup_0_strong_bias_0 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_0
          : s2_ftb_entry_dup_0_strong_bias_0;
      s3_ftb_entry_dup_0_strong_bias_1 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_1
          : s2_ftb_entry_dup_0_strong_bias_1;
      real_s3_fallThroughErr_dup_0 <= real_s2_fallThroughErr;
      s3_multi_hit_dup_0 <= s2_multi_hit_enable;
      last_stage_pc_higher_4 <=
        {s2_pc_dup_s2_pc_seg_0_value, s2_pc_dup_s2_pc_seg_1_value[11:9]};
      last_stage_pc_middle_4 <= s2_pc_dup_s2_pc_seg_1_value[8:1];
      last_stage_pc_higher_plus_one_4 <= 29'(_GEN_5 + 29'h1);
      last_stage_pc_higher_minus_one_4 <= 29'(_GEN_5 - 29'h1);
      last_stage_pc_middle_plus_one_4 <= 9'(_GEN_6 + 9'h1);
      last_stage_pc_middle_minus_one_4 <= 9'(_GEN_6 - 9'h1);
      io_out_last_stage_meta_r <=
        s2_multi_hit_enable
          ? {_ftbBank_io_read_multi_hits_bits, s2_multi_hit}
          : s2_ftb_meta;
    end
    if (io_s2_fire_1) begin
      s3_ftb_entry_dup_1_brSlots_0_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_valid
          : s2_ftb_entry_dup_1_brSlots_0_valid;
      s3_ftb_entry_dup_1_brSlots_0_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_lower
          : s2_ftb_entry_dup_1_brSlots_0_lower;
      s3_ftb_entry_dup_1_brSlots_0_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_tarStat
          : s2_ftb_entry_dup_1_brSlots_0_tarStat;
      s3_ftb_entry_dup_1_tailSlot_sharing <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_sharing
          : s2_ftb_entry_dup_1_tailSlot_sharing;
      s3_ftb_entry_dup_1_tailSlot_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_valid
          : s2_ftb_entry_dup_1_tailSlot_valid;
      s3_ftb_entry_dup_1_tailSlot_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_lower
          : s2_ftb_entry_dup_1_tailSlot_lower;
      s3_ftb_entry_dup_1_tailSlot_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_tarStat
          : s2_ftb_entry_dup_1_tailSlot_tarStat;
      s3_ftb_entry_dup_1_pftAddr <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_pftAddr
          : s2_ftb_entry_dup_1_pftAddr;
      s3_ftb_entry_dup_1_carry <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_carry
          : s2_ftb_entry_dup_1_carry;
      s3_ftb_entry_dup_1_strong_bias_0 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_0
          : s2_ftb_entry_dup_1_strong_bias_0;
      s3_ftb_entry_dup_1_strong_bias_1 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_1
          : s2_ftb_entry_dup_1_strong_bias_1;
      real_s3_fallThroughErr_dup_1 <= real_s2_fallThroughErr;
      s3_multi_hit_dup_1 <= s2_multi_hit_enable;
      last_stage_pc_higher_5 <=
        {s2_pc_dup_s2_pc_seg_0_value_1, s2_pc_dup_s2_pc_seg_1_value_1[11:9]};
      last_stage_pc_middle_5 <= s2_pc_dup_s2_pc_seg_1_value_1[8:1];
      last_stage_pc_higher_plus_one_5 <= 29'(_GEN_7 + 29'h1);
      last_stage_pc_higher_minus_one_5 <= 29'(_GEN_7 - 29'h1);
      last_stage_pc_middle_plus_one_5 <= 9'(_GEN_8 + 9'h1);
      last_stage_pc_middle_minus_one_5 <= 9'(_GEN_8 - 9'h1);
    end
    if (io_s2_fire_2) begin
      s3_ftb_entry_dup_2_isCall <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_isCall
          : s2_ftb_entry_dup_2_isCall;
      s3_ftb_entry_dup_2_isRet <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_isRet
          : s2_ftb_entry_dup_2_isRet;
      s3_ftb_entry_dup_2_isJalr <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_isJalr
          : s2_ftb_entry_dup_2_isJalr;
      s3_ftb_entry_dup_2_brSlots_0_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_valid
          : s2_ftb_entry_dup_2_brSlots_0_valid;
      s3_ftb_entry_dup_2_brSlots_0_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_lower
          : s2_ftb_entry_dup_2_brSlots_0_lower;
      s3_ftb_entry_dup_2_brSlots_0_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_tarStat
          : s2_ftb_entry_dup_2_brSlots_0_tarStat;
      s3_ftb_entry_dup_2_tailSlot_sharing <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_sharing
          : s2_ftb_entry_dup_2_tailSlot_sharing;
      s3_ftb_entry_dup_2_tailSlot_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_valid
          : s2_ftb_entry_dup_2_tailSlot_valid;
      s3_ftb_entry_dup_2_tailSlot_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_lower
          : s2_ftb_entry_dup_2_tailSlot_lower;
      s3_ftb_entry_dup_2_tailSlot_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_tarStat
          : s2_ftb_entry_dup_2_tailSlot_tarStat;
      s3_ftb_entry_dup_2_pftAddr <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_pftAddr
          : s2_ftb_entry_dup_2_pftAddr;
      s3_ftb_entry_dup_2_carry <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_carry
          : s2_ftb_entry_dup_2_carry;
      s3_ftb_entry_dup_2_strong_bias_0 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_0
          : s2_ftb_entry_dup_2_strong_bias_0;
      s3_ftb_entry_dup_2_strong_bias_1 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_1
          : s2_ftb_entry_dup_2_strong_bias_1;
      real_s3_fallThroughErr_dup_2 <= real_s2_fallThroughErr;
      s3_multi_hit_dup_2 <= s2_multi_hit_enable;
      last_stage_pc_higher_6 <=
        {s2_pc_dup_s2_pc_seg_0_value_2, s2_pc_dup_s2_pc_seg_1_value_2[11:9]};
      last_stage_pc_middle_6 <= s2_pc_dup_s2_pc_seg_1_value_2[8:1];
      last_stage_pc_higher_plus_one_6 <= 29'(_GEN_9 + 29'h1);
      last_stage_pc_higher_minus_one_6 <= 29'(_GEN_9 - 29'h1);
      last_stage_pc_middle_plus_one_6 <= 9'(_GEN_10 + 9'h1);
      last_stage_pc_middle_minus_one_6 <= 9'(_GEN_10 - 9'h1);
    end
    if (io_s2_fire_3) begin
      s3_ftb_entry_dup_3_brSlots_0_offset <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_offset
          : io_out_s2_full_pred_3_offsets_0_0;
      s3_ftb_entry_dup_3_brSlots_0_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_valid
          : s2_ftb_entry_dup_3_brSlots_0_valid;
      s3_ftb_entry_dup_3_brSlots_0_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_lower
          : s2_ftb_entry_dup_3_brSlots_0_lower;
      s3_ftb_entry_dup_3_brSlots_0_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_brSlots_0_tarStat
          : s2_ftb_entry_dup_3_brSlots_0_tarStat;
      s3_ftb_entry_dup_3_tailSlot_offset <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_offset
          : s2_ftb_entry_dup_3_tailSlot_offset;
      s3_ftb_entry_dup_3_tailSlot_sharing <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_sharing
          : s2_ftb_entry_dup_3_tailSlot_sharing;
      s3_ftb_entry_dup_3_tailSlot_valid <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_valid
          : s2_ftb_entry_dup_3_tailSlot_valid;
      s3_ftb_entry_dup_3_tailSlot_lower <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_lower
          : s2_ftb_entry_dup_3_tailSlot_lower;
      s3_ftb_entry_dup_3_tailSlot_tarStat <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_tailSlot_tarStat
          : s2_ftb_entry_dup_3_tailSlot_tarStat;
      s3_ftb_entry_dup_3_pftAddr <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_pftAddr
          : s2_ftb_entry_dup_3_pftAddr;
      s3_ftb_entry_dup_3_carry <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_carry
          : s2_ftb_entry_dup_3_carry;
      s3_ftb_entry_dup_3_strong_bias_0 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_0
          : s2_ftb_entry_dup_3_strong_bias_0;
      s3_ftb_entry_dup_3_strong_bias_1 <=
        s2_multi_hit_enable
          ? _ftbBank_io_read_multi_entry_strong_bias_1
          : s2_ftb_entry_dup_3_strong_bias_1;
      real_s3_fallThroughErr_dup_3 <= real_s2_fallThroughErr;
      s3_multi_hit_dup_3 <= s2_multi_hit_enable;
      last_stage_pc_higher_7 <=
        {s2_pc_dup_s2_pc_seg_0_value_3, s2_pc_dup_s2_pc_seg_1_value_3[11:9]};
      last_stage_pc_middle_7 <= s2_pc_dup_s2_pc_seg_1_value_3[8:1];
      last_stage_pc_higher_plus_one_7 <= 29'(_GEN_11 + 29'h1);
      last_stage_pc_higher_minus_one_7 <= 29'(_GEN_11 - 29'h1);
      last_stage_pc_middle_plus_one_7 <= 9'(_GEN_12 + 9'h1);
      last_stage_pc_middle_minus_one_7 <= 9'(_GEN_12 - 9'h1);
    end
    if (io_update_valid) begin
      update_r_ftb_entry_isCall <= io_update_bits_ftb_entry_isCall;
      update_r_ftb_entry_isRet <= io_update_bits_ftb_entry_isRet;
      update_r_ftb_entry_isJalr <= io_update_bits_ftb_entry_isJalr;
      update_r_ftb_entry_valid <= io_update_bits_ftb_entry_valid;
      update_r_ftb_entry_brSlots_0_offset <= io_update_bits_ftb_entry_brSlots_0_offset;
      update_r_ftb_entry_brSlots_0_sharing <= io_update_bits_ftb_entry_brSlots_0_sharing;
      update_r_ftb_entry_brSlots_0_valid <= io_update_bits_ftb_entry_brSlots_0_valid;
      update_r_ftb_entry_brSlots_0_lower <= io_update_bits_ftb_entry_brSlots_0_lower;
      update_r_ftb_entry_brSlots_0_tarStat <= io_update_bits_ftb_entry_brSlots_0_tarStat;
      update_r_ftb_entry_tailSlot_offset <= io_update_bits_ftb_entry_tailSlot_offset;
      update_r_ftb_entry_tailSlot_sharing <= io_update_bits_ftb_entry_tailSlot_sharing;
      update_r_ftb_entry_tailSlot_valid <= io_update_bits_ftb_entry_tailSlot_valid;
      update_r_ftb_entry_tailSlot_lower <= io_update_bits_ftb_entry_tailSlot_lower;
      update_r_ftb_entry_tailSlot_tarStat <= io_update_bits_ftb_entry_tailSlot_tarStat;
      update_r_ftb_entry_pftAddr <= io_update_bits_ftb_entry_pftAddr;
      update_r_ftb_entry_carry <= io_update_bits_ftb_entry_carry;
      update_r_ftb_entry_last_may_be_rvi_call <=
        io_update_bits_ftb_entry_last_may_be_rvi_call;
      update_r_ftb_entry_strong_bias_0 <= io_update_bits_ftb_entry_strong_bias_0;
      update_r_ftb_entry_strong_bias_1 <= io_update_bits_ftb_entry_strong_bias_1;
      update_r_false_hit <= io_update_bits_false_hit;
      update_r_old_entry <= io_update_bits_old_entry;
    end
    if (io_update_valid & ~io_update_bits_old_entry)
      update_meta_r <= io_update_bits_meta;
    io_s1_ready_REG <= update_need_read;
    ftbBank_io_update_write_way_REG <= _ftbBank_io_update_hits_bits;
    ftbBank_io_update_write_alloc_REG <= ~_ftbBank_io_update_hits_valid;
    io_perf_0_value_REG <= update_valid & update_meta_r[0];
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= update_valid & ~(update_meta_r[0]);
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
  end // always @(posedge)
  wire         needReopen =
    s0_close_ftb_req & (update_valid & update_r_false_hit | io_redirectFromIFU);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      s2_pc_dup_s2_pc_seg_0_value <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_1 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_1 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_1 <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_2 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_2 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_2 <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_3 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_3 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_3 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_1 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_1 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_1 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_2 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_2 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_2 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_3 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_3 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_3 <= 12'h0;
      s0_close_ftb_req <= 1'h0;
      s1_close_ftb_req <= 1'h0;
      s2_close_ftb_req <= 1'h0;
      s2_ftb_hit_dup_0 <= 1'h0;
      s2_ftb_hit_dup_1 <= 1'h0;
      s2_ftb_hit_dup_2 <= 1'h0;
      s2_ftb_hit_dup_3 <= 1'h0;
      s3_hit_dup_0 <= 1'h0;
      s3_hit_dup_1 <= 1'h0;
      s3_hit_dup_2 <= 1'h0;
      s3_hit_dup_3 <= 1'h0;
      fauftb_ftb_entry_consistent_counter <= 9'h0;
      update_valid <= 1'h0;
    end
    else begin
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_0 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_0_value <= s1_pc_dup_0[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_1_value <= s1_pc_dup_0[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_2_value <= s1_pc_dup_0[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_0 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_0_value_1 <= s1_pc_dup_1[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_1 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_1_value_1 <= s1_pc_dup_1[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_2 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_2_value_1 <= s1_pc_dup_1[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_0 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_0_value_2 <= s1_pc_dup_2[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_1 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_1_value_2 <= s1_pc_dup_2[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_2 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_2_value_2 <= s1_pc_dup_2[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_0 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_0_value_3 <= s1_pc_dup_3[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_1 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_1_value_3 <= s1_pc_dup_3[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_2 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_2_value_3 <= s1_pc_dup_3[11:0];
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_0 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_0_value <= s2_pc_dup_s2_pc_seg_0_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_1_value <= s2_pc_dup_s2_pc_seg_1_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_2_value <= s2_pc_dup_s2_pc_seg_2_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_0 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_0_value_1 <= s2_pc_dup_s2_pc_seg_0_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_1 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_1_value_1 <= s2_pc_dup_s2_pc_seg_1_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_2 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_2_value_1 <= s2_pc_dup_s2_pc_seg_2_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_0 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_0_value_2 <= s2_pc_dup_s2_pc_seg_0_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_1 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_1_value_2 <= s2_pc_dup_s2_pc_seg_1_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_2 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_2_value_2 <= s2_pc_dup_s2_pc_seg_2_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_0 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_0_value_3 <= s2_pc_dup_s2_pc_seg_0_value_3;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_1 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_1_value_3 <= s2_pc_dup_s2_pc_seg_1_value_3;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_2 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_2_value_3 <= s2_pc_dup_s2_pc_seg_2_value_3;
      s0_close_ftb_req <=
        ~needReopen
        & (fauftb_ftb_entry_consistent_counter > 9'h1F3 & io_s0_fire_0
           | s0_close_ftb_req);
      if (io_s0_fire_0)
        s1_close_ftb_req <= s0_close_ftb_req;
      if (io_s1_fire_0) begin
        s2_close_ftb_req <= s1_close_ftb_req;
        s2_ftb_hit_dup_0 <= s1_hit;
      end
      if (io_s1_fire_1)
        s2_ftb_hit_dup_1 <= s1_hit;
      if (io_s1_fire_2)
        s2_ftb_hit_dup_2 <= s1_hit;
      if (io_s1_fire_3)
        s2_ftb_hit_dup_3 <= s1_hit;
      if (io_s2_fire_0)
        s3_hit_dup_0 <= s2_multi_hit_enable ? s2_multi_hit : s2_hit_dup_0;
      if (io_s2_fire_1)
        s3_hit_dup_1 <= s2_multi_hit_enable ? s2_multi_hit : s2_hit_dup_1;
      if (io_s2_fire_2)
        s3_hit_dup_2 <= s2_multi_hit_enable ? s2_multi_hit : s2_hit_dup_2;
      if (io_s2_fire_3)
        s3_hit_dup_3 <= s2_multi_hit_enable ? s2_multi_hit : s2_hit_dup_3;
      if (needReopen)
        fauftb_ftb_entry_consistent_counter <= 9'h0;
      else if (io_s2_fire_0 & s2_fauftb_ftb_entry_hit_dup_0 & s2_ftb_hit_dup_0) begin
        if (s2_fauftb_ftb_entry_dup_0_valid == s2_ftbBank_dup_0_valid
            & s2_fauftb_ftb_entry_dup_0_brSlots_0_offset == s2_ftbBank_dup_0_brSlots_0_offset
            & s2_fauftb_ftb_entry_dup_0_brSlots_0_lower == s2_ftbBank_dup_0_brSlots_0_lower
            & s2_fauftb_ftb_entry_dup_0_brSlots_0_tarStat == s2_ftbBank_dup_0_brSlots_0_tarStat
            & s2_fauftb_ftb_entry_dup_0_brSlots_0_sharing == s2_ftbBank_dup_0_brSlots_0_sharing
            & s2_fauftb_ftb_entry_dup_0_brSlots_0_valid == s2_ftbBank_dup_0_brSlots_0_valid
            & s2_fauftb_ftb_entry_dup_0_tailSlot_offset == s2_ftbBank_dup_0_tailSlot_offset
            & s2_fauftb_ftb_entry_dup_0_tailSlot_lower == s2_ftbBank_dup_0_tailSlot_lower
            & s2_fauftb_ftb_entry_dup_0_tailSlot_tarStat == s2_ftbBank_dup_0_tailSlot_tarStat
            & s2_fauftb_ftb_entry_dup_0_tailSlot_sharing == s2_ftbBank_dup_0_tailSlot_sharing
            & s2_fauftb_ftb_entry_dup_0_tailSlot_valid == s2_ftbBank_dup_0_tailSlot_valid
            & s2_fauftb_ftb_entry_dup_0_pftAddr == s2_ftbBank_dup_0_pftAddr
            & s2_fauftb_ftb_entry_dup_0_carry == s2_ftbBank_dup_0_carry
            & s2_fauftb_ftb_entry_dup_0_isCall == s2_ftbBank_dup_0_isCall
            & s2_fauftb_ftb_entry_dup_0_isRet == s2_ftbBank_dup_0_isRet
            & s2_fauftb_ftb_entry_dup_0_isJalr == s2_ftbBank_dup_0_isJalr
            & s2_fauftb_ftb_entry_dup_0_last_may_be_rvi_call == s2_ftbBank_dup_0_last_may_be_rvi_call
            & s2_fauftb_ftb_entry_dup_0_strong_bias_0 == s2_ftbBank_dup_0_strong_bias_0
            & s2_fauftb_ftb_entry_dup_0_strong_bias_1 == s2_ftbBank_dup_0_strong_bias_1)
          fauftb_ftb_entry_consistent_counter <=
            9'(fauftb_ftb_entry_consistent_counter + 9'h1);
        else
          fauftb_ftb_entry_consistent_counter <= 9'h0;
      end
      else if (io_s2_fire_0 & ~s2_fauftb_ftb_entry_hit_dup_0 & s2_ftb_hit_dup_0)
        fauftb_ftb_entry_consistent_counter <= 9'h0;
      update_valid <= io_update_valid;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:107];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h6C; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_pc_dup_0 = {_RANDOM[7'h0], _RANDOM[7'h1][17:0]};
        s1_pc_dup_1 = {_RANDOM[7'h1][31:18], _RANDOM[7'h2], _RANDOM[7'h3][3:0]};
        s1_pc_dup_2 = {_RANDOM[7'h3][31:4], _RANDOM[7'h4][21:0]};
        s1_pc_dup_3 = {_RANDOM[7'h4][31:22], _RANDOM[7'h5], _RANDOM[7'h6][7:0]};
        s2_pc_dup_s2_pc_seg_0_value = {_RANDOM[7'h6][31:8], _RANDOM[7'h7][1:0]};
        s2_pc_dup_s2_pc_seg_1_value = _RANDOM[7'h7][13:2];
        s2_pc_dup_s2_pc_seg_2_value = _RANDOM[7'h7][25:14];
        s2_pc_dup_s2_pc_seg_0_value_1 = {_RANDOM[7'h7][31:26], _RANDOM[7'h8][19:0]};
        s2_pc_dup_s2_pc_seg_1_value_1 = _RANDOM[7'h8][31:20];
        s2_pc_dup_s2_pc_seg_2_value_1 = _RANDOM[7'h9][11:0];
        s2_pc_dup_s2_pc_seg_0_value_2 = {_RANDOM[7'h9][31:12], _RANDOM[7'hA][5:0]};
        s2_pc_dup_s2_pc_seg_1_value_2 = _RANDOM[7'hA][17:6];
        s2_pc_dup_s2_pc_seg_2_value_2 = _RANDOM[7'hA][29:18];
        s2_pc_dup_s2_pc_seg_0_value_3 = {_RANDOM[7'hA][31:30], _RANDOM[7'hB][23:0]};
        s2_pc_dup_s2_pc_seg_1_value_3 = {_RANDOM[7'hB][31:24], _RANDOM[7'hC][3:0]};
        s2_pc_dup_s2_pc_seg_2_value_3 = _RANDOM[7'hC][15:4];
        s3_pc_dup_s3_pc_seg_0_value = {_RANDOM[7'hC][31:16], _RANDOM[7'hD][9:0]};
        s3_pc_dup_s3_pc_seg_1_value = _RANDOM[7'hD][21:10];
        s3_pc_dup_s3_pc_seg_2_value = {_RANDOM[7'hD][31:22], _RANDOM[7'hE][1:0]};
        s3_pc_dup_s3_pc_seg_0_value_1 = _RANDOM[7'hE][27:2];
        s3_pc_dup_s3_pc_seg_1_value_1 = {_RANDOM[7'hE][31:28], _RANDOM[7'hF][7:0]};
        s3_pc_dup_s3_pc_seg_2_value_1 = _RANDOM[7'hF][19:8];
        s3_pc_dup_s3_pc_seg_0_value_2 = {_RANDOM[7'hF][31:20], _RANDOM[7'h10][13:0]};
        s3_pc_dup_s3_pc_seg_1_value_2 = _RANDOM[7'h10][25:14];
        s3_pc_dup_s3_pc_seg_2_value_2 = {_RANDOM[7'h10][31:26], _RANDOM[7'h11][5:0]};
        s3_pc_dup_s3_pc_seg_0_value_3 = _RANDOM[7'h11][31:6];
        s3_pc_dup_s3_pc_seg_1_value_3 = _RANDOM[7'h12][11:0];
        s3_pc_dup_s3_pc_seg_2_value_3 = _RANDOM[7'h12][23:12];
        REG = _RANDOM[7'h12][24];
        REG_1 = _RANDOM[7'h12][25];
        s0_close_ftb_req = _RANDOM[7'h12][26];
        s1_close_ftb_req = _RANDOM[7'h12][27];
        s2_close_ftb_req = _RANDOM[7'h12][28];
        s2_fauftb_ftb_entry_dup_0_isCall = _RANDOM[7'h12][29];
        s2_fauftb_ftb_entry_dup_0_isRet = _RANDOM[7'h12][30];
        s2_fauftb_ftb_entry_dup_0_isJalr = _RANDOM[7'h12][31];
        s2_fauftb_ftb_entry_dup_0_valid = _RANDOM[7'h13][0];
        s2_fauftb_ftb_entry_dup_0_brSlots_0_offset = _RANDOM[7'h13][4:1];
        s2_fauftb_ftb_entry_dup_0_brSlots_0_sharing = _RANDOM[7'h13][5];
        s2_fauftb_ftb_entry_dup_0_brSlots_0_valid = _RANDOM[7'h13][6];
        s2_fauftb_ftb_entry_dup_0_brSlots_0_lower = _RANDOM[7'h13][18:7];
        s2_fauftb_ftb_entry_dup_0_brSlots_0_tarStat = _RANDOM[7'h13][20:19];
        s2_fauftb_ftb_entry_dup_0_tailSlot_offset = _RANDOM[7'h13][24:21];
        s2_fauftb_ftb_entry_dup_0_tailSlot_sharing = _RANDOM[7'h13][25];
        s2_fauftb_ftb_entry_dup_0_tailSlot_valid = _RANDOM[7'h13][26];
        s2_fauftb_ftb_entry_dup_0_tailSlot_lower =
          {_RANDOM[7'h13][31:27], _RANDOM[7'h14][14:0]};
        s2_fauftb_ftb_entry_dup_0_tailSlot_tarStat = _RANDOM[7'h14][16:15];
        s2_fauftb_ftb_entry_dup_0_pftAddr = _RANDOM[7'h14][20:17];
        s2_fauftb_ftb_entry_dup_0_carry = _RANDOM[7'h14][21];
        s2_fauftb_ftb_entry_dup_0_last_may_be_rvi_call = _RANDOM[7'h14][22];
        s2_fauftb_ftb_entry_dup_0_strong_bias_0 = _RANDOM[7'h14][23];
        s2_fauftb_ftb_entry_dup_0_strong_bias_1 = _RANDOM[7'h14][24];
        s2_fauftb_ftb_entry_dup_1_brSlots_0_offset =
          {_RANDOM[7'h14][31:29], _RANDOM[7'h15][0]};
        s2_fauftb_ftb_entry_dup_1_brSlots_0_valid = _RANDOM[7'h15][2];
        s2_fauftb_ftb_entry_dup_1_brSlots_0_lower = _RANDOM[7'h15][14:3];
        s2_fauftb_ftb_entry_dup_1_brSlots_0_tarStat = _RANDOM[7'h15][16:15];
        s2_fauftb_ftb_entry_dup_1_tailSlot_offset = _RANDOM[7'h15][20:17];
        s2_fauftb_ftb_entry_dup_1_tailSlot_sharing = _RANDOM[7'h15][21];
        s2_fauftb_ftb_entry_dup_1_tailSlot_valid = _RANDOM[7'h15][22];
        s2_fauftb_ftb_entry_dup_1_tailSlot_lower =
          {_RANDOM[7'h15][31:23], _RANDOM[7'h16][10:0]};
        s2_fauftb_ftb_entry_dup_1_tailSlot_tarStat = _RANDOM[7'h16][12:11];
        s2_fauftb_ftb_entry_dup_1_pftAddr = _RANDOM[7'h16][16:13];
        s2_fauftb_ftb_entry_dup_1_carry = _RANDOM[7'h16][17];
        s2_fauftb_ftb_entry_dup_1_strong_bias_0 = _RANDOM[7'h16][19];
        s2_fauftb_ftb_entry_dup_1_strong_bias_1 = _RANDOM[7'h16][20];
        s2_fauftb_ftb_entry_dup_2_isCall = _RANDOM[7'h16][21];
        s2_fauftb_ftb_entry_dup_2_isRet = _RANDOM[7'h16][22];
        s2_fauftb_ftb_entry_dup_2_isJalr = _RANDOM[7'h16][23];
        s2_fauftb_ftb_entry_dup_2_brSlots_0_offset = _RANDOM[7'h16][28:25];
        s2_fauftb_ftb_entry_dup_2_brSlots_0_valid = _RANDOM[7'h16][30];
        s2_fauftb_ftb_entry_dup_2_brSlots_0_lower =
          {_RANDOM[7'h16][31], _RANDOM[7'h17][10:0]};
        s2_fauftb_ftb_entry_dup_2_brSlots_0_tarStat = _RANDOM[7'h17][12:11];
        s2_fauftb_ftb_entry_dup_2_tailSlot_offset = _RANDOM[7'h17][16:13];
        s2_fauftb_ftb_entry_dup_2_tailSlot_sharing = _RANDOM[7'h17][17];
        s2_fauftb_ftb_entry_dup_2_tailSlot_valid = _RANDOM[7'h17][18];
        s2_fauftb_ftb_entry_dup_2_tailSlot_lower =
          {_RANDOM[7'h17][31:19], _RANDOM[7'h18][6:0]};
        s2_fauftb_ftb_entry_dup_2_tailSlot_tarStat = _RANDOM[7'h18][8:7];
        s2_fauftb_ftb_entry_dup_2_pftAddr = _RANDOM[7'h18][12:9];
        s2_fauftb_ftb_entry_dup_2_carry = _RANDOM[7'h18][13];
        s2_fauftb_ftb_entry_dup_2_last_may_be_rvi_call = _RANDOM[7'h18][14];
        s2_fauftb_ftb_entry_dup_2_strong_bias_0 = _RANDOM[7'h18][15];
        s2_fauftb_ftb_entry_dup_2_strong_bias_1 = _RANDOM[7'h18][16];
        s2_fauftb_ftb_entry_dup_3_brSlots_0_offset = _RANDOM[7'h18][24:21];
        s2_fauftb_ftb_entry_dup_3_brSlots_0_valid = _RANDOM[7'h18][26];
        s2_fauftb_ftb_entry_dup_3_brSlots_0_lower =
          {_RANDOM[7'h18][31:27], _RANDOM[7'h19][6:0]};
        s2_fauftb_ftb_entry_dup_3_brSlots_0_tarStat = _RANDOM[7'h19][8:7];
        s2_fauftb_ftb_entry_dup_3_tailSlot_offset = _RANDOM[7'h19][12:9];
        s2_fauftb_ftb_entry_dup_3_tailSlot_sharing = _RANDOM[7'h19][13];
        s2_fauftb_ftb_entry_dup_3_tailSlot_valid = _RANDOM[7'h19][14];
        s2_fauftb_ftb_entry_dup_3_tailSlot_lower =
          {_RANDOM[7'h19][31:15], _RANDOM[7'h1A][2:0]};
        s2_fauftb_ftb_entry_dup_3_tailSlot_tarStat = _RANDOM[7'h1A][4:3];
        s2_fauftb_ftb_entry_dup_3_pftAddr = _RANDOM[7'h1A][8:5];
        s2_fauftb_ftb_entry_dup_3_carry = _RANDOM[7'h1A][9];
        s2_fauftb_ftb_entry_dup_3_strong_bias_0 = _RANDOM[7'h1A][11];
        s2_fauftb_ftb_entry_dup_3_strong_bias_1 = _RANDOM[7'h1A][12];
        s2_fauftb_ftb_entry_hit_dup_0 = _RANDOM[7'h1A][13];
        s2_fauftb_ftb_entry_hit_dup_1 = _RANDOM[7'h1A][14];
        s2_fauftb_ftb_entry_hit_dup_2 = _RANDOM[7'h1A][15];
        s2_fauftb_ftb_entry_hit_dup_3 = _RANDOM[7'h1A][16];
        s2_ftbBank_dup_0_isCall = _RANDOM[7'h1A][18];
        s2_ftbBank_dup_0_isRet = _RANDOM[7'h1A][19];
        s2_ftbBank_dup_0_isJalr = _RANDOM[7'h1A][20];
        s2_ftbBank_dup_0_valid = _RANDOM[7'h1A][21];
        s2_ftbBank_dup_0_brSlots_0_offset = _RANDOM[7'h1A][25:22];
        s2_ftbBank_dup_0_brSlots_0_sharing = _RANDOM[7'h1A][26];
        s2_ftbBank_dup_0_brSlots_0_valid = _RANDOM[7'h1A][27];
        s2_ftbBank_dup_0_brSlots_0_lower = {_RANDOM[7'h1A][31:28], _RANDOM[7'h1B][7:0]};
        s2_ftbBank_dup_0_brSlots_0_tarStat = _RANDOM[7'h1B][9:8];
        s2_ftbBank_dup_0_tailSlot_offset = _RANDOM[7'h1B][13:10];
        s2_ftbBank_dup_0_tailSlot_sharing = _RANDOM[7'h1B][14];
        s2_ftbBank_dup_0_tailSlot_valid = _RANDOM[7'h1B][15];
        s2_ftbBank_dup_0_tailSlot_lower = {_RANDOM[7'h1B][31:16], _RANDOM[7'h1C][3:0]};
        s2_ftbBank_dup_0_tailSlot_tarStat = _RANDOM[7'h1C][5:4];
        s2_ftbBank_dup_0_pftAddr = _RANDOM[7'h1C][9:6];
        s2_ftbBank_dup_0_carry = _RANDOM[7'h1C][10];
        s2_ftbBank_dup_0_last_may_be_rvi_call = _RANDOM[7'h1C][11];
        s2_ftbBank_dup_0_strong_bias_0 = _RANDOM[7'h1C][12];
        s2_ftbBank_dup_0_strong_bias_1 = _RANDOM[7'h1C][13];
        s2_ftbBank_dup_1_brSlots_0_offset = _RANDOM[7'h1C][21:18];
        s2_ftbBank_dup_1_brSlots_0_valid = _RANDOM[7'h1C][23];
        s2_ftbBank_dup_1_brSlots_0_lower = {_RANDOM[7'h1C][31:24], _RANDOM[7'h1D][3:0]};
        s2_ftbBank_dup_1_brSlots_0_tarStat = _RANDOM[7'h1D][5:4];
        s2_ftbBank_dup_1_tailSlot_offset = _RANDOM[7'h1D][9:6];
        s2_ftbBank_dup_1_tailSlot_sharing = _RANDOM[7'h1D][10];
        s2_ftbBank_dup_1_tailSlot_valid = _RANDOM[7'h1D][11];
        s2_ftbBank_dup_1_tailSlot_lower = _RANDOM[7'h1D][31:12];
        s2_ftbBank_dup_1_tailSlot_tarStat = _RANDOM[7'h1E][1:0];
        s2_ftbBank_dup_1_pftAddr = _RANDOM[7'h1E][5:2];
        s2_ftbBank_dup_1_carry = _RANDOM[7'h1E][6];
        s2_ftbBank_dup_1_strong_bias_0 = _RANDOM[7'h1E][8];
        s2_ftbBank_dup_1_strong_bias_1 = _RANDOM[7'h1E][9];
        s2_ftbBank_dup_2_isCall = _RANDOM[7'h1E][10];
        s2_ftbBank_dup_2_isRet = _RANDOM[7'h1E][11];
        s2_ftbBank_dup_2_isJalr = _RANDOM[7'h1E][12];
        s2_ftbBank_dup_2_brSlots_0_offset = _RANDOM[7'h1E][17:14];
        s2_ftbBank_dup_2_brSlots_0_valid = _RANDOM[7'h1E][19];
        s2_ftbBank_dup_2_brSlots_0_lower = _RANDOM[7'h1E][31:20];
        s2_ftbBank_dup_2_brSlots_0_tarStat = _RANDOM[7'h1F][1:0];
        s2_ftbBank_dup_2_tailSlot_offset = _RANDOM[7'h1F][5:2];
        s2_ftbBank_dup_2_tailSlot_sharing = _RANDOM[7'h1F][6];
        s2_ftbBank_dup_2_tailSlot_valid = _RANDOM[7'h1F][7];
        s2_ftbBank_dup_2_tailSlot_lower = _RANDOM[7'h1F][27:8];
        s2_ftbBank_dup_2_tailSlot_tarStat = _RANDOM[7'h1F][29:28];
        s2_ftbBank_dup_2_pftAddr = {_RANDOM[7'h1F][31:30], _RANDOM[7'h20][1:0]};
        s2_ftbBank_dup_2_carry = _RANDOM[7'h20][2];
        s2_ftbBank_dup_2_last_may_be_rvi_call = _RANDOM[7'h20][3];
        s2_ftbBank_dup_2_strong_bias_0 = _RANDOM[7'h20][4];
        s2_ftbBank_dup_2_strong_bias_1 = _RANDOM[7'h20][5];
        s2_ftbBank_dup_3_brSlots_0_offset = _RANDOM[7'h20][13:10];
        s2_ftbBank_dup_3_brSlots_0_valid = _RANDOM[7'h20][15];
        s2_ftbBank_dup_3_brSlots_0_lower = _RANDOM[7'h20][27:16];
        s2_ftbBank_dup_3_brSlots_0_tarStat = _RANDOM[7'h20][29:28];
        s2_ftbBank_dup_3_tailSlot_offset = {_RANDOM[7'h20][31:30], _RANDOM[7'h21][1:0]};
        s2_ftbBank_dup_3_tailSlot_sharing = _RANDOM[7'h21][2];
        s2_ftbBank_dup_3_tailSlot_valid = _RANDOM[7'h21][3];
        s2_ftbBank_dup_3_tailSlot_lower = _RANDOM[7'h21][23:4];
        s2_ftbBank_dup_3_tailSlot_tarStat = _RANDOM[7'h21][25:24];
        s2_ftbBank_dup_3_pftAddr = _RANDOM[7'h21][29:26];
        s2_ftbBank_dup_3_carry = _RANDOM[7'h21][30];
        s2_ftbBank_dup_3_strong_bias_0 = _RANDOM[7'h22][0];
        s2_ftbBank_dup_3_strong_bias_1 = _RANDOM[7'h22][1];
        s3_ftb_entry_dup_0_isCall = _RANDOM[7'h22][2];
        s3_ftb_entry_dup_0_isRet = _RANDOM[7'h22][3];
        s3_ftb_entry_dup_0_isJalr = _RANDOM[7'h22][4];
        s3_ftb_entry_dup_0_valid = _RANDOM[7'h22][5];
        s3_ftb_entry_dup_0_brSlots_0_offset = _RANDOM[7'h22][9:6];
        s3_ftb_entry_dup_0_brSlots_0_sharing = _RANDOM[7'h22][10];
        s3_ftb_entry_dup_0_brSlots_0_valid = _RANDOM[7'h22][11];
        s3_ftb_entry_dup_0_brSlots_0_lower = _RANDOM[7'h22][23:12];
        s3_ftb_entry_dup_0_brSlots_0_tarStat = _RANDOM[7'h22][25:24];
        s3_ftb_entry_dup_0_tailSlot_offset = _RANDOM[7'h22][29:26];
        s3_ftb_entry_dup_0_tailSlot_sharing = _RANDOM[7'h22][30];
        s3_ftb_entry_dup_0_tailSlot_valid = _RANDOM[7'h22][31];
        s3_ftb_entry_dup_0_tailSlot_lower = _RANDOM[7'h23][19:0];
        s3_ftb_entry_dup_0_tailSlot_tarStat = _RANDOM[7'h23][21:20];
        s3_ftb_entry_dup_0_pftAddr = _RANDOM[7'h23][25:22];
        s3_ftb_entry_dup_0_carry = _RANDOM[7'h23][26];
        s3_ftb_entry_dup_0_last_may_be_rvi_call = _RANDOM[7'h23][27];
        s3_ftb_entry_dup_0_strong_bias_0 = _RANDOM[7'h23][28];
        s3_ftb_entry_dup_0_strong_bias_1 = _RANDOM[7'h23][29];
        s3_ftb_entry_dup_1_brSlots_0_valid = _RANDOM[7'h24][7];
        s3_ftb_entry_dup_1_brSlots_0_lower = _RANDOM[7'h24][19:8];
        s3_ftb_entry_dup_1_brSlots_0_tarStat = _RANDOM[7'h24][21:20];
        s3_ftb_entry_dup_1_tailSlot_sharing = _RANDOM[7'h24][26];
        s3_ftb_entry_dup_1_tailSlot_valid = _RANDOM[7'h24][27];
        s3_ftb_entry_dup_1_tailSlot_lower = {_RANDOM[7'h24][31:28], _RANDOM[7'h25][15:0]};
        s3_ftb_entry_dup_1_tailSlot_tarStat = _RANDOM[7'h25][17:16];
        s3_ftb_entry_dup_1_pftAddr = _RANDOM[7'h25][21:18];
        s3_ftb_entry_dup_1_carry = _RANDOM[7'h25][22];
        s3_ftb_entry_dup_1_strong_bias_0 = _RANDOM[7'h25][24];
        s3_ftb_entry_dup_1_strong_bias_1 = _RANDOM[7'h25][25];
        s3_ftb_entry_dup_2_isCall = _RANDOM[7'h25][26];
        s3_ftb_entry_dup_2_isRet = _RANDOM[7'h25][27];
        s3_ftb_entry_dup_2_isJalr = _RANDOM[7'h25][28];
        s3_ftb_entry_dup_2_brSlots_0_valid = _RANDOM[7'h26][3];
        s3_ftb_entry_dup_2_brSlots_0_lower = _RANDOM[7'h26][15:4];
        s3_ftb_entry_dup_2_brSlots_0_tarStat = _RANDOM[7'h26][17:16];
        s3_ftb_entry_dup_2_tailSlot_sharing = _RANDOM[7'h26][22];
        s3_ftb_entry_dup_2_tailSlot_valid = _RANDOM[7'h26][23];
        s3_ftb_entry_dup_2_tailSlot_lower = {_RANDOM[7'h26][31:24], _RANDOM[7'h27][11:0]};
        s3_ftb_entry_dup_2_tailSlot_tarStat = _RANDOM[7'h27][13:12];
        s3_ftb_entry_dup_2_pftAddr = _RANDOM[7'h27][17:14];
        s3_ftb_entry_dup_2_carry = _RANDOM[7'h27][18];
        s3_ftb_entry_dup_2_strong_bias_0 = _RANDOM[7'h27][20];
        s3_ftb_entry_dup_2_strong_bias_1 = _RANDOM[7'h27][21];
        s3_ftb_entry_dup_3_brSlots_0_offset = _RANDOM[7'h27][29:26];
        s3_ftb_entry_dup_3_brSlots_0_valid = _RANDOM[7'h27][31];
        s3_ftb_entry_dup_3_brSlots_0_lower = _RANDOM[7'h28][11:0];
        s3_ftb_entry_dup_3_brSlots_0_tarStat = _RANDOM[7'h28][13:12];
        s3_ftb_entry_dup_3_tailSlot_offset = _RANDOM[7'h28][17:14];
        s3_ftb_entry_dup_3_tailSlot_sharing = _RANDOM[7'h28][18];
        s3_ftb_entry_dup_3_tailSlot_valid = _RANDOM[7'h28][19];
        s3_ftb_entry_dup_3_tailSlot_lower = {_RANDOM[7'h28][31:20], _RANDOM[7'h29][7:0]};
        s3_ftb_entry_dup_3_tailSlot_tarStat = _RANDOM[7'h29][9:8];
        s3_ftb_entry_dup_3_pftAddr = _RANDOM[7'h29][13:10];
        s3_ftb_entry_dup_3_carry = _RANDOM[7'h29][14];
        s3_ftb_entry_dup_3_strong_bias_0 = _RANDOM[7'h29][16];
        s3_ftb_entry_dup_3_strong_bias_1 = _RANDOM[7'h29][17];
        real_s3_fallThroughErr_dup_0 = _RANDOM[7'h29][18];
        real_s3_fallThroughErr_dup_1 = _RANDOM[7'h29][19];
        real_s3_fallThroughErr_dup_2 = _RANDOM[7'h29][20];
        real_s3_fallThroughErr_dup_3 = _RANDOM[7'h29][21];
        s2_ftb_hit_dup_0 = _RANDOM[7'h29][22];
        s2_ftb_hit_dup_1 = _RANDOM[7'h29][23];
        s2_ftb_hit_dup_2 = _RANDOM[7'h29][24];
        s2_ftb_hit_dup_3 = _RANDOM[7'h29][25];
        s3_hit_dup_0 = _RANDOM[7'h29][26];
        s3_hit_dup_1 = _RANDOM[7'h29][27];
        s3_hit_dup_2 = _RANDOM[7'h29][28];
        s3_hit_dup_3 = _RANDOM[7'h29][29];
        s3_multi_hit_dup_0 = _RANDOM[7'h29][30];
        s3_multi_hit_dup_1 = _RANDOM[7'h29][31];
        s3_multi_hit_dup_2 = _RANDOM[7'h2A][0];
        s3_multi_hit_dup_3 = _RANDOM[7'h2A][1];
        s2_ftb_meta = _RANDOM[7'h2C][4:2];
        fauftb_ftb_entry_consistent_counter = _RANDOM[7'h2E][13:5];
        update_valid = _RANDOM[7'h2E][14];
        update_r_ftb_entry_isCall = _RANDOM[7'h32][21];
        update_r_ftb_entry_isRet = _RANDOM[7'h32][22];
        update_r_ftb_entry_isJalr = _RANDOM[7'h32][23];
        update_r_ftb_entry_valid = _RANDOM[7'h32][24];
        update_r_ftb_entry_brSlots_0_offset = _RANDOM[7'h32][28:25];
        update_r_ftb_entry_brSlots_0_sharing = _RANDOM[7'h32][29];
        update_r_ftb_entry_brSlots_0_valid = _RANDOM[7'h32][30];
        update_r_ftb_entry_brSlots_0_lower = {_RANDOM[7'h32][31], _RANDOM[7'h33][10:0]};
        update_r_ftb_entry_brSlots_0_tarStat = _RANDOM[7'h33][12:11];
        update_r_ftb_entry_tailSlot_offset = _RANDOM[7'h33][16:13];
        update_r_ftb_entry_tailSlot_sharing = _RANDOM[7'h33][17];
        update_r_ftb_entry_tailSlot_valid = _RANDOM[7'h33][18];
        update_r_ftb_entry_tailSlot_lower = {_RANDOM[7'h33][31:19], _RANDOM[7'h34][6:0]};
        update_r_ftb_entry_tailSlot_tarStat = _RANDOM[7'h34][8:7];
        update_r_ftb_entry_pftAddr = _RANDOM[7'h34][12:9];
        update_r_ftb_entry_carry = _RANDOM[7'h34][13];
        update_r_ftb_entry_last_may_be_rvi_call = _RANDOM[7'h34][14];
        update_r_ftb_entry_strong_bias_0 = _RANDOM[7'h34][15];
        update_r_ftb_entry_strong_bias_1 = _RANDOM[7'h34][16];
        update_r_false_hit = _RANDOM[7'h34][31];
        update_r_old_entry = _RANDOM[7'h35][2];
        update_meta_r =
          {_RANDOM[7'h46][31:27],
           _RANDOM[7'h47],
           _RANDOM[7'h48],
           _RANDOM[7'h49],
           _RANDOM[7'h4A],
           _RANDOM[7'h4B],
           _RANDOM[7'h4C],
           _RANDOM[7'h4D],
           _RANDOM[7'h4E][30:0]};
        last_stage_pc_higher = {_RANDOM[7'h4E][31], _RANDOM[7'h4F][27:0]};
        last_stage_pc_middle = {_RANDOM[7'h4F][31:28], _RANDOM[7'h50][3:0]};
        last_stage_pc_higher_plus_one = {_RANDOM[7'h50][31:4], _RANDOM[7'h51][0]};
        last_stage_pc_higher_minus_one = _RANDOM[7'h51][29:1];
        last_stage_pc_middle_plus_one = {_RANDOM[7'h51][31:30], _RANDOM[7'h52][6:0]};
        last_stage_pc_middle_minus_one = _RANDOM[7'h52][15:7];
        io_out_s2_full_pred_0_fallThroughAddr_stashed_carry = _RANDOM[7'h52][16];
        last_stage_pc_higher_1 = {_RANDOM[7'h52][31:17], _RANDOM[7'h53][13:0]};
        last_stage_pc_middle_1 = _RANDOM[7'h53][21:14];
        last_stage_pc_higher_plus_one_1 = {_RANDOM[7'h53][31:22], _RANDOM[7'h54][18:0]};
        last_stage_pc_higher_minus_one_1 = {_RANDOM[7'h54][31:19], _RANDOM[7'h55][15:0]};
        last_stage_pc_middle_plus_one_1 = _RANDOM[7'h55][24:16];
        last_stage_pc_middle_minus_one_1 = {_RANDOM[7'h55][31:25], _RANDOM[7'h56][1:0]};
        io_out_s2_full_pred_1_fallThroughAddr_stashed_carry = _RANDOM[7'h56][2];
        last_stage_pc_higher_2 = _RANDOM[7'h56][31:3];
        last_stage_pc_middle_2 = _RANDOM[7'h57][7:0];
        last_stage_pc_higher_plus_one_2 = {_RANDOM[7'h57][31:8], _RANDOM[7'h58][4:0]};
        last_stage_pc_higher_minus_one_2 = {_RANDOM[7'h58][31:5], _RANDOM[7'h59][1:0]};
        last_stage_pc_middle_plus_one_2 = _RANDOM[7'h59][10:2];
        last_stage_pc_middle_minus_one_2 = _RANDOM[7'h59][19:11];
        io_out_s2_full_pred_2_fallThroughAddr_stashed_carry = _RANDOM[7'h59][20];
        last_stage_pc_higher_3 = {_RANDOM[7'h59][31:21], _RANDOM[7'h5A][17:0]};
        last_stage_pc_middle_3 = _RANDOM[7'h5A][25:18];
        last_stage_pc_higher_plus_one_3 = {_RANDOM[7'h5A][31:26], _RANDOM[7'h5B][22:0]};
        last_stage_pc_higher_minus_one_3 = {_RANDOM[7'h5B][31:23], _RANDOM[7'h5C][19:0]};
        last_stage_pc_middle_plus_one_3 = _RANDOM[7'h5C][28:20];
        last_stage_pc_middle_minus_one_3 = {_RANDOM[7'h5C][31:29], _RANDOM[7'h5D][5:0]};
        io_out_s2_full_pred_3_fallThroughAddr_stashed_carry = _RANDOM[7'h5D][6];
        last_stage_pc_higher_4 = {_RANDOM[7'h5D][31:7], _RANDOM[7'h5E][3:0]};
        last_stage_pc_middle_4 = _RANDOM[7'h5E][11:4];
        last_stage_pc_higher_plus_one_4 = {_RANDOM[7'h5E][31:12], _RANDOM[7'h5F][8:0]};
        last_stage_pc_higher_minus_one_4 = {_RANDOM[7'h5F][31:9], _RANDOM[7'h60][5:0]};
        last_stage_pc_middle_plus_one_4 = _RANDOM[7'h60][14:6];
        last_stage_pc_middle_minus_one_4 = _RANDOM[7'h60][23:15];
        last_stage_pc_higher_5 = {_RANDOM[7'h60][31:24], _RANDOM[7'h61][20:0]};
        last_stage_pc_middle_5 = _RANDOM[7'h61][28:21];
        last_stage_pc_higher_plus_one_5 = {_RANDOM[7'h61][31:29], _RANDOM[7'h62][25:0]};
        last_stage_pc_higher_minus_one_5 = {_RANDOM[7'h62][31:26], _RANDOM[7'h63][22:0]};
        last_stage_pc_middle_plus_one_5 = _RANDOM[7'h63][31:23];
        last_stage_pc_middle_minus_one_5 = _RANDOM[7'h64][8:0];
        last_stage_pc_higher_6 = {_RANDOM[7'h64][31:9], _RANDOM[7'h65][5:0]};
        last_stage_pc_middle_6 = _RANDOM[7'h65][13:6];
        last_stage_pc_higher_plus_one_6 = {_RANDOM[7'h65][31:14], _RANDOM[7'h66][10:0]};
        last_stage_pc_higher_minus_one_6 = {_RANDOM[7'h66][31:11], _RANDOM[7'h67][7:0]};
        last_stage_pc_middle_plus_one_6 = _RANDOM[7'h67][16:8];
        last_stage_pc_middle_minus_one_6 = _RANDOM[7'h67][25:17];
        last_stage_pc_higher_7 = {_RANDOM[7'h67][31:26], _RANDOM[7'h68][22:0]};
        last_stage_pc_middle_7 = _RANDOM[7'h68][30:23];
        last_stage_pc_higher_plus_one_7 = {_RANDOM[7'h68][31], _RANDOM[7'h69][27:0]};
        last_stage_pc_higher_minus_one_7 = {_RANDOM[7'h69][31:28], _RANDOM[7'h6A][24:0]};
        last_stage_pc_middle_plus_one_7 = {_RANDOM[7'h6A][31:25], _RANDOM[7'h6B][1:0]};
        last_stage_pc_middle_minus_one_7 = _RANDOM[7'h6B][10:2];
        io_out_last_stage_meta_r = _RANDOM[7'h6B][13:11];
        io_s1_ready_REG = _RANDOM[7'h6B][14];
        ftbBank_io_update_write_way_REG = _RANDOM[7'h6B][16:15];
        ftbBank_io_update_write_alloc_REG = _RANDOM[7'h6B][17];
        io_perf_0_value_REG = _RANDOM[7'h6B][20];
        io_perf_0_value_REG_1 = _RANDOM[7'h6B][21];
        io_perf_1_value_REG = _RANDOM[7'h6B][22];
        io_perf_1_value_REG_1 = _RANDOM[7'h6B][23];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        s2_pc_dup_s2_pc_seg_0_value = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_1 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_1 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_1 = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_2 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_2 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_2 = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_3 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_3 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_3 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_1 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_1 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_1 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_2 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_2 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_2 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_3 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_3 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_3 = 12'h0;
        s0_close_ftb_req = 1'h0;
        s1_close_ftb_req = 1'h0;
        s2_close_ftb_req = 1'h0;
        s2_ftb_hit_dup_0 = 1'h0;
        s2_ftb_hit_dup_1 = 1'h0;
        s2_ftb_hit_dup_2 = 1'h0;
        s2_ftb_hit_dup_3 = 1'h0;
        s3_hit_dup_0 = 1'h0;
        s3_hit_dup_1 = 1'h0;
        s3_hit_dup_2 = 1'h0;
        s3_hit_dup_3 = 1'h0;
        fauftb_ftb_entry_consistent_counter = 9'h0;
        update_valid = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FTBBank ftbBank (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_s1_fire                                           (io_s1_fire_0),
    .io_req_pc_ready                                      (_ftbBank_io_req_pc_ready),
    .io_req_pc_valid
      (io_s0_fire_0 & ~s0_close_ftb_req),
    .io_req_pc_bits                                       (io_in_bits_s0_pc_0),
    .io_read_resp_isCall                                  (_ftbBank_io_read_resp_isCall),
    .io_read_resp_isRet                                   (_ftbBank_io_read_resp_isRet),
    .io_read_resp_isJalr                                  (_ftbBank_io_read_resp_isJalr),
    .io_read_resp_valid                                   (_ftbBank_io_read_resp_valid),
    .io_read_resp_brSlots_0_offset
      (_ftbBank_io_read_resp_brSlots_0_offset),
    .io_read_resp_brSlots_0_sharing
      (_ftbBank_io_read_resp_brSlots_0_sharing),
    .io_read_resp_brSlots_0_valid
      (_ftbBank_io_read_resp_brSlots_0_valid),
    .io_read_resp_brSlots_0_lower
      (_ftbBank_io_read_resp_brSlots_0_lower),
    .io_read_resp_brSlots_0_tarStat
      (_ftbBank_io_read_resp_brSlots_0_tarStat),
    .io_read_resp_tailSlot_offset
      (_ftbBank_io_read_resp_tailSlot_offset),
    .io_read_resp_tailSlot_sharing
      (_ftbBank_io_read_resp_tailSlot_sharing),
    .io_read_resp_tailSlot_valid
      (_ftbBank_io_read_resp_tailSlot_valid),
    .io_read_resp_tailSlot_lower
      (_ftbBank_io_read_resp_tailSlot_lower),
    .io_read_resp_tailSlot_tarStat
      (_ftbBank_io_read_resp_tailSlot_tarStat),
    .io_read_resp_pftAddr                                 (_ftbBank_io_read_resp_pftAddr),
    .io_read_resp_carry                                   (_ftbBank_io_read_resp_carry),
    .io_read_resp_last_may_be_rvi_call
      (_ftbBank_io_read_resp_last_may_be_rvi_call),
    .io_read_resp_strong_bias_0
      (_ftbBank_io_read_resp_strong_bias_0),
    .io_read_resp_strong_bias_1
      (_ftbBank_io_read_resp_strong_bias_1),
    .io_read_hits_valid                                   (_ftbBank_io_read_hits_valid),
    .io_read_hits_bits                                    (_ftbBank_io_read_hits_bits),
    .io_read_multi_entry_isCall
      (_ftbBank_io_read_multi_entry_isCall),
    .io_read_multi_entry_isRet
      (_ftbBank_io_read_multi_entry_isRet),
    .io_read_multi_entry_isJalr
      (_ftbBank_io_read_multi_entry_isJalr),
    .io_read_multi_entry_valid
      (_ftbBank_io_read_multi_entry_valid),
    .io_read_multi_entry_brSlots_0_offset
      (_ftbBank_io_read_multi_entry_brSlots_0_offset),
    .io_read_multi_entry_brSlots_0_sharing
      (_ftbBank_io_read_multi_entry_brSlots_0_sharing),
    .io_read_multi_entry_brSlots_0_valid
      (_ftbBank_io_read_multi_entry_brSlots_0_valid),
    .io_read_multi_entry_brSlots_0_lower
      (_ftbBank_io_read_multi_entry_brSlots_0_lower),
    .io_read_multi_entry_brSlots_0_tarStat
      (_ftbBank_io_read_multi_entry_brSlots_0_tarStat),
    .io_read_multi_entry_tailSlot_offset
      (_ftbBank_io_read_multi_entry_tailSlot_offset),
    .io_read_multi_entry_tailSlot_sharing
      (_ftbBank_io_read_multi_entry_tailSlot_sharing),
    .io_read_multi_entry_tailSlot_valid
      (_ftbBank_io_read_multi_entry_tailSlot_valid),
    .io_read_multi_entry_tailSlot_lower
      (_ftbBank_io_read_multi_entry_tailSlot_lower),
    .io_read_multi_entry_tailSlot_tarStat
      (_ftbBank_io_read_multi_entry_tailSlot_tarStat),
    .io_read_multi_entry_pftAddr
      (_ftbBank_io_read_multi_entry_pftAddr),
    .io_read_multi_entry_carry
      (_ftbBank_io_read_multi_entry_carry),
    .io_read_multi_entry_last_may_be_rvi_call
      (_ftbBank_io_read_multi_entry_last_may_be_rvi_call),
    .io_read_multi_entry_strong_bias_0
      (_ftbBank_io_read_multi_entry_strong_bias_0),
    .io_read_multi_entry_strong_bias_1
      (_ftbBank_io_read_multi_entry_strong_bias_1),
    .io_read_multi_hits_valid
      (_ftbBank_io_read_multi_hits_valid),
    .io_read_multi_hits_bits
      (_ftbBank_io_read_multi_hits_bits),
    .io_u_req_pc_valid                                    (update_need_read),
    .io_u_req_pc_bits                                     (io_update_bits_pc),
    .io_update_hits_valid                                 (_ftbBank_io_update_hits_valid),
    .io_update_hits_bits                                  (_ftbBank_io_update_hits_bits),
    .io_update_access                                     (u_valid & ~(update_meta_r[0])),
    .io_update_pc                                         (write_pc),
    .io_update_write_data_valid
      (update_now | _write_valid_delay_io_out),
    .io_update_write_data_bits_entry_isCall
      (update_now ? update_r_ftb_entry_isCall : _delay2_entry_pipMod_io_out_bits_isCall),
    .io_update_write_data_bits_entry_isRet
      (update_now ? update_r_ftb_entry_isRet : _delay2_entry_pipMod_io_out_bits_isRet),
    .io_update_write_data_bits_entry_isJalr
      (update_now ? update_r_ftb_entry_isJalr : _delay2_entry_pipMod_io_out_bits_isJalr),
    .io_update_write_data_bits_entry_valid
      (update_now ? update_r_ftb_entry_valid : _delay2_entry_pipMod_io_out_bits_valid),
    .io_update_write_data_bits_entry_brSlots_0_offset
      (update_now
         ? update_r_ftb_entry_brSlots_0_offset
         : _delay2_entry_pipMod_io_out_bits_brSlots_0_offset),
    .io_update_write_data_bits_entry_brSlots_0_sharing
      (update_now
         ? update_r_ftb_entry_brSlots_0_sharing
         : _delay2_entry_pipMod_io_out_bits_brSlots_0_sharing),
    .io_update_write_data_bits_entry_brSlots_0_valid
      (update_now
         ? update_r_ftb_entry_brSlots_0_valid
         : _delay2_entry_pipMod_io_out_bits_brSlots_0_valid),
    .io_update_write_data_bits_entry_brSlots_0_lower
      (update_now
         ? update_r_ftb_entry_brSlots_0_lower
         : _delay2_entry_pipMod_io_out_bits_brSlots_0_lower),
    .io_update_write_data_bits_entry_brSlots_0_tarStat
      (update_now
         ? update_r_ftb_entry_brSlots_0_tarStat
         : _delay2_entry_pipMod_io_out_bits_brSlots_0_tarStat),
    .io_update_write_data_bits_entry_tailSlot_offset
      (update_now
         ? update_r_ftb_entry_tailSlot_offset
         : _delay2_entry_pipMod_io_out_bits_tailSlot_offset),
    .io_update_write_data_bits_entry_tailSlot_sharing
      (update_now
         ? update_r_ftb_entry_tailSlot_sharing
         : _delay2_entry_pipMod_io_out_bits_tailSlot_sharing),
    .io_update_write_data_bits_entry_tailSlot_valid
      (update_now
         ? update_r_ftb_entry_tailSlot_valid
         : _delay2_entry_pipMod_io_out_bits_tailSlot_valid),
    .io_update_write_data_bits_entry_tailSlot_lower
      (update_now
         ? update_r_ftb_entry_tailSlot_lower
         : _delay2_entry_pipMod_io_out_bits_tailSlot_lower),
    .io_update_write_data_bits_entry_tailSlot_tarStat
      (update_now
         ? update_r_ftb_entry_tailSlot_tarStat
         : _delay2_entry_pipMod_io_out_bits_tailSlot_tarStat),
    .io_update_write_data_bits_entry_pftAddr
      (update_now
         ? update_r_ftb_entry_pftAddr
         : _delay2_entry_pipMod_io_out_bits_pftAddr),
    .io_update_write_data_bits_entry_carry
      (update_now ? update_r_ftb_entry_carry : _delay2_entry_pipMod_io_out_bits_carry),
    .io_update_write_data_bits_entry_last_may_be_rvi_call
      (update_now
         ? update_r_ftb_entry_last_may_be_rvi_call
         : _delay2_entry_pipMod_io_out_bits_last_may_be_rvi_call),
    .io_update_write_data_bits_entry_strong_bias_0
      (update_now
         ? update_r_ftb_entry_strong_bias_0
         : _delay2_entry_pipMod_io_out_bits_strong_bias_0),
    .io_update_write_data_bits_entry_strong_bias_1
      (update_now
         ? update_r_ftb_entry_strong_bias_1
         : _delay2_entry_pipMod_io_out_bits_strong_bias_1),
    .io_update_write_data_bits_tag                        (write_pc[29:10]),
    .io_update_write_way
      (update_now ? update_meta_r[2:1] : ftbBank_io_update_write_way_REG),
    .io_update_write_alloc
      (~update_now & ftbBank_io_update_write_alloc_REG)
  );
  DelayNWithValid delay2_pc_pipMod (
    .clock       (clock),
    .reset       (reset),
    .io_in_bits  (io_update_bits_pc),
    .io_in_valid (u_valid),
    .io_out_bits (_delay2_pc_pipMod_io_out_bits)
  );
  DelayNWithValid_1 delay2_entry_pipMod (
    .clock                            (clock),
    .reset                            (reset),
    .io_in_bits_isCall                (update_r_ftb_entry_isCall),
    .io_in_bits_isRet                 (update_r_ftb_entry_isRet),
    .io_in_bits_isJalr                (update_r_ftb_entry_isJalr),
    .io_in_bits_valid                 (update_r_ftb_entry_valid),
    .io_in_bits_brSlots_0_offset      (update_r_ftb_entry_brSlots_0_offset),
    .io_in_bits_brSlots_0_sharing     (update_r_ftb_entry_brSlots_0_sharing),
    .io_in_bits_brSlots_0_valid       (update_r_ftb_entry_brSlots_0_valid),
    .io_in_bits_brSlots_0_lower       (update_r_ftb_entry_brSlots_0_lower),
    .io_in_bits_brSlots_0_tarStat     (update_r_ftb_entry_brSlots_0_tarStat),
    .io_in_bits_tailSlot_offset       (update_r_ftb_entry_tailSlot_offset),
    .io_in_bits_tailSlot_sharing      (update_r_ftb_entry_tailSlot_sharing),
    .io_in_bits_tailSlot_valid        (update_r_ftb_entry_tailSlot_valid),
    .io_in_bits_tailSlot_lower        (update_r_ftb_entry_tailSlot_lower),
    .io_in_bits_tailSlot_tarStat      (update_r_ftb_entry_tailSlot_tarStat),
    .io_in_bits_pftAddr               (update_r_ftb_entry_pftAddr),
    .io_in_bits_carry                 (update_r_ftb_entry_carry),
    .io_in_bits_last_may_be_rvi_call  (update_r_ftb_entry_last_may_be_rvi_call),
    .io_in_bits_strong_bias_0         (update_r_ftb_entry_strong_bias_0),
    .io_in_bits_strong_bias_1         (update_r_ftb_entry_strong_bias_1),
    .io_in_valid                      (u_valid),
    .io_out_bits_isCall               (_delay2_entry_pipMod_io_out_bits_isCall),
    .io_out_bits_isRet                (_delay2_entry_pipMod_io_out_bits_isRet),
    .io_out_bits_isJalr               (_delay2_entry_pipMod_io_out_bits_isJalr),
    .io_out_bits_valid                (_delay2_entry_pipMod_io_out_bits_valid),
    .io_out_bits_brSlots_0_offset     (_delay2_entry_pipMod_io_out_bits_brSlots_0_offset),
    .io_out_bits_brSlots_0_sharing
      (_delay2_entry_pipMod_io_out_bits_brSlots_0_sharing),
    .io_out_bits_brSlots_0_valid      (_delay2_entry_pipMod_io_out_bits_brSlots_0_valid),
    .io_out_bits_brSlots_0_lower      (_delay2_entry_pipMod_io_out_bits_brSlots_0_lower),
    .io_out_bits_brSlots_0_tarStat
      (_delay2_entry_pipMod_io_out_bits_brSlots_0_tarStat),
    .io_out_bits_tailSlot_offset      (_delay2_entry_pipMod_io_out_bits_tailSlot_offset),
    .io_out_bits_tailSlot_sharing     (_delay2_entry_pipMod_io_out_bits_tailSlot_sharing),
    .io_out_bits_tailSlot_valid       (_delay2_entry_pipMod_io_out_bits_tailSlot_valid),
    .io_out_bits_tailSlot_lower       (_delay2_entry_pipMod_io_out_bits_tailSlot_lower),
    .io_out_bits_tailSlot_tarStat     (_delay2_entry_pipMod_io_out_bits_tailSlot_tarStat),
    .io_out_bits_pftAddr              (_delay2_entry_pipMod_io_out_bits_pftAddr),
    .io_out_bits_carry                (_delay2_entry_pipMod_io_out_bits_carry),
    .io_out_bits_last_may_be_rvi_call
      (_delay2_entry_pipMod_io_out_bits_last_may_be_rvi_call),
    .io_out_bits_strong_bias_0        (_delay2_entry_pipMod_io_out_bits_strong_bias_0),
    .io_out_bits_strong_bias_1        (_delay2_entry_pipMod_io_out_bits_strong_bias_1)
  );
  DelayN_1 write_valid_delay (
    .clock  (clock),
    .io_in  (u_valid & ~(update_meta_r[0])),
    .io_out (_write_valid_delay_io_out)
  );
  assign io_out_s2_full_pred_0_br_taken_mask_0 =
    io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0 | s2_hit_dup_0
    & s2_ftb_entry_dup_0_strong_bias_0;
  assign io_out_s2_full_pred_0_br_taken_mask_1 =
    io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1 | s2_hit_dup_0
    & s2_ftb_entry_dup_0_strong_bias_1;
  assign io_out_s2_full_pred_0_slot_valids_0 = s2_ftb_entry_dup_0_brSlots_0_valid;
  assign io_out_s2_full_pred_0_slot_valids_1 = s2_ftb_entry_dup_0_tailSlot_valid;
  assign io_out_s2_full_pred_0_targets_0 =
    {(s2_ftb_entry_dup_0_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br : 37'h0)
       | (s2_ftb_entry_dup_0_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br : 37'h0)
       | (s2_ftb_entry_dup_0_brSlots_0_tarStat == 2'h0 ? higher_br : 37'h0),
     s2_ftb_entry_dup_0_brSlots_0_lower,
     1'h0};
  assign io_out_s2_full_pred_0_targets_1 = targets_1;
  assign io_out_s2_full_pred_0_jalr_target = targets_1;
  assign io_out_s2_full_pred_0_offsets_0 = io_out_s2_full_pred_0_offsets_0_0;
  assign io_out_s2_full_pred_0_offsets_1 = s2_ftb_entry_dup_0_tailSlot_offset;
  assign io_out_s2_full_pred_0_fallThroughAddr =
    {1'h0, s2_pc_dup_s2_pc_seg_2_value[4:1]} >= endLowerwithCarry
    | endLowerwithCarry > 5'(_GEN - 5'h10)
      ? 50'({s2_pc_dup_s2_pc_seg_0_value,
             s2_pc_dup_s2_pc_seg_1_value,
             s2_pc_dup_s2_pc_seg_2_value} + 50'h20)
      : {io_out_s2_full_pred_0_fallThroughAddr_stashed_carry
           ? 45'({s2_pc_dup_s2_pc_seg_0_value,
                  s2_pc_dup_s2_pc_seg_1_value,
                  s2_pc_dup_s2_pc_seg_2_value[11:5]} + 45'h1)
           : {s2_pc_dup_s2_pc_seg_0_value,
              s2_pc_dup_s2_pc_seg_1_value,
              s2_pc_dup_s2_pc_seg_2_value[11:5]},
         s2_ftb_entry_dup_0_pftAddr,
         1'h0};
  assign io_out_s2_full_pred_0_is_br_sharing =
    s2_ftb_entry_dup_0_tailSlot_valid & s2_ftb_entry_dup_0_tailSlot_sharing;
  assign io_out_s2_full_pred_0_hit = s2_hit_dup_0;
  assign io_out_s2_full_pred_1_br_taken_mask_0 =
    io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0 | s2_hit_dup_1
    & s2_ftb_entry_dup_1_strong_bias_0;
  assign io_out_s2_full_pred_1_br_taken_mask_1 =
    io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1 | s2_hit_dup_1
    & s2_ftb_entry_dup_1_strong_bias_1;
  assign io_out_s2_full_pred_1_slot_valids_0 = s2_ftb_entry_dup_1_brSlots_0_valid;
  assign io_out_s2_full_pred_1_slot_valids_1 = s2_ftb_entry_dup_1_tailSlot_valid;
  assign io_out_s2_full_pred_1_targets_0 =
    {(s2_ftb_entry_dup_1_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br_1 : 37'h0)
       | (s2_ftb_entry_dup_1_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br_1 : 37'h0)
       | (s2_ftb_entry_dup_1_brSlots_0_tarStat == 2'h0 ? higher_br_1 : 37'h0),
     s2_ftb_entry_dup_1_brSlots_0_lower,
     1'h0};
  assign io_out_s2_full_pred_1_targets_1 = targets_1_1;
  assign io_out_s2_full_pred_1_jalr_target = targets_1_1;
  assign io_out_s2_full_pred_1_offsets_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_brSlots_0_offset
      : s2_ftbBank_dup_1_brSlots_0_offset;
  assign io_out_s2_full_pred_1_offsets_1 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_1_tailSlot_offset
      : s2_ftbBank_dup_1_tailSlot_offset;
  assign io_out_s2_full_pred_1_fallThroughAddr =
    {1'h0, s2_pc_dup_s2_pc_seg_2_value_1[4:1]} >= endLowerwithCarry_1
    | endLowerwithCarry_1 > 5'({1'h0, s2_pc_dup_s2_pc_seg_2_value_1[4:1]} - 5'h10)
      ? 50'({s2_pc_dup_s2_pc_seg_0_value_1,
             s2_pc_dup_s2_pc_seg_1_value_1,
             s2_pc_dup_s2_pc_seg_2_value_1} + 50'h20)
      : {io_out_s2_full_pred_1_fallThroughAddr_stashed_carry
           ? 45'({s2_pc_dup_s2_pc_seg_0_value_1,
                  s2_pc_dup_s2_pc_seg_1_value_1,
                  s2_pc_dup_s2_pc_seg_2_value_1[11:5]} + 45'h1)
           : {s2_pc_dup_s2_pc_seg_0_value_1,
              s2_pc_dup_s2_pc_seg_1_value_1,
              s2_pc_dup_s2_pc_seg_2_value_1[11:5]},
         s2_ftb_entry_dup_1_pftAddr,
         1'h0};
  assign io_out_s2_full_pred_1_is_br_sharing =
    s2_ftb_entry_dup_1_tailSlot_valid & s2_ftb_entry_dup_1_tailSlot_sharing;
  assign io_out_s2_full_pred_1_hit = s2_hit_dup_1;
  assign io_out_s2_full_pred_2_br_taken_mask_0 =
    io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0 | s2_hit_dup_2
    & s2_ftb_entry_dup_2_strong_bias_0;
  assign io_out_s2_full_pred_2_br_taken_mask_1 =
    io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1 | s2_hit_dup_2
    & s2_ftb_entry_dup_2_strong_bias_1;
  assign io_out_s2_full_pred_2_slot_valids_0 = s2_ftb_entry_dup_2_brSlots_0_valid;
  assign io_out_s2_full_pred_2_slot_valids_1 = s2_ftb_entry_dup_2_tailSlot_valid;
  assign io_out_s2_full_pred_2_targets_0 =
    {(s2_ftb_entry_dup_2_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br_2 : 37'h0)
       | (s2_ftb_entry_dup_2_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br_2 : 37'h0)
       | (s2_ftb_entry_dup_2_brSlots_0_tarStat == 2'h0 ? higher_br_2 : 37'h0),
     s2_ftb_entry_dup_2_brSlots_0_lower,
     1'h0};
  assign io_out_s2_full_pred_2_targets_1 = targets_2_1;
  assign io_out_s2_full_pred_2_jalr_target = targets_2_1;
  assign io_out_s2_full_pred_2_offsets_0 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_brSlots_0_offset
      : s2_ftbBank_dup_2_brSlots_0_offset;
  assign io_out_s2_full_pred_2_offsets_1 =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_tailSlot_offset
      : s2_ftbBank_dup_2_tailSlot_offset;
  assign io_out_s2_full_pred_2_fallThroughAddr =
    {1'h0, s2_pc_dup_s2_pc_seg_2_value_2[4:1]} >= endLowerwithCarry_2
    | endLowerwithCarry_2 > 5'({1'h0, s2_pc_dup_s2_pc_seg_2_value_2[4:1]} - 5'h10)
      ? 50'({s2_pc_dup_s2_pc_seg_0_value_2,
             s2_pc_dup_s2_pc_seg_1_value_2,
             s2_pc_dup_s2_pc_seg_2_value_2} + 50'h20)
      : {io_out_s2_full_pred_2_fallThroughAddr_stashed_carry
           ? 45'({s2_pc_dup_s2_pc_seg_0_value_2,
                  s2_pc_dup_s2_pc_seg_1_value_2,
                  s2_pc_dup_s2_pc_seg_2_value_2[11:5]} + 45'h1)
           : {s2_pc_dup_s2_pc_seg_0_value_2,
              s2_pc_dup_s2_pc_seg_1_value_2,
              s2_pc_dup_s2_pc_seg_2_value_2[11:5]},
         s2_ftb_entry_dup_2_pftAddr,
         1'h0};
  assign io_out_s2_full_pred_2_is_jalr =
    s2_ftb_entry_dup_2_tailSlot_valid & s2_ftb_entry_dup_2_isJalr;
  assign io_out_s2_full_pred_2_is_call =
    s2_ftb_entry_dup_2_tailSlot_valid & s2_ftb_entry_dup_2_isCall;
  assign io_out_s2_full_pred_2_is_ret =
    s2_ftb_entry_dup_2_tailSlot_valid & s2_ftb_entry_dup_2_isRet;
  assign io_out_s2_full_pred_2_last_may_be_rvi_call =
    s2_close_ftb_req
      ? s2_fauftb_ftb_entry_dup_2_last_may_be_rvi_call
      : s2_ftbBank_dup_2_last_may_be_rvi_call;
  assign io_out_s2_full_pred_2_is_br_sharing =
    s2_ftb_entry_dup_2_tailSlot_valid & s2_ftb_entry_dup_2_tailSlot_sharing;
  assign io_out_s2_full_pred_2_hit = s2_hit_dup_2;
  assign io_out_s2_full_pred_3_br_taken_mask_0 =
    io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0 | s2_hit_dup_3
    & s2_ftb_entry_dup_3_strong_bias_0;
  assign io_out_s2_full_pred_3_br_taken_mask_1 =
    io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1 | s2_hit_dup_3
    & s2_ftb_entry_dup_3_strong_bias_1;
  assign io_out_s2_full_pred_3_slot_valids_0 = s2_ftb_entry_dup_3_brSlots_0_valid;
  assign io_out_s2_full_pred_3_slot_valids_1 = s2_ftb_entry_dup_3_tailSlot_valid;
  assign io_out_s2_full_pred_3_targets_0 =
    {(s2_ftb_entry_dup_3_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br_3 : 37'h0)
       | (s2_ftb_entry_dup_3_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br_3 : 37'h0)
       | (s2_ftb_entry_dup_3_brSlots_0_tarStat == 2'h0 ? higher_br_3 : 37'h0),
     s2_ftb_entry_dup_3_brSlots_0_lower,
     1'h0};
  assign io_out_s2_full_pred_3_targets_1 = targets_3_1;
  assign io_out_s2_full_pred_3_jalr_target = targets_3_1;
  assign io_out_s2_full_pred_3_offsets_0 = io_out_s2_full_pred_3_offsets_0_0;
  assign io_out_s2_full_pred_3_offsets_1 = s2_ftb_entry_dup_3_tailSlot_offset;
  assign io_out_s2_full_pred_3_fallThroughAddr =
    io_out_s2_full_pred_3_fallThroughErr_0
      ? 50'({s2_pc_dup_s2_pc_seg_0_value_3,
             s2_pc_dup_s2_pc_seg_1_value_3,
             s2_pc_dup_s2_pc_seg_2_value_3} + 50'h20)
      : {io_out_s2_full_pred_3_fallThroughAddr_stashed_carry
           ? 45'({s2_pc_dup_s2_pc_seg_0_value_3,
                  s2_pc_dup_s2_pc_seg_1_value_3,
                  s2_pc_dup_s2_pc_seg_2_value_3[11:5]} + 45'h1)
           : {s2_pc_dup_s2_pc_seg_0_value_3,
              s2_pc_dup_s2_pc_seg_1_value_3,
              s2_pc_dup_s2_pc_seg_2_value_3[11:5]},
         s2_ftb_entry_dup_3_pftAddr,
         1'h0};
  assign io_out_s2_full_pred_3_fallThroughErr = io_out_s2_full_pred_3_fallThroughErr_0;
  assign io_out_s2_full_pred_3_is_br_sharing =
    s2_ftb_entry_dup_3_tailSlot_valid & s2_ftb_entry_dup_3_tailSlot_sharing;
  assign io_out_s2_full_pred_3_hit = s2_hit_dup_3;
  assign io_out_s3_full_pred_0_br_taken_mask_0 =
    io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0 | s3_hit_dup_0
    & s3_ftb_entry_dup_0_strong_bias_0;
  assign io_out_s3_full_pred_0_br_taken_mask_1 =
    io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1 | s3_hit_dup_0
    & s3_ftb_entry_dup_0_strong_bias_1;
  assign io_out_s3_full_pred_0_slot_valids_0 = s3_ftb_entry_dup_0_brSlots_0_valid;
  assign io_out_s3_full_pred_0_slot_valids_1 = s3_ftb_entry_dup_0_tailSlot_valid;
  assign io_out_s3_full_pred_0_targets_0 =
    {(s3_ftb_entry_dup_0_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br_4 : 37'h0)
       | (s3_ftb_entry_dup_0_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br_4 : 37'h0)
       | (s3_ftb_entry_dup_0_brSlots_0_tarStat == 2'h0 ? higher_br_4 : 37'h0),
     s3_ftb_entry_dup_0_brSlots_0_lower,
     1'h0};
  assign io_out_s3_full_pred_0_targets_1 =
    {s3_ftb_entry_dup_0_tailSlot_sharing
       ? {(_tail_target_T_94 ? higher_plus_one_br_4 : 37'h0)
            | (_tail_target_T_95 ? higher_minus_one_br_4 : 37'h0)
            | (_tail_target_T_96 ? higher_br_4 : 37'h0),
          s3_ftb_entry_dup_0_tailSlot_lower[11:0]}
       : {(_tail_target_T_94 ? last_stage_pc_higher_plus_one_4 : 29'h0)
            | (_tail_target_T_95 ? last_stage_pc_higher_minus_one_4 : 29'h0)
            | (_tail_target_T_96 ? last_stage_pc_higher_4 : 29'h0),
          s3_ftb_entry_dup_0_tailSlot_lower},
     1'h0};
  assign io_out_s3_full_pred_0_fallThroughAddr =
    real_s3_fallThroughErr_dup_0
      ? 50'({s3_pc_dup_s3_pc_seg_0_value,
             s3_pc_dup_s3_pc_seg_1_value,
             s3_pc_dup_s3_pc_seg_2_value} + 50'h20)
      : {s3_ftb_entry_dup_0_carry
           ? 45'({s3_pc_dup_s3_pc_seg_0_value,
                  s3_pc_dup_s3_pc_seg_1_value,
                  s3_pc_dup_s3_pc_seg_2_value[11:5]} + 45'h1)
           : {s3_pc_dup_s3_pc_seg_0_value,
              s3_pc_dup_s3_pc_seg_1_value,
              s3_pc_dup_s3_pc_seg_2_value[11:5]},
         s3_ftb_entry_dup_0_pftAddr,
         1'h0};
  assign io_out_s3_full_pred_0_fallThroughErr = real_s3_fallThroughErr_dup_0;
  assign io_out_s3_full_pred_0_multiHit = s3_multi_hit_dup_0;
  assign io_out_s3_full_pred_0_is_br_sharing =
    s3_ftb_entry_dup_0_tailSlot_valid & s3_ftb_entry_dup_0_tailSlot_sharing;
  assign io_out_s3_full_pred_0_hit = s3_hit_dup_0;
  assign io_out_s3_full_pred_1_br_taken_mask_0 =
    io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0 | s3_hit_dup_1
    & s3_ftb_entry_dup_1_strong_bias_0;
  assign io_out_s3_full_pred_1_br_taken_mask_1 =
    io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1 | s3_hit_dup_1
    & s3_ftb_entry_dup_1_strong_bias_1;
  assign io_out_s3_full_pred_1_slot_valids_0 = s3_ftb_entry_dup_1_brSlots_0_valid;
  assign io_out_s3_full_pred_1_slot_valids_1 = s3_ftb_entry_dup_1_tailSlot_valid;
  assign io_out_s3_full_pred_1_targets_0 =
    {(s3_ftb_entry_dup_1_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br_5 : 37'h0)
       | (s3_ftb_entry_dup_1_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br_5 : 37'h0)
       | (s3_ftb_entry_dup_1_brSlots_0_tarStat == 2'h0 ? higher_br_5 : 37'h0),
     s3_ftb_entry_dup_1_brSlots_0_lower,
     1'h0};
  assign io_out_s3_full_pred_1_targets_1 =
    {s3_ftb_entry_dup_1_tailSlot_sharing
       ? {(_tail_target_T_115 ? higher_plus_one_br_5 : 37'h0)
            | (_tail_target_T_116 ? higher_minus_one_br_5 : 37'h0)
            | (_tail_target_T_117 ? higher_br_5 : 37'h0),
          s3_ftb_entry_dup_1_tailSlot_lower[11:0]}
       : {(_tail_target_T_115 ? last_stage_pc_higher_plus_one_5 : 29'h0)
            | (_tail_target_T_116 ? last_stage_pc_higher_minus_one_5 : 29'h0)
            | (_tail_target_T_117 ? last_stage_pc_higher_5 : 29'h0),
          s3_ftb_entry_dup_1_tailSlot_lower},
     1'h0};
  assign io_out_s3_full_pred_1_fallThroughAddr =
    real_s3_fallThroughErr_dup_1
      ? 50'({s3_pc_dup_s3_pc_seg_0_value_1,
             s3_pc_dup_s3_pc_seg_1_value_1,
             s3_pc_dup_s3_pc_seg_2_value_1} + 50'h20)
      : {s3_ftb_entry_dup_1_carry
           ? 45'({s3_pc_dup_s3_pc_seg_0_value_1,
                  s3_pc_dup_s3_pc_seg_1_value_1,
                  s3_pc_dup_s3_pc_seg_2_value_1[11:5]} + 45'h1)
           : {s3_pc_dup_s3_pc_seg_0_value_1,
              s3_pc_dup_s3_pc_seg_1_value_1,
              s3_pc_dup_s3_pc_seg_2_value_1[11:5]},
         s3_ftb_entry_dup_1_pftAddr,
         1'h0};
  assign io_out_s3_full_pred_1_fallThroughErr = real_s3_fallThroughErr_dup_1;
  assign io_out_s3_full_pred_1_multiHit = s3_multi_hit_dup_1;
  assign io_out_s3_full_pred_1_is_br_sharing =
    s3_ftb_entry_dup_1_tailSlot_valid & s3_ftb_entry_dup_1_tailSlot_sharing;
  assign io_out_s3_full_pred_1_hit = s3_hit_dup_1;
  assign io_out_s3_full_pred_2_br_taken_mask_0 =
    io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0 | s3_hit_dup_2
    & s3_ftb_entry_dup_2_strong_bias_0;
  assign io_out_s3_full_pred_2_br_taken_mask_1 =
    io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1 | s3_hit_dup_2
    & s3_ftb_entry_dup_2_strong_bias_1;
  assign io_out_s3_full_pred_2_slot_valids_0 = s3_ftb_entry_dup_2_brSlots_0_valid;
  assign io_out_s3_full_pred_2_slot_valids_1 = s3_ftb_entry_dup_2_tailSlot_valid;
  assign io_out_s3_full_pred_2_targets_0 =
    {(s3_ftb_entry_dup_2_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br_6 : 37'h0)
       | (s3_ftb_entry_dup_2_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br_6 : 37'h0)
       | (s3_ftb_entry_dup_2_brSlots_0_tarStat == 2'h0 ? higher_br_6 : 37'h0),
     s3_ftb_entry_dup_2_brSlots_0_lower,
     1'h0};
  assign io_out_s3_full_pred_2_targets_1 =
    {s3_ftb_entry_dup_2_tailSlot_sharing
       ? {(_tail_target_T_136 ? higher_plus_one_br_6 : 37'h0)
            | (_tail_target_T_137 ? higher_minus_one_br_6 : 37'h0)
            | (_tail_target_T_138 ? higher_br_6 : 37'h0),
          s3_ftb_entry_dup_2_tailSlot_lower[11:0]}
       : {(_tail_target_T_136 ? last_stage_pc_higher_plus_one_6 : 29'h0)
            | (_tail_target_T_137 ? last_stage_pc_higher_minus_one_6 : 29'h0)
            | (_tail_target_T_138 ? last_stage_pc_higher_6 : 29'h0),
          s3_ftb_entry_dup_2_tailSlot_lower},
     1'h0};
  assign io_out_s3_full_pred_2_fallThroughAddr =
    real_s3_fallThroughErr_dup_2
      ? 50'({s3_pc_dup_s3_pc_seg_0_value_2,
             s3_pc_dup_s3_pc_seg_1_value_2,
             s3_pc_dup_s3_pc_seg_2_value_2} + 50'h20)
      : {s3_ftb_entry_dup_2_carry
           ? 45'({s3_pc_dup_s3_pc_seg_0_value_2,
                  s3_pc_dup_s3_pc_seg_1_value_2,
                  s3_pc_dup_s3_pc_seg_2_value_2[11:5]} + 45'h1)
           : {s3_pc_dup_s3_pc_seg_0_value_2,
              s3_pc_dup_s3_pc_seg_1_value_2,
              s3_pc_dup_s3_pc_seg_2_value_2[11:5]},
         s3_ftb_entry_dup_2_pftAddr,
         1'h0};
  assign io_out_s3_full_pred_2_fallThroughErr = real_s3_fallThroughErr_dup_2;
  assign io_out_s3_full_pred_2_multiHit = s3_multi_hit_dup_2;
  assign io_out_s3_full_pred_2_is_jalr =
    s3_ftb_entry_dup_2_tailSlot_valid & s3_ftb_entry_dup_2_isJalr;
  assign io_out_s3_full_pred_2_is_call =
    s3_ftb_entry_dup_2_tailSlot_valid & s3_ftb_entry_dup_2_isCall;
  assign io_out_s3_full_pred_2_is_ret =
    s3_ftb_entry_dup_2_tailSlot_valid & s3_ftb_entry_dup_2_isRet;
  assign io_out_s3_full_pred_2_is_br_sharing =
    s3_ftb_entry_dup_2_tailSlot_valid & s3_ftb_entry_dup_2_tailSlot_sharing;
  assign io_out_s3_full_pred_2_hit = s3_hit_dup_2;
  assign io_out_s3_full_pred_3_br_taken_mask_0 =
    io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0 | s3_hit_dup_3
    & s3_ftb_entry_dup_3_strong_bias_0;
  assign io_out_s3_full_pred_3_br_taken_mask_1 =
    io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1 | s3_hit_dup_3
    & s3_ftb_entry_dup_3_strong_bias_1;
  assign io_out_s3_full_pred_3_slot_valids_0 = s3_ftb_entry_dup_3_brSlots_0_valid;
  assign io_out_s3_full_pred_3_slot_valids_1 = s3_ftb_entry_dup_3_tailSlot_valid;
  assign io_out_s3_full_pred_3_targets_0 =
    {(s3_ftb_entry_dup_3_brSlots_0_tarStat == 2'h1 ? higher_plus_one_br_7 : 37'h0)
       | (s3_ftb_entry_dup_3_brSlots_0_tarStat == 2'h2 ? higher_minus_one_br_7 : 37'h0)
       | (s3_ftb_entry_dup_3_brSlots_0_tarStat == 2'h0 ? higher_br_7 : 37'h0),
     s3_ftb_entry_dup_3_brSlots_0_lower,
     1'h0};
  assign io_out_s3_full_pred_3_targets_1 =
    {s3_ftb_entry_dup_3_tailSlot_sharing
       ? {(_tail_target_T_157 ? higher_plus_one_br_7 : 37'h0)
            | (_tail_target_T_158 ? higher_minus_one_br_7 : 37'h0)
            | (_tail_target_T_159 ? higher_br_7 : 37'h0),
          s3_ftb_entry_dup_3_tailSlot_lower[11:0]}
       : {(_tail_target_T_157 ? last_stage_pc_higher_plus_one_7 : 29'h0)
            | (_tail_target_T_158 ? last_stage_pc_higher_minus_one_7 : 29'h0)
            | (_tail_target_T_159 ? last_stage_pc_higher_7 : 29'h0),
          s3_ftb_entry_dup_3_tailSlot_lower},
     1'h0};
  assign io_out_s3_full_pred_3_offsets_0 = s3_ftb_entry_dup_3_brSlots_0_offset;
  assign io_out_s3_full_pred_3_offsets_1 = s3_ftb_entry_dup_3_tailSlot_offset;
  assign io_out_s3_full_pred_3_fallThroughAddr =
    real_s3_fallThroughErr_dup_3
      ? 50'({s3_pc_dup_s3_pc_seg_0_value_3,
             s3_pc_dup_s3_pc_seg_1_value_3,
             s3_pc_dup_s3_pc_seg_2_value_3} + 50'h20)
      : {s3_ftb_entry_dup_3_carry
           ? 45'({s3_pc_dup_s3_pc_seg_0_value_3,
                  s3_pc_dup_s3_pc_seg_1_value_3,
                  s3_pc_dup_s3_pc_seg_2_value_3[11:5]} + 45'h1)
           : {s3_pc_dup_s3_pc_seg_0_value_3,
              s3_pc_dup_s3_pc_seg_1_value_3,
              s3_pc_dup_s3_pc_seg_2_value_3[11:5]},
         s3_ftb_entry_dup_3_pftAddr,
         1'h0};
  assign io_out_s3_full_pred_3_fallThroughErr = real_s3_fallThroughErr_dup_3;
  assign io_out_s3_full_pred_3_multiHit = s3_multi_hit_dup_3;
  assign io_out_s3_full_pred_3_is_br_sharing =
    s3_ftb_entry_dup_3_tailSlot_valid & s3_ftb_entry_dup_3_tailSlot_sharing;
  assign io_out_s3_full_pred_3_hit = s3_hit_dup_3;
  assign io_out_s1_uftbHit = io_fauftb_entry_hit_in;
  assign io_out_s1_uftbHasIndirect =
    io_fauftb_entry_in_tailSlot_valid & ~io_fauftb_entry_in_tailSlot_sharing
    & io_fauftb_entry_in_isJalr & ~io_fauftb_entry_in_isRet;
  assign io_out_s1_ftbCloseReq = s1_close_ftb_req;
  assign io_out_last_stage_meta = {257'h0, io_out_last_stage_meta_r};
  assign io_out_last_stage_ftb_entry_isCall = s3_ftb_entry_dup_0_isCall;
  assign io_out_last_stage_ftb_entry_isRet = s3_ftb_entry_dup_0_isRet;
  assign io_out_last_stage_ftb_entry_isJalr = s3_ftb_entry_dup_0_isJalr;
  assign io_out_last_stage_ftb_entry_valid = s3_ftb_entry_dup_0_valid;
  assign io_out_last_stage_ftb_entry_brSlots_0_offset =
    s3_ftb_entry_dup_0_brSlots_0_offset;
  assign io_out_last_stage_ftb_entry_brSlots_0_sharing =
    s3_ftb_entry_dup_0_brSlots_0_sharing;
  assign io_out_last_stage_ftb_entry_brSlots_0_valid = s3_ftb_entry_dup_0_brSlots_0_valid;
  assign io_out_last_stage_ftb_entry_brSlots_0_lower = s3_ftb_entry_dup_0_brSlots_0_lower;
  assign io_out_last_stage_ftb_entry_brSlots_0_tarStat =
    s3_ftb_entry_dup_0_brSlots_0_tarStat;
  assign io_out_last_stage_ftb_entry_tailSlot_offset = s3_ftb_entry_dup_0_tailSlot_offset;
  assign io_out_last_stage_ftb_entry_tailSlot_sharing =
    s3_ftb_entry_dup_0_tailSlot_sharing;
  assign io_out_last_stage_ftb_entry_tailSlot_valid = s3_ftb_entry_dup_0_tailSlot_valid;
  assign io_out_last_stage_ftb_entry_tailSlot_lower = s3_ftb_entry_dup_0_tailSlot_lower;
  assign io_out_last_stage_ftb_entry_tailSlot_tarStat =
    s3_ftb_entry_dup_0_tailSlot_tarStat;
  assign io_out_last_stage_ftb_entry_pftAddr = s3_ftb_entry_dup_0_pftAddr;
  assign io_out_last_stage_ftb_entry_carry = s3_ftb_entry_dup_0_carry;
  assign io_out_last_stage_ftb_entry_last_may_be_rvi_call =
    s3_ftb_entry_dup_0_last_may_be_rvi_call;
  assign io_out_last_stage_ftb_entry_strong_bias_0 = s3_ftb_entry_dup_0_strong_bias_0;
  assign io_out_last_stage_ftb_entry_strong_bias_1 = s3_ftb_entry_dup_0_strong_bias_1;
  assign io_s1_ready = _ftbBank_io_req_pc_ready & ~update_need_read & ~io_s1_ready_REG;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
endmodule

