


ARM Macro Assembler    Page 1 


    1 00000000         ; utils.s
    2 00000000         ; Desenvolvido para a placa EK-TM4C129EXL
    3 00000000         ; Matheus Passos, Lucas Yukio, Jo√£o Castilho Cardoso
    4 00000000         
    5 00000000         ; C√≥digo que apresenta algumas funcionalidades:
    6 00000000         ; - Altera a frequ√™ncia do barramento usando o PLL
    7 00000000         ; - Configura o Systick para utilizar delays precisos
    8 00000000         
    9 00000000         ; Editado por Guilherme Peron
   10 00000000         ; 15/03/2018
   11 00000000         ; 26/08/2020
   12 00000000         ; 04/04/2023
   13 00000000         ; Copyright 2014 by Jonathan W. Valvano, valvano@mail.ut
                       exas.edu
   14 00000000         
   15 00000000         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
   16 00000000         ; PLL
   17 00000000         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
   18 00000000         ; A frequ√™ncia do barramento ser√° 80MHz
   19 00000000         ; Representa o divisor para inicializar o PLL para a fre
                       qu√™ncia desejada
   20 00000000         ; Frequ√™ncia do barramento √© 480MHz/(PSYSDIV+1) = 480M
                       Hz/(5+1) = 80 MHz
   21 00000000 00000005 
                       PSYSDIV EQU              5
   22 00000000         
   23 00000000 400FE050 
                       SYSCTL_RIS_R
                               EQU              0x400FE050
   24 00000000 00000100 
                       SYSCTL_RIS_MOSCPUPRIS
                               EQU              0x00000100  ; MOSC Power Up Raw
                                                             Interrupt Status
   25 00000000 400FE07C 
                       SYSCTL_MOSCCTL_R
                               EQU              0x400FE07C
   26 00000000 00000008 
                       SYSCTL_MOSCCTL_PWRDN
                               EQU              0x00000008  ; Power Down
   27 00000000 00000004 
                       SYSCTL_MOSCCTL_NOXTAL
                               EQU              0x00000004  ; No Crystal Connec
                                                            ted
   28 00000000 400FE0B0 
                       SYSCTL_RSCLKCFG_R
                               EQU              0x400FE0B0
   29 00000000 80000000 
                       SYSCTL_RSCLKCFG_MEMTIMU
                               EQU              0x80000000  ; Memory Timing Reg
                                                            ister Update
   30 00000000 40000000 
                       SYSCTL_RSCLKCFG_NEWFREQ
                               EQU              0x40000000  ; New PLLFREQ Accep
                                                            t
   31 00000000 10000000 



ARM Macro Assembler    Page 2 


                       SYSCTL_RSCLKCFG_USEPLL
                               EQU              0x10000000  ; Use PLL
   32 00000000 0F000000 
                       SYSCTL_RSCLKCFG_PLLSRC_M
                               EQU              0x0F000000  ; PLL Source
   33 00000000 03000000 
                       SYSCTL_RSCLKCFG_PLLSRC_MOSC
                               EQU              0x03000000  ; MOSC is the PLL i
                                                            nput clock source
   34 00000000 00F00000 
                       SYSCTL_RSCLKCFG_OSCSRC_M
                               EQU              0x00F00000  ; Oscillator Source
                                                            
   35 00000000 00300000 
                       SYSCTL_RSCLKCFG_OSCSRC_MOSC
                               EQU              0x00300000  ; MOSC is oscillato
                                                            r source
   36 00000000 000003FF 
                       SYSCTL_RSCLKCFG_PSYSDIV_M
                               EQU              0x000003FF  ; PLL System Clock 
                                                            Divisor
   37 00000000 400FE0C0 
                       SYSCTL_MEMTIM0_R
                               EQU              0x400FE0C0
   38 00000000 400FE144 
                       SYSCTL_DSCLKCFG_R
                               EQU              0x400FE144
   39 00000000 00F00000 
                       SYSCTL_DSCLKCFG_DSOSCSRC_M
                               EQU              0x00F00000  ; Deep Sleep Oscill
                                                            ator Source
   40 00000000 00300000 
                       SYSCTL_DSCLKCFG_DSOSCSRC_MOSC
                               EQU              0x00300000  ; MOSC
   41 00000000 400FE160 
                       SYSCTL_PLLFREQ0_R
                               EQU              0x400FE160
   42 00000000 00800000 
                       SYSCTL_PLLFREQ0_PLLPWR
                               EQU              0x00800000  ; PLL Power
   43 00000000 000FFC00 
                       SYSCTL_PLLFREQ0_MFRAC_M
                               EQU              0x000FFC00  ; PLL M Fractional 
                                                            Value
   44 00000000 000003FF 
                       SYSCTL_PLLFREQ0_MINT_M
                               EQU              0x000003FF  ; PLL M Integer Val
                                                            ue
   45 00000000 0000000A 
                       SYSCTL_PLLFREQ0_MFRAC_S
                               EQU              10
   46 00000000 00000000 
                       SYSCTL_PLLFREQ0_MINT_S
                               EQU              0
   47 00000000 400FE164 
                       SYSCTL_PLLFREQ1_R
                               EQU              0x400FE164
   48 00000000 00001F00 
                       SYSCTL_PLLFREQ1_Q_M



ARM Macro Assembler    Page 3 


                               EQU              0x00001F00  ; PLL Q Value
   49 00000000 0000001F 
                       SYSCTL_PLLFREQ1_N_M
                               EQU              0x0000001F  ; PLL N Value
   50 00000000 00000008 
                       SYSCTL_PLLFREQ1_Q_S
                               EQU              8
   51 00000000 00000000 
                       SYSCTL_PLLFREQ1_N_S
                               EQU              0
   52 00000000 400FE168 
                       SYSCTL_PLLSTAT_R
                               EQU              0x400FE168
   53 00000000 00000001 
                       SYSCTL_PLLSTAT_LOCK
                               EQU              0x00000001  ; PLL Lock
   54 00000000         
   55 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   56 00000000                 THUMB
   57 00000000                 EXPORT           PLL_Init
   58 00000000         
   59 00000000         ;------------PLL_Init------------
   60 00000000         ; Configura o sistema para utilizar o clock do PLL
   61 00000000         ; Entrada: Nenhum
   62 00000000         ; Sa√≠da: Nenhum
   63 00000000         ; Modifica: R0, R1, R2, R3
   64 00000000         PLL_Init
   65 00000000         ; Cap√≠tulo 5 do Datasheet
   66 00000000         ; 1) Depois que a configura√ß√£o for pronta, o PIOSC pro
                       v√™ o clock do sistema. Este,
   67 00000000         ;    passo garante que se a fun√ß√£o j√° tenha sido cham
                       ada antes, o sistema desabilite
   68 00000000         ;    o clock do PLL antes de configur√°-lo novamente.
   69 00000000 4967            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            onteiro)
   70 00000002 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   71 00000004 F020 5080       BIC              R0, R0, #SYSCTL_RSCLKCFG_USEPLL
 
                                                            ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_USEPLL (lim
                                                            par o bit USEPLL bi
                                                            t para n√£o clockar
                                                             pelo PLL)
   72 00000008 6008            STR              R0, [R1]    ; [R1] = R0
   73 0000000A         ; 2) Ligar o MOSC limpando o bit NOXTAL bit no registrad
                       or SYSCTL_MOSCCTL_R.
   74 0000000A         ; 3) Como o modo cristal √© requerido, limpar o bit de P
                       WRDN. O datasheet pede 
   75 0000000A         ;     para fazer estas duas opera√ß√µes em um √∫nico ace
                       sso de escrita ao SYSCTL_MOSCCTL_R.
   76 0000000A 4966            LDR              R1, =SYSCTL_MOSCCTL_R ; R1 = SY
                                                            SCTL_MOSCCTL_R (poi
                                                            nter)
   77 0000000C 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   78 0000000E F020 0004       BIC              R0, R0, #SYSCTL_MOSCCTL_NOXTAL 



ARM Macro Assembler    Page 4 


                                                            ; R0 = R0&~SYSCTL_M
                                                            OSCCTL_NOXTAL (limp
                                                            a o bit NOXTAL para
                                                             usar o cristal ext
                                                            erno de 25 MHz)
   79 00000012 F020 0008       BIC              R0, R0, #SYSCTL_MOSCCTL_PWRDN ;
                                                             R0 = R0&~SYSCTL_MO
                                                            SCCTL_PWRDN (limpa 
                                                            o bit PWRDN para li
                                                            gar o oscilador pri
                                                            ncipal)
   80 00000016 6008            STR              R0, [R1]    ; [R1] = R0 (ambas 
                                                            altera√ß√µes em um 
                                                            √∫nico acesso)
   81 00000018         ;    Esperar pelo bit MOSCPUPRIS ser setado no registrad
                       or SYSCTL_RIS_R register, indicando
   82 00000018         ;    que o cristal modo MOSC est√° pronto
   83 00000018 4963            LDR              R1, =SYSCTL_RIS_R ; R1 = SYSCTL
                                                            _RIS_R (pointer)
   84 0000001A         PLL_Init_step3loop
   85 0000001A 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   86 0000001C F410 7080       ANDS             R0, R0, #SYSCTL_RIS_MOSCPUPRIS 
                                                            ; R0 = R0&SYSCTL_RI
                                                            S_MOSCPUPRIS
   87 00000020 D0FB            BEQ              PLL_Init_step3loop ; if(R0 == 0
                                                            ), keep polling
   88 00000022         
   89 00000022         ; 4) Setar os campos OSCSRC e PLLSRC para 0x3 no registr
                       ador SYSCTL_RSCLKCFG_R
   90 00000022         ;    no offset 0x0B0.
   91 00000022 495F            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            ointer)
   92 00000024 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   93 00000026 F420 0070       BIC              R0, R0, #SYSCTL_RSCLKCFG_OSCSRC
_M 
                                                            ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_OSCSRC_M (l
                                                            impar o campo syste
                                                            m run/sleep clock s
                                                            ource)
   94 0000002A F500 1040       ADD              R0, R0, #SYSCTL_RSCLKCFG_OSCSRC
_MOSC 
                                                            ; R0 = R0 + SYSCTL_
                                                            RSCLKCFG_OSCSRC_MOS
                                                            C (configurar para 
                                                            temporariamente obt
                                                            er o clock do oscil
                                                            ador de 25MHz princ
                                                            ipal)
   95 0000002E F020 6070       BIC              R0, R0, #SYSCTL_RSCLKCFG_PLLSRC
_M 
                                                            ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_PLLSRC_M (l
                                                            impar o campo PLL c
                                                            lock source)
   96 00000032 F100 7040       ADD              R0, R0, #SYSCTL_RSCLKCFG_PLLSRC



ARM Macro Assembler    Page 5 


_MOSC 
                                                            ; R0 = R0 + SYSCTL_
                                                            RSCLKCFG_PLLSRC_MOS
                                                            C (configurar para 
                                                            o clock do PLL do o
                                                            scilador principal)
                                                            
   97 00000036 6008            STR              R0, [R1]    ; [R1] = R0
   98 00000038         ; 5) Se a aplica√ß√£o tamb√©m necessita que o MOSC seja 
                       a fonte de clock para deep-sleep
   99 00000038         ;    ent√£o programar o campo DSOSCSRC no registrador SY
                       SCTL_DSCLKCFG_R para 0x3.
  100 00000038 495C            LDR              R1, =SYSCTL_DSCLKCFG_R ; R1 = S
                                                            YSCTL_DSCLKCFG_R (p
                                                            ointer)
  101 0000003A 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
  102 0000003C F420 0070       BIC              R0, R0, #SYSCTL_DSCLKCFG_DSOSCS
RC_M 
                                                            ; R0 = R0&~SYSCTL_D
                                                            SCLKCFG_DSOSCSRC_M 
                                                            (clear system deep-
                                                            sleep clock source 
                                                            field)
  103 00000040 F500 1040       ADD              R0, R0, #SYSCTL_DSCLKCFG_DSOSCS
RC_MOSC 
                                                            ; R0 = R0 + SYSCTL_
                                                            DSCLKCFG_DSOSCSRC_M
                                                            OSC (configure to g
                                                            et deep-sleep clock
                                                             from main oscillat
                                                            or)
  104 00000044 6008            STR              R0, [R1]    ; [R1] = R0
  105 00000046         ; 6) Escrever os registradores SYSCTL_PLLFREQ0_R e SYSCT
                       L_PLLFREQ1_R com os valores de
  106 00000046         ;    Q, N, MINT, e MFRAC para configurar as configura√ß√
                       µes desejadas da frequ√™ncia de VCO.
  107 00000046         ;    ************
  108 00000046         ;    fVC0 = (fXTAL/(Q + 1)/(N + 1))*(MINT + (MFRAC/1,024
                       ))
  109 00000046         ;    fVCO = 480,000,000 Hz (arbitrary, but presumably as
                        small as needed)
  110 00000046         ;    Para uma frequ√™ncia que n√£o seja um divisor intei
                       ro de 480 MHz, mudar esta se√ß√£o
  111 00000046 017D7840 
                       FXTAL   EQU              25000000    ; fixa, o cristal e
                                                            st√° soldado no Lau
                                                            nchpad
  112 00000046 00000000 
                       Q       EQU              0
  113 00000046 00000004 
                       N       EQU              4           ; escolhido para se
                                                            r a frequ√™ncia de 
                                                            refer√™ncia entre 4
                                                             e 30 MHz
  114 00000046 00000060 
                       MINT    EQU              96          ; 480,000,000 = (25
                                                            ,000,000/(0 + 1)/(4
                                                             + 1))*(96 + (0/1,0



ARM Macro Assembler    Page 6 


                                                            24))
  115 00000046 00000000 
                       MFRAC   EQU              0           ; zero para reduzir
                                                             o jitter
  116 00000046         ;    SysClk = fVCO / (PSYSDIV + 1)
  117 00000046 04C4B400 
                       SYSCLK  EQU              (FXTAL/(Q+1)/(N+1))*(MINT+MFRAC
/1024)/(PSYSDIV+1)
  118 00000046 495A            LDR              R1, =SYSCTL_PLLFREQ0_R ; R1 = S
                                                            YSCTL_PLLFREQ0_R (p
                                                            onteiro)
  119 00000048 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  120 0000004A 4B5A            LDR              R3, =SYSCTL_PLLFREQ0_MFRAC_M ; 
                                                            R3 = SYSCTL_PLLFREQ
                                                            0_MFRAC_M (m√°scara
                                                            )
  121 0000004C EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~SYSCTL_P
                                                            LLFREQ0_MFRAC_M (li
                                                            mpar o campo MFRAC)
                                                            
  122 00000050 F04F 0300       LDR              R3, =(MFRAC<<SYSCTL_PLLFREQ0_MF
RAC_S) 
                                                            ; R3 = (MFRAC<<SYSC
                                                            TL_PLLFREQ0_MFRAC_S
                                                            ) (valor deslocado)
                                                            
  123 00000054 4418            ADD              R0, R0, R3  ; R0 = R0 + (MFRAC<
                                                            <SYSCTL_PLLFREQ0_MF
                                                            RAC_S) (configurar 
                                                            MFRAC como definido
                                                             acima)
  124 00000056 F240 33FF       LDR              R3, =SYSCTL_PLLFREQ0_MINT_M ; R
                                                            3 = SYSCTL_PLLFREQ0
                                                            _MINT_M (m√°scara)
  125 0000005A EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~SYSCTL_P
                                                            LLFREQ0_MINT_M (lim
                                                            par o campo MINT)
  126 0000005E F100 0060       ADD              R0, R0, #(MINT<<SYSCTL_PLLFREQ0
_MINT_S) 
                                                            ; R0 = R0 + (MINT<<
                                                            SYSCTL_PLLFREQ0_MIN
                                                            T_S) (configurar MI
                                                            NT como definido ac
                                                            ima)
  127 00000062 6008            STR              R0, [R1]    ; [R1] = R0 (MFRAC 
                                                            e MINT alteraram ma
                                                            s n√£o est√£o fixad
                                                            os ainda)
  128 00000064 4954            LDR              R1, =SYSCTL_PLLFREQ1_R ; R1 = S
                                                            YSCTL_PLLFREQ1_R (p
                                                            onteiro)
  129 00000066 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
  130 00000068 F420 50F8       BIC              R0, R0, #SYSCTL_PLLFREQ1_Q_M ; 
                                                            R0 = R0&~SYSCTL_PLL
                                                            FREQ1_Q_M (limpar o
                                                             campo Q)
  131 0000006C F100 0000       ADD              R0, R0, #(Q<<SYSCTL_PLLFREQ1_Q_



ARM Macro Assembler    Page 7 


S) 
                                                            ; R0 = R0 + (Q<<SYS
                                                            CTL_PLLFREQ1_Q_S) (
                                                            configurar Q como d
                                                            efinido acima)
  132 00000070 F020 001F       BIC              R0, R0, #SYSCTL_PLLFREQ1_N_M ; 
                                                            R0 = R0&~SYSCTL_PLL
                                                            FREQ1_N_M (limpar o
                                                             campo N)
  133 00000074 F100 0004       ADD              R0, R0, #(N<<SYSCTL_PLLFREQ1_N_
S) 
                                                            ; R0 = R0 + (N<<SYS
                                                            CTL_PLLFREQ1_N_S) (
                                                            configurar N como d
                                                            efinido acima)
  134 00000078 6008            STR              R0, [R1]    ; [R1] = R0 (Q e N 
                                                            alteraram mas n√£o 
                                                            est√£o fixados aind
                                                            a)
  135 0000007A 494D            LDR              R1, =SYSCTL_PLLFREQ0_R ; R1 = S
                                                            YSCTL_PLLFREQ0_R (p
                                                            onteiro)
  136 0000007C 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  137 0000007E F440 0000       ORR              R0, R0, #SYSCTL_PLLFREQ0_PLLPWR
 
                                                            ; R0 = R0|SYSCTL_PL
                                                            LFREQ0_PLLPWR (liga
                                                            r a energia para o 
                                                            PLL)
  138 00000082 6008            STR              R0, [R1]    ; [R1] = R0
  139 00000084 4946            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            onteiro)
  140 00000086 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  141 00000088 F040 4080       ORR              R0, R0, #SYSCTL_RSCLKCFG_NEWFRE
Q 
                                                            ; R0 = R0|SYSCTL_RS
                                                            CLKCFG_NEWFREQ (fix
                                                            ar as mudan√ßas no 
                                                            registrador)
  142 0000008C 6008            STR              R0, [R1]    ; [R1] = R0
  143 0000008E         ; 7) Escrever o registrador SYSCTL_MEMTIM0_R para a nova
                        configura√ß√£o de clock.
  144 0000008E         ;    ************
  145 0000008E         ;    Configurar os par√¢metros de tempo para as mem√≥ria
                       s Flash e EEPROM que 
  146 0000008E         ;    dependem da frequ√™ncia do clock do sistema. Ver a 
                       Tabela 5-12 do datasheet.
  147 0000008E 494B            LDR              R1, =SYSCTL_MEMTIM0_R ; R1 = SY
                                                            SCTL_MEMTIM0_R (pon
                                                            teiro)
  148 00000090 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  149 00000092 4B4B            LDR              R3, =0x03EF03EF ; R3 = 0x03EF03
                                                            EF (m√°scara)
  150 00000094 EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~0x03EF03
                                                            EF (limpar os campo



ARM Macro Assembler    Page 8 


                                                            s EBCHT, EBCE, EWS,
                                                             FBCHT, FBCE, e FWS
                                                             fields)
  151 00000098 4A4A            LDR              R2, =SYSCLK ; R2 = (FXTAL/(Q+1)
                                                            /(N+1))*(MINT+MFRAC
                                                            /1024)/(PSYSDIV+1)
  152 0000009A 4B4B            LDR              R3, =120000000 ; R3 = 80,000,00
                                                            0 (value)
  153 0000009C 429A            CMP              R2, R3      ; √â R2 (SysClk) <=
                                                             R3 (120,000,000 Hz
                                                            )?
  154 0000009E D900            BLS              PLL_Init_step7fullspeed ; se si
                                                            m, pular o pr√≥ximo
                                                             teste
  155 000000A0         PLL_Init_step7toofast                ; 120 MHz < SysClk:
                                                             "too fast"
  156 000000A0         ; A configura√ß√£o √© inv√°lida e o PLL n√£o pode operar
                        mais r√°pido do que 120MHz.
  157 000000A0         ; Pula o resto da inicializa√ß√£o, levando o sistema a o
                       perar pelo MOSC
  158 000000A0         ; que √© o cristal de 25MHz.
  159 000000A0 4770            BX               LR          ; retorna
  160 000000A2         PLL_Init_step7fullspeed              ; 100 MHz < SysClk 
                                                            <= 120 MHz: "full s
                                                            peed"
  161 000000A2 4B4A            LDR              R3, =100000000 ; R3 = 100,000,0
                                                            00 (valor)
  162 000000A4 429A            CMP              R2, R3      ; √â R2 (SysClk) <=
                                                             R3 (100,000,000 Hz
                                                            )?
  163 000000A6 D902            BLS              PLL_Init_step7veryfast ; se sim
                                                            , pula o pr√°ximo t
                                                            este
  164 000000A8 4B49            LDR              R3, =0x01850185 ; R3 = 0x018501
                                                            85 (valores desloca
                                                            dos)
  165 000000AA 4418            ADD              R0, R0, R3  ; R0 = R0 + 0x01850
                                                            185 (FBCHT/EBCHT = 
                                                            6, FBCE/EBCE = 0, F
                                                            WS/EWS = 5)
  166 000000AC E01F            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  167 000000AE         PLL_Init_step7veryfast               ; 80 MHz < SysClk <
                                                            = 100 MHz: "very fa
                                                            st"
  168 000000AE 4B45            LDR              R3, =80000000 ; R3 = 80,000,000
                                                             (valor)
  169 000000B0 429A            CMP              R2, R3      ; √â R2 (SysClk) <=
                                                             R3 (80,000,000 Hz)
                                                            ?
  170 000000B2 D902            BLS              PLL_Init_step7fast ; se sim, pu
                                                            la o pr√≥ximo teste
                                                            
  171 000000B4 4B47            LDR              R3, =0x01440144 ; R3 = 0x014401
                                                            44 (valores desloca
                                                            dos)
  172 000000B6 4418            ADD              R0, R0, R3  ; R0 = R0 + 0x01440
                                                            144 (FBCHT/EBCHT = 



ARM Macro Assembler    Page 9 


                                                            5, FBCE/EBCE = 0, F
                                                            WS/EWS = 4)
  173 000000B8 E019            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  174 000000BA         PLL_Init_step7fast                   ; 60 MHz < SysClk <
                                                            = 80 MHz: "fast"
  175 000000BA 4B47            LDR              R3, =60000000 ; R3 = 60,000,000
                                                             (valor)
  176 000000BC 429A            CMP              R2, R3      ; √â R2 (SysClk) <=
                                                             R3 (60,000,000 Hz)
                                                            ?
  177 000000BE D902            BLS              PLL_Init_step7medium ; se sim, 
                                                            pula o pr√≥ximo tes
                                                            te
  178 000000C0 4B46            LDR              R3, =0x01030103 ; R3 = 0x010301
                                                            03 (valores desloca
                                                            dos)
  179 000000C2 4418            ADD              R0, R0, R3  ; R0 = R0 + 0x01030
                                                            103 (FBCHT/EBCHT = 
                                                            4, FBCE/EBCE = 0, F
                                                            WS/EWS = 3)
  180 000000C4 E013            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  181 000000C6         PLL_Init_step7medium                 ; 40 MHz < SysClk <
                                                            = 60 MHz: "medium"
  182 000000C6 4B46            LDR              R3, =40000000 ; R3 = 40,000,000
                                                             (valor)
  183 000000C8 429A            CMP              R2, R3      ; √â R2 (SysClk) <=
                                                             R3 (40,000,000 Hz)
                                                            ?
  184 000000CA D902            BLS              PLL_Init_step7slow ; se sim, pu
                                                            la o pr√≥ximo teste
                                                            
  185 000000CC F100 10C2       ADD              R0, R0, #0x00C200C2 ; R0 = R0 +
                                                             0x00C200C2 (FBCHT/
                                                            EBCHT = 3, FBCE/EBC
                                                            E = 0, FWS/EWS = 2)
                                                            
  186 000000D0 E00D            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  187 000000D2         PLL_Init_step7slow                   ; 16 MHz < SysClk <
                                                            = 40 MHz: "slow"
  188 000000D2 4B44            LDR              R3, =16000000 ; R3 = 16,000,000
                                                             (value)
  189 000000D4 429A            CMP              R2, R3      ; √â R2 (SysClk) <=
                                                             R3 (16,000,000 Hz)
                                                            ?
  190 000000D6 D902            BLS              PLL_Init_step7veryslow ; se sim
                                                            , pula o pr√≥ximo t
                                                            este
  191 000000D8 F100 1081       ADD              R0, R0, #0x00810081 ; R0 = R0 +
                                                             0x00810081 (FBCHT/
                                                            EBCHT = 2, FBCE/EBC
                                                            E = 1, FWS/EWS = 1)
                                                            
  192 000000DC E007            B                PLL_Init_step7done ; branch inc



ARM Macro Assembler    Page 10 


                                                            ondicional para o f
                                                            im
  193 000000DE         PLL_Init_step7veryslow               ; SysClk == 16 MHz:
                                                             "very slow"
  194 000000DE 4B41            LDR              R3, =16000000 ; R3 = 16,000,000
                                                             (value)
  195 000000E0 429A            CMP              R2, R3      ; √â R2 (SysClk) < 
                                                            R3 (16,000,000 Hz)?
                                                            
  196 000000E2 D302            BLO              PLL_Init_step7extremelyslow ; s
                                                            e sim, pula o pr√≥x
                                                            imo teste
  197 000000E4 F100 1020       ADD              R0, R0, #0x00200020 ; R0 = R0 +
                                                             0x00200020 (FBCHT/
                                                            EBCHT = 0, FBCE/EBC
                                                            E = 1, FWS/EWS = 0)
                                                            
  198 000000E8 E001            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  199 000000EA         PLL_Init_step7extremelyslow          ; SysClk < 16 MHz: 
                                                            "extremely slow"
  200 000000EA F100 0000       ADD              R0, R0, #0x00000000 ; R0 = R0 +
                                                             0x00000000 (FBCHT/
                                                            EBCHT = 0, FBCE/EBC
                                                            E = 0, FWS/EWS = 0)
                                                            
  201 000000EE         PLL_Init_step7done
  202 000000EE 6008            STR              R0, [R1]    ; [R1] = R0 (SYSCTL
                                                            _MEMTIM0_R alterado
                                                             mas n√£o fixado ai
                                                            nda)
  203 000000F0         ; 8) Espera pelo registrador SYSCTL_PLLSTAT_R indicar qu
                       e o PLL atingiu travamento
  204 000000F0         ;    no novo ponto de opera√ß√£o (ou que um per√≠odo de 
                       timeout passou e o travamento
  205 000000F0         ;    falhou, que no caso uma condi√ß√£o de erro existe e
                        esta sequ√™ncia √© abandonada
  206 000000F0 493D            LDR              R1, =SYSCTL_PLLSTAT_R ; R1 = SY
                                                            SCTL_PLLSTAT_R (poi
                                                            nter)
  207 000000F2 F04F 0200       MOV              R2, #0      ; R2 = 0 (timeout c
                                                            ounter)
  208 000000F6 F64F 73FF       MOV              R3, #0xFFFF ; R3 = 0xFFFF (valu
                                                            e)
  209 000000FA         PLL_Init_step8loop
  210 000000FA 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
  211 000000FC F010 0001       ANDS             R0, R0, #SYSCTL_PLLSTAT_LOCK ; 
                                                            R0 = R0&SYSCTL_PLLS
                                                            TAT_LOCK
  212 00000100 D104            BNE              PLL_Init_step8done ; se (R0 != 
                                                            0), terminar pollin
                                                            g
  213 00000102 F102 0201       ADD              R2, R2, #1  ; R2 = R2 + 1 (incr
                                                            ementar o contador 
                                                            de timeout)
  214 00000106 429A            CMP              R2, R3      ; se (R2 < 0xFFFF),
                                                             continuar o pollin



ARM Macro Assembler    Page 11 


                                                            g
  215 00000108 D3F7            BLO              PLL_Init_step8loop
  216 0000010A         ; O PLL nunca travou ou n√£o est√° ligado.
  217 0000010A         ; Pular o resto da inicializa√ß√£o, levando o sistema se
                       r clockado pelo MOSC,
  218 0000010A         ; que √© um cristal de 25MHz.
  219 0000010A 4770            BX               LR          ; return
  220 0000010C         PLL_Init_step8done
  221 0000010C         ; 9)Escrever o valor do PSYSDIV no registrador SYSCTL_RS
                       CLKCFG_R, setar o bit USEPLL para
  222 0000010C         ;   ser habilitado e setar o bit MEMTIMU.
  223 0000010C 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  224 0000010E F240 33FF       LDR              R3, =SYSCTL_RSCLKCFG_PSYSDIV_M 
                                                            ; R3 = SYSCTL_RSCLK
                                                            CFG_PSYSDIV_M (masc
                                                            ara)
  225 00000112 4923            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            onteiro)
  226 00000114 EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_PSYSDIV_M (
                                                            limpar o campo PSYS
                                                            DIV)
  227 00000118 F100 0005       ADD              R0, R0, #(PSYSDIV&SYSCTL_RSCLKC
FG_PSYSDIV_M) 
                                                            ; R0 = R0 + (PSYSDI
                                                            V&SYSCTL_RSCLKCFG_P
                                                            SYSDIV_M) (configur
                                                            ar PSYSDIV como def
                                                            inido acima)
  228 0000011C F040 4000       ORR              R0, R0, #SYSCTL_RSCLKCFG_MEMTIM
U 
                                                            ; R0 = R0|SYSCTL_RS
                                                            CLKCFG_MEMTIMU (set
                                                            ar o bit MEMTIMU pa
                                                            ra atualizar os par
                                                            √¢metros de tempori
                                                            za√ß√£o de mem√≥ria
                                                            )
  229 00000120 F040 5080       ORR              R0, R0, #SYSCTL_RSCLKCFG_USEPLL
 
                                                            ; R0 = R0|SYSCTL_RS
                                                            CLKCFG_USEPLL (seta
                                                            r o bit USEPLL para
                                                             pegar o clock do P
                                                            LL)
  230 00000124 6008            STR              R0, [R1]    ; [R1] = R0 (execu√
                                                            ß√£o e acesso s√£o 
                                                            suspensas enquanto 
                                                            as atualiza√ß√µes n
                                                            a temporiza√ß√£o da
                                                             mem√≥ria s√£o atua
                                                            lizadas)
  231 00000126 4770            BX               LR          ; return
  232 00000128         
  233 00000128         
  234 00000128         ; ------------------------------------------------------
                       --------------------------------------------------------



ARM Macro Assembler    Page 12 


                       -----------
  235 00000128         ; SYSTICK
  236 00000128         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
  237 00000128 E000E010 
                       NVIC_ST_CTRL_R
                               EQU              0xE000E010
  238 00000128 E000E014 
                       NVIC_ST_RELOAD_R
                               EQU              0xE000E014
  239 00000128 E000E018 
                       NVIC_ST_CURRENT_R
                               EQU              0xE000E018
  240 00000128         
  241 00000128         ; ------------------------------------------------------
                       --------------------------------------------------------
                       ----------- 
  242 00000128                 EXPORT           SysTick_Init
  243 00000128                 EXPORT           SysTick_Wait1ms
  244 00000128                 EXPORT           SysTick_Wait1us
  245 00000128                 EXPORT           Extract_Digits
  246 00000128         
  247 00000128         ;------------SysTick_Init------------
  248 00000128         ; Configura o sistema para utilizar o SysTick para delay
                       s
  249 00000128         ; Entrada: Nenhum
  250 00000128         ; Sa√≠da: Nenhum
  251 00000128         ; Modifica: R0, R1
  252 00000128         SysTick_Init
  253 00000128 4930            LDR              R1, =NVIC_ST_CTRL_R ; R1 = &NVI
                                                            C_ST_CTRL_R (pontei
                                                            ro)
  254 0000012A F04F 0000       MOV              R0, #0      ; desabilita Systic
                                                            k durante a configu
                                                            ra√ß√£o
  255 0000012E 6008            STR              R0, [R1]    ; escreve no endere
                                                            √ßo de mem√≥ria do 
                                                            perif√©rico
  256 00000130 492F            LDR              R1, =NVIC_ST_RELOAD_R ; R1 = &N
                                                            VIC_ST_RELOAD_R (po
                                                            inteiro)
  257 00000132 F06F 407F       LDR              R0, =0x00FFFFFF ;    ; valor m√
                                                            °ximo de recarga 2^
                                                            24 ticks
  258 00000136 6008            STR              R0, [R1]    ; escreve no endere
                                                            √ßo de mem√≥ria do 
                                                            perif√©rico o NVIC_
                                                            ST_RELOAD_M
  259 00000138 492E            LDR              R1, =NVIC_ST_CURRENT_R ; R1 = &
                                                            NVIC_ST_CURRENT_R (
                                                            ponteiro)
  260 0000013A F04F 0000       MOV              R0, #0      ; qualquer escrita 
                                                            no endere√ßo NVIC_S
                                                            T_CURRENT_R o limpa
                                                            
  261 0000013E 6008            STR              R0, [R1]    ; limpa o contador
  262 00000140 492A            LDR              R1, =NVIC_ST_CTRL_R ; habilita 
                                                            o SysTick com o clo



ARM Macro Assembler    Page 13 


                                                            ck do core
  263 00000142 F04F 0005       MOV              R0, #0x05   ; ENABLE | CLK_SRC
  264 00000146 6008            STR              R0, [R1]    ; Seta os bits de E
                                                            NABLE e CLK_SRC na 
                                                            mem√≥ria
  265 00000148 4770            BX               LR
  266 0000014A         
  267 0000014A         ;------------SysTick_Wait------------
  268 0000014A         ; Atraso de tempo utilizando processador ocupado
  269 0000014A         ; Entrada: R0 -> par√¢metro de delay em unidades do cloc
                       k do core (12.5ns)
  270 0000014A         ; Sa√≠da: Nenhum
  271 0000014A         ; Modifica: R0
  272 0000014A         SysTick_Wait
  273 0000014A B40A            PUSH             {R1, R3}    ; Salva os valores 
                                                            de R1 e R3 externos
                                                            
  274 0000014C 4928            LDR              R1, =NVIC_ST_RELOAD_R ; R1 = &N
                                                            VIC_ST_RELOAD_RSUB 
                                                            R0 (ponteiro)
  275 0000014E F1A0 0001       SUB              R0, #1
  276 00000152 6008            STR              R0, [R1]    ; delay-1, n√∫mero 
                                                            de contagens para e
                                                            sperar
  277 00000154 4925            LDR              R1, =NVIC_ST_CTRL_R ; R1 = &NVI
                                                            C_ST_CTRL_R
  278 00000156         SysTick_Wait_loop
  279 00000156 680B            LDR              R3, [R1]    ; R3 = &NVIC_ST_CTR
                                                            L_R (ponteiro)
  280 00000158 F413 3380       ANDS             R3, R3, #0x00010000 ; O bit COU
                                                            NT est√° setado? (B
                                                            it 16)
  281 0000015C D0FB            BEQ              SysTick_Wait_loop ; Se sim perm
                                                            anece no loop
  282 0000015E BC0A            POP              {R1, R3}    ; Restaura
  283 00000160 4770            BX               LR          ; Se n√£o, retorna
  284 00000162         
  285 00000162         ;------------SysTick_Wait1ms------------
  286 00000162         ; tempo de atraso usando processador ocupado. Assume um 
                       clock de 80 MHz
  287 00000162         ; Entrada: R0 --> N√∫mero de vezes para contar 1ms.
  288 00000162         ; Sa√≠da: N√£o tem
  289 00000162         ; Modifica: R0
  290 00000162 00013880 
                       DELAY1MS
                               EQU              80000       ; n√∫mero de ciclos
                                                             de clock para cont
                                                            ar 1ms (assumindo 8
                                                            0 MHz)
  291 00000162         ; 80000 x 12,5 ns = 1 ms
  292 00000162         
  293 00000162         SysTick_Wait1ms
  294 00000162 B510            PUSH             {R4, LR}    ; salva o valor atu
                                                            al de R4 e Link Reg
                                                            ister
  295 00000164 0004            MOVS             R4, R0      ; R4 = R0  numEsper
                                                            asRestantes com atu
                                                            aliza√ß√£o dos flag
                                                            s



ARM Macro Assembler    Page 14 


  296 00000166 D004            BEQ              SysTick_Wait1ms_done ; Se o num
                                                            EsperasRestantes ==
                                                             0, vai para o fim
  297 00000168         SysTick_Wait1ms_loop
  298 00000168 4823            LDR              R0, =DELAY1MS ; R0 = DELAY1MS (
                                                            n√∫mero de ticks pa
                                                            ra contar 1ms)
  299 0000016A F7FF FFEE       BL               SysTick_Wait ; chama a rotina p
                                                            ara esperar por 1ms
                                                            
  300 0000016E 1E64            SUBS             R4, R4, #1  ; R4 = R4 - 1; numE
                                                            sperasRestantes--
  301 00000170 D8FA            BHI              SysTick_Wait1ms_loop ; se (numE
                                                            sperasRestantes > 0
                                                            ), espera mais 1ms
  302 00000172         SysTick_Wait1ms_done
  303 00000172 E8BD 4010       POP              {R4, LR}    ;return
  304 00000176         
  305 00000176         ;------------SysTick_Wait1us------------
  306 00000176         ; tempo de atraso usando processador ocupado. Assume um 
                       clock de 80 MHz
  307 00000176         ; Entrada: R0 --> N√∫mero de vezes para contar 1us.
  308 00000176         ; Sa√≠da: N√£o tem
  309 00000176         ; Modifica: R0
  310 00000176 00000050 
                       DELAY1US
                               EQU              80          ; n√∫mero de ciclos
                                                             de clock para cont
                                                            ar 1us (assumindo 8
                                                            0 MHz)
  311 00000176         ; 80 x 12,5 ns = 1 us
  312 00000176         
  313 00000176         SysTick_Wait1us
  314 00000176 B510            PUSH             {R4, LR}    ; salva o valor atu
                                                            al de R4 e Link Reg
                                                            ister
  315 00000178 0004            MOVS             R4, R0      ; R4 = R0  numEsper
                                                            asRestantes com atu
                                                            aliza√ß√£o dos flag
                                                            s
  316 0000017A D005            BEQ              SysTick_Wait1us_done ; Se o num
                                                            EsperasRestantes ==
                                                             0, vai para o fim
  317 0000017C         SysTick_Wait1us_loop
  318 0000017C F04F 0050       LDR              R0, =DELAY1US ; R0 = DELAY1MS (
                                                            n√∫mero de ticks pa
                                                            ra contar 1ms)
  319 00000180 F7FF FFE3       BL               SysTick_Wait ; chama a rotina p
                                                            ara esperar por 1ms
                                                            
  320 00000184 1E64            SUBS             R4, R4, #1  ; R4 = R4 - 1; numE
                                                            sperasRestantes--
  321 00000186 D8F9            BHI              SysTick_Wait1us_loop ; se (numE
                                                            sperasRestantes > 0
                                                            ), espera mais 1ms
  322 00000188         SysTick_Wait1us_done
  323 00000188 BD10            POP              {R4, PC}    ;return
  324 0000018A         
  325 0000018A         ;------------Extract_Digits------------



ARM Macro Assembler    Page 15 


  326 0000018A         ; N√∫mero em R0 √© separado em d√≠gito dezena no R1 e un
                       idade no R2
  327 0000018A         Extract_Digits
  328 0000018A B508            PUSH             {R3, LR}
  329 0000018C F04F 030A       MOV              R3, #10     ; Divisor = 10
  330 00000190 FBB0 F1F3       UDIV             R1, R0, R3  ; R1 = R0 / 10 (dez
                                                            ena)
  331 00000194 FB03 0211       MLS              R2, R3, R1, R0 ; R2 = R0 - (R1 
                                                            * 10) (unidade)
  332 00000198 E8BD 4008       POP              {R3, LR}
  333 0000019C 4770            BX               LR
  334 0000019E         
  335 0000019E         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
  336 0000019E         ; Fim do Arquivo
  337 0000019E         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
  338 0000019E 00 00           ALIGN                        ; Garante que o fim
                                                             da se√ß√£o est√° a
                                                            linhado 
  339 000001A0                 END                          ; Fim do arquivo
              400FE0B0 
              400FE07C 
              400FE050 
              400FE144 
              400FE160 
              000FFC00 
              400FE164 
              400FE0C0 
              03EF03EF 
              04C4B400 
              07270E00 
              05F5E100 
              01850185 
              01440144 
              03938700 
              01030103 
              02625A00 
              00F42400 
              400FE168 
              E000E010 
              E000E014 
              E000E018 
              00013880 
Command Line: --debug --xref --diag_suppress=9931,A1950W --cpu=Cortex-M4.fp.sp 
--depend=.\objects\utils.d -o.\objects\utils.o -IC:\Users\lucas\AppData\Local\a
rm\packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C129 --predefine="__EVAL SETA 1"
 --predefine="__UVISION_VERSION SETA 542" --predefine="TM4C129ENCPDT SETA 1" --
list=.\listings\utils.lst utils.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 55 in file utils.s
   Uses
      None
Comment: .text unused
Extract_Digits 0000018A

Symbol: Extract_Digits
   Definitions
      At line 327 in file utils.s
   Uses
      At line 245 in file utils.s
Comment: Extract_Digits used once
PLL_Init 00000000

Symbol: PLL_Init
   Definitions
      At line 64 in file utils.s
   Uses
      At line 57 in file utils.s
Comment: PLL_Init used once
PLL_Init_step3loop 0000001A

Symbol: PLL_Init_step3loop
   Definitions
      At line 84 in file utils.s
   Uses
      At line 87 in file utils.s
Comment: PLL_Init_step3loop used once
PLL_Init_step7done 000000EE

Symbol: PLL_Init_step7done
   Definitions
      At line 201 in file utils.s
   Uses
      At line 166 in file utils.s
      At line 173 in file utils.s
      At line 180 in file utils.s
      At line 186 in file utils.s
      At line 192 in file utils.s
      At line 198 in file utils.s

PLL_Init_step7extremelyslow 000000EA

Symbol: PLL_Init_step7extremelyslow
   Definitions
      At line 199 in file utils.s
   Uses
      At line 196 in file utils.s
Comment: PLL_Init_step7extremelyslow used once
PLL_Init_step7fast 000000BA

Symbol: PLL_Init_step7fast
   Definitions
      At line 174 in file utils.s
   Uses



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 170 in file utils.s
Comment: PLL_Init_step7fast used once
PLL_Init_step7fullspeed 000000A2

Symbol: PLL_Init_step7fullspeed
   Definitions
      At line 160 in file utils.s
   Uses
      At line 154 in file utils.s
Comment: PLL_Init_step7fullspeed used once
PLL_Init_step7medium 000000C6

Symbol: PLL_Init_step7medium
   Definitions
      At line 181 in file utils.s
   Uses
      At line 177 in file utils.s
Comment: PLL_Init_step7medium used once
PLL_Init_step7slow 000000D2

Symbol: PLL_Init_step7slow
   Definitions
      At line 187 in file utils.s
   Uses
      At line 184 in file utils.s
Comment: PLL_Init_step7slow used once
PLL_Init_step7toofast 000000A0

Symbol: PLL_Init_step7toofast
   Definitions
      At line 155 in file utils.s
   Uses
      None
Comment: PLL_Init_step7toofast unused
PLL_Init_step7veryfast 000000AE

Symbol: PLL_Init_step7veryfast
   Definitions
      At line 167 in file utils.s
   Uses
      At line 163 in file utils.s
Comment: PLL_Init_step7veryfast used once
PLL_Init_step7veryslow 000000DE

Symbol: PLL_Init_step7veryslow
   Definitions
      At line 193 in file utils.s
   Uses
      At line 190 in file utils.s
Comment: PLL_Init_step7veryslow used once
PLL_Init_step8done 0000010C

Symbol: PLL_Init_step8done
   Definitions
      At line 220 in file utils.s
   Uses
      At line 212 in file utils.s
Comment: PLL_Init_step8done used once
PLL_Init_step8loop 000000FA



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


Symbol: PLL_Init_step8loop
   Definitions
      At line 209 in file utils.s
   Uses
      At line 215 in file utils.s
Comment: PLL_Init_step8loop used once
SysTick_Init 00000128

Symbol: SysTick_Init
   Definitions
      At line 252 in file utils.s
   Uses
      At line 242 in file utils.s
Comment: SysTick_Init used once
SysTick_Wait 0000014A

Symbol: SysTick_Wait
   Definitions
      At line 272 in file utils.s
   Uses
      At line 299 in file utils.s
      At line 319 in file utils.s

SysTick_Wait1ms 00000162

Symbol: SysTick_Wait1ms
   Definitions
      At line 293 in file utils.s
   Uses
      At line 243 in file utils.s
Comment: SysTick_Wait1ms used once
SysTick_Wait1ms_done 00000172

Symbol: SysTick_Wait1ms_done
   Definitions
      At line 302 in file utils.s
   Uses
      At line 296 in file utils.s
Comment: SysTick_Wait1ms_done used once
SysTick_Wait1ms_loop 00000168

Symbol: SysTick_Wait1ms_loop
   Definitions
      At line 297 in file utils.s
   Uses
      At line 301 in file utils.s
Comment: SysTick_Wait1ms_loop used once
SysTick_Wait1us 00000176

Symbol: SysTick_Wait1us
   Definitions
      At line 313 in file utils.s
   Uses
      At line 244 in file utils.s
Comment: SysTick_Wait1us used once
SysTick_Wait1us_done 00000188

Symbol: SysTick_Wait1us_done



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 322 in file utils.s
   Uses
      At line 316 in file utils.s
Comment: SysTick_Wait1us_done used once
SysTick_Wait1us_loop 0000017C

Symbol: SysTick_Wait1us_loop
   Definitions
      At line 317 in file utils.s
   Uses
      At line 321 in file utils.s
Comment: SysTick_Wait1us_loop used once
SysTick_Wait_loop 00000156

Symbol: SysTick_Wait_loop
   Definitions
      At line 278 in file utils.s
   Uses
      At line 281 in file utils.s
Comment: SysTick_Wait_loop used once
24 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

DELAY1MS 00013880

Symbol: DELAY1MS
   Definitions
      At line 290 in file utils.s
   Uses
      At line 298 in file utils.s
Comment: DELAY1MS used once
DELAY1US 00000050

Symbol: DELAY1US
   Definitions
      At line 310 in file utils.s
   Uses
      At line 318 in file utils.s
Comment: DELAY1US used once
FXTAL 017D7840

Symbol: FXTAL
   Definitions
      At line 111 in file utils.s
   Uses
      At line 117 in file utils.s
Comment: FXTAL used once
MFRAC 00000000

Symbol: MFRAC
   Definitions
      At line 115 in file utils.s
   Uses
      At line 117 in file utils.s
      At line 122 in file utils.s

MINT 00000060

Symbol: MINT
   Definitions
      At line 114 in file utils.s
   Uses
      At line 117 in file utils.s
      At line 126 in file utils.s

N 00000004

Symbol: N
   Definitions
      At line 113 in file utils.s
   Uses
      At line 117 in file utils.s
      At line 133 in file utils.s

NVIC_ST_CTRL_R E000E010

Symbol: NVIC_ST_CTRL_R
   Definitions
      At line 237 in file utils.s
   Uses
      At line 253 in file utils.s
      At line 262 in file utils.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 277 in file utils.s

NVIC_ST_CURRENT_R E000E018

Symbol: NVIC_ST_CURRENT_R
   Definitions
      At line 239 in file utils.s
   Uses
      At line 259 in file utils.s
Comment: NVIC_ST_CURRENT_R used once
NVIC_ST_RELOAD_R E000E014

Symbol: NVIC_ST_RELOAD_R
   Definitions
      At line 238 in file utils.s
   Uses
      At line 256 in file utils.s
      At line 274 in file utils.s

PSYSDIV 00000005

Symbol: PSYSDIV
   Definitions
      At line 21 in file utils.s
   Uses
      At line 117 in file utils.s
      At line 227 in file utils.s

Q 00000000

Symbol: Q
   Definitions
      At line 112 in file utils.s
   Uses
      At line 117 in file utils.s
      At line 131 in file utils.s

SYSCLK 04C4B400

Symbol: SYSCLK
   Definitions
      At line 117 in file utils.s
   Uses
      At line 151 in file utils.s
Comment: SYSCLK used once
SYSCTL_DSCLKCFG_DSOSCSRC_M 00F00000

Symbol: SYSCTL_DSCLKCFG_DSOSCSRC_M
   Definitions
      At line 39 in file utils.s
   Uses
      At line 102 in file utils.s
Comment: SYSCTL_DSCLKCFG_DSOSCSRC_M used once
SYSCTL_DSCLKCFG_DSOSCSRC_MOSC 00300000

Symbol: SYSCTL_DSCLKCFG_DSOSCSRC_MOSC
   Definitions
      At line 40 in file utils.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 103 in file utils.s
Comment: SYSCTL_DSCLKCFG_DSOSCSRC_MOSC used once
SYSCTL_DSCLKCFG_R 400FE144

Symbol: SYSCTL_DSCLKCFG_R
   Definitions
      At line 38 in file utils.s
   Uses
      At line 100 in file utils.s
Comment: SYSCTL_DSCLKCFG_R used once
SYSCTL_MEMTIM0_R 400FE0C0

Symbol: SYSCTL_MEMTIM0_R
   Definitions
      At line 37 in file utils.s
   Uses
      At line 147 in file utils.s
Comment: SYSCTL_MEMTIM0_R used once
SYSCTL_MOSCCTL_NOXTAL 00000004

Symbol: SYSCTL_MOSCCTL_NOXTAL
   Definitions
      At line 27 in file utils.s
   Uses
      At line 78 in file utils.s
Comment: SYSCTL_MOSCCTL_NOXTAL used once
SYSCTL_MOSCCTL_PWRDN 00000008

Symbol: SYSCTL_MOSCCTL_PWRDN
   Definitions
      At line 26 in file utils.s
   Uses
      At line 79 in file utils.s
Comment: SYSCTL_MOSCCTL_PWRDN used once
SYSCTL_MOSCCTL_R 400FE07C

Symbol: SYSCTL_MOSCCTL_R
   Definitions
      At line 25 in file utils.s
   Uses
      At line 76 in file utils.s
Comment: SYSCTL_MOSCCTL_R used once
SYSCTL_PLLFREQ0_MFRAC_M 000FFC00

Symbol: SYSCTL_PLLFREQ0_MFRAC_M
   Definitions
      At line 43 in file utils.s
   Uses
      At line 120 in file utils.s
Comment: SYSCTL_PLLFREQ0_MFRAC_M used once
SYSCTL_PLLFREQ0_MFRAC_S 0000000A

Symbol: SYSCTL_PLLFREQ0_MFRAC_S
   Definitions
      At line 45 in file utils.s
   Uses
      At line 122 in file utils.s
Comment: SYSCTL_PLLFREQ0_MFRAC_S used once
SYSCTL_PLLFREQ0_MINT_M 000003FF



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: SYSCTL_PLLFREQ0_MINT_M
   Definitions
      At line 44 in file utils.s
   Uses
      At line 124 in file utils.s
Comment: SYSCTL_PLLFREQ0_MINT_M used once
SYSCTL_PLLFREQ0_MINT_S 00000000

Symbol: SYSCTL_PLLFREQ0_MINT_S
   Definitions
      At line 46 in file utils.s
   Uses
      At line 126 in file utils.s
Comment: SYSCTL_PLLFREQ0_MINT_S used once
SYSCTL_PLLFREQ0_PLLPWR 00800000

Symbol: SYSCTL_PLLFREQ0_PLLPWR
   Definitions
      At line 42 in file utils.s
   Uses
      At line 137 in file utils.s
Comment: SYSCTL_PLLFREQ0_PLLPWR used once
SYSCTL_PLLFREQ0_R 400FE160

Symbol: SYSCTL_PLLFREQ0_R
   Definitions
      At line 41 in file utils.s
   Uses
      At line 118 in file utils.s
      At line 135 in file utils.s

SYSCTL_PLLFREQ1_N_M 0000001F

Symbol: SYSCTL_PLLFREQ1_N_M
   Definitions
      At line 49 in file utils.s
   Uses
      At line 132 in file utils.s
Comment: SYSCTL_PLLFREQ1_N_M used once
SYSCTL_PLLFREQ1_N_S 00000000

Symbol: SYSCTL_PLLFREQ1_N_S
   Definitions
      At line 51 in file utils.s
   Uses
      At line 133 in file utils.s
Comment: SYSCTL_PLLFREQ1_N_S used once
SYSCTL_PLLFREQ1_Q_M 00001F00

Symbol: SYSCTL_PLLFREQ1_Q_M
   Definitions
      At line 48 in file utils.s
   Uses
      At line 130 in file utils.s
Comment: SYSCTL_PLLFREQ1_Q_M used once
SYSCTL_PLLFREQ1_Q_S 00000008

Symbol: SYSCTL_PLLFREQ1_Q_S



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 50 in file utils.s
   Uses
      At line 131 in file utils.s
Comment: SYSCTL_PLLFREQ1_Q_S used once
SYSCTL_PLLFREQ1_R 400FE164

Symbol: SYSCTL_PLLFREQ1_R
   Definitions
      At line 47 in file utils.s
   Uses
      At line 128 in file utils.s
Comment: SYSCTL_PLLFREQ1_R used once
SYSCTL_PLLSTAT_LOCK 00000001

Symbol: SYSCTL_PLLSTAT_LOCK
   Definitions
      At line 53 in file utils.s
   Uses
      At line 211 in file utils.s
Comment: SYSCTL_PLLSTAT_LOCK used once
SYSCTL_PLLSTAT_R 400FE168

Symbol: SYSCTL_PLLSTAT_R
   Definitions
      At line 52 in file utils.s
   Uses
      At line 206 in file utils.s
Comment: SYSCTL_PLLSTAT_R used once
SYSCTL_RIS_MOSCPUPRIS 00000100

Symbol: SYSCTL_RIS_MOSCPUPRIS
   Definitions
      At line 24 in file utils.s
   Uses
      At line 86 in file utils.s
Comment: SYSCTL_RIS_MOSCPUPRIS used once
SYSCTL_RIS_R 400FE050

Symbol: SYSCTL_RIS_R
   Definitions
      At line 23 in file utils.s
   Uses
      At line 83 in file utils.s
Comment: SYSCTL_RIS_R used once
SYSCTL_RSCLKCFG_MEMTIMU 80000000

Symbol: SYSCTL_RSCLKCFG_MEMTIMU
   Definitions
      At line 29 in file utils.s
   Uses
      At line 228 in file utils.s
Comment: SYSCTL_RSCLKCFG_MEMTIMU used once
SYSCTL_RSCLKCFG_NEWFREQ 40000000

Symbol: SYSCTL_RSCLKCFG_NEWFREQ
   Definitions
      At line 30 in file utils.s
   Uses



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

      At line 141 in file utils.s
Comment: SYSCTL_RSCLKCFG_NEWFREQ used once
SYSCTL_RSCLKCFG_OSCSRC_M 00F00000

Symbol: SYSCTL_RSCLKCFG_OSCSRC_M
   Definitions
      At line 34 in file utils.s
   Uses
      At line 93 in file utils.s
Comment: SYSCTL_RSCLKCFG_OSCSRC_M used once
SYSCTL_RSCLKCFG_OSCSRC_MOSC 00300000

Symbol: SYSCTL_RSCLKCFG_OSCSRC_MOSC
   Definitions
      At line 35 in file utils.s
   Uses
      At line 94 in file utils.s
Comment: SYSCTL_RSCLKCFG_OSCSRC_MOSC used once
SYSCTL_RSCLKCFG_PLLSRC_M 0F000000

Symbol: SYSCTL_RSCLKCFG_PLLSRC_M
   Definitions
      At line 32 in file utils.s
   Uses
      At line 95 in file utils.s
Comment: SYSCTL_RSCLKCFG_PLLSRC_M used once
SYSCTL_RSCLKCFG_PLLSRC_MOSC 03000000

Symbol: SYSCTL_RSCLKCFG_PLLSRC_MOSC
   Definitions
      At line 33 in file utils.s
   Uses
      At line 96 in file utils.s
Comment: SYSCTL_RSCLKCFG_PLLSRC_MOSC used once
SYSCTL_RSCLKCFG_PSYSDIV_M 000003FF

Symbol: SYSCTL_RSCLKCFG_PSYSDIV_M
   Definitions
      At line 36 in file utils.s
   Uses
      At line 224 in file utils.s
      At line 227 in file utils.s

SYSCTL_RSCLKCFG_R 400FE0B0

Symbol: SYSCTL_RSCLKCFG_R
   Definitions
      At line 28 in file utils.s
   Uses
      At line 69 in file utils.s
      At line 91 in file utils.s
      At line 139 in file utils.s
      At line 225 in file utils.s

SYSCTL_RSCLKCFG_USEPLL 10000000

Symbol: SYSCTL_RSCLKCFG_USEPLL
   Definitions
      At line 31 in file utils.s



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 71 in file utils.s
      At line 229 in file utils.s

43 symbols
403 symbols in table
