Analysis & Synthesis report for Resursos_Fmax_CC
Fri Mar 25 19:24:17 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_s181:auto_generated
 16. Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1
 17. Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|accumulator:phase_accumulator
 18. Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|preprocesado:pre_pro
 19. Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin
 20. Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|postprocesado:post_pro
 21. Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0
 22. Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|lpm_mult:Mult2
 23. Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|lpm_mult:Mult1
 25. altsyncram Parameter Settings by Entity Instance
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "DP_MOD:DP_MOD1|DDS:D1|accumulator:phase_accumulator"
 28. Port Connectivity Checks: "DP_MOD:DP_MOD1|DDS:D1"
 29. Port Connectivity Checks: "DP_MOD:DP_MOD1"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+------------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 25 19:24:17 2022                    ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                      ; Resursos_Fmax_CC                                         ;
; Top-level Entity Name              ; DP_MOD_wrap                                              ;
; Family                             ; Cyclone IV E                                             ;
; Total logic elements               ; 347                                                      ;
;     Total combinational functions  ; 126                                                      ;
;     Dedicated logic registers      ; 330                                                      ;
; Total registers                    ; 330                                                      ;
; Total pins                         ; 93                                                       ;
; Total virtual pins                 ; 0                                                        ;
; Total memory bits                  ; 131,072                                                  ;
; Embedded Multiplier 9-bit elements ; 6                                                        ;
; Total PLLs                         ; 0                                                        ;
+------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DP_MOD_wrap        ; Resursos_Fmax_CC   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; DP_MOD_wrap.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD_wrap.v                                     ;         ;
; rom_dds_L15_W16.txt                               ; yes             ; User File                                             ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/rom_dds_L15_W16.txt                               ;         ;
; preprocesado.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/preprocesado.v                                    ;         ;
; postprocesado.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/postprocesado.v                                   ;         ;
; DP_MOD.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v                                          ;         ;
; DDS.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v                                             ;         ;
; accumulator.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/accumulator.v                                     ;         ;
; rom_dds_l15_w14.txt                               ; yes             ; Auto-Generated Megafunction                           ; rom_dds_l15_w14.txt                                                                                                      ;         ;
; rom_dds_l6_w16.txt                                ; yes             ; Auto-Generated Megafunction                           ; rom_dds_l6_w16.txt                                                                                                       ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;         ;
; aglobal171.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                         ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                             ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                             ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;         ;
; db/altsyncram_s181.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/db/altsyncram_s181.tdf                            ;         ;
; db/resursos_fmax_cc.ram0_rom_mem_6cff8678.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/db/resursos_fmax_cc.ram0_rom_mem_6cff8678.hdl.mif ;         ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                           ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;         ;
; multcore.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.inc                                                           ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;         ;
; altshift.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                                           ;         ;
; db/mult_56t.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/db/mult_56t.tdf                                   ;         ;
; db/mult_66t.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/db/mult_66t.tdf                                   ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 347       ;
;                                             ;           ;
; Total combinational functions               ; 126       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 16        ;
;     -- 3 input functions                    ; 61        ;
;     -- <=2 input functions                  ; 49        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 65        ;
;     -- arithmetic mode                      ; 61        ;
;                                             ;           ;
; Total registers                             ; 330       ;
;     -- Dedicated logic registers            ; 330       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 93        ;
; Total memory bits                           ; 131072    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 346       ;
; Total fan-out                               ; 1461      ;
; Average fan-out                             ; 2.20      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |DP_MOD_wrap                                    ; 126 (0)             ; 330 (92)                  ; 131072      ; 6            ; 0       ; 3         ; 93   ; 0            ; |DP_MOD_wrap                                                                                           ; DP_MOD_wrap     ; work         ;
;    |DP_MOD:DP_MOD1|                             ; 126 (56)            ; 238 (183)                 ; 131072      ; 6            ; 0       ; 3         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1                                                                            ; DP_MOD          ; work         ;
;       |DDS:D1|                                  ; 70 (16)             ; 55 (31)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1                                                                     ; DDS             ; work         ;
;          |accumulator:phase_accumulator|        ; 40 (40)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1|accumulator:phase_accumulator                                       ; accumulator     ; work         ;
;          |postprocesado:post_pro|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1|postprocesado:post_pro                                              ; postprocesado   ; work         ;
;          |preprocesado:pre_pro|                 ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1|preprocesado:pre_pro                                                ; preprocesado    ; work         ;
;          |rom_mem:rom_sin|                      ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin                                                     ; rom_mem         ; work         ;
;             |altsyncram:rom_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_s181:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_s181:auto_generated ; altsyncram_s181 ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|lpm_mult:Mult0                                                             ; lpm_mult        ; work         ;
;          |mult_66t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|lpm_mult:Mult0|mult_66t:auto_generated                                     ; mult_66t        ; work         ;
;       |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|lpm_mult:Mult1                                                             ; lpm_mult        ; work         ;
;          |mult_56t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|lpm_mult:Mult1|mult_56t:auto_generated                                     ; mult_56t        ; work         ;
;       |lpm_mult:Mult2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|lpm_mult:Mult2                                                             ; lpm_mult        ; work         ;
;          |mult_56t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DP_MOD_wrap|DP_MOD:DP_MOD1|lpm_mult:Mult2|mult_56t:auto_generated                                     ; mult_56t        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_s181:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8192         ; 16           ; --           ; --           ; 131072 ; db/Resursos_Fmax_CC.ram0_rom_mem_6cff8678.hdl.mif ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; DP_MOD:DP_MOD1|im_fm_mux[16]          ; Stuck at GND due to stuck port data_in ;
; DP_MOD:DP_MOD1|uno_sum[16]            ; Stuck at GND due to stuck port data_in ;
; DP_MOD:DP_MOD1|am_mux[16]             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; DP_MOD:DP_MOD1|uno_sum[16] ; Stuck at GND              ; DP_MOD:DP_MOD1|am_mux[16]              ;
;                            ; due to stuck port data_in ;                                        ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 330   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                            ;
+------------------------------------------------+-------------------------------------------------+------+
; Register Name                                  ; Megafunction                                    ; Type ;
+------------------------------------------------+-------------------------------------------------+------+
; DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|q[0..15] ; DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|rom_rtl_0 ; RAM  ;
+------------------------------------------------+-------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DP_MOD_wrap|DP_MOD:DP_MOD1|DDS:D1|accumulator:phase_accumulator|oQ[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_s181:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; M              ; 24    ; Signed Integer                            ;
; L              ; 15    ; Signed Integer                            ;
; W              ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|accumulator:phase_accumulator ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|preprocesado:pre_pro ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; L              ; 15    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 13    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP_MOD:DP_MOD1|DDS:D1|postprocesado:post_pro ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0 ;
+------------------------------------+---------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                             ; Type               ;
+------------------------------------+---------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped            ;
; OPERATION_MODE                     ; ROM                                               ; Untyped            ;
; WIDTH_A                            ; 16                                                ; Untyped            ;
; WIDTHAD_A                          ; 13                                                ; Untyped            ;
; NUMWORDS_A                         ; 8192                                              ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped            ;
; WIDTH_B                            ; 1                                                 ; Untyped            ;
; WIDTHAD_B                          ; 1                                                 ; Untyped            ;
; NUMWORDS_B                         ; 1                                                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped            ;
; BYTE_SIZE                          ; 8                                                 ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped            ;
; INIT_FILE                          ; db/Resursos_Fmax_CC.ram0_rom_mem_6cff8678.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_s181                                   ; Untyped            ;
+------------------------------------+---------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|lpm_mult:Mult2      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 33           ; Untyped             ;
; LPM_WIDTHR                                     ; 33           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 33           ; Untyped             ;
; LPM_WIDTHR                                     ; 33           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP_MOD:DP_MOD1|lpm_mult:Mult1      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 33           ; Untyped             ;
; LPM_WIDTHR                                     ; 33           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 3                             ;
; Entity Instance                       ; DP_MOD:DP_MOD1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                            ;
;     -- LPM_WIDTHB                     ; 17                            ;
;     -- LPM_WIDTHP                     ; 33                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; DP_MOD:DP_MOD1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                            ;
;     -- LPM_WIDTHB                     ; 16                            ;
;     -- LPM_WIDTHP                     ; 33                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; DP_MOD:DP_MOD1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                            ;
;     -- LPM_WIDTHB                     ; 17                            ;
;     -- LPM_WIDTHP                     ; 33                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_MOD:DP_MOD1|DDS:D1|accumulator:phase_accumulator"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; oQ[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DP_MOD:DP_MOD1|DDS:D1"    ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; val_in  ; Input  ; Info     ; Explicitly unconnected ;
; ena_ac  ; Input  ; Info     ; Stuck at VCC           ;
; val_out ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP_MOD:DP_MOD1"                                                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; im_am ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; im_fm ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 93                          ;
; cycloneiii_ff         ; 330                         ;
;     SCLR              ; 24                          ;
;     plain             ; 306                         ;
; cycloneiii_lcell_comb ; 126                         ;
;     arith             ; 61                          ;
;         3 data inputs ; 61                          ;
;     normal            ; 65                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 48                          ;
;         4 data inputs ; 16                          ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 1.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Fri Mar 25 19:24:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Resursos_Fmax_CC -c Resursos_Fmax_CC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dp_mod_wrap.v
    Info (12023): Found entity 1: DP_MOD_wrap File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD_wrap.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file preprocesado.v
    Info (12023): Found entity 1: preprocesado File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/preprocesado.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file postprocesado.v
    Info (12023): Found entity 1: postprocesado File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/postprocesado.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file dp_mod.v
    Info (12023): Found entity 1: DP_MOD File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 30
Info (12021): Found 2 design units, including 2 entities, in source file dds.v
    Info (12023): Found entity 1: DDS File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 29
    Info (12023): Found entity 2: rom_mem File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file accumulator.v
    Info (12023): Found entity 1: accumulator File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/accumulator.v Line: 26
Info (12127): Elaborating entity "DP_MOD_wrap" for the top level hierarchy
Info (12128): Elaborating entity "DP_MOD" for hierarchy "DP_MOD:DP_MOD1" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD_wrap.v Line: 49
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(72): truncated value with size 33 to match size of target (17) File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 72
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(86): truncated value with size 33 to match size of target (24) File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 86
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(110): truncated value with size 33 to match size of target (16) File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 110
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(116): truncated value with size 33 to match size of target (17) File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 116
Warning (10230): Verilog HDL assignment warning at DP_MOD.v(125): truncated value with size 33 to match size of target (16) File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 125
Info (12128): Elaborating entity "DDS" for hierarchy "DP_MOD:DP_MOD1|DDS:D1" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 145
Info (12128): Elaborating entity "accumulator" for hierarchy "DP_MOD:DP_MOD1|DDS:D1|accumulator:phase_accumulator" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 62
Info (12128): Elaborating entity "preprocesado" for hierarchy "DP_MOD:DP_MOD1|DDS:D1|preprocesado:pre_pro" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 73
Info (12128): Elaborating entity "rom_mem" for hierarchy "DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 81
Warning (10030): Net "rom.data_a" at DDS.v(111) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 111
Warning (10030): Net "rom.waddr_a" at DDS.v(111) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 111
Warning (10030): Net "rom.we_a" at DDS.v(111) has no driver or initial value, using a default initial value '0' File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 111
Info (12128): Elaborating entity "postprocesado" for hierarchy "DP_MOD:DP_MOD1|DDS:D1|postprocesado:post_pro" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DDS.v Line: 85
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Resursos_Fmax_CC.ram0_rom_mem_6cff8678.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DP_MOD:DP_MOD1|Mult2" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DP_MOD:DP_MOD1|Mult0" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 82
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DP_MOD:DP_MOD1|Mult1" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 106
Info (12130): Elaborated megafunction instantiation "DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "DP_MOD:DP_MOD1|DDS:D1|rom_mem:rom_sin|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Resursos_Fmax_CC.ram0_rom_mem_6cff8678.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s181.tdf
    Info (12023): Found entity 1: altsyncram_s181 File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/db/altsyncram_s181.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DP_MOD:DP_MOD1|lpm_mult:Mult2" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 121
Info (12133): Instantiated megafunction "DP_MOD:DP_MOD1|lpm_mult:Mult2" with the following parameter: File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 121
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/db/mult_56t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DP_MOD:DP_MOD1|lpm_mult:Mult0" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 82
Info (12133): Instantiated megafunction "DP_MOD:DP_MOD1|lpm_mult:Mult0" with the following parameter: File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 82
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_66t.tdf
    Info (12023): Found entity 1: mult_66t File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/db/mult_66t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DP_MOD:DP_MOD1|lpm_mult:Mult1" File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 106
Info (12133): Instantiated megafunction "DP_MOD:DP_MOD1|lpm_mult:Mult1" with the following parameter: File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica2/Quartus_simulations/DP_MOD.v Line: 106
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 462 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 76 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 347 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Fri Mar 25 19:24:17 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


