#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 08:53:53 2020
# Process ID: 15940
# Current directory: D:/Xilinx_summer/count
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6196 D:\Xilinx_summer\count\count.xpr
# Log file: D:/Xilinx_summer/count/vivado.log
# Journal file: D:/Xilinx_summer/count\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx_summer/count/count.xpr
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
reset_run synth_1
launch_simulation
launch_simulation
source counter10_tb.tcl
restart
run all
current_wave_config {Untitled 1}
add_wave {{/glbl}} 
current_wave_config {Untitled 1}
add_wave {{/counter10_tb/u1}} 
restart
run all
restart
restart
run all
launch_runs synth_1 -jobs 4
wait_on_run synth_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/SEA-master/Examples/FPGA-IP/Get_X-IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core d:/SEA-master/Examples/FPGA-IP/Get_X-IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SEA-master/Examples/FPGA-IP/Get_X-IP d:/SEA-master/Examples/FPGA-IP/Get_X-IP/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  d:/SEA-master/Examples/FPGA-IP/Get_X-IP [current_project]
update_ip_catalog
ipx::package_project -root_dir D:/SEA-master/Examples/FPGA-IP/Get_X-IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/SEA-master/Examples/FPGA-IP/Get_X-IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SEA-master/Examples/FPGA-IP/Get_X-IP d:/SEA-master/Examples/FPGA-IP/Get_X-IP/component.xml
update_compile_order -fileset sources_1
set_property previous_version_for_upgrade xilinx.com:user:counter10:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SEA-master/Examples/FPGA-IP/Get_X-IP
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/SEA-master/Examples/FPGA-IP/Get_X-IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/SEA-master/Examples/FPGA-IP/Get_X-IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SEA-master/Examples/FPGA-IP/Get_X-IP d:/SEA-master/Examples/FPGA-IP/Get_X-IP/component.xml
update_compile_order -fileset sources_1
set_property previous_version_for_upgrade xilinx.com:user:counter10:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
current_project count
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SEA-master/Examples/FPGA-IP/Get_X-IP
close_sim
