#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan  5 20:30:36 2021
# Process ID: 13484
# Current directory: C:/Users/faith/Documents/MAES/AESencryption
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9544 C:\Users\faith\Documents\MAES\AESencryption\AESencryption.xpr
# Log file: C:/Users/faith/Documents/MAES/AESencryption/vivado.log
# Journal file: C:/Users/faith/Documents/MAES/AESencryption\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/faith/Documents/MAES/AESencryption/AESencryption.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/ProgramData/MATLAB/SupportPackages/R2020b/toolbox/hdlverifier/supportpackages/fpgadebug_xilinx/+hdlverifier/+fpga/+vivado'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ProgramData/MATLAB/SupportPackages/R2020b/toolbox/hdlverifier/supportpackages/fpgadebug_xilinx/+hdlverifier/+fpga/+vivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.WWARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_udp_matlab_axi_master_0_0
design_1_ethernet_mac_hub_0_0
oopen_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 767.594 ; gain = 104.520uupdate_compile_order -fileset sources_1close [ open C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_two.v w ]
add_files C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_two.v
update_compile_order -fileset sources_1
close [ open C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_three.v w ]
add_files C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_three.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FlatEncryption_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FlatEncryption_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlatEncryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/RotWord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RotWord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/SubWord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubWord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/getSBoxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getSBoxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_three.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module times_three
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_two.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module times_two
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sim_1/new/FlatEncryption_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlatEncryption_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
"xelab -wto a97183ee437348a1bb3e479dcf850b30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a97183ee437348a1bb3e479dcf850b30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_three.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1066.914 ; gain = 237.156
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.914 ; gain = 237.156
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FlatEncryption_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FlatEncryption_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/FlatEncryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlatEncryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/RotWord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RotWord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/SubWord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubWord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/getSBoxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getSBoxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_three.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module times_three
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sources_1/new/times_two.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module times_two
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sim_1/new/FlatEncryption_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlatEncryption_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
"xelab -wto a97183ee437348a1bb3e479dcf850b30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a97183ee437348a1bb3e479dcf850b30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RotWord
Compiling module xil_defaultlib.SubWord
Compiling module xil_defaultlib.times_two
Compiling module xil_defaultlib.times_three
Compiling module xil_defaultlib.getSBoxValue
Compiling module xil_defaultlib.FlatEncryption
Compiling module xil_defaultlib.FlatEncryption_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FlatEncryption_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim/xsim.dir/FlatEncryption_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim/xsim.dir/FlatEncryption_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan  5 21:00:50 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan  5 21:00:50 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FlatEncryption_tb_behav -key {Behavioral:sim_1:Functional:FlatEncryption_tb} -tclbatch {FlatEncryption_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FlatEncryption_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 611 ns : File "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sim_1/new/FlatEncryption_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FlatEncryption_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.004 ; gain = 36.090
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FlatEncryption_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FlatEncryption_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/faith/Documents/MAES/AESencryption/AESencryption.sim/sim_1/behav/xsim'
"xelab -wto a97183ee437348a1bb3e479dcf850b30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a97183ee437348a1bb3e479dcf850b30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 611 ns : File "C:/Users/faith/Documents/MAES/AESencryption/AESencryption.srcs/sim_1/new/FlatEncryption_tb.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.504 ; gain = 7.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  5 21:12:51 2021...
