The following files were generated for 'adc_cnfg_mem_la' in directory
C:\Users\bylsma\Projects\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * adc_cnfg_mem_la.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * adc_cnfg_mem_la.cdc
   * adc_cnfg_mem_la.constraints/adc_cnfg_mem_la.ucf
   * adc_cnfg_mem_la.constraints/adc_cnfg_mem_la.xdc
   * adc_cnfg_mem_la.ncf
   * adc_cnfg_mem_la.ngc
   * adc_cnfg_mem_la.ucf
   * adc_cnfg_mem_la.v
   * adc_cnfg_mem_la.veo
   * adc_cnfg_mem_la.xdc
   * adc_cnfg_mem_la_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * adc_cnfg_mem_la.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * adc_cnfg_mem_la.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * adc_cnfg_mem_la.gise
   * adc_cnfg_mem_la.xise

Deliver Readme:
   Readme file for the IP.

   * adc_cnfg_mem_la_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * adc_cnfg_mem_la_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

