################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: Vsd22113
#     Report Created on: Tue Dec 20 23:48:33 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     Report Location  : ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/elab_summary.rpt
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : SpyGlass(SpyGlass_vQ-2020.03)
#     Comment          : This report contains RTL and Elaborated names along with parameter values
#
################################################################################

================================================================================
Elaborated Name: 'AXI'
    (RTL Design Unit name: 'AXI', ../src/AXI/AXI.sv:17)
     Parameters (Total: 0)
     Instances (Total: 1): top.AXI 

================================================================================

Elaborated Name: 'DefaultSlave'
    (RTL Design Unit name: 'DefaultSlave', ../src/AXI/DefaultSlave.sv:3)
     Parameters (Total: 4)
         S_addr      = 0 (default: 2'b00)
         S_dataread  = 1 (default: 2'b01)
         S_datawrite = 2 (default: 2'b10)
         S_resp      = 3 (default: 2'b11)
     Instances (Total: 1): top.AXI.DS 

================================================================================

Elaborated Name: 'ReadAddr'
    (RTL Design Unit name: 'ReadAddr', ../src/AXI/ReadAddr.sv:6)
     Parameters (Total: 0)
     Instances (Total: 1): top.AXI.RA 

================================================================================

Elaborated Name: 'Arbiter'
    (RTL Design Unit name: 'Arbiter', ../src/AXI/Arbiter.sv:4)
     Parameters (Total: 0)
     Instances (Total: 2): top.AXI.WA.WArbiter, top.AXI.RA.RArbiter 

================================================================================

Elaborated Name: 'Decoder'
    (RTL Design Unit name: 'Decoder', ../src/AXI/Decoder.sv:4)
     Parameters (Total: 0)
     Instances (Total: 2): top.AXI.WA.RDecoder, top.AXI.RA.RDecoder 

================================================================================

Elaborated Name: 'ReadData'
    (RTL Design Unit name: 'ReadData', ../src/AXI/ReadData.sv:3)
     Parameters (Total: 0)
     Instances (Total: 1): top.AXI.RD 

================================================================================

Elaborated Name: 'WriteAddr'
    (RTL Design Unit name: 'WriteAddr', ../src/AXI/WriteAddr.sv:5)
     Parameters (Total: 0)
     Instances (Total: 1): top.AXI.WA 

================================================================================

Elaborated Name: 'WriteData'
    (RTL Design Unit name: 'WriteData', ../src/AXI/WriteData.sv:3)
     Parameters (Total: 0)
     Instances (Total: 1): top.AXI.WD 

================================================================================

Elaborated Name: 'WriteRespon'
    (RTL Design Unit name: 'WriteRespon', ../src/AXI/WriteRespon.sv:3)
     Parameters (Total: 0)
     Instances (Total: 1): top.AXI.WR 

================================================================================

Elaborated Name: 'CPU_wrapper'
    (RTL Design Unit name: 'CPU_wrapper', ../src/CPU_wrapper.sv:8)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper 

================================================================================

Elaborated Name: 'CPU'
    (RTL Design Unit name: 'CPU', ../src/CPU.sv:10)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper.CPU 

================================================================================

Elaborated Name: 'IF'
    (RTL Design Unit name: 'IF', ../src/IF.sv:2)
     Parameters (Total: 3)
         PC4  = 0 (default: 2'b00)
         PCB  = 1 (default: 2'b01)
         PCJR = 2 (default: 2'b10)
     Instances (Total: 1): top.CPU_wrapper.CPU.IF 

================================================================================

Elaborated Name: 'ProgramCounter'
    (RTL Design Unit name: 'ProgramCounter', ../src/ProgramCounter.sv:1)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper.CPU.IF.PC 

================================================================================

Elaborated Name: 'ID'
    (RTL Design Unit name: 'ID', ../src/ID.sv:4)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper.CPU.ID 

================================================================================

Elaborated Name: 'RegisterFile'
    (RTL Design Unit name: 'RegisterFile', ../src/RegisterFile.sv:1)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper.CPU.ID.RF 

================================================================================

Elaborated Name: 'ImmediateGenerator'
    (RTL Design Unit name: 'ImmediateGenerator', ../src/ImmediateGenerator.sv:1)
     Parameters (Total: 6)
         I_imm = 0 (default: 3'b000)
         S_imm = 1 (default: 3'b001)
         B_imm = 2 (default: 3'b010)
         U_imm = 3 (default: 3'b011)
         J_imm = 4 (default: 3'b100)
         C_imm = 5 (default: 3'b101)
     Instances (Total: 1): top.CPU_wrapper.CPU.ID.IG 

================================================================================

Elaborated Name: 'ControlUnit'
    (RTL Design Unit name: 'ControlUnit', ../src/ControlUnit.sv:1)
     Parameters (Total: 17)
         No_branch   = 0 (default: 2'b00)
         B_branch    = 1 (default: 2'b01)
         Jalr_branch = 2 (default: 2'b10)
         J_branch    = 3 (default: 2'b11)
         R_type      = 0 (default: 3'b000)
         I_type      = 1 (default: 3'b001)
         Add_type    = 2 (default: 3'b010)
         Jalr_type   = 3 (default: 3'b011)
         B_type      = 4 (default: 3'b100)
         Lui_type    = 5 (default: 3'b101)
         Csr_type    = 6 (default: 3'b110)
         I_imm       = 0 (default: 3'b000)
         S_imm       = 1 (default: 3'b001)
         B_imm       = 2 (default: 3'b010)
         U_imm       = 3 (default: 3'b011)
         J_imm       = 4 (default: 3'b100)
         C_imm       = 5 (default: 3'b101)
     Instances (Total: 1): top.CPU_wrapper.CPU.ID.CU 

================================================================================

Elaborated Name: 'EXE'
    (RTL Design Unit name: 'EXE', ../src/EXE.sv:4)
     Parameters (Total: 3)
         PC4     = 0 (default: 2'b00)
         Branch  = 1 (default: 2'b01)
         Loaduse = 2 (default: 2'b10)
     Instances (Total: 1): top.CPU_wrapper.CPU.EXE 

================================================================================

Elaborated Name: 'ALU'
    (RTL Design Unit name: 'ALU', ../src/ALU.sv:1)
     Parameters (Total: 18)
         ALU_Add  = 0 (default: 5'b00000)
         ALU_Sub  = 1 (default: 5'b00001)
         Alu_Sll  = 2 (default: 5'b00010)
         ALU_Slt  = 3 (default: 5'b00011)
         ALU_Sltu = 4 (default: 5'b00100)
         ALU_XOR  = 5 (default: 5'b00101)
         ALU_Srl  = 6 (default: 5'b00110)
         ALU_Sra  = 7 (default: 5'b00111)
         ALU_OR   = 8 (default: 5'b01000)
         ALU_AND  = 9 (default: 5'b01001)
         ALU_Jalr = 10 (default: 5'b01010)
         ALU_Beq  = 11 (default: 5'b01011)
         ALU_Bne  = 12 (default: 5'b01100)
         ALU_Blt  = 13 (default: 5'b01101)
         ALU_Bge  = 14 (default: 5'b01110)
         ALU_Bltu = 15 (default: 5'b01111)
         ALU_Bgeu = 16 (default: 5'b10000)
         ALU_Imm  = 17 (default: 5'b10001)
     Instances (Total: 1): top.CPU_wrapper.CPU.EXE.ALU 

================================================================================

Elaborated Name: 'ALUCtrl'
    (RTL Design Unit name: 'ALUCtrl', ../src/ALUCtrl.sv:1)
     Parameters (Total: 31)
         R_type     = 0 (default: 3'b000)
         I_type     = 1 (default: 3'b001)
         Add_type   = 2 (default: 3'b010)
         Jalr_type  = 3 (default: 3'b011)
         B_type     = 4 (default: 3'b100)
         Lui_type   = 5 (default: 3'b101)
         Csr_type   = 6 (default: 3'b110)
         ALU_Add    = 0 (default: 5'b00000)
         ALU_Sub    = 1 (default: 5'b00001)
         Alu_Sll    = 2 (default: 5'b00010)
         ALU_Slt    = 3 (default: 5'b00011)
         ALU_Sltu   = 4 (default: 5'b00100)
         ALU_XOR    = 5 (default: 5'b00101)
         ALU_Srl    = 6 (default: 5'b00110)
         ALU_Sra    = 7 (default: 5'b00111)
         ALU_OR     = 8 (default: 5'b01000)
         ALU_AND    = 9 (default: 5'b01001)
         ALU_Jalr   = 10 (default: 5'b01010)
         ALU_Beq    = 11 (default: 5'b01011)
         ALU_Bne    = 12 (default: 5'b01100)
         ALU_Blt    = 13 (default: 5'b01101)
         ALU_Bge    = 14 (default: 5'b01110)
         ALU_Bltu   = 15 (default: 5'b01111)
         ALU_Bgeu   = 16 (default: 5'b10000)
         ALU_Imm    = 17 (default: 5'b10001)
         ALU_CsrRW  = 18 (default: 5'b10010)
         ALU_CsrRS  = 19 (default: 5'b10011)
         ALU_CsrRC  = 20 (default: 5'b10100)
         ALU_CsrRWI = 21 (default: 5'b10101)
         ALU_CsrRSI = 22 (default: 5'b10110)
         ALU_CsrRCI = 23 (default: 5'b10111)
     Instances (Total: 1): top.CPU_wrapper.CPU.EXE.ALUCtrl 

================================================================================

Elaborated Name: 'Csr'
    (RTL Design Unit name: 'Csr', ../src/Csr.sv:1)
     Parameters (Total: 12)
         Branch  = 1 (default: 2'b01)
         Loaduse = 2 (default: 2'b10)
         MPP     = 11 (default: 5'd11)
         MPIE    = 7 (default: 5'd7)
         MIE     = 3 (default: 5'd3)
         MEIP    = 11 (default: 5'd11)
         MEIE    = 11 (default: 5'd11)
         MTIE    = 7 (default: 5'd7)
         MTIP    = 7 (default: 5'd7)
         CSRRW   = 1 (default: 2'b01)
         CSRRS   = 2 (default: 2'b10)
         CSRRC   = 3 (default: 2'b11)
     Instances (Total: 1): top.CPU_wrapper.CPU.EXE.Csr 

================================================================================

Elaborated Name: 'MEM'
    (RTL Design Unit name: 'MEM', ../src/MEM.sv:2)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper.CPU.MEM 

================================================================================

Elaborated Name: 'WB'
    (RTL Design Unit name: 'WB', ../src/WB.sv:1)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper.CPU.WB 

================================================================================

Elaborated Name: 'BranchCtrl'
    (RTL Design Unit name: 'BranchCtrl', ../src/BranchCtrl.sv:1)
     Parameters (Total: 7)
         No_branch   = 0 (default: 2'b00)
         B_branch    = 1 (default: 2'b01)
         Jalr_branch = 2 (default: 2'b10)
         J_branch    = 3 (default: 2'b11)
         PC4         = 0 (default: 2'b00)
         PCB         = 1 (default: 2'b01)
         PCJR        = 2 (default: 2'b10)
     Instances (Total: 1): top.CPU_wrapper.CPU.BC 

================================================================================

Elaborated Name: 'ForwardUnit'
    (RTL Design Unit name: 'ForwardUnit', ../src/ForwardUnit.sv:1)
     Parameters (Total: 0)
     Instances (Total: 1): top.CPU_wrapper.CPU.FU 

================================================================================

Elaborated Name: 'HazardCtrl'
    (RTL Design Unit name: 'HazardCtrl', ../src/HazardCtrl.sv:1)
     Parameters (Total: 3)
         PC4  = 0 (default: 2'b00)
         PCB  = 1 (default: 2'b01)
         PCJR = 2 (default: 2'b10)
     Instances (Total: 1): top.CPU_wrapper.CPU.HC 

================================================================================

Elaborated Name: 'Master'
    (RTL Design Unit name: 'Master', ../src/Master.sv:4)
     Parameters (Total: 6)
         S_init      = 0 (default: 3'b000)
         S_readaddr  = 1 (default: 3'b001)
         S_readdata  = 2 (default: 3'b010)
         S_writeaddr = 3 (default: 3'b011)
         S_writedata = 4 (default: 3'b100)
         S_resp      = 5 (default: 3'b101)
     Instances (Total: 2): top.CPU_wrapper.M1, top.CPU_wrapper.M0 

================================================================================

Elaborated Name: 'L1C_inst'
    (RTL Design Unit name: 'L1C_inst', ../src/L1C_inst.sv:10)
     Parameters (Total: 4)
         IDLE  = 0 (default: 2'b00)
         CHECK = 1 (default: 2'b01)
         READ  = 2 (default: 2'b10)
         WRITE = 3 (default: 2'b11)
     Instances (Total: 1): top.CPU_wrapper.L1CI 

================================================================================

Elaborated Name: 'data_array_wrapper'
    (RTL Design Unit name: 'data_array_wrapper', ../src/data_array_wrapper.sv:1)
     Parameters (Total: 0)
     Instances (Total: 2): top.CPU_wrapper.L1CD.DA, top.CPU_wrapper.L1CI.DA 

================================================================================

Elaborated Name: 'data_array'
    (RTL Design Unit name: 'data_array', ../sim/data_array/data_array_rtl.sv:1)
     Parameters (Total: 4)
         AddressSize = 6 (default: 6)
         Bits        = 8 (default: 8)
         Words       = 64 (default: 64)
         Bytes       = 16 (default: 16)
     Instances (Total: 2): top.CPU_wrapper.L1CD.DA.i_data_array, top.CPU_wrapper.L1CI.DA.i_data_array 

================================================================================

Elaborated Name: 'tag_array_wrapper'
    (RTL Design Unit name: 'tag_array_wrapper', ../src/tag_array_wrapper.sv:1)
     Parameters (Total: 0)
     Instances (Total: 2): top.CPU_wrapper.L1CD.TA, top.CPU_wrapper.L1CI.TA 

================================================================================

Elaborated Name: 'tag_array'
    (RTL Design Unit name: 'tag_array', ../sim/tag_array/tag_array_rtl.sv:1)
     Parameters (Total: 4)
         AddressSize = 6 (default: 6)
         Bits        = 22 (default: 22)
         Words       = 64 (default: 64)
         Bytes       = 1 (default: 1)
     Instances (Total: 2): top.CPU_wrapper.L1CD.TA.i_tag_array, top.CPU_wrapper.L1CI.TA.i_tag_array 

================================================================================

Elaborated Name: 'L1C_data'
    (RTL Design Unit name: 'L1C_data', ../src/L1C_data.sv:11)
     Parameters (Total: 8)
         STATE_IDLE       = 0 (default: 3'b000)
         STATE_CHECK      = 1 (default: 3'b001)
         STATE_WRITE_HIT  = 2 (default: 3'b010)
         STATE_WRITE_MISS = 3 (default: 3'b011)
         STATE_READ_HIT   = 4 (default: 3'b100)
         STATE_READ_MISS  = 5 (default: 3'b101)
         STATE_UNCACHE    = 6 (default: 3'b110)
         STATE_FINISH     = 7 (default: 3'b111)
     Instances (Total: 1): top.CPU_wrapper.L1CD 

================================================================================

Elaborated Name: 'ROM_wrapper'
    (RTL Design Unit name: 'ROM_wrapper', ../src/ROM_wrapper.sv:2)
     Parameters (Total: 4)
         S_address    = 0 (default: 2'b00)
         S_read_data  = 1 (default: 2'b01)
         S_write_data = 2 (default: 2'b10)
         S_response   = 3 (default: 2'b11)
     Instances (Total: 1): top.ROM_wrapper 

================================================================================

Elaborated Name: 'SRAM_wrapper'
    (RTL Design Unit name: 'SRAM_wrapper', ../src/SRAM_wrapper.sv:2)
     Parameters (Total: 4)
         S_addr      = 0 (default: 2'b00)
         S_readdata  = 1 (default: 2'b01)
         S_writedata = 2 (default: 2'b10)
         S_resp      = 3 (default: 2'b11)
     Instances (Total: 2): top.DM1, top.IM1 

================================================================================

Elaborated Name: 'SRAM'
    (RTL Design Unit name: 'SRAM', ../sim/SRAM/SRAM_rtl.sv:1)
     Parameters (Total: 4)
         AddressSize = 14 (default: 14)
         Bits        = 8 (default: 8)
         Words       = 16384 (default: 16384)
         Bytes       = 4 (default: 4)
     Instances (Total: 2): top.DM1.i_SRAM, top.IM1.i_SRAM 

================================================================================

Elaborated Name: 'DRAM_wrapper'
    (RTL Design Unit name: 'DRAM_wrapper', ../src/DRAM_wrapper.sv:1)
     Parameters (Total: 5)
         S_init  = 0 (default: 3'b000)
         S_act   = 1 (default: 3'b001)
         S_read  = 2 (default: 3'b010)
         S_write = 3 (default: 3'b011)
         S_pre   = 4 (default: 3'b100)
     Instances (Total: 1): top.DRAM_wrapper 

================================================================================

Elaborated Name: 'sensor_wrapper'
    (RTL Design Unit name: 'sensor_wrapper', ../src/sensor_wrapper.sv:2)
     Parameters (Total: 4)
         S_addr      = 0 (default: 2'b00)
         S_readdata  = 1 (default: 2'b01)
         S_writedata = 2 (default: 2'b10)
         S_resp      = 3 (default: 2'b11)
     Instances (Total: 1): top.sensor_wrapper 

================================================================================

Elaborated Name: 'sensor_ctrl'
    (RTL Design Unit name: 'sensor_ctrl', ../src/sensor_ctrl.sv:7)
     Parameters (Total: 0)
     Instances (Total: 1): top.sensor_wrapper.sensor_ctrl 

================================================================================

Elaborated Name: 'WDT_wrapper'
    (RTL Design Unit name: 'WDT_wrapper', ../src/WDT_wrapper.sv:2)
     Parameters (Total: 4)
         S_addr      = 0 (default: 2'b00)
         S_readdata  = 1 (default: 2'b01)
         S_writedata = 2 (default: 2'b10)
         S_resp      = 3 (default: 2'b11)
     Instances (Total: 1): top.WDT_wrapper 

================================================================================

Elaborated Name: 'WDT'
    (RTL Design Unit name: 'WDT', ../src/WDT.sv:1)
     Parameters (Total: 0)
     Instances (Total: 1): top.WDT_wrapper.WDT 

================================================================================

Elaborated Name: 'top'
    (RTL Design Unit name: 'top', ../src/top.sv:11)
     Parameters (Total: 0)
================================================================================
