Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto efa859acfc16402a843d7ca389271ae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Top_FFT_behav xil_defaultlib.tb_Top_FFT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 22 differs from formal bit length 21 for port inReal [C:/Users/hyeon/project_19-2/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port cnt [C:/Users/hyeon/project_19-2/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reordering.v:23]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port cnt [C:/Users/hyeon/project_19-2/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reordering.v:24]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port cnt [C:/Users/hyeon/project_19-2/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reordering.v:25]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port cnt [C:/Users/hyeon/project_19-2/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reordering.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
