
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001449c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0801466c  0801466c  0001566c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801471c  0801471c  000161c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801471c  0801471c  0001571c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014724  08014724  000161c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014724  08014724  00015724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014728  08014728  00015728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0801472c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000080  080147ac  00016080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000120  0801484c  00016120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000a8fc  200001c0  080148ec  000161c0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000aabc  080148ec  00016abc  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000161c0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003ed84  00000000  00000000  000161f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000085a2  00000000  00000000  00054f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003410  00000000  00000000  0005d518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000284b  00000000  00000000  00060928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000368c1  00000000  00000000  00063173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00042918  00000000  00000000  00099a34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012af95  00000000  00000000  000dc34c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002072e1  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000e148  00000000  00000000  00207324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000091  00000000  00000000  0021546c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001c0 	.word	0x200001c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014654 	.word	0x08014654

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001c4 	.word	0x200001c4
 800020c:	08014654 	.word	0x08014654

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200001dc 	.word	0x200001dc
 80005a0:	20000234 	.word	0x20000234

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b5b0      	push	{r4, r5, r7, lr}
 80005a6:	b088      	sub	sp, #32
 80005a8:	af00      	add	r7, sp, #0
  //MPU_Config(); MW comment

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005aa:	f002 fcbc 	bl	8002f26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ae:	f000 f85f 	bl	8000670 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005b2:	f000 f8cf 	bl	8000754 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b6:	f001 f869 	bl	800168c <MX_GPIO_Init>
  MX_DMA_Init();
 80005ba:	f000 fff1 	bl	80015a0 <MX_DMA_Init>
  MX_ADC3_Init();
 80005be:	f000 f8fb 	bl	80007b8 <MX_ADC3_Init>
  MX_CRC_Init();
 80005c2:	f000 f94b 	bl	800085c <MX_CRC_Init>
  MX_DCMI_Init();
 80005c6:	f000 f96b 	bl	80008a0 <MX_DCMI_Init>
  MX_DMA2D_Init();
 80005ca:	f000 f99d 	bl	8000908 <MX_DMA2D_Init>
  MX_ETH_Init();
 80005ce:	f000 f9cd 	bl	800096c <MX_ETH_Init>
  MX_FMC_Init();
 80005d2:	f001 f80b 	bl	80015ec <MX_FMC_Init>
  MX_I2C1_Init();
 80005d6:	f000 fa17 	bl	8000a08 <MX_I2C1_Init>
  MX_I2C3_Init();
 80005da:	f000 fa55 	bl	8000a88 <MX_I2C3_Init>
  MX_LTDC_Init();
 80005de:	f000 fa93 	bl	8000b08 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80005e2:	f000 fb13 	bl	8000c0c <MX_QUADSPI_Init>
  MX_RTC_Init();
 80005e6:	f000 fb3d 	bl	8000c64 <MX_RTC_Init>
  MX_SAI2_Init();
 80005ea:	f000 fbdf 	bl	8000dac <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80005ee:	f000 fc3d 	bl	8000e6c <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80005f2:	f000 fc5b 	bl	8000eac <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 80005f6:	f000 fc89 	bl	8000f0c <MX_SPI2_Init>
  MX_TIM1_Init();
 80005fa:	f000 fcc5 	bl	8000f88 <MX_TIM1_Init>
  MX_TIM2_Init();
 80005fe:	f000 fd6f 	bl	80010e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000602:	f000 fde3 	bl	80011cc <MX_TIM3_Init>
  MX_TIM5_Init();
 8000606:	f000 fe59 	bl	80012bc <MX_TIM5_Init>
  MX_TIM8_Init();
 800060a:	f000 fecf 	bl	80013ac <MX_TIM8_Init>
  MX_TIM12_Init();
 800060e:	f000 ff21 	bl	8001454 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8000612:	f000 ff65 	bl	80014e0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000616:	f000 ff93 	bl	8001540 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800061a:	f00e fbc5 	bl	800eda8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
    // Start SAI2 Block B (Microphone) in DMA Receive mode
    if (HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t *)RxBuffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 800061e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000622:	490f      	ldr	r1, [pc, #60]	@ (8000660 <main+0xbc>)
 8000624:	480f      	ldr	r0, [pc, #60]	@ (8000664 <main+0xc0>)
 8000626:	f009 fa39 	bl	8009a9c <HAL_SAI_Receive_DMA>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <main+0x90>
    {
      Error_Handler();
 8000630:	f001 fa1e 	bl	8001a70 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8000634:	4b0c      	ldr	r3, [pc, #48]	@ (8000668 <main+0xc4>)
 8000636:	1d3c      	adds	r4, r7, #4
 8000638:	461d      	mov	r5, r3
 800063a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000642:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f011 f872 	bl	8011734 <osThreadCreate>
 8000650:	4603      	mov	r3, r0
 8000652:	4a06      	ldr	r2, [pc, #24]	@ (800066c <main+0xc8>)
 8000654:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000656:	f011 f84a 	bl	80116ee <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800065a:	bf00      	nop
 800065c:	e7fd      	b.n	800065a <main+0xb6>
 800065e:	bf00      	nop
 8000660:	20000fe0 	.word	0x20000fe0
 8000664:	20000a58 	.word	0x20000a58
 8000668:	08014678 	.word	0x08014678
 800066c:	20000fdc 	.word	0x20000fdc

08000670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b094      	sub	sp, #80	@ 0x50
 8000674:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000676:	f107 0320 	add.w	r3, r7, #32
 800067a:	2230      	movs	r2, #48	@ 0x30
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f013 ff4c 	bl	801451c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
 8000692:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000694:	f007 f970 	bl	8007978 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000698:	4b2c      	ldr	r3, [pc, #176]	@ (800074c <SystemClock_Config+0xdc>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800069c:	4a2b      	ldr	r2, [pc, #172]	@ (800074c <SystemClock_Config+0xdc>)
 800069e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a4:	4b29      	ldr	r3, [pc, #164]	@ (800074c <SystemClock_Config+0xdc>)
 80006a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b0:	4b27      	ldr	r3, [pc, #156]	@ (8000750 <SystemClock_Config+0xe0>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a26      	ldr	r2, [pc, #152]	@ (8000750 <SystemClock_Config+0xe0>)
 80006b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <SystemClock_Config+0xe0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80006c8:	2309      	movs	r3, #9
 80006ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006d2:	2301      	movs	r3, #1
 80006d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d6:	2302      	movs	r3, #2
 80006d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80006e0:	2319      	movs	r3, #25
 80006e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80006e4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80006e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80006ee:	2309      	movs	r3, #9
 80006f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f2:	f107 0320 	add.w	r3, r7, #32
 80006f6:	4618      	mov	r0, r3
 80006f8:	f007 fa60 	bl	8007bbc <HAL_RCC_OscConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000702:	f001 f9b5 	bl	8001a70 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000706:	f007 f947 	bl	8007998 <HAL_PWREx_EnableOverDrive>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000710:	f001 f9ae 	bl	8001a70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000718:	2302      	movs	r3, #2
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000720:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2106      	movs	r1, #6
 8000732:	4618      	mov	r0, r3
 8000734:	f007 fce6 	bl	8008104 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800073e:	f001 f997 	bl	8001a70 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	@ 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b0a2      	sub	sp, #136	@ 0x88
 8000758:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	2284      	movs	r2, #132	@ 0x84
 800075e:	2100      	movs	r1, #0
 8000760:	4618      	mov	r0, r3
 8000762:	f013 fedb 	bl	801451c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000766:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <PeriphCommonClock_Config+0x60>)
 8000768:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800076a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800076e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000770:	2305      	movs	r3, #5
 8000772:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000774:	2302      	movs	r3, #2
 8000776:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000778:	2303      	movs	r3, #3
 800077a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800077c:	2301      	movs	r3, #1
 800077e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000780:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000784:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000786:	2300      	movs	r3, #0
 8000788:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800078a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800078e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000792:	2300      	movs	r3, #0
 8000794:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	4618      	mov	r0, r3
 800079c:	f007 feca 	bl	8008534 <HAL_RCCEx_PeriphCLKConfig>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80007a6:	f001 f963 	bl	8001a70 <Error_Handler>
  }
}
 80007aa:	bf00      	nop
 80007ac:	3788      	adds	r7, #136	@ 0x88
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	00b00008 	.word	0x00b00008

080007b8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007be:	463b      	mov	r3, r7
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80007ca:	4b21      	ldr	r3, [pc, #132]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007cc:	4a21      	ldr	r2, [pc, #132]	@ (8000854 <MX_ADC3_Init+0x9c>)
 80007ce:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007d6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80007d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007de:	4b1c      	ldr	r3, [pc, #112]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80007e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80007ea:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007f2:	4b17      	ldr	r3, [pc, #92]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f8:	4b15      	ldr	r3, [pc, #84]	@ (8000850 <MX_ADC3_Init+0x98>)
 80007fa:	4a17      	ldr	r2, [pc, #92]	@ (8000858 <MX_ADC3_Init+0xa0>)
 80007fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007fe:	4b14      	ldr	r3, [pc, #80]	@ (8000850 <MX_ADC3_Init+0x98>)
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000804:	4b12      	ldr	r3, [pc, #72]	@ (8000850 <MX_ADC3_Init+0x98>)
 8000806:	2201      	movs	r2, #1
 8000808:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800080a:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <MX_ADC3_Init+0x98>)
 800080c:	2200      	movs	r2, #0
 800080e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000812:	4b0f      	ldr	r3, [pc, #60]	@ (8000850 <MX_ADC3_Init+0x98>)
 8000814:	2201      	movs	r2, #1
 8000816:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000818:	480d      	ldr	r0, [pc, #52]	@ (8000850 <MX_ADC3_Init+0x98>)
 800081a:	f002 fbd5 	bl	8002fc8 <HAL_ADC_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000824:	f001 f924 	bl	8001a70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000828:	2304      	movs	r3, #4
 800082a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800082c:	2301      	movs	r3, #1
 800082e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000830:	2300      	movs	r3, #0
 8000832:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000834:	463b      	mov	r3, r7
 8000836:	4619      	mov	r1, r3
 8000838:	4805      	ldr	r0, [pc, #20]	@ (8000850 <MX_ADC3_Init+0x98>)
 800083a:	f002 fc09 	bl	8003050 <HAL_ADC_ConfigChannel>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000844:	f001 f914 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	2000066c 	.word	0x2000066c
 8000854:	40012200 	.word	0x40012200
 8000858:	0f000001 	.word	0x0f000001

0800085c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000860:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <MX_CRC_Init+0x3c>)
 8000862:	4a0e      	ldr	r2, [pc, #56]	@ (800089c <MX_CRC_Init+0x40>)
 8000864:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000866:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_CRC_Init+0x3c>)
 8000868:	2200      	movs	r2, #0
 800086a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <MX_CRC_Init+0x3c>)
 800086e:	2200      	movs	r2, #0
 8000870:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_CRC_Init+0x3c>)
 8000874:	2200      	movs	r2, #0
 8000876:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000878:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <MX_CRC_Init+0x3c>)
 800087a:	2200      	movs	r2, #0
 800087c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_CRC_Init+0x3c>)
 8000880:	2201      	movs	r2, #1
 8000882:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000884:	4804      	ldr	r0, [pc, #16]	@ (8000898 <MX_CRC_Init+0x3c>)
 8000886:	f002 ff19 	bl	80036bc <HAL_CRC_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000890:	f001 f8ee 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	200006b4 	.word	0x200006b4
 800089c:	40023000 	.word	0x40023000

080008a0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80008a4:	4b16      	ldr	r3, [pc, #88]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008a6:	4a17      	ldr	r2, [pc, #92]	@ (8000904 <MX_DCMI_Init+0x64>)
 80008a8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80008b0:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80008b6:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80008bc:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80008c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80008c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80008ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80008d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008dc:	2200      	movs	r2, #0
 80008de:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80008e0:	4b07      	ldr	r3, [pc, #28]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80008e6:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80008ec:	4804      	ldr	r0, [pc, #16]	@ (8000900 <MX_DCMI_Init+0x60>)
 80008ee:	f002 ffd7 	bl	80038a0 <HAL_DCMI_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80008f8:	f001 f8ba 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200006d8 	.word	0x200006d8
 8000904:	50050000 	.word	0x50050000

08000908 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 800090e:	4a16      	ldr	r2, [pc, #88]	@ (8000968 <MX_DMA2D_Init+0x60>)
 8000910:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000912:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 8000914:	2200      	movs	r2, #0
 8000916:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800091e:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 8000920:	2200      	movs	r2, #0
 8000922:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000924:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 8000926:	2200      	movs	r2, #0
 8000928:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800092a:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 800092c:	2200      	movs	r2, #0
 800092e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000930:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 8000932:	2200      	movs	r2, #0
 8000934:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000936:	4b0b      	ldr	r3, [pc, #44]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 8000938:	2200      	movs	r2, #0
 800093a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800093c:	4809      	ldr	r0, [pc, #36]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 800093e:	f003 fbad 	bl	800409c <HAL_DMA2D_Init>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000948:	f001 f892 	bl	8001a70 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800094c:	2101      	movs	r1, #1
 800094e:	4805      	ldr	r0, [pc, #20]	@ (8000964 <MX_DMA2D_Init+0x5c>)
 8000950:	f003 fcfe 	bl	8004350 <HAL_DMA2D_ConfigLayer>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800095a:	f001 f889 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	20000728 	.word	0x20000728
 8000968:	4002b000 	.word	0x4002b000

0800096c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000970:	4b1f      	ldr	r3, [pc, #124]	@ (80009f0 <MX_ETH_Init+0x84>)
 8000972:	4a20      	ldr	r2, [pc, #128]	@ (80009f4 <MX_ETH_Init+0x88>)
 8000974:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000976:	4b20      	ldr	r3, [pc, #128]	@ (80009f8 <MX_ETH_Init+0x8c>)
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800097c:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <MX_ETH_Init+0x8c>)
 800097e:	2280      	movs	r2, #128	@ 0x80
 8000980:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000982:	4b1d      	ldr	r3, [pc, #116]	@ (80009f8 <MX_ETH_Init+0x8c>)
 8000984:	22e1      	movs	r2, #225	@ 0xe1
 8000986:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000988:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <MX_ETH_Init+0x8c>)
 800098a:	2200      	movs	r2, #0
 800098c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800098e:	4b1a      	ldr	r3, [pc, #104]	@ (80009f8 <MX_ETH_Init+0x8c>)
 8000990:	2200      	movs	r2, #0
 8000992:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000994:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_ETH_Init+0x8c>)
 8000996:	2200      	movs	r2, #0
 8000998:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800099a:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <MX_ETH_Init+0x84>)
 800099c:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <MX_ETH_Init+0x8c>)
 800099e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80009a0:	4b13      	ldr	r3, [pc, #76]	@ (80009f0 <MX_ETH_Init+0x84>)
 80009a2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80009a6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80009a8:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <MX_ETH_Init+0x84>)
 80009aa:	4a14      	ldr	r2, [pc, #80]	@ (80009fc <MX_ETH_Init+0x90>)
 80009ac:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80009ae:	4b10      	ldr	r3, [pc, #64]	@ (80009f0 <MX_ETH_Init+0x84>)
 80009b0:	4a13      	ldr	r2, [pc, #76]	@ (8000a00 <MX_ETH_Init+0x94>)
 80009b2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80009b4:	4b0e      	ldr	r3, [pc, #56]	@ (80009f0 <MX_ETH_Init+0x84>)
 80009b6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80009ba:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009bc:	480c      	ldr	r0, [pc, #48]	@ (80009f0 <MX_ETH_Init+0x84>)
 80009be:	f003 fd59 	bl	8004474 <HAL_ETH_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009c8:	f001 f852 	bl	8001a70 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009cc:	2238      	movs	r2, #56	@ 0x38
 80009ce:	2100      	movs	r1, #0
 80009d0:	480c      	ldr	r0, [pc, #48]	@ (8000a04 <MX_ETH_Init+0x98>)
 80009d2:	f013 fda3 	bl	801451c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a04 <MX_ETH_Init+0x98>)
 80009d8:	2221      	movs	r2, #33	@ 0x21
 80009da:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <MX_ETH_Init+0x98>)
 80009de:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80009e2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009e4:	4b07      	ldr	r3, [pc, #28]	@ (8000a04 <MX_ETH_Init+0x98>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	20000768 	.word	0x20000768
 80009f4:	40028000 	.word	0x40028000
 80009f8:	20001fe4 	.word	0x20001fe4
 80009fc:	20000120 	.word	0x20000120
 8000a00:	20000080 	.word	0x20000080
 8000a04:	20000634 	.word	0x20000634

08000a08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a80 <MX_I2C1_Init+0x78>)
 8000a10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a14:	4a1b      	ldr	r2, [pc, #108]	@ (8000a84 <MX_I2C1_Init+0x7c>)
 8000a16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a18:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a1e:	4b17      	ldr	r3, [pc, #92]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a24:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a2a:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a30:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a36:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a42:	480e      	ldr	r0, [pc, #56]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a44:	f006 fb52 	bl	80070ec <HAL_I2C_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a4e:	f001 f80f 	bl	8001a70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a52:	2100      	movs	r1, #0
 8000a54:	4809      	ldr	r0, [pc, #36]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a56:	f006 fbe5 	bl	8007224 <HAL_I2CEx_ConfigAnalogFilter>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a60:	f001 f806 	bl	8001a70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a64:	2100      	movs	r1, #0
 8000a66:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_I2C1_Init+0x74>)
 8000a68:	f006 fc27 	bl	80072ba <HAL_I2CEx_ConfigDigitalFilter>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a72:	f000 fffd 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000818 	.word	0x20000818
 8000a80:	40005400 	.word	0x40005400
 8000a84:	00c0eaff 	.word	0x00c0eaff

08000a88 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000b00 <MX_I2C3_Init+0x78>)
 8000a90:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000a94:	4a1b      	ldr	r2, [pc, #108]	@ (8000b04 <MX_I2C3_Init+0x7c>)
 8000a96:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000a98:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a9e:	4b17      	ldr	r3, [pc, #92]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa4:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000aaa:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ab0:	4b12      	ldr	r3, [pc, #72]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ab6:	4b11      	ldr	r3, [pc, #68]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000ac2:	480e      	ldr	r0, [pc, #56]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000ac4:	f006 fb12 	bl	80070ec <HAL_I2C_Init>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000ace:	f000 ffcf 	bl	8001a70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4809      	ldr	r0, [pc, #36]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000ad6:	f006 fba5 	bl	8007224 <HAL_I2CEx_ConfigAnalogFilter>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000ae0:	f000 ffc6 	bl	8001a70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_I2C3_Init+0x74>)
 8000ae8:	f006 fbe7 	bl	80072ba <HAL_I2CEx_ConfigDigitalFilter>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000af2:	f000 ffbd 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	2000086c 	.word	0x2000086c
 8000b00:	40005c00 	.word	0x40005c00
 8000b04:	00c0eaff 	.word	0x00c0eaff

08000b08 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08e      	sub	sp, #56	@ 0x38
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2234      	movs	r2, #52	@ 0x34
 8000b12:	2100      	movs	r1, #0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f013 fd01 	bl	801451c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b1c:	4a3a      	ldr	r2, [pc, #232]	@ (8000c08 <MX_LTDC_Init+0x100>)
 8000b1e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b20:	4b38      	ldr	r3, [pc, #224]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b26:	4b37      	ldr	r3, [pc, #220]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b2c:	4b35      	ldr	r3, [pc, #212]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b32:	4b34      	ldr	r3, [pc, #208]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000b38:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b3a:	2228      	movs	r2, #40	@ 0x28
 8000b3c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000b3e:	4b31      	ldr	r3, [pc, #196]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b40:	2209      	movs	r2, #9
 8000b42:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000b44:	4b2f      	ldr	r3, [pc, #188]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b46:	2235      	movs	r2, #53	@ 0x35
 8000b48:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b4c:	220b      	movs	r2, #11
 8000b4e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000b50:	4b2c      	ldr	r3, [pc, #176]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b52:	f240 2215 	movw	r2, #533	@ 0x215
 8000b56:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000b58:	4b2a      	ldr	r3, [pc, #168]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b5a:	f240 121b 	movw	r2, #283	@ 0x11b
 8000b5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000b60:	4b28      	ldr	r3, [pc, #160]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b62:	f240 2235 	movw	r2, #565	@ 0x235
 8000b66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000b68:	4b26      	ldr	r3, [pc, #152]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b6a:	f240 121d 	movw	r2, #285	@ 0x11d
 8000b6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000b70:	4b24      	ldr	r3, [pc, #144]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000b78:	4b22      	ldr	r3, [pc, #136]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000b80:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b88:	481e      	ldr	r0, [pc, #120]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000b8a:	f006 fbe2 	bl	8007352 <HAL_LTDC_Init>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000b94:	f000 ff6c 	bl	8001a70 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000b9c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ba0:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000ba6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000baa:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000bac:	2302      	movs	r3, #2
 8000bae:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000bb0:	23ff      	movs	r3, #255	@ 0xff
 8000bb2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000bb8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000bbc:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000bbe:	2307      	movs	r3, #7
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000bc2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000bc8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000bce:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000bd2:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	2200      	movs	r2, #0
 8000bea:	4619      	mov	r1, r3
 8000bec:	4805      	ldr	r0, [pc, #20]	@ (8000c04 <MX_LTDC_Init+0xfc>)
 8000bee:	f006 fd0f 	bl	8007610 <HAL_LTDC_ConfigLayer>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000bf8:	f000 ff3a 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	3738      	adds	r7, #56	@ 0x38
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	200008c0 	.word	0x200008c0
 8000c08:	40016800 	.word	0x40016800

08000c0c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c10:	4b12      	ldr	r3, [pc, #72]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c12:	4a13      	ldr	r2, [pc, #76]	@ (8000c60 <MX_QUADSPI_Init+0x54>)
 8000c14:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000c16:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c1e:	2204      	movs	r2, #4
 8000c20:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c24:	2210      	movs	r2, #16
 8000c26:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000c28:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c2a:	2218      	movs	r2, #24
 8000c2c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c30:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000c34:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c36:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000c3c:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000c42:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c48:	4804      	ldr	r0, [pc, #16]	@ (8000c5c <MX_QUADSPI_Init+0x50>)
 8000c4a:	f006 fef5 	bl	8007a38 <HAL_QSPI_Init>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000c54:	f000 ff0c 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20000968 	.word	0x20000968
 8000c60:	a0001000 	.word	0xa0001000

08000c64 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b090      	sub	sp, #64	@ 0x40
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]
 8000c72:	605a      	str	r2, [r3, #4]
 8000c74:	609a      	str	r2, [r3, #8]
 8000c76:	60da      	str	r2, [r3, #12]
 8000c78:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000c7e:	463b      	mov	r3, r7
 8000c80:	2228      	movs	r2, #40	@ 0x28
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f013 fc49 	bl	801451c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c8a:	4b46      	ldr	r3, [pc, #280]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000c8c:	4a46      	ldr	r2, [pc, #280]	@ (8000da8 <MX_RTC_Init+0x144>)
 8000c8e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c90:	4b44      	ldr	r3, [pc, #272]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c96:	4b43      	ldr	r3, [pc, #268]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000c98:	227f      	movs	r2, #127	@ 0x7f
 8000c9a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c9c:	4b41      	ldr	r3, [pc, #260]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000c9e:	22ff      	movs	r2, #255	@ 0xff
 8000ca0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ca2:	4b40      	ldr	r3, [pc, #256]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000ca8:	4b3e      	ldr	r3, [pc, #248]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000cae:	4b3d      	ldr	r3, [pc, #244]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000cb4:	483b      	ldr	r0, [pc, #236]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000cb6:	f008 f96d 	bl	8008f94 <HAL_RTC_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000cc0:	f000 fed6 	bl	8001a70 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000cde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	482f      	ldr	r0, [pc, #188]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000ce8:	f008 f9d6 	bl	8009098 <HAL_RTC_SetTime>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000cf2:	f000 febd 	bl	8001a70 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000d02:	2301      	movs	r3, #1
 8000d04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000d0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d12:	2201      	movs	r2, #1
 8000d14:	4619      	mov	r1, r3
 8000d16:	4823      	ldr	r0, [pc, #140]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000d18:	f008 fa58 	bl	80091cc <HAL_RTC_SetDate>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000d22:	f000 fea5 	bl	8001a70 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000d50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d56:	463b      	mov	r3, r7
 8000d58:	2201      	movs	r2, #1
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4811      	ldr	r0, [pc, #68]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000d5e:	f008 fab9 	bl	80092d4 <HAL_RTC_SetAlarm>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000d68:	f000 fe82 	bl	8001a70 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000d6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d72:	463b      	mov	r3, r7
 8000d74:	2201      	movs	r2, #1
 8000d76:	4619      	mov	r1, r3
 8000d78:	480a      	ldr	r0, [pc, #40]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000d7a:	f008 faab 	bl	80092d4 <HAL_RTC_SetAlarm>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000d84:	f000 fe74 	bl	8001a70 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000d88:	2202      	movs	r2, #2
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4805      	ldr	r0, [pc, #20]	@ (8000da4 <MX_RTC_Init+0x140>)
 8000d8e:	f008 fc6b 	bl	8009668 <HAL_RTCEx_SetTimeStamp>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000d98:	f000 fe6a 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d9c:	bf00      	nop
 8000d9e:	3740      	adds	r7, #64	@ 0x40
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	200009b4 	.word	0x200009b4
 8000da8:	40002800 	.word	0x40002800

08000dac <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000db0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000db2:	4a2b      	ldr	r2, [pc, #172]	@ (8000e60 <MX_SAI2_Init+0xb4>)
 8000db4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000db6:	4b29      	ldr	r3, [pc, #164]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000dbc:	4b27      	ldr	r3, [pc, #156]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000dc2:	4b26      	ldr	r3, [pc, #152]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000dc8:	4b24      	ldr	r3, [pc, #144]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000dce:	4b23      	ldr	r3, [pc, #140]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000dd4:	4b21      	ldr	r3, [pc, #132]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dd6:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000dda:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000de2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000de8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000dee:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000df4:	2302      	movs	r3, #2
 8000df6:	2200      	movs	r2, #0
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4818      	ldr	r0, [pc, #96]	@ (8000e5c <MX_SAI2_Init+0xb0>)
 8000dfc:	f008 fc9c 	bl	8009738 <HAL_SAI_InitProtocol>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000e06:	f000 fe33 	bl	8001a70 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000e0a:	4b16      	ldr	r3, [pc, #88]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e0c:	4a16      	ldr	r2, [pc, #88]	@ (8000e68 <MX_SAI2_Init+0xbc>)
 8000e0e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e10:	4b14      	ldr	r3, [pc, #80]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e12:	2203      	movs	r2, #3
 8000e14:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000e16:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e1c:	4b11      	ldr	r3, [pc, #68]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e22:	4b10      	ldr	r3, [pc, #64]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e28:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e34:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e40:	2302      	movs	r3, #2
 8000e42:	2200      	movs	r2, #0
 8000e44:	2100      	movs	r1, #0
 8000e46:	4807      	ldr	r0, [pc, #28]	@ (8000e64 <MX_SAI2_Init+0xb8>)
 8000e48:	f008 fc76 	bl	8009738 <HAL_SAI_InitProtocol>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000e52:	f000 fe0d 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200009d4 	.word	0x200009d4
 8000e60:	40015c04 	.word	0x40015c04
 8000e64:	20000a58 	.word	0x20000a58
 8000e68:	40015c24 	.word	0x40015c24

08000e6c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000e70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <MX_SDMMC1_SD_Init+0x38>)
 8000e72:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea8 <MX_SDMMC1_SD_Init+0x3c>)
 8000e74:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000e76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea4 <MX_SDMMC1_SD_Init+0x38>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000e7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ea4 <MX_SDMMC1_SD_Init+0x38>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000e82:	4b08      	ldr	r3, [pc, #32]	@ (8000ea4 <MX_SDMMC1_SD_Init+0x38>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000e88:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <MX_SDMMC1_SD_Init+0x38>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000e8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ea4 <MX_SDMMC1_SD_Init+0x38>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <MX_SDMMC1_SD_Init+0x38>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000e9a:	bf00      	nop
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	20000b9c 	.word	0x20000b9c
 8000ea8:	40012c00 	.word	0x40012c00

08000eac <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000eb0:	4b15      	ldr	r3, [pc, #84]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000eb2:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000eb6:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000eb8:	4b13      	ldr	r3, [pc, #76]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000ebe:	4b12      	ldr	r3, [pc, #72]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000ec4:	4b10      	ldr	r3, [pc, #64]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000eca:	4b0f      	ldr	r3, [pc, #60]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000ed0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000edc:	4b0a      	ldr	r3, [pc, #40]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000ee2:	4b09      	ldr	r3, [pc, #36]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000ee8:	4b07      	ldr	r3, [pc, #28]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000eee:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000ef4:	4804      	ldr	r0, [pc, #16]	@ (8000f08 <MX_SPDIFRX_Init+0x5c>)
 8000ef6:	f00a f94f 	bl	800b198 <HAL_SPDIFRX_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000f00:	f000 fdb6 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000c20 	.word	0x20000c20

08000f0c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f10:	4b1b      	ldr	r3, [pc, #108]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f12:	4a1c      	ldr	r2, [pc, #112]	@ (8000f84 <MX_SPI2_Init+0x78>)
 8000f14:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f16:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f1c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f1e:	4b18      	ldr	r3, [pc, #96]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f24:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f26:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f2a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f32:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f38:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f3e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f40:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f5a:	2207      	movs	r2, #7
 8000f5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f66:	2208      	movs	r2, #8
 8000f68:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_SPI2_Init+0x74>)
 8000f6c:	f00a f970 	bl	800b250 <HAL_SPI_Init>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f76:	f000 fd7b 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000c6c 	.word	0x20000c6c
 8000f84:	40003800 	.word	0x40003800

08000f88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b09a      	sub	sp, #104	@ 0x68
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f8e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f9c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fa8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
 8000fb8:	615a      	str	r2, [r3, #20]
 8000fba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	222c      	movs	r2, #44	@ 0x2c
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f013 faaa 	bl	801451c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fc8:	4b43      	ldr	r3, [pc, #268]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fca:	4a44      	ldr	r2, [pc, #272]	@ (80010dc <MX_TIM1_Init+0x154>)
 8000fcc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000fce:	4b42      	ldr	r3, [pc, #264]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd4:	4b40      	ldr	r3, [pc, #256]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000fda:	4b3f      	ldr	r3, [pc, #252]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fdc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fe0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe2:	4b3d      	ldr	r3, [pc, #244]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fee:	4b3a      	ldr	r3, [pc, #232]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ff4:	4838      	ldr	r0, [pc, #224]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8000ff6:	f00a f9d6 	bl	800b3a6 <HAL_TIM_Base_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001000:	f000 fd36 	bl	8001a70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001004:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001008:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800100a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800100e:	4619      	mov	r1, r3
 8001010:	4831      	ldr	r0, [pc, #196]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001012:	f00a fd09 	bl	800ba28 <HAL_TIM_ConfigClockSource>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800101c:	f000 fd28 	bl	8001a70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001020:	482d      	ldr	r0, [pc, #180]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001022:	f00a fa8f 	bl	800b544 <HAL_TIM_PWM_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800102c:	f000 fd20 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001030:	2300      	movs	r3, #0
 8001032:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001038:	2300      	movs	r3, #0
 800103a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800103c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001040:	4619      	mov	r1, r3
 8001042:	4825      	ldr	r0, [pc, #148]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001044:	f00b f980 	bl	800c348 <HAL_TIMEx_MasterConfigSynchronization>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800104e:	f000 fd0f 	bl	8001a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001052:	2360      	movs	r3, #96	@ 0x60
 8001054:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800105a:	2300      	movs	r3, #0
 800105c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800105e:	2300      	movs	r3, #0
 8001060:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001062:	2300      	movs	r3, #0
 8001064:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001066:	2300      	movs	r3, #0
 8001068:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800106a:	2300      	movs	r3, #0
 800106c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800106e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	4818      	ldr	r0, [pc, #96]	@ (80010d8 <MX_TIM1_Init+0x150>)
 8001078:	f00a fbc2 	bl	800b800 <HAL_TIM_PWM_ConfigChannel>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001082:	f000 fcf5 	bl	8001a70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001086:	2300      	movs	r3, #0
 8001088:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800108a:	2300      	movs	r3, #0
 800108c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800108e:	2300      	movs	r3, #0
 8001090:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800109a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800109e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010a4:	2300      	movs	r3, #0
 80010a6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	4807      	ldr	r0, [pc, #28]	@ (80010d8 <MX_TIM1_Init+0x150>)
 80010bc:	f00b f9d2 	bl	800c464 <HAL_TIMEx_ConfigBreakDeadTime>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80010c6:	f000 fcd3 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010ca:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <MX_TIM1_Init+0x150>)
 80010cc:	f001 fad8 	bl	8002680 <HAL_TIM_MspPostInit>

}
 80010d0:	bf00      	nop
 80010d2:	3768      	adds	r7, #104	@ 0x68
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000cd0 	.word	0x20000cd0
 80010dc:	40010000 	.word	0x40010000

080010e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08e      	sub	sp, #56	@ 0x38
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f4:	f107 031c 	add.w	r3, r7, #28
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001100:	463b      	mov	r3, r7
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]
 800110e:	615a      	str	r2, [r3, #20]
 8001110:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001112:	4b2d      	ldr	r3, [pc, #180]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001114:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001118:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800111a:	4b2b      	ldr	r3, [pc, #172]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 800111c:	2200      	movs	r2, #0
 800111e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001120:	4b29      	ldr	r3, [pc, #164]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001126:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001128:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800112c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800112e:	4b26      	ldr	r3, [pc, #152]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001134:	4b24      	ldr	r3, [pc, #144]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001136:	2200      	movs	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800113a:	4823      	ldr	r0, [pc, #140]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 800113c:	f00a f933 	bl	800b3a6 <HAL_TIM_Base_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001146:	f000 fc93 	bl	8001a70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001150:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001154:	4619      	mov	r1, r3
 8001156:	481c      	ldr	r0, [pc, #112]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001158:	f00a fc66 	bl	800ba28 <HAL_TIM_ConfigClockSource>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001162:	f000 fc85 	bl	8001a70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001166:	4818      	ldr	r0, [pc, #96]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001168:	f00a f9ec 	bl	800b544 <HAL_TIM_PWM_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001172:	f000 fc7d 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	4810      	ldr	r0, [pc, #64]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 8001186:	f00b f8df 	bl	800c348 <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001190:	f000 fc6e 	bl	8001a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001194:	2360      	movs	r3, #96	@ 0x60
 8001196:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011a4:	463b      	mov	r3, r7
 80011a6:	2200      	movs	r2, #0
 80011a8:	4619      	mov	r1, r3
 80011aa:	4807      	ldr	r0, [pc, #28]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 80011ac:	f00a fb28 	bl	800b800 <HAL_TIM_PWM_ConfigChannel>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80011b6:	f000 fc5b 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011ba:	4803      	ldr	r0, [pc, #12]	@ (80011c8 <MX_TIM2_Init+0xe8>)
 80011bc:	f001 fa60 	bl	8002680 <HAL_TIM_MspPostInit>

}
 80011c0:	bf00      	nop
 80011c2:	3738      	adds	r7, #56	@ 0x38
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20000d1c 	.word	0x20000d1c

080011cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08e      	sub	sp, #56	@ 0x38
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ec:	463b      	mov	r3, r7
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]
 80011fa:	615a      	str	r2, [r3, #20]
 80011fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011fe:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001200:	4a2d      	ldr	r2, [pc, #180]	@ (80012b8 <MX_TIM3_Init+0xec>)
 8001202:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001204:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001206:	2200      	movs	r2, #0
 8001208:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120a:	4b2a      	ldr	r3, [pc, #168]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001210:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001212:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001216:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001218:	4b26      	ldr	r3, [pc, #152]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121e:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001224:	4823      	ldr	r0, [pc, #140]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001226:	f00a f8be 	bl	800b3a6 <HAL_TIM_Base_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001230:	f000 fc1e 	bl	8001a70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001234:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001238:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800123a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800123e:	4619      	mov	r1, r3
 8001240:	481c      	ldr	r0, [pc, #112]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001242:	f00a fbf1 	bl	800ba28 <HAL_TIM_ConfigClockSource>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800124c:	f000 fc10 	bl	8001a70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001250:	4818      	ldr	r0, [pc, #96]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001252:	f00a f977 	bl	800b544 <HAL_TIM_PWM_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800125c:	f000 fc08 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001268:	f107 031c 	add.w	r3, r7, #28
 800126c:	4619      	mov	r1, r3
 800126e:	4811      	ldr	r0, [pc, #68]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001270:	f00b f86a 	bl	800c348 <HAL_TIMEx_MasterConfigSynchronization>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800127a:	f000 fbf9 	bl	8001a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800127e:	2360      	movs	r3, #96	@ 0x60
 8001280:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001286:	2300      	movs	r3, #0
 8001288:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800128e:	463b      	mov	r3, r7
 8001290:	2200      	movs	r2, #0
 8001292:	4619      	mov	r1, r3
 8001294:	4807      	ldr	r0, [pc, #28]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 8001296:	f00a fab3 	bl	800b800 <HAL_TIM_PWM_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80012a0:	f000 fbe6 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012a4:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <MX_TIM3_Init+0xe8>)
 80012a6:	f001 f9eb 	bl	8002680 <HAL_TIM_MspPostInit>

}
 80012aa:	bf00      	nop
 80012ac:	3738      	adds	r7, #56	@ 0x38
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000d68 	.word	0x20000d68
 80012b8:	40000400 	.word	0x40000400

080012bc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	@ 0x38
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	f107 031c 	add.w	r3, r7, #28
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012dc:	463b      	mov	r3, r7
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]
 80012ea:	615a      	str	r2, [r3, #20]
 80012ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80012ee:	4b2d      	ldr	r3, [pc, #180]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 80012f0:	4a2d      	ldr	r2, [pc, #180]	@ (80013a8 <MX_TIM5_Init+0xec>)
 80012f2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80012f4:	4b2b      	ldr	r3, [pc, #172]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fa:	4b2a      	ldr	r3, [pc, #168]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001300:	4b28      	ldr	r3, [pc, #160]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001302:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001306:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b26      	ldr	r3, [pc, #152]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130e:	4b25      	ldr	r3, [pc, #148]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001314:	4823      	ldr	r0, [pc, #140]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001316:	f00a f846 	bl	800b3a6 <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001320:	f000 fba6 	bl	8001a70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800132e:	4619      	mov	r1, r3
 8001330:	481c      	ldr	r0, [pc, #112]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001332:	f00a fb79 	bl	800ba28 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800133c:	f000 fb98 	bl	8001a70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001340:	4818      	ldr	r0, [pc, #96]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001342:	f00a f8ff 	bl	800b544 <HAL_TIM_PWM_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800134c:	f000 fb90 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001350:	2300      	movs	r3, #0
 8001352:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4619      	mov	r1, r3
 800135e:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001360:	f00a fff2 	bl	800c348 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800136a:	f000 fb81 	bl	8001a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136e:	2360      	movs	r3, #96	@ 0x60
 8001370:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800137e:	463b      	mov	r3, r7
 8001380:	220c      	movs	r2, #12
 8001382:	4619      	mov	r1, r3
 8001384:	4807      	ldr	r0, [pc, #28]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001386:	f00a fa3b 	bl	800b800 <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001390:	f000 fb6e 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001394:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <MX_TIM5_Init+0xe8>)
 8001396:	f001 f973 	bl	8002680 <HAL_TIM_MspPostInit>

}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	@ 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000db4 	.word	0x20000db4
 80013a8:	40000c00 	.word	0x40000c00

080013ac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013ca:	4b20      	ldr	r3, [pc, #128]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013cc:	4a20      	ldr	r2, [pc, #128]	@ (8001450 <MX_TIM8_Init+0xa4>)
 80013ce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80013d0:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d6:	4b1d      	ldr	r3, [pc, #116]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80013dc:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80013ea:	4b18      	ldr	r3, [pc, #96]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80013f6:	4815      	ldr	r0, [pc, #84]	@ (800144c <MX_TIM8_Init+0xa0>)
 80013f8:	f009 ffd5 	bl	800b3a6 <HAL_TIM_Base_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001402:	f000 fb35 	bl	8001a70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001406:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800140a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <MX_TIM8_Init+0xa0>)
 8001414:	f00a fb08 	bl	800ba28 <HAL_TIM_ConfigClockSource>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800141e:	f000 fb27 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	4806      	ldr	r0, [pc, #24]	@ (800144c <MX_TIM8_Init+0xa0>)
 8001434:	f00a ff88 	bl	800c348 <HAL_TIMEx_MasterConfigSynchronization>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800143e:	f000 fb17 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000e00 	.word	0x20000e00
 8001450:	40010400 	.word	0x40010400

08001454 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
 8001468:	615a      	str	r2, [r3, #20]
 800146a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800146c:	4b1a      	ldr	r3, [pc, #104]	@ (80014d8 <MX_TIM12_Init+0x84>)
 800146e:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <MX_TIM12_Init+0x88>)
 8001470:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001472:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001474:	2200      	movs	r2, #0
 8001476:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <MX_TIM12_Init+0x84>)
 800147a:	2200      	movs	r2, #0
 800147c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001480:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001484:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001486:	4b14      	ldr	r3, [pc, #80]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <MX_TIM12_Init+0x84>)
 800148e:	2200      	movs	r2, #0
 8001490:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001492:	4811      	ldr	r0, [pc, #68]	@ (80014d8 <MX_TIM12_Init+0x84>)
 8001494:	f00a f856 	bl	800b544 <HAL_TIM_PWM_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800149e:	f000 fae7 	bl	8001a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a2:	2360      	movs	r3, #96	@ 0x60
 80014a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	2200      	movs	r2, #0
 80014b6:	4619      	mov	r1, r3
 80014b8:	4807      	ldr	r0, [pc, #28]	@ (80014d8 <MX_TIM12_Init+0x84>)
 80014ba:	f00a f9a1 	bl	800b800 <HAL_TIM_PWM_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80014c4:	f000 fad4 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80014c8:	4803      	ldr	r0, [pc, #12]	@ (80014d8 <MX_TIM12_Init+0x84>)
 80014ca:	f001 f8d9 	bl	8002680 <HAL_TIM_MspPostInit>

}
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000e4c 	.word	0x20000e4c
 80014dc:	40001800 	.word	0x40001800

080014e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014e6:	4a15      	ldr	r2, [pc, #84]	@ (800153c <MX_USART1_UART_Init+0x5c>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ea:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001516:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001518:	2200      	movs	r2, #0
 800151a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 800151e:	2200      	movs	r2, #0
 8001520:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001522:	4805      	ldr	r0, [pc, #20]	@ (8001538 <MX_USART1_UART_Init+0x58>)
 8001524:	f00b f83a 	bl	800c59c <HAL_UART_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800152e:	f000 fa9f 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	20000e98 	.word	0x20000e98
 800153c:	40011000 	.word	0x40011000

08001540 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001544:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001546:	4a15      	ldr	r2, [pc, #84]	@ (800159c <MX_USART6_UART_Init+0x5c>)
 8001548:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800154a:	4b13      	ldr	r3, [pc, #76]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800154c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001550:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001552:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001558:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800155e:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001560:	2200      	movs	r2, #0
 8001562:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001564:	4b0c      	ldr	r3, [pc, #48]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001566:	220c      	movs	r2, #12
 8001568:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156a:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001570:	4b09      	ldr	r3, [pc, #36]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001572:	2200      	movs	r2, #0
 8001574:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001576:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001582:	4805      	ldr	r0, [pc, #20]	@ (8001598 <MX_USART6_UART_Init+0x58>)
 8001584:	f00b f80a 	bl	800c59c <HAL_UART_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800158e:	f000 fa6f 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000f20 	.word	0x20000f20
 800159c:	40011400 	.word	0x40011400

080015a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <MX_DMA_Init+0x48>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a0f      	ldr	r2, [pc, #60]	@ (80015e8 <MX_DMA_Init+0x48>)
 80015ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <MX_DMA_Init+0x48>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	2105      	movs	r1, #5
 80015c2:	203c      	movs	r0, #60	@ 0x3c
 80015c4:	f002 f850 	bl	8003668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80015c8:	203c      	movs	r0, #60	@ 0x3c
 80015ca:	f002 f869 	bl	80036a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2105      	movs	r1, #5
 80015d2:	2045      	movs	r0, #69	@ 0x45
 80015d4:	f002 f848 	bl	8003668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80015d8:	2045      	movs	r0, #69	@ 0x45
 80015da:	f002 f861 	bl	80036a0 <HAL_NVIC_EnableIRQ>

}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40023800 	.word	0x40023800

080015ec <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b088      	sub	sp, #32
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
 8001600:	615a      	str	r2, [r3, #20]
 8001602:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001604:	4b1f      	ldr	r3, [pc, #124]	@ (8001684 <MX_FMC_Init+0x98>)
 8001606:	4a20      	ldr	r2, [pc, #128]	@ (8001688 <MX_FMC_Init+0x9c>)
 8001608:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800160a:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <MX_FMC_Init+0x98>)
 800160c:	2200      	movs	r2, #0
 800160e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001610:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <MX_FMC_Init+0x98>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001616:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <MX_FMC_Init+0x98>)
 8001618:	2204      	movs	r2, #4
 800161a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800161c:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <MX_FMC_Init+0x98>)
 800161e:	2210      	movs	r2, #16
 8001620:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001622:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <MX_FMC_Init+0x98>)
 8001624:	2240      	movs	r2, #64	@ 0x40
 8001626:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001628:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <MX_FMC_Init+0x98>)
 800162a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800162e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001630:	4b14      	ldr	r3, [pc, #80]	@ (8001684 <MX_FMC_Init+0x98>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001636:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <MX_FMC_Init+0x98>)
 8001638:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800163c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800163e:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <MX_FMC_Init+0x98>)
 8001640:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001644:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001646:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <MX_FMC_Init+0x98>)
 8001648:	2200      	movs	r2, #0
 800164a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800164c:	2302      	movs	r3, #2
 800164e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001650:	2307      	movs	r3, #7
 8001652:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001654:	2304      	movs	r3, #4
 8001656:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001658:	2307      	movs	r3, #7
 800165a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800165c:	2303      	movs	r3, #3
 800165e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001660:	2302      	movs	r3, #2
 8001662:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001664:	2302      	movs	r3, #2
 8001666:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	4619      	mov	r1, r3
 800166c:	4805      	ldr	r0, [pc, #20]	@ (8001684 <MX_FMC_Init+0x98>)
 800166e:	f009 fd5e 	bl	800b12e <HAL_SDRAM_Init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001678:	f000 f9fa 	bl	8001a70 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800167c:	bf00      	nop
 800167e:	3720      	adds	r7, #32
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000fa8 	.word	0x20000fa8
 8001688:	a0000140 	.word	0xa0000140

0800168c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b090      	sub	sp, #64	@ 0x40
 8001690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001692:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
 80016a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016a2:	4bb0      	ldr	r3, [pc, #704]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4aaf      	ldr	r2, [pc, #700]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016a8:	f043 0310 	orr.w	r3, r3, #16
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4bad      	ldr	r3, [pc, #692]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0310 	and.w	r3, r3, #16
 80016b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016ba:	4baa      	ldr	r3, [pc, #680]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	4aa9      	ldr	r2, [pc, #676]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c6:	4ba7      	ldr	r3, [pc, #668]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80016d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d2:	4ba4      	ldr	r3, [pc, #656]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4aa3      	ldr	r2, [pc, #652]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016d8:	f043 0302 	orr.w	r3, r3, #2
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016de:	4ba1      	ldr	r3, [pc, #644]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	623b      	str	r3, [r7, #32]
 80016e8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ea:	4b9e      	ldr	r3, [pc, #632]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	4a9d      	ldr	r2, [pc, #628]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016f0:	f043 0308 	orr.w	r3, r3, #8
 80016f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f6:	4b9b      	ldr	r3, [pc, #620]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	f003 0308 	and.w	r3, r3, #8
 80016fe:	61fb      	str	r3, [r7, #28]
 8001700:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001702:	4b98      	ldr	r3, [pc, #608]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4a97      	ldr	r2, [pc, #604]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4b95      	ldr	r3, [pc, #596]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	61bb      	str	r3, [r7, #24]
 8001718:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800171a:	4b92      	ldr	r3, [pc, #584]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171e:	4a91      	ldr	r2, [pc, #580]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001720:	f043 0301 	orr.w	r3, r3, #1
 8001724:	6313      	str	r3, [r2, #48]	@ 0x30
 8001726:	4b8f      	ldr	r3, [pc, #572]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001732:	4b8c      	ldr	r3, [pc, #560]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	4a8b      	ldr	r2, [pc, #556]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001738:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800173c:	6313      	str	r3, [r2, #48]	@ 0x30
 800173e:	4b89      	ldr	r3, [pc, #548]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001746:	613b      	str	r3, [r7, #16]
 8001748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800174a:	4b86      	ldr	r3, [pc, #536]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4a85      	ldr	r2, [pc, #532]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4b83      	ldr	r3, [pc, #524]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001762:	4b80      	ldr	r3, [pc, #512]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4a7f      	ldr	r2, [pc, #508]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001768:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4b7d      	ldr	r3, [pc, #500]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800177a:	4b7a      	ldr	r3, [pc, #488]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	4a79      	ldr	r2, [pc, #484]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001780:	f043 0320 	orr.w	r3, r3, #32
 8001784:	6313      	str	r3, [r2, #48]	@ 0x30
 8001786:	4b77      	ldr	r3, [pc, #476]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	f003 0320 	and.w	r3, r3, #32
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001792:	4b74      	ldr	r3, [pc, #464]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4a73      	ldr	r2, [pc, #460]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 8001798:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
 800179e:	4b71      	ldr	r3, [pc, #452]	@ (8001964 <MX_GPIO_Init+0x2d8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017a6:	603b      	str	r3, [r7, #0]
 80017a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80017aa:	2201      	movs	r2, #1
 80017ac:	2120      	movs	r1, #32
 80017ae:	486e      	ldr	r0, [pc, #440]	@ (8001968 <MX_GPIO_Init+0x2dc>)
 80017b0:	f003 fb72 	bl	8004e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80017b4:	2200      	movs	r2, #0
 80017b6:	210c      	movs	r1, #12
 80017b8:	486c      	ldr	r0, [pc, #432]	@ (800196c <MX_GPIO_Init+0x2e0>)
 80017ba:	f003 fb6d 	bl	8004e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	2108      	movs	r1, #8
 80017c2:	486b      	ldr	r0, [pc, #428]	@ (8001970 <MX_GPIO_Init+0x2e4>)
 80017c4:	f003 fb68 	bl	8004e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80017c8:	2201      	movs	r2, #1
 80017ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ce:	4867      	ldr	r0, [pc, #412]	@ (800196c <MX_GPIO_Init+0x2e0>)
 80017d0:	f003 fb62 	bl	8004e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80017d4:	2200      	movs	r2, #0
 80017d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017da:	4866      	ldr	r0, [pc, #408]	@ (8001974 <MX_GPIO_Init+0x2e8>)
 80017dc:	f003 fb5c 	bl	8004e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80017e0:	2200      	movs	r2, #0
 80017e2:	21c8      	movs	r1, #200	@ 0xc8
 80017e4:	4864      	ldr	r0, [pc, #400]	@ (8001978 <MX_GPIO_Init+0x2ec>)
 80017e6:	f003 fb57 	bl	8004e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80017ea:	2308      	movs	r3, #8
 80017ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ee:	2300      	movs	r3, #0
 80017f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017fa:	4619      	mov	r1, r3
 80017fc:	485f      	ldr	r0, [pc, #380]	@ (800197c <MX_GPIO_Init+0x2f0>)
 80017fe:	f003 f987 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001802:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001806:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001814:	230a      	movs	r3, #10
 8001816:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001818:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800181c:	4619      	mov	r1, r3
 800181e:	4858      	ldr	r0, [pc, #352]	@ (8001980 <MX_GPIO_Init+0x2f4>)
 8001820:	f003 f976 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001824:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001828:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800182a:	2300      	movs	r3, #0
 800182c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001832:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001836:	4619      	mov	r1, r3
 8001838:	4852      	ldr	r0, [pc, #328]	@ (8001984 <MX_GPIO_Init+0x2f8>)
 800183a:	f003 f969 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800183e:	2340      	movs	r3, #64	@ 0x40
 8001840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001842:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001846:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800184c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001850:	4619      	mov	r1, r3
 8001852:	4845      	ldr	r0, [pc, #276]	@ (8001968 <MX_GPIO_Init+0x2dc>)
 8001854:	f003 f95c 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001858:	2320      	movs	r3, #32
 800185a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185c:	2301      	movs	r3, #1
 800185e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001864:	2300      	movs	r3, #0
 8001866:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001868:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800186c:	4619      	mov	r1, r3
 800186e:	483e      	ldr	r0, [pc, #248]	@ (8001968 <MX_GPIO_Init+0x2dc>)
 8001870:	f003 f94e 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001874:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001878:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187a:	2301      	movs	r3, #1
 800187c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001886:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800188a:	4619      	mov	r1, r3
 800188c:	4837      	ldr	r0, [pc, #220]	@ (800196c <MX_GPIO_Init+0x2e0>)
 800188e:	f003 f93f 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001892:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001898:	2300      	movs	r3, #0
 800189a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80018a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018a4:	4619      	mov	r1, r3
 80018a6:	4838      	ldr	r0, [pc, #224]	@ (8001988 <MX_GPIO_Init+0x2fc>)
 80018a8:	f003 f932 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80018ac:	2308      	movs	r3, #8
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b0:	2301      	movs	r3, #1
 80018b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b8:	2300      	movs	r3, #0
 80018ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80018bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018c0:	4619      	mov	r1, r3
 80018c2:	482b      	ldr	r0, [pc, #172]	@ (8001970 <MX_GPIO_Init+0x2e4>)
 80018c4:	f003 f924 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80018c8:	2310      	movs	r3, #16
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018cc:	2300      	movs	r3, #0
 80018ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018d8:	4619      	mov	r1, r3
 80018da:	4823      	ldr	r0, [pc, #140]	@ (8001968 <MX_GPIO_Init+0x2dc>)
 80018dc:	f003 f918 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80018e0:	f248 0304 	movw	r3, #32772	@ 0x8004
 80018e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e6:	2300      	movs	r3, #0
 80018e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f2:	4619      	mov	r1, r3
 80018f4:	481f      	ldr	r0, [pc, #124]	@ (8001974 <MX_GPIO_Init+0x2e8>)
 80018f6:	f003 f90b 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80018fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001900:	2301      	movs	r3, #1
 8001902:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	2300      	movs	r3, #0
 800190a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800190c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001910:	4619      	mov	r1, r3
 8001912:	4818      	ldr	r0, [pc, #96]	@ (8001974 <MX_GPIO_Init+0x2e8>)
 8001914:	f003 f8fc 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001918:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800191e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001922:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800192c:	4619      	mov	r1, r3
 800192e:	480f      	ldr	r0, [pc, #60]	@ (800196c <MX_GPIO_Init+0x2e0>)
 8001930:	f003 f8ee 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001934:	2310      	movs	r3, #16
 8001936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001940:	2303      	movs	r3, #3
 8001942:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001944:	230a      	movs	r3, #10
 8001946:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001948:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800194c:	4619      	mov	r1, r3
 800194e:	4809      	ldr	r0, [pc, #36]	@ (8001974 <MX_GPIO_Init+0x2e8>)
 8001950:	f003 f8de 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001954:	23c8      	movs	r3, #200	@ 0xc8
 8001956:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001958:	2301      	movs	r3, #1
 800195a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001960:	e014      	b.n	800198c <MX_GPIO_Init+0x300>
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800
 8001968:	40020c00 	.word	0x40020c00
 800196c:	40022000 	.word	0x40022000
 8001970:	40022800 	.word	0x40022800
 8001974:	40021c00 	.word	0x40021c00
 8001978:	40021800 	.word	0x40021800
 800197c:	40021000 	.word	0x40021000
 8001980:	40020400 	.word	0x40020400
 8001984:	40022400 	.word	0x40022400
 8001988:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001990:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001994:	4619      	mov	r1, r3
 8001996:	4819      	ldr	r0, [pc, #100]	@ (80019fc <MX_GPIO_Init+0x370>)
 8001998:	f003 f8ba 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800199c:	2305      	movs	r3, #5
 800199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a0:	2302      	movs	r3, #2
 80019a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a8:	2303      	movs	r3, #3
 80019aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019ac:	230a      	movs	r3, #10
 80019ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019b4:	4619      	mov	r1, r3
 80019b6:	4812      	ldr	r0, [pc, #72]	@ (8001a00 <MX_GPIO_Init+0x374>)
 80019b8:	f003 f8aa 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80019bc:	2304      	movs	r3, #4
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c0:	2300      	movs	r3, #0
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80019c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019cc:	4619      	mov	r1, r3
 80019ce:	480b      	ldr	r0, [pc, #44]	@ (80019fc <MX_GPIO_Init+0x370>)
 80019d0:	f003 f89e 	bl	8004b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80019d4:	2328      	movs	r3, #40	@ 0x28
 80019d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d8:	2302      	movs	r3, #2
 80019da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e0:	2303      	movs	r3, #3
 80019e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019e4:	230a      	movs	r3, #10
 80019e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ec:	4619      	mov	r1, r3
 80019ee:	4805      	ldr	r0, [pc, #20]	@ (8001a04 <MX_GPIO_Init+0x378>)
 80019f0:	f003 f88e 	bl	8004b10 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019f4:	bf00      	nop
 80019f6:	3740      	adds	r7, #64	@ 0x40
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40021800 	.word	0x40021800
 8001a00:	40020800 	.word	0x40020800
 8001a04:	40020000 	.word	0x40020000

08001a08 <HAL_SAI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  // Check if the callback comes from the Microphone SAI Block
  if (hsai->Instance == SAI2_Block_B)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a06      	ldr	r2, [pc, #24]	@ (8001a30 <HAL_SAI_RxCpltCallback+0x28>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d104      	bne.n	8001a24 <HAL_SAI_RxCpltCallback+0x1c>
  {
    RxCallbackCount++;
 8001a1a:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <HAL_SAI_RxCpltCallback+0x2c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	4a04      	ldr	r2, [pc, #16]	@ (8001a34 <HAL_SAI_RxCpltCallback+0x2c>)
 8001a22:	6013      	str	r3, [r2, #0]
  }
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	40015c24 	.word	0x40015c24
 8001a34:	20001fe0 	.word	0x20001fe0

08001a38 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001a40:	f012 f9c8 	bl	8013dd4 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001a44:	2001      	movs	r0, #1
 8001a46:	f00f fec1 	bl	80117cc <osDelay>
 8001a4a:	e7fb      	b.n	8001a44 <StartDefaultTask+0xc>

08001a4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a04      	ldr	r2, [pc, #16]	@ (8001a6c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d101      	bne.n	8001a62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a5e:	f001 fa6f 	bl	8002f40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40001000 	.word	0x40001000

08001a70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a74:	b672      	cpsid	i
}
 8001a76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <Error_Handler+0x8>

08001a7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a82:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a86:	4a10      	ldr	r2, [pc, #64]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001aa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aa6:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <HAL_MspInit+0x4c>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	210f      	movs	r1, #15
 8001ab6:	f06f 0001 	mvn.w	r0, #1
 8001aba:	f001 fdd5 	bl	8003668 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40023800 	.word	0x40023800

08001acc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08a      	sub	sp, #40	@ 0x28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a21      	ldr	r2, [pc, #132]	@ (8001b70 <HAL_ADC_MspInit+0xa4>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d13c      	bne.n	8001b68 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001aee:	4b21      	ldr	r3, [pc, #132]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af2:	4a20      	ldr	r2, [pc, #128]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001af4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001af8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001afa:	4b1e      	ldr	r3, [pc, #120]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b06:	4b1b      	ldr	r3, [pc, #108]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001b0c:	f043 0320 	orr.w	r3, r3, #32
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b18      	ldr	r3, [pc, #96]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0320 	and.w	r3, r3, #32
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	4a14      	ldr	r2, [pc, #80]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2a:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <HAL_ADC_MspInit+0xa8>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001b36:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001b3a:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480b      	ldr	r0, [pc, #44]	@ (8001b78 <HAL_ADC_MspInit+0xac>)
 8001b4c:	f002 ffe0 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001b50:	2301      	movs	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b54:	2303      	movs	r3, #3
 8001b56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	4619      	mov	r1, r3
 8001b62:	4806      	ldr	r0, [pc, #24]	@ (8001b7c <HAL_ADC_MspInit+0xb0>)
 8001b64:	f002 ffd4 	bl	8004b10 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001b68:	bf00      	nop
 8001b6a:	3728      	adds	r7, #40	@ 0x28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40012200 	.word	0x40012200
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40021400 	.word	0x40021400
 8001b7c:	40020000 	.word	0x40020000

08001b80 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb8 <HAL_CRC_MspInit+0x38>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10b      	bne.n	8001baa <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b92:	4b0a      	ldr	r3, [pc, #40]	@ (8001bbc <HAL_CRC_MspInit+0x3c>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	4a09      	ldr	r2, [pc, #36]	@ (8001bbc <HAL_CRC_MspInit+0x3c>)
 8001b98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9e:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <HAL_CRC_MspInit+0x3c>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001baa:	bf00      	nop
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023000 	.word	0x40023000
 8001bbc:	40023800 	.word	0x40023800

08001bc0 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08e      	sub	sp, #56	@ 0x38
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a50      	ldr	r2, [pc, #320]	@ (8001d20 <HAL_DCMI_MspInit+0x160>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	f040 809a 	bne.w	8001d18 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001be4:	4b4f      	ldr	r3, [pc, #316]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001be8:	4a4e      	ldr	r2, [pc, #312]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001bea:	f043 0301 	orr.w	r3, r3, #1
 8001bee:	6353      	str	r3, [r2, #52]	@ 0x34
 8001bf0:	4b4c      	ldr	r3, [pc, #304]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	623b      	str	r3, [r7, #32]
 8001bfa:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bfc:	4b49      	ldr	r3, [pc, #292]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c00:	4a48      	ldr	r2, [pc, #288]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c02:	f043 0310 	orr.w	r3, r3, #16
 8001c06:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c08:	4b46      	ldr	r3, [pc, #280]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0c:	f003 0310 	and.w	r3, r3, #16
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c14:	4b43      	ldr	r3, [pc, #268]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c18:	4a42      	ldr	r2, [pc, #264]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c1a:	f043 0308 	orr.w	r3, r3, #8
 8001c1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c20:	4b40      	ldr	r3, [pc, #256]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c24:	f003 0308 	and.w	r3, r3, #8
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c2c:	4b3d      	ldr	r3, [pc, #244]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c30:	4a3c      	ldr	r2, [pc, #240]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c36:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c38:	4b3a      	ldr	r3, [pc, #232]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c44:	4b37      	ldr	r3, [pc, #220]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c48:	4a36      	ldr	r2, [pc, #216]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c50:	4b34      	ldr	r3, [pc, #208]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5c:	4b31      	ldr	r3, [pc, #196]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c60:	4a30      	ldr	r2, [pc, #192]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c68:	4b2e      	ldr	r3, [pc, #184]	@ (8001d24 <HAL_DCMI_MspInit+0x164>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001c74:	2360      	movs	r3, #96	@ 0x60
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c80:	2300      	movs	r3, #0
 8001c82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c84:	230d      	movs	r3, #13
 8001c86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4826      	ldr	r0, [pc, #152]	@ (8001d28 <HAL_DCMI_MspInit+0x168>)
 8001c90:	f002 ff3e 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001c94:	2308      	movs	r3, #8
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001ca4:	230d      	movs	r3, #13
 8001ca6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001ca8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cac:	4619      	mov	r1, r3
 8001cae:	481f      	ldr	r0, [pc, #124]	@ (8001d2c <HAL_DCMI_MspInit+0x16c>)
 8001cb0:	f002 ff2e 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001cb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001cc6:	230d      	movs	r3, #13
 8001cc8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001cca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4817      	ldr	r0, [pc, #92]	@ (8001d30 <HAL_DCMI_MspInit+0x170>)
 8001cd2:	f002 ff1d 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001cd6:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001cda:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001ce8:	230d      	movs	r3, #13
 8001cea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001cec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4810      	ldr	r0, [pc, #64]	@ (8001d34 <HAL_DCMI_MspInit+0x174>)
 8001cf4:	f002 ff0c 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001cf8:	2350      	movs	r3, #80	@ 0x50
 8001cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2300      	movs	r3, #0
 8001d06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d08:	230d      	movs	r3, #13
 8001d0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d10:	4619      	mov	r1, r3
 8001d12:	4809      	ldr	r0, [pc, #36]	@ (8001d38 <HAL_DCMI_MspInit+0x178>)
 8001d14:	f002 fefc 	bl	8004b10 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001d18:	bf00      	nop
 8001d1a:	3738      	adds	r7, #56	@ 0x38
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	50050000 	.word	0x50050000
 8001d24:	40023800 	.word	0x40023800
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40020c00 	.word	0x40020c00
 8001d30:	40021800 	.word	0x40021800
 8001d34:	40021c00 	.word	0x40021c00
 8001d38:	40020000 	.word	0x40020000

08001d3c <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0d      	ldr	r2, [pc, #52]	@ (8001d80 <HAL_DMA2D_MspInit+0x44>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d113      	bne.n	8001d76 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d84 <HAL_DMA2D_MspInit+0x48>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	4a0c      	ldr	r2, [pc, #48]	@ (8001d84 <HAL_DMA2D_MspInit+0x48>)
 8001d54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_DMA2D_MspInit+0x48>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2105      	movs	r1, #5
 8001d6a:	205a      	movs	r0, #90	@ 0x5a
 8001d6c:	f001 fc7c 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001d70:	205a      	movs	r0, #90	@ 0x5a
 8001d72:	f001 fc95 	bl	80036a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	4002b000 	.word	0x4002b000
 8001d84:	40023800 	.word	0x40023800

08001d88 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08e      	sub	sp, #56	@ 0x38
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ea4 <HAL_ETH_MspInit+0x11c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d178      	bne.n	8001e9c <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001daa:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4a3e      	ldr	r2, [pc, #248]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001db0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db6:	4b3c      	ldr	r3, [pc, #240]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dbe:	623b      	str	r3, [r7, #32]
 8001dc0:	6a3b      	ldr	r3, [r7, #32]
 8001dc2:	4b39      	ldr	r3, [pc, #228]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4a38      	ldr	r2, [pc, #224]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001dc8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4b36      	ldr	r3, [pc, #216]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001dd6:	61fb      	str	r3, [r7, #28]
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	4b33      	ldr	r3, [pc, #204]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a32      	ldr	r2, [pc, #200]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001de0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b30      	ldr	r3, [pc, #192]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dee:	61bb      	str	r3, [r7, #24]
 8001df0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001df2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a2c      	ldr	r2, [pc, #176]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0a:	4b27      	ldr	r3, [pc, #156]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	4a26      	ldr	r2, [pc, #152]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001e10:	f043 0304 	orr.w	r3, r3, #4
 8001e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e16:	4b24      	ldr	r3, [pc, #144]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e22:	4b21      	ldr	r3, [pc, #132]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	4a20      	ldr	r2, [pc, #128]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea8 <HAL_ETH_MspInit+0x120>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001e3a:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e4c:	230b      	movs	r3, #11
 8001e4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e54:	4619      	mov	r1, r3
 8001e56:	4815      	ldr	r0, [pc, #84]	@ (8001eac <HAL_ETH_MspInit+0x124>)
 8001e58:	f002 fe5a 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001e5c:	2332      	movs	r3, #50	@ 0x32
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e6c:	230b      	movs	r3, #11
 8001e6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e74:	4619      	mov	r1, r3
 8001e76:	480e      	ldr	r0, [pc, #56]	@ (8001eb0 <HAL_ETH_MspInit+0x128>)
 8001e78:	f002 fe4a 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001e7c:	2386      	movs	r3, #134	@ 0x86
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e80:	2302      	movs	r3, #2
 8001e82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e8c:	230b      	movs	r3, #11
 8001e8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e94:	4619      	mov	r1, r3
 8001e96:	4807      	ldr	r0, [pc, #28]	@ (8001eb4 <HAL_ETH_MspInit+0x12c>)
 8001e98:	f002 fe3a 	bl	8004b10 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3738      	adds	r7, #56	@ 0x38
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40028000 	.word	0x40028000
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40021800 	.word	0x40021800
 8001eb0:	40020800 	.word	0x40020800
 8001eb4:	40020000 	.word	0x40020000

08001eb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b0ac      	sub	sp, #176	@ 0xb0
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ed0:	f107 0318 	add.w	r3, r7, #24
 8001ed4:	2284      	movs	r2, #132	@ 0x84
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f012 fb1f 	bl	801451c <memset>
  if(hi2c->Instance==I2C1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a44      	ldr	r2, [pc, #272]	@ (8001ff4 <HAL_I2C_MspInit+0x13c>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d13d      	bne.n	8001f64 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ee8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001eec:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ef2:	f107 0318 	add.w	r3, r7, #24
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f006 fb1c 	bl	8008534 <HAL_RCCEx_PeriphCLKConfig>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001f02:	f7ff fdb5 	bl	8001a70 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f06:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	4a3b      	ldr	r2, [pc, #236]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f12:	4b39      	ldr	r3, [pc, #228]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001f1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f26:	2312      	movs	r3, #18
 8001f28:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f32:	2300      	movs	r3, #0
 8001f34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f38:	2304      	movs	r3, #4
 8001f3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f42:	4619      	mov	r1, r3
 8001f44:	482d      	ldr	r0, [pc, #180]	@ (8001ffc <HAL_I2C_MspInit+0x144>)
 8001f46:	f002 fde3 	bl	8004b10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	4a2a      	ldr	r2, [pc, #168]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f56:	4b28      	ldr	r3, [pc, #160]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f62:	e042      	b.n	8001fea <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a25      	ldr	r2, [pc, #148]	@ (8002000 <HAL_I2C_MspInit+0x148>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d13d      	bne.n	8001fea <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001f6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f72:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001f74:	2300      	movs	r3, #0
 8001f76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f7a:	f107 0318 	add.w	r3, r7, #24
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f006 fad8 	bl	8008534 <HAL_RCCEx_PeriphCLKConfig>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8001f8a:	f7ff fd71 	bl	8001a70 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a19      	ldr	r2, [pc, #100]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b17      	ldr	r3, [pc, #92]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001fa6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001faa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fae:	2312      	movs	r3, #18
 8001fb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fc0:	2304      	movs	r3, #4
 8001fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001fc6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fca:	4619      	mov	r1, r3
 8001fcc:	480d      	ldr	r0, [pc, #52]	@ (8002004 <HAL_I2C_MspInit+0x14c>)
 8001fce:	f002 fd9f 	bl	8004b10 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001fd2:	4b09      	ldr	r3, [pc, #36]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	4a08      	ldr	r2, [pc, #32]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001fd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fde:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <HAL_I2C_MspInit+0x140>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	68bb      	ldr	r3, [r7, #8]
}
 8001fea:	bf00      	nop
 8001fec:	37b0      	adds	r7, #176	@ 0xb0
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40005400 	.word	0x40005400
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020400 	.word	0x40020400
 8002000:	40005c00 	.word	0x40005c00
 8002004:	40021c00 	.word	0x40021c00

08002008 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08e      	sub	sp, #56	@ 0x38
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a55      	ldr	r2, [pc, #340]	@ (800217c <HAL_LTDC_MspInit+0x174>)
 8002026:	4293      	cmp	r3, r2
 8002028:	f040 80a3 	bne.w	8002172 <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800202c:	4b54      	ldr	r3, [pc, #336]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800202e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002030:	4a53      	ldr	r2, [pc, #332]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 8002032:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002036:	6453      	str	r3, [r2, #68]	@ 0x44
 8002038:	4b51      	ldr	r3, [pc, #324]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800203a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002040:	623b      	str	r3, [r7, #32]
 8002042:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002044:	4b4e      	ldr	r3, [pc, #312]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 8002046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002048:	4a4d      	ldr	r2, [pc, #308]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800204a:	f043 0310 	orr.w	r3, r3, #16
 800204e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002050:	4b4b      	ldr	r3, [pc, #300]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002054:	f003 0310 	and.w	r3, r3, #16
 8002058:	61fb      	str	r3, [r7, #28]
 800205a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800205c:	4b48      	ldr	r3, [pc, #288]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800205e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002060:	4a47      	ldr	r2, [pc, #284]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 8002062:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002066:	6313      	str	r3, [r2, #48]	@ 0x30
 8002068:	4b45      	ldr	r3, [pc, #276]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800206a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002070:	61bb      	str	r3, [r7, #24]
 8002072:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002074:	4b42      	ldr	r3, [pc, #264]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 8002076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002078:	4a41      	ldr	r2, [pc, #260]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800207a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800207e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002080:	4b3f      	ldr	r3, [pc, #252]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800208c:	4b3c      	ldr	r3, [pc, #240]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002090:	4a3b      	ldr	r2, [pc, #236]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 8002092:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002096:	6313      	str	r3, [r2, #48]	@ 0x30
 8002098:	4b39      	ldr	r3, [pc, #228]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 800209a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020a0:	613b      	str	r3, [r7, #16]
 80020a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80020a4:	4b36      	ldr	r3, [pc, #216]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a8:	4a35      	ldr	r2, [pc, #212]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 80020aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b0:	4b33      	ldr	r3, [pc, #204]	@ (8002180 <HAL_LTDC_MspInit+0x178>)
 80020b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80020bc:	2310      	movs	r3, #16
 80020be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c8:	2300      	movs	r3, #0
 80020ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020cc:	230e      	movs	r3, #14
 80020ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80020d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020d4:	4619      	mov	r1, r3
 80020d6:	482b      	ldr	r0, [pc, #172]	@ (8002184 <HAL_LTDC_MspInit+0x17c>)
 80020d8:	f002 fd1a 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80020dc:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80020e0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e2:	2302      	movs	r3, #2
 80020e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ea:	2300      	movs	r3, #0
 80020ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020ee:	230e      	movs	r3, #14
 80020f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80020f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020f6:	4619      	mov	r1, r3
 80020f8:	4823      	ldr	r0, [pc, #140]	@ (8002188 <HAL_LTDC_MspInit+0x180>)
 80020fa:	f002 fd09 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80020fe:	23f7      	movs	r3, #247	@ 0xf7
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800210e:	230e      	movs	r3, #14
 8002110:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002112:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002116:	4619      	mov	r1, r3
 8002118:	481c      	ldr	r0, [pc, #112]	@ (800218c <HAL_LTDC_MspInit+0x184>)
 800211a:	f002 fcf9 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800211e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002122:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002130:	2309      	movs	r3, #9
 8002132:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002134:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002138:	4619      	mov	r1, r3
 800213a:	4815      	ldr	r0, [pc, #84]	@ (8002190 <HAL_LTDC_MspInit+0x188>)
 800213c:	f002 fce8 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002140:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002144:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214e:	2300      	movs	r3, #0
 8002150:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002152:	230e      	movs	r3, #14
 8002154:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002156:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800215a:	4619      	mov	r1, r3
 800215c:	480d      	ldr	r0, [pc, #52]	@ (8002194 <HAL_LTDC_MspInit+0x18c>)
 800215e:	f002 fcd7 	bl	8004b10 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2105      	movs	r1, #5
 8002166:	2058      	movs	r0, #88	@ 0x58
 8002168:	f001 fa7e 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800216c:	2058      	movs	r0, #88	@ 0x58
 800216e:	f001 fa97 	bl	80036a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002172:	bf00      	nop
 8002174:	3738      	adds	r7, #56	@ 0x38
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40016800 	.word	0x40016800
 8002180:	40023800 	.word	0x40023800
 8002184:	40021000 	.word	0x40021000
 8002188:	40022400 	.word	0x40022400
 800218c:	40022800 	.word	0x40022800
 8002190:	40021800 	.word	0x40021800
 8002194:	40022000 	.word	0x40022000

08002198 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08c      	sub	sp, #48	@ 0x30
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 031c 	add.w	r3, r7, #28
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a3b      	ldr	r2, [pc, #236]	@ (80022a4 <HAL_QSPI_MspInit+0x10c>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d170      	bne.n	800229c <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80021ba:	4b3b      	ldr	r3, [pc, #236]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021be:	4a3a      	ldr	r2, [pc, #232]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021c0:	f043 0302 	orr.w	r3, r3, #2
 80021c4:	6393      	str	r3, [r2, #56]	@ 0x38
 80021c6:	4b38      	ldr	r3, [pc, #224]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	61bb      	str	r3, [r7, #24]
 80021d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021d2:	4b35      	ldr	r3, [pc, #212]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	4a34      	ldr	r2, [pc, #208]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021d8:	f043 0310 	orr.w	r3, r3, #16
 80021dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021de:	4b32      	ldr	r3, [pc, #200]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	f003 0310 	and.w	r3, r3, #16
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ea:	4b2f      	ldr	r3, [pc, #188]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	4a2e      	ldr	r2, [pc, #184]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021f0:	f043 0302 	orr.w	r3, r3, #2
 80021f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f6:	4b2c      	ldr	r3, [pc, #176]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	613b      	str	r3, [r7, #16]
 8002200:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002202:	4b29      	ldr	r3, [pc, #164]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	4a28      	ldr	r2, [pc, #160]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 8002208:	f043 0308 	orr.w	r3, r3, #8
 800220c:	6313      	str	r3, [r2, #48]	@ 0x30
 800220e:	4b26      	ldr	r3, [pc, #152]	@ (80022a8 <HAL_QSPI_MspInit+0x110>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800221a:	2304      	movs	r3, #4
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221e:	2302      	movs	r3, #2
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002226:	2303      	movs	r3, #3
 8002228:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800222a:	2309      	movs	r3, #9
 800222c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800222e:	f107 031c 	add.w	r3, r7, #28
 8002232:	4619      	mov	r1, r3
 8002234:	481d      	ldr	r0, [pc, #116]	@ (80022ac <HAL_QSPI_MspInit+0x114>)
 8002236:	f002 fc6b 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800223a:	2340      	movs	r3, #64	@ 0x40
 800223c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223e:	2302      	movs	r3, #2
 8002240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002246:	2303      	movs	r3, #3
 8002248:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800224a:	230a      	movs	r3, #10
 800224c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800224e:	f107 031c 	add.w	r3, r7, #28
 8002252:	4619      	mov	r1, r3
 8002254:	4816      	ldr	r0, [pc, #88]	@ (80022b0 <HAL_QSPI_MspInit+0x118>)
 8002256:	f002 fc5b 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800225a:	2304      	movs	r3, #4
 800225c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800226a:	2309      	movs	r3, #9
 800226c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226e:	f107 031c 	add.w	r3, r7, #28
 8002272:	4619      	mov	r1, r3
 8002274:	480e      	ldr	r0, [pc, #56]	@ (80022b0 <HAL_QSPI_MspInit+0x118>)
 8002276:	f002 fc4b 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 800227a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800227e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002288:	2303      	movs	r3, #3
 800228a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800228c:	2309      	movs	r3, #9
 800228e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002290:	f107 031c 	add.w	r3, r7, #28
 8002294:	4619      	mov	r1, r3
 8002296:	4807      	ldr	r0, [pc, #28]	@ (80022b4 <HAL_QSPI_MspInit+0x11c>)
 8002298:	f002 fc3a 	bl	8004b10 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800229c:	bf00      	nop
 800229e:	3730      	adds	r7, #48	@ 0x30
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	a0001000 	.word	0xa0001000
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40020400 	.word	0x40020400
 80022b4:	40020c00 	.word	0x40020c00

080022b8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b0a4      	sub	sp, #144	@ 0x90
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022c0:	f107 030c 	add.w	r3, r7, #12
 80022c4:	2284      	movs	r2, #132	@ 0x84
 80022c6:	2100      	movs	r1, #0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f012 f927 	bl	801451c <memset>
  if(hrtc->Instance==RTC)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a0e      	ldr	r2, [pc, #56]	@ (800230c <HAL_RTC_MspInit+0x54>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d114      	bne.n	8002302 <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80022d8:	2320      	movs	r3, #32
 80022da:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80022dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022e2:	f107 030c 	add.w	r3, r7, #12
 80022e6:	4618      	mov	r0, r3
 80022e8:	f006 f924 	bl	8008534 <HAL_RCCEx_PeriphCLKConfig>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80022f2:	f7ff fbbd 	bl	8001a70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80022f6:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <HAL_RTC_MspInit+0x58>)
 80022f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022fa:	4a05      	ldr	r2, [pc, #20]	@ (8002310 <HAL_RTC_MspInit+0x58>)
 80022fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002300:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002302:	bf00      	nop
 8002304:	3790      	adds	r7, #144	@ 0x90
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40002800 	.word	0x40002800
 8002310:	40023800 	.word	0x40023800

08002314 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	@ 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a25      	ldr	r2, [pc, #148]	@ (80023c8 <HAL_SD_MspInit+0xb4>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d144      	bne.n	80023c0 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002336:	4b25      	ldr	r3, [pc, #148]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 8002338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233a:	4a24      	ldr	r2, [pc, #144]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 800233c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002340:	6453      	str	r3, [r2, #68]	@ 0x44
 8002342:	4b22      	ldr	r3, [pc, #136]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002346:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800234e:	4b1f      	ldr	r3, [pc, #124]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002352:	4a1e      	ldr	r2, [pc, #120]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 8002354:	f043 0304 	orr.w	r3, r3, #4
 8002358:	6313      	str	r3, [r2, #48]	@ 0x30
 800235a:	4b1c      	ldr	r3, [pc, #112]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	f003 0304 	and.w	r3, r3, #4
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002366:	4b19      	ldr	r3, [pc, #100]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	4a18      	ldr	r2, [pc, #96]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 800236c:	f043 0308 	orr.w	r3, r3, #8
 8002370:	6313      	str	r3, [r2, #48]	@ 0x30
 8002372:	4b16      	ldr	r3, [pc, #88]	@ (80023cc <HAL_SD_MspInit+0xb8>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800237e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002382:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002384:	2302      	movs	r3, #2
 8002386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800238c:	2303      	movs	r3, #3
 800238e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002390:	230c      	movs	r3, #12
 8002392:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002394:	f107 0314 	add.w	r3, r7, #20
 8002398:	4619      	mov	r1, r3
 800239a:	480d      	ldr	r0, [pc, #52]	@ (80023d0 <HAL_SD_MspInit+0xbc>)
 800239c:	f002 fbb8 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80023a0:	2304      	movs	r3, #4
 80023a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a4:	2302      	movs	r3, #2
 80023a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ac:	2303      	movs	r3, #3
 80023ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80023b0:	230c      	movs	r3, #12
 80023b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	4619      	mov	r1, r3
 80023ba:	4806      	ldr	r0, [pc, #24]	@ (80023d4 <HAL_SD_MspInit+0xc0>)
 80023bc:	f002 fba8 	bl	8004b10 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80023c0:	bf00      	nop
 80023c2:	3728      	adds	r7, #40	@ 0x28
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40012c00 	.word	0x40012c00
 80023cc:	40023800 	.word	0x40023800
 80023d0:	40020800 	.word	0x40020800
 80023d4:	40020c00 	.word	0x40020c00

080023d8 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b0aa      	sub	sp, #168	@ 0xa8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023f0:	f107 0310 	add.w	r3, r7, #16
 80023f4:	2284      	movs	r2, #132	@ 0x84
 80023f6:	2100      	movs	r1, #0
 80023f8:	4618      	mov	r0, r3
 80023fa:	f012 f88f 	bl	801451c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002406:	d143      	bne.n	8002490 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002408:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800240c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800240e:	2364      	movs	r3, #100	@ 0x64
 8002410:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8002412:	2302      	movs	r3, #2
 8002414:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002416:	2302      	movs	r3, #2
 8002418:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800241a:	2302      	movs	r3, #2
 800241c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800241e:	2301      	movs	r3, #1
 8002420:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002422:	f107 0310 	add.w	r3, r7, #16
 8002426:	4618      	mov	r0, r3
 8002428:	f006 f884 	bl	8008534 <HAL_RCCEx_PeriphCLKConfig>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8002432:	f7ff fb1d 	bl	8001a70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8002436:	4b18      	ldr	r3, [pc, #96]	@ (8002498 <HAL_SPDIFRX_MspInit+0xc0>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	4a17      	ldr	r2, [pc, #92]	@ (8002498 <HAL_SPDIFRX_MspInit+0xc0>)
 800243c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002440:	6413      	str	r3, [r2, #64]	@ 0x40
 8002442:	4b15      	ldr	r3, [pc, #84]	@ (8002498 <HAL_SPDIFRX_MspInit+0xc0>)
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800244e:	4b12      	ldr	r3, [pc, #72]	@ (8002498 <HAL_SPDIFRX_MspInit+0xc0>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002452:	4a11      	ldr	r2, [pc, #68]	@ (8002498 <HAL_SPDIFRX_MspInit+0xc0>)
 8002454:	f043 0308 	orr.w	r3, r3, #8
 8002458:	6313      	str	r3, [r2, #48]	@ 0x30
 800245a:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <HAL_SPDIFRX_MspInit+0xc0>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	f003 0308 	and.w	r3, r3, #8
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8002466:	2380      	movs	r3, #128	@ 0x80
 8002468:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246c:	2302      	movs	r3, #2
 800246e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002478:	2300      	movs	r3, #0
 800247a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800247e:	2308      	movs	r3, #8
 8002480:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002484:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002488:	4619      	mov	r1, r3
 800248a:	4804      	ldr	r0, [pc, #16]	@ (800249c <HAL_SPDIFRX_MspInit+0xc4>)
 800248c:	f002 fb40 	bl	8004b10 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8002490:	bf00      	nop
 8002492:	37a8      	adds	r7, #168	@ 0xa8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40023800 	.word	0x40023800
 800249c:	40020c00 	.word	0x40020c00

080024a0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a25      	ldr	r2, [pc, #148]	@ (8002554 <HAL_SPI_MspInit+0xb4>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d144      	bne.n	800254c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80024c2:	4b25      	ldr	r3, [pc, #148]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c6:	4a24      	ldr	r2, [pc, #144]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ce:	4b22      	ldr	r3, [pc, #136]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80024da:	4b1f      	ldr	r3, [pc, #124]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	4a1e      	ldr	r2, [pc, #120]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f2:	4b19      	ldr	r3, [pc, #100]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	4a18      	ldr	r2, [pc, #96]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 80024f8:	f043 0302 	orr.w	r3, r3, #2
 80024fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fe:	4b16      	ldr	r3, [pc, #88]	@ (8002558 <HAL_SPI_MspInit+0xb8>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 800250a:	2302      	movs	r3, #2
 800250c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250e:	2302      	movs	r3, #2
 8002510:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002512:	2300      	movs	r3, #0
 8002514:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002516:	2300      	movs	r3, #0
 8002518:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800251a:	2305      	movs	r3, #5
 800251c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800251e:	f107 0314 	add.w	r3, r7, #20
 8002522:	4619      	mov	r1, r3
 8002524:	480d      	ldr	r0, [pc, #52]	@ (800255c <HAL_SPI_MspInit+0xbc>)
 8002526:	f002 faf3 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800252a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800252e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002530:	2302      	movs	r3, #2
 8002532:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002538:	2300      	movs	r3, #0
 800253a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800253c:	2305      	movs	r3, #5
 800253e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002540:	f107 0314 	add.w	r3, r7, #20
 8002544:	4619      	mov	r1, r3
 8002546:	4806      	ldr	r0, [pc, #24]	@ (8002560 <HAL_SPI_MspInit+0xc0>)
 8002548:	f002 fae2 	bl	8004b10 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800254c:	bf00      	nop
 800254e:	3728      	adds	r7, #40	@ 0x28
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40003800 	.word	0x40003800
 8002558:	40023800 	.word	0x40023800
 800255c:	40022000 	.word	0x40022000
 8002560:	40020400 	.word	0x40020400

08002564 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002564:	b480      	push	{r7}
 8002566:	b089      	sub	sp, #36	@ 0x24
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a2e      	ldr	r2, [pc, #184]	@ (800262c <HAL_TIM_Base_MspInit+0xc8>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d10c      	bne.n	8002590 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002576:	4b2e      	ldr	r3, [pc, #184]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4a2d      	ldr	r2, [pc, #180]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6453      	str	r3, [r2, #68]	@ 0x44
 8002582:	4b2b      	ldr	r3, [pc, #172]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800258e:	e046      	b.n	800261e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002598:	d10c      	bne.n	80025b4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800259a:	4b25      	ldr	r3, [pc, #148]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	4a24      	ldr	r2, [pc, #144]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025a6:	4b22      	ldr	r3, [pc, #136]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	61bb      	str	r3, [r7, #24]
 80025b0:	69bb      	ldr	r3, [r7, #24]
}
 80025b2:	e034      	b.n	800261e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a1e      	ldr	r2, [pc, #120]	@ (8002634 <HAL_TIM_Base_MspInit+0xd0>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d10c      	bne.n	80025d8 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025be:	4b1c      	ldr	r3, [pc, #112]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025c4:	f043 0302 	orr.w	r3, r3, #2
 80025c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ca:	4b19      	ldr	r3, [pc, #100]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	697b      	ldr	r3, [r7, #20]
}
 80025d6:	e022      	b.n	800261e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a16      	ldr	r2, [pc, #88]	@ (8002638 <HAL_TIM_Base_MspInit+0xd4>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d10c      	bne.n	80025fc <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025e2:	4b13      	ldr	r3, [pc, #76]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	4a12      	ldr	r2, [pc, #72]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025e8:	f043 0308 	orr.w	r3, r3, #8
 80025ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ee:	4b10      	ldr	r3, [pc, #64]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
}
 80025fa:	e010      	b.n	800261e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a0e      	ldr	r2, [pc, #56]	@ (800263c <HAL_TIM_Base_MspInit+0xd8>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d10b      	bne.n	800261e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002606:	4b0a      	ldr	r3, [pc, #40]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	4a09      	ldr	r2, [pc, #36]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 800260c:	f043 0302 	orr.w	r3, r3, #2
 8002610:	6453      	str	r3, [r2, #68]	@ 0x44
 8002612:	4b07      	ldr	r3, [pc, #28]	@ (8002630 <HAL_TIM_Base_MspInit+0xcc>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
}
 800261e:	bf00      	nop
 8002620:	3724      	adds	r7, #36	@ 0x24
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40010000 	.word	0x40010000
 8002630:	40023800 	.word	0x40023800
 8002634:	40000400 	.word	0x40000400
 8002638:	40000c00 	.word	0x40000c00
 800263c:	40010400 	.word	0x40010400

08002640 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <HAL_TIM_PWM_MspInit+0x38>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d10b      	bne.n	800266a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002652:	4b0a      	ldr	r3, [pc, #40]	@ (800267c <HAL_TIM_PWM_MspInit+0x3c>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	4a09      	ldr	r2, [pc, #36]	@ (800267c <HAL_TIM_PWM_MspInit+0x3c>)
 8002658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800265c:	6413      	str	r3, [r2, #64]	@ 0x40
 800265e:	4b07      	ldr	r3, [pc, #28]	@ (800267c <HAL_TIM_PWM_MspInit+0x3c>)
 8002660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 800266a:	bf00      	nop
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40001800 	.word	0x40001800
 800267c:	40023800 	.word	0x40023800

08002680 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08c      	sub	sp, #48	@ 0x30
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002688:	f107 031c 	add.w	r3, r7, #28
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	609a      	str	r2, [r3, #8]
 8002694:	60da      	str	r2, [r3, #12]
 8002696:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a56      	ldr	r2, [pc, #344]	@ (80027f8 <HAL_TIM_MspPostInit+0x178>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d11d      	bne.n	80026de <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a2:	4b56      	ldr	r3, [pc, #344]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	4a55      	ldr	r2, [pc, #340]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ae:	4b53      	ldr	r3, [pc, #332]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80026ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c0:	2302      	movs	r3, #2
 80026c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c8:	2300      	movs	r3, #0
 80026ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80026cc:	2301      	movs	r3, #1
 80026ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80026d0:	f107 031c 	add.w	r3, r7, #28
 80026d4:	4619      	mov	r1, r3
 80026d6:	484a      	ldr	r0, [pc, #296]	@ (8002800 <HAL_TIM_MspPostInit+0x180>)
 80026d8:	f002 fa1a 	bl	8004b10 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80026dc:	e087      	b.n	80027ee <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026e6:	d11d      	bne.n	8002724 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e8:	4b44      	ldr	r3, [pc, #272]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80026ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ec:	4a43      	ldr	r2, [pc, #268]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80026f4:	4b41      	ldr	r3, [pc, #260]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80026f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002700:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002706:	2302      	movs	r3, #2
 8002708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	2300      	movs	r3, #0
 800270c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270e:	2300      	movs	r3, #0
 8002710:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002712:	2301      	movs	r3, #1
 8002714:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002716:	f107 031c 	add.w	r3, r7, #28
 800271a:	4619      	mov	r1, r3
 800271c:	4838      	ldr	r0, [pc, #224]	@ (8002800 <HAL_TIM_MspPostInit+0x180>)
 800271e:	f002 f9f7 	bl	8004b10 <HAL_GPIO_Init>
}
 8002722:	e064      	b.n	80027ee <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a36      	ldr	r2, [pc, #216]	@ (8002804 <HAL_TIM_MspPostInit+0x184>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d11c      	bne.n	8002768 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272e:	4b33      	ldr	r3, [pc, #204]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	4a32      	ldr	r2, [pc, #200]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 8002734:	f043 0302 	orr.w	r3, r3, #2
 8002738:	6313      	str	r3, [r2, #48]	@ 0x30
 800273a:	4b30      	ldr	r3, [pc, #192]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002746:	2310      	movs	r3, #16
 8002748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002752:	2300      	movs	r3, #0
 8002754:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002756:	2302      	movs	r3, #2
 8002758:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800275a:	f107 031c 	add.w	r3, r7, #28
 800275e:	4619      	mov	r1, r3
 8002760:	4829      	ldr	r0, [pc, #164]	@ (8002808 <HAL_TIM_MspPostInit+0x188>)
 8002762:	f002 f9d5 	bl	8004b10 <HAL_GPIO_Init>
}
 8002766:	e042      	b.n	80027ee <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a27      	ldr	r2, [pc, #156]	@ (800280c <HAL_TIM_MspPostInit+0x18c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d11c      	bne.n	80027ac <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002772:	4b22      	ldr	r3, [pc, #136]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	4a21      	ldr	r2, [pc, #132]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 8002778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800277c:	6313      	str	r3, [r2, #48]	@ 0x30
 800277e:	4b1f      	ldr	r3, [pc, #124]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 800278a:	2301      	movs	r3, #1
 800278c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278e:	2302      	movs	r3, #2
 8002790:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002792:	2300      	movs	r3, #0
 8002794:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002796:	2300      	movs	r3, #0
 8002798:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800279a:	2302      	movs	r3, #2
 800279c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 800279e:	f107 031c 	add.w	r3, r7, #28
 80027a2:	4619      	mov	r1, r3
 80027a4:	481a      	ldr	r0, [pc, #104]	@ (8002810 <HAL_TIM_MspPostInit+0x190>)
 80027a6:	f002 f9b3 	bl	8004b10 <HAL_GPIO_Init>
}
 80027aa:	e020      	b.n	80027ee <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a18      	ldr	r2, [pc, #96]	@ (8002814 <HAL_TIM_MspPostInit+0x194>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d11b      	bne.n	80027ee <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80027b6:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	4a10      	ldr	r2, [pc, #64]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80027bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027c2:	4b0e      	ldr	r3, [pc, #56]	@ (80027fc <HAL_TIM_MspPostInit+0x17c>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ca:	60bb      	str	r3, [r7, #8]
 80027cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80027ce:	2340      	movs	r3, #64	@ 0x40
 80027d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d2:	2302      	movs	r3, #2
 80027d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027da:	2300      	movs	r3, #0
 80027dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80027de:	2309      	movs	r3, #9
 80027e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80027e2:	f107 031c 	add.w	r3, r7, #28
 80027e6:	4619      	mov	r1, r3
 80027e8:	480b      	ldr	r0, [pc, #44]	@ (8002818 <HAL_TIM_MspPostInit+0x198>)
 80027ea:	f002 f991 	bl	8004b10 <HAL_GPIO_Init>
}
 80027ee:	bf00      	nop
 80027f0:	3730      	adds	r7, #48	@ 0x30
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40010000 	.word	0x40010000
 80027fc:	40023800 	.word	0x40023800
 8002800:	40020000 	.word	0x40020000
 8002804:	40000400 	.word	0x40000400
 8002808:	40020400 	.word	0x40020400
 800280c:	40000c00 	.word	0x40000c00
 8002810:	40022000 	.word	0x40022000
 8002814:	40001800 	.word	0x40001800
 8002818:	40021c00 	.word	0x40021c00

0800281c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b0ae      	sub	sp, #184	@ 0xb8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002824:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	609a      	str	r2, [r3, #8]
 8002830:	60da      	str	r2, [r3, #12]
 8002832:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002834:	f107 0320 	add.w	r3, r7, #32
 8002838:	2284      	movs	r2, #132	@ 0x84
 800283a:	2100      	movs	r1, #0
 800283c:	4618      	mov	r0, r3
 800283e:	f011 fe6d 	bl	801451c <memset>
  if(huart->Instance==USART1)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a53      	ldr	r2, [pc, #332]	@ (8002994 <HAL_UART_MspInit+0x178>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d15d      	bne.n	8002908 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800284c:	2340      	movs	r3, #64	@ 0x40
 800284e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002850:	2300      	movs	r3, #0
 8002852:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002854:	f107 0320 	add.w	r3, r7, #32
 8002858:	4618      	mov	r0, r3
 800285a:	f005 fe6b 	bl	8008534 <HAL_RCCEx_PeriphCLKConfig>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002864:	f7ff f904 	bl	8001a70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002868:	4b4b      	ldr	r3, [pc, #300]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800286a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286c:	4a4a      	ldr	r2, [pc, #296]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800286e:	f043 0310 	orr.w	r3, r3, #16
 8002872:	6453      	str	r3, [r2, #68]	@ 0x44
 8002874:	4b48      	ldr	r3, [pc, #288]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 8002876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002878:	f003 0310 	and.w	r3, r3, #16
 800287c:	61fb      	str	r3, [r7, #28]
 800287e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002880:	4b45      	ldr	r3, [pc, #276]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	4a44      	ldr	r2, [pc, #272]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 8002886:	f043 0302 	orr.w	r3, r3, #2
 800288a:	6313      	str	r3, [r2, #48]	@ 0x30
 800288c:	4b42      	ldr	r3, [pc, #264]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	61bb      	str	r3, [r7, #24]
 8002896:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002898:	4b3f      	ldr	r3, [pc, #252]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	4a3e      	ldr	r2, [pc, #248]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 80028a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80028b0:	2380      	movs	r3, #128	@ 0x80
 80028b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b6:	2302      	movs	r3, #2
 80028b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028c8:	2307      	movs	r3, #7
 80028ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80028ce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028d2:	4619      	mov	r1, r3
 80028d4:	4831      	ldr	r0, [pc, #196]	@ (800299c <HAL_UART_MspInit+0x180>)
 80028d6:	f002 f91b 	bl	8004b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80028da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e2:	2302      	movs	r3, #2
 80028e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ee:	2300      	movs	r3, #0
 80028f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028f4:	2307      	movs	r3, #7
 80028f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80028fa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028fe:	4619      	mov	r1, r3
 8002900:	4827      	ldr	r0, [pc, #156]	@ (80029a0 <HAL_UART_MspInit+0x184>)
 8002902:	f002 f905 	bl	8004b10 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002906:	e040      	b.n	800298a <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a25      	ldr	r2, [pc, #148]	@ (80029a4 <HAL_UART_MspInit+0x188>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d13b      	bne.n	800298a <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002912:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002916:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002918:	2300      	movs	r3, #0
 800291a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800291c:	f107 0320 	add.w	r3, r7, #32
 8002920:	4618      	mov	r0, r3
 8002922:	f005 fe07 	bl	8008534 <HAL_RCCEx_PeriphCLKConfig>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <HAL_UART_MspInit+0x114>
      Error_Handler();
 800292c:	f7ff f8a0 	bl	8001a70 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002930:	4b19      	ldr	r3, [pc, #100]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 8002932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002934:	4a18      	ldr	r2, [pc, #96]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 8002936:	f043 0320 	orr.w	r3, r3, #32
 800293a:	6453      	str	r3, [r2, #68]	@ 0x44
 800293c:	4b16      	ldr	r3, [pc, #88]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800293e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002940:	f003 0320 	and.w	r3, r3, #32
 8002944:	613b      	str	r3, [r7, #16]
 8002946:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002948:	4b13      	ldr	r3, [pc, #76]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800294a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294c:	4a12      	ldr	r2, [pc, #72]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 800294e:	f043 0304 	orr.w	r3, r3, #4
 8002952:	6313      	str	r3, [r2, #48]	@ 0x30
 8002954:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <HAL_UART_MspInit+0x17c>)
 8002956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002960:	23c0      	movs	r3, #192	@ 0xc0
 8002962:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002966:	2302      	movs	r3, #2
 8002968:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296c:	2300      	movs	r3, #0
 800296e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002972:	2303      	movs	r3, #3
 8002974:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002978:	2308      	movs	r3, #8
 800297a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800297e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002982:	4619      	mov	r1, r3
 8002984:	4808      	ldr	r0, [pc, #32]	@ (80029a8 <HAL_UART_MspInit+0x18c>)
 8002986:	f002 f8c3 	bl	8004b10 <HAL_GPIO_Init>
}
 800298a:	bf00      	nop
 800298c:	37b8      	adds	r7, #184	@ 0xb8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40011000 	.word	0x40011000
 8002998:	40023800 	.word	0x40023800
 800299c:	40020400 	.word	0x40020400
 80029a0:	40020000 	.word	0x40020000
 80029a4:	40011400 	.word	0x40011400
 80029a8:	40020800 	.word	0x40020800

080029ac <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80029b2:	1d3b      	adds	r3, r7, #4
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80029c0:	4b3a      	ldr	r3, [pc, #232]	@ (8002aac <HAL_FMC_MspInit+0x100>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d16d      	bne.n	8002aa4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80029c8:	4b38      	ldr	r3, [pc, #224]	@ (8002aac <HAL_FMC_MspInit+0x100>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80029ce:	4b38      	ldr	r3, [pc, #224]	@ (8002ab0 <HAL_FMC_MspInit+0x104>)
 80029d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029d2:	4a37      	ldr	r2, [pc, #220]	@ (8002ab0 <HAL_FMC_MspInit+0x104>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6393      	str	r3, [r2, #56]	@ 0x38
 80029da:	4b35      	ldr	r3, [pc, #212]	@ (8002ab0 <HAL_FMC_MspInit+0x104>)
 80029dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	603b      	str	r3, [r7, #0]
 80029e4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80029e6:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80029ea:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ec:	2302      	movs	r3, #2
 80029ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f4:	2303      	movs	r3, #3
 80029f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80029f8:	230c      	movs	r3, #12
 80029fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029fc:	1d3b      	adds	r3, r7, #4
 80029fe:	4619      	mov	r1, r3
 8002a00:	482c      	ldr	r0, [pc, #176]	@ (8002ab4 <HAL_FMC_MspInit+0x108>)
 8002a02:	f002 f885 	bl	8004b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002a06:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002a0a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a14:	2303      	movs	r3, #3
 8002a16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a18:	230c      	movs	r3, #12
 8002a1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a1c:	1d3b      	adds	r3, r7, #4
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4825      	ldr	r0, [pc, #148]	@ (8002ab8 <HAL_FMC_MspInit+0x10c>)
 8002a22:	f002 f875 	bl	8004b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002a26:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002a2a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a34:	2303      	movs	r3, #3
 8002a36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a38:	230c      	movs	r3, #12
 8002a3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a3c:	1d3b      	adds	r3, r7, #4
 8002a3e:	4619      	mov	r1, r3
 8002a40:	481e      	ldr	r0, [pc, #120]	@ (8002abc <HAL_FMC_MspInit+0x110>)
 8002a42:	f002 f865 	bl	8004b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002a46:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002a4a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a54:	2303      	movs	r3, #3
 8002a56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a58:	230c      	movs	r3, #12
 8002a5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a5c:	1d3b      	adds	r3, r7, #4
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4817      	ldr	r0, [pc, #92]	@ (8002ac0 <HAL_FMC_MspInit+0x114>)
 8002a62:	f002 f855 	bl	8004b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002a66:	2328      	movs	r3, #40	@ 0x28
 8002a68:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a72:	2303      	movs	r3, #3
 8002a74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a76:	230c      	movs	r3, #12
 8002a78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002a7a:	1d3b      	adds	r3, r7, #4
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4811      	ldr	r0, [pc, #68]	@ (8002ac4 <HAL_FMC_MspInit+0x118>)
 8002a80:	f002 f846 	bl	8004b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002a84:	2308      	movs	r3, #8
 8002a86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a90:	2303      	movs	r3, #3
 8002a92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a94:	230c      	movs	r3, #12
 8002a96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	480a      	ldr	r0, [pc, #40]	@ (8002ac8 <HAL_FMC_MspInit+0x11c>)
 8002a9e:	f002 f837 	bl	8004b10 <HAL_GPIO_Init>
 8002aa2:	e000      	b.n	8002aa6 <HAL_FMC_MspInit+0xfa>
    return;
 8002aa4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002aa6:	3718      	adds	r7, #24
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20001fec 	.word	0x20001fec
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	40021800 	.word	0x40021800
 8002abc:	40020c00 	.word	0x40020c00
 8002ac0:	40021400 	.word	0x40021400
 8002ac4:	40021c00 	.word	0x40021c00
 8002ac8:	40020800 	.word	0x40020800

08002acc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002ad4:	f7ff ff6a 	bl	80029ac <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08a      	sub	sp, #40	@ 0x28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a62      	ldr	r2, [pc, #392]	@ (8002c78 <HAL_SAI_MspInit+0x198>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d15c      	bne.n	8002bac <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002af2:	4b62      	ldr	r3, [pc, #392]	@ (8002c7c <HAL_SAI_MspInit+0x19c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10b      	bne.n	8002b12 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002afa:	4b61      	ldr	r3, [pc, #388]	@ (8002c80 <HAL_SAI_MspInit+0x1a0>)
 8002afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afe:	4a60      	ldr	r2, [pc, #384]	@ (8002c80 <HAL_SAI_MspInit+0x1a0>)
 8002b00:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b06:	4b5e      	ldr	r3, [pc, #376]	@ (8002c80 <HAL_SAI_MspInit+0x1a0>)
 8002b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002b12:	4b5a      	ldr	r3, [pc, #360]	@ (8002c7c <HAL_SAI_MspInit+0x19c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	3301      	adds	r3, #1
 8002b18:	4a58      	ldr	r2, [pc, #352]	@ (8002c7c <HAL_SAI_MspInit+0x19c>)
 8002b1a:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002b1c:	23f0      	movs	r3, #240	@ 0xf0
 8002b1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b20:	2302      	movs	r3, #2
 8002b22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002b2c:	230a      	movs	r3, #10
 8002b2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	4619      	mov	r1, r3
 8002b36:	4853      	ldr	r0, [pc, #332]	@ (8002c84 <HAL_SAI_MspInit+0x1a4>)
 8002b38:	f001 ffea 	bl	8004b10 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002b3c:	4b52      	ldr	r3, [pc, #328]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b3e:	4a53      	ldr	r2, [pc, #332]	@ (8002c8c <HAL_SAI_MspInit+0x1ac>)
 8002b40:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002b42:	4b51      	ldr	r3, [pc, #324]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b44:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002b48:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b4c:	2240      	movs	r2, #64	@ 0x40
 8002b4e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b50:	4b4d      	ldr	r3, [pc, #308]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002b56:	4b4c      	ldr	r3, [pc, #304]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b5c:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b5e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b64:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b66:	4b48      	ldr	r3, [pc, #288]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b6c:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002b6e:	4b46      	ldr	r3, [pc, #280]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b74:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002b76:	4b44      	ldr	r3, [pc, #272]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b78:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b7c:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b7e:	4b42      	ldr	r3, [pc, #264]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002b84:	4840      	ldr	r0, [pc, #256]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b86:	f000 ff05 	bl	8003994 <HAL_DMA_Init>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002b90:	f7fe ff6e 	bl	8001a70 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a3c      	ldr	r2, [pc, #240]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b98:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b9a:	4a3b      	ldr	r2, [pc, #236]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a39      	ldr	r2, [pc, #228]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002ba4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002ba6:	4a38      	ldr	r2, [pc, #224]	@ (8002c88 <HAL_SAI_MspInit+0x1a8>)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a37      	ldr	r2, [pc, #220]	@ (8002c90 <HAL_SAI_MspInit+0x1b0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d15c      	bne.n	8002c70 <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002bb6:	4b31      	ldr	r3, [pc, #196]	@ (8002c7c <HAL_SAI_MspInit+0x19c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10b      	bne.n	8002bd6 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002bbe:	4b30      	ldr	r3, [pc, #192]	@ (8002c80 <HAL_SAI_MspInit+0x1a0>)
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc2:	4a2f      	ldr	r2, [pc, #188]	@ (8002c80 <HAL_SAI_MspInit+0x1a0>)
 8002bc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bca:	4b2d      	ldr	r3, [pc, #180]	@ (8002c80 <HAL_SAI_MspInit+0x1a0>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002bd6:	4b29      	ldr	r3, [pc, #164]	@ (8002c7c <HAL_SAI_MspInit+0x19c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	4a27      	ldr	r2, [pc, #156]	@ (8002c7c <HAL_SAI_MspInit+0x19c>)
 8002bde:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002be0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be6:	2302      	movs	r3, #2
 8002be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002bf2:	230a      	movs	r3, #10
 8002bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002bf6:	f107 0314 	add.w	r3, r7, #20
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4825      	ldr	r0, [pc, #148]	@ (8002c94 <HAL_SAI_MspInit+0x1b4>)
 8002bfe:	f001 ff87 	bl	8004b10 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002c02:	4b25      	ldr	r3, [pc, #148]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c04:	4a25      	ldr	r2, [pc, #148]	@ (8002c9c <HAL_SAI_MspInit+0x1bc>)
 8002c06:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002c08:	4b23      	ldr	r3, [pc, #140]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c0a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002c0e:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c10:	4b21      	ldr	r3, [pc, #132]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c16:	4b20      	ldr	r3, [pc, #128]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c22:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c24:	4b1c      	ldr	r3, [pc, #112]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c2a:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c32:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002c34:	4b18      	ldr	r3, [pc, #96]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c3a:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002c3c:	4b16      	ldr	r3, [pc, #88]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c42:	4b15      	ldr	r3, [pc, #84]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002c48:	4813      	ldr	r0, [pc, #76]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c4a:	f000 fea3 	bl	8003994 <HAL_DMA_Init>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002c54:	f7fe ff0c 	bl	8001a70 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a0f      	ldr	r2, [pc, #60]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c5c:	671a      	str	r2, [r3, #112]	@ 0x70
 8002c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a0c      	ldr	r2, [pc, #48]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c68:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002c6a:	4a0b      	ldr	r2, [pc, #44]	@ (8002c98 <HAL_SAI_MspInit+0x1b8>)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002c70:	bf00      	nop
 8002c72:	3728      	adds	r7, #40	@ 0x28
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40015c04 	.word	0x40015c04
 8002c7c:	20001ff0 	.word	0x20001ff0
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40022000 	.word	0x40022000
 8002c88:	20000adc 	.word	0x20000adc
 8002c8c:	40026470 	.word	0x40026470
 8002c90:	40015c24 	.word	0x40015c24
 8002c94:	40021800 	.word	0x40021800
 8002c98:	20000b3c 	.word	0x20000b3c
 8002c9c:	400264a0 	.word	0x400264a0

08002ca0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08e      	sub	sp, #56	@ 0x38
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002cb0:	4b33      	ldr	r3, [pc, #204]	@ (8002d80 <HAL_InitTick+0xe0>)
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb4:	4a32      	ldr	r2, [pc, #200]	@ (8002d80 <HAL_InitTick+0xe0>)
 8002cb6:	f043 0310 	orr.w	r3, r3, #16
 8002cba:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cbc:	4b30      	ldr	r3, [pc, #192]	@ (8002d80 <HAL_InitTick+0xe0>)
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002cc8:	f107 0210 	add.w	r2, r7, #16
 8002ccc:	f107 0314 	add.w	r3, r7, #20
 8002cd0:	4611      	mov	r1, r2
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f005 fbfc 	bl	80084d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002cd8:	6a3b      	ldr	r3, [r7, #32]
 8002cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d103      	bne.n	8002cea <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ce2:	f005 fbcd 	bl	8008480 <HAL_RCC_GetPCLK1Freq>
 8002ce6:	6378      	str	r0, [r7, #52]	@ 0x34
 8002ce8:	e004      	b.n	8002cf4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002cea:	f005 fbc9 	bl	8008480 <HAL_RCC_GetPCLK1Freq>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cf6:	4a23      	ldr	r2, [pc, #140]	@ (8002d84 <HAL_InitTick+0xe4>)
 8002cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfc:	0c9b      	lsrs	r3, r3, #18
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002d02:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d04:	4a21      	ldr	r2, [pc, #132]	@ (8002d8c <HAL_InitTick+0xec>)
 8002d06:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002d08:	4b1f      	ldr	r3, [pc, #124]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d0a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d0e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d10:	4a1d      	ldr	r2, [pc, #116]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d14:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d16:	4b1c      	ldr	r3, [pc, #112]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d22:	4b19      	ldr	r3, [pc, #100]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002d28:	4817      	ldr	r0, [pc, #92]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d2a:	f008 fb3c 	bl	800b3a6 <HAL_TIM_Base_Init>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002d34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d11b      	bne.n	8002d74 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002d3c:	4812      	ldr	r0, [pc, #72]	@ (8002d88 <HAL_InitTick+0xe8>)
 8002d3e:	f008 fb89 	bl	800b454 <HAL_TIM_Base_Start_IT>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002d48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d111      	bne.n	8002d74 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d50:	2036      	movs	r0, #54	@ 0x36
 8002d52:	f000 fca5 	bl	80036a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b0f      	cmp	r3, #15
 8002d5a:	d808      	bhi.n	8002d6e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	2036      	movs	r0, #54	@ 0x36
 8002d62:	f000 fc81 	bl	8003668 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d66:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <HAL_InitTick+0xf0>)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6013      	str	r3, [r2, #0]
 8002d6c:	e002      	b.n	8002d74 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002d74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3738      	adds	r7, #56	@ 0x38
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40023800 	.word	0x40023800
 8002d84:	431bde83 	.word	0x431bde83
 8002d88:	20001ff4 	.word	0x20001ff4
 8002d8c:	40001000 	.word	0x40001000
 8002d90:	20000004 	.word	0x20000004

08002d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d98:	bf00      	nop
 8002d9a:	e7fd      	b.n	8002d98 <NMI_Handler+0x4>

08002d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002da0:	bf00      	nop
 8002da2:	e7fd      	b.n	8002da0 <HardFault_Handler+0x4>

08002da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002da8:	bf00      	nop
 8002daa:	e7fd      	b.n	8002da8 <MemManage_Handler+0x4>

08002dac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002db0:	bf00      	nop
 8002db2:	e7fd      	b.n	8002db0 <BusFault_Handler+0x4>

08002db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002db8:	bf00      	nop
 8002dba:	e7fd      	b.n	8002db8 <UsageFault_Handler+0x4>

08002dbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dc0:	bf00      	nop
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
	...

08002dcc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002dd0:	4802      	ldr	r0, [pc, #8]	@ (8002ddc <TIM6_DAC_IRQHandler+0x10>)
 8002dd2:	f008 fc0e 	bl	800b5f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20001ff4 	.word	0x20001ff4

08002de0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002de4:	4802      	ldr	r0, [pc, #8]	@ (8002df0 <DMA2_Stream4_IRQHandler+0x10>)
 8002de6:	f000 fee3 	bl	8003bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	20000adc 	.word	0x20000adc

08002df4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002df8:	4802      	ldr	r0, [pc, #8]	@ (8002e04 <OTG_FS_IRQHandler+0x10>)
 8002dfa:	f002 fb23 	bl	8005444 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	2000a594 	.word	0x2000a594

08002e08 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002e0c:	4802      	ldr	r0, [pc, #8]	@ (8002e18 <DMA2_Stream6_IRQHandler+0x10>)
 8002e0e:	f000 fecf 	bl	8003bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002e12:	bf00      	nop
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20000b3c 	.word	0x20000b3c

08002e1c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002e20:	4802      	ldr	r0, [pc, #8]	@ (8002e2c <LTDC_IRQHandler+0x10>)
 8002e22:	f004 fb33 	bl	800748c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002e26:	bf00      	nop
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	200008c0 	.word	0x200008c0

08002e30 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002e34:	4802      	ldr	r0, [pc, #8]	@ (8002e40 <DMA2D_IRQHandler+0x10>)
 8002e36:	f001 f97b 	bl	8004130 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002e3a:	bf00      	nop
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000728 	.word	0x20000728

08002e44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e4c:	4a14      	ldr	r2, [pc, #80]	@ (8002ea0 <_sbrk+0x5c>)
 8002e4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ea4 <_sbrk+0x60>)
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e58:	4b13      	ldr	r3, [pc, #76]	@ (8002ea8 <_sbrk+0x64>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d102      	bne.n	8002e66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e60:	4b11      	ldr	r3, [pc, #68]	@ (8002ea8 <_sbrk+0x64>)
 8002e62:	4a12      	ldr	r2, [pc, #72]	@ (8002eac <_sbrk+0x68>)
 8002e64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e66:	4b10      	ldr	r3, [pc, #64]	@ (8002ea8 <_sbrk+0x64>)
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d207      	bcs.n	8002e84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e74:	f011 fb6a 	bl	801454c <__errno>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	220c      	movs	r2, #12
 8002e7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e82:	e009      	b.n	8002e98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e84:	4b08      	ldr	r3, [pc, #32]	@ (8002ea8 <_sbrk+0x64>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e8a:	4b07      	ldr	r3, [pc, #28]	@ (8002ea8 <_sbrk+0x64>)
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4413      	add	r3, r2
 8002e92:	4a05      	ldr	r2, [pc, #20]	@ (8002ea8 <_sbrk+0x64>)
 8002e94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e96:	68fb      	ldr	r3, [r7, #12]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20050000 	.word	0x20050000
 8002ea4:	00000400 	.word	0x00000400
 8002ea8:	20002040 	.word	0x20002040
 8002eac:	2000aac0 	.word	0x2000aac0

08002eb0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002eb4:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <SystemInit+0x20>)
 8002eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eba:	4a05      	ldr	r2, [pc, #20]	@ (8002ed0 <SystemInit+0x20>)
 8002ebc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ec0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	e000ed00 	.word	0xe000ed00

08002ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ed8:	f7ff ffea 	bl	8002eb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002edc:	480c      	ldr	r0, [pc, #48]	@ (8002f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ede:	490d      	ldr	r1, [pc, #52]	@ (8002f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ee4:	e002      	b.n	8002eec <LoopCopyDataInit>

08002ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eea:	3304      	adds	r3, #4

08002eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ef0:	d3f9      	bcc.n	8002ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8002f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8002f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ef8:	e001      	b.n	8002efe <LoopFillZerobss>

08002efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002efc:	3204      	adds	r2, #4

08002efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f00:	d3fb      	bcc.n	8002efa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002f02:	f011 fb29 	bl	8014558 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f06:	f7fd fb4d 	bl	80005a4 <main>
  bx  lr    
 8002f0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f0c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f14:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002f18:	0801472c 	.word	0x0801472c
  ldr r2, =_sbss
 8002f1c:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 8002f20:	2000aabc 	.word	0x2000aabc

08002f24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f24:	e7fe      	b.n	8002f24 <ADC_IRQHandler>

08002f26 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f2a:	2003      	movs	r0, #3
 8002f2c:	f000 fb91 	bl	8003652 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f30:	2000      	movs	r0, #0
 8002f32:	f7ff feb5 	bl	8002ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f36:	f7fe fda1 	bl	8001a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f44:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <HAL_IncTick+0x20>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <HAL_IncTick+0x24>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4413      	add	r3, r2
 8002f50:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <HAL_IncTick+0x24>)
 8002f52:	6013      	str	r3, [r2, #0]
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	20000008 	.word	0x20000008
 8002f64:	20002044 	.word	0x20002044

08002f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	@ (8002f7c <HAL_GetTick+0x14>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20002044 	.word	0x20002044

08002f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f88:	f7ff ffee 	bl	8002f68 <HAL_GetTick>
 8002f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f98:	d005      	beq.n	8002fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc4 <HAL_Delay+0x44>)
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fa6:	bf00      	nop
 8002fa8:	f7ff ffde 	bl	8002f68 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d8f7      	bhi.n	8002fa8 <HAL_Delay+0x28>
  {
  }
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000008 	.word	0x20000008

08002fc8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e031      	b.n	8003042 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d109      	bne.n	8002ffa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7fe fd70 	bl	8001acc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	f003 0310 	and.w	r3, r3, #16
 8003002:	2b00      	cmp	r3, #0
 8003004:	d116      	bne.n	8003034 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <HAL_ADC_Init+0x84>)
 800300c:	4013      	ands	r3, r2
 800300e:	f043 0202 	orr.w	r2, r3, #2
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f974 	bl	8003304 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	f023 0303 	bic.w	r3, r3, #3
 800302a:	f043 0201 	orr.w	r2, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	641a      	str	r2, [r3, #64]	@ 0x40
 8003032:	e001      	b.n	8003038 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003040:	7bfb      	ldrb	r3, [r7, #15]
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	ffffeefd 	.word	0xffffeefd

08003050 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003064:	2b01      	cmp	r3, #1
 8003066:	d101      	bne.n	800306c <HAL_ADC_ConfigChannel+0x1c>
 8003068:	2302      	movs	r3, #2
 800306a:	e13a      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x292>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2b09      	cmp	r3, #9
 800307a:	d93a      	bls.n	80030f2 <HAL_ADC_ConfigChannel+0xa2>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003084:	d035      	beq.n	80030f2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68d9      	ldr	r1, [r3, #12]
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	b29b      	uxth	r3, r3
 8003092:	461a      	mov	r2, r3
 8003094:	4613      	mov	r3, r2
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	4413      	add	r3, r2
 800309a:	3b1e      	subs	r3, #30
 800309c:	2207      	movs	r2, #7
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43da      	mvns	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	400a      	ands	r2, r1
 80030aa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a8f      	ldr	r2, [pc, #572]	@ (80032f0 <HAL_ADC_ConfigChannel+0x2a0>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d10a      	bne.n	80030cc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68d9      	ldr	r1, [r3, #12]
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	061a      	lsls	r2, r3, #24
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030ca:	e039      	b.n	8003140 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68d9      	ldr	r1, [r3, #12]
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	4618      	mov	r0, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	4403      	add	r3, r0
 80030e4:	3b1e      	subs	r3, #30
 80030e6:	409a      	lsls	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030f0:	e026      	b.n	8003140 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6919      	ldr	r1, [r3, #16]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	461a      	mov	r2, r3
 8003100:	4613      	mov	r3, r2
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	4413      	add	r3, r2
 8003106:	f003 031f 	and.w	r3, r3, #31
 800310a:	2207      	movs	r2, #7
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43da      	mvns	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	400a      	ands	r2, r1
 8003118:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6919      	ldr	r1, [r3, #16]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	b29b      	uxth	r3, r3
 800312a:	4618      	mov	r0, r3
 800312c:	4603      	mov	r3, r0
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	4403      	add	r3, r0
 8003132:	f003 031f 	and.w	r3, r3, #31
 8003136:	409a      	lsls	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	2b06      	cmp	r3, #6
 8003146:	d824      	bhi.n	8003192 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	4413      	add	r3, r2
 8003158:	3b05      	subs	r3, #5
 800315a:	221f      	movs	r2, #31
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43da      	mvns	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	400a      	ands	r2, r1
 8003168:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	b29b      	uxth	r3, r3
 8003176:	4618      	mov	r0, r3
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	3b05      	subs	r3, #5
 8003184:	fa00 f203 	lsl.w	r2, r0, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003190:	e04c      	b.n	800322c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	2b0c      	cmp	r3, #12
 8003198:	d824      	bhi.n	80031e4 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	4613      	mov	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	4413      	add	r3, r2
 80031aa:	3b23      	subs	r3, #35	@ 0x23
 80031ac:	221f      	movs	r2, #31
 80031ae:	fa02 f303 	lsl.w	r3, r2, r3
 80031b2:	43da      	mvns	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	400a      	ands	r2, r1
 80031ba:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	4618      	mov	r0, r3
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	4613      	mov	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4413      	add	r3, r2
 80031d4:	3b23      	subs	r3, #35	@ 0x23
 80031d6:	fa00 f203 	lsl.w	r2, r0, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80031e2:	e023      	b.n	800322c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	3b41      	subs	r3, #65	@ 0x41
 80031f6:	221f      	movs	r2, #31
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43da      	mvns	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	400a      	ands	r2, r1
 8003204:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	b29b      	uxth	r3, r3
 8003212:	4618      	mov	r0, r3
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	3b41      	subs	r3, #65	@ 0x41
 8003220:	fa00 f203 	lsl.w	r2, r0, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a30      	ldr	r2, [pc, #192]	@ (80032f4 <HAL_ADC_ConfigChannel+0x2a4>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d10a      	bne.n	800324c <HAL_ADC_ConfigChannel+0x1fc>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800323e:	d105      	bne.n	800324c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003240:	4b2d      	ldr	r3, [pc, #180]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	4a2c      	ldr	r2, [pc, #176]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 8003246:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800324a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a28      	ldr	r2, [pc, #160]	@ (80032f4 <HAL_ADC_ConfigChannel+0x2a4>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d10f      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x226>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b12      	cmp	r3, #18
 800325c:	d10b      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800325e:	4b26      	ldr	r3, [pc, #152]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	4a25      	ldr	r2, [pc, #148]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 8003264:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003268:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800326a:	4b23      	ldr	r3, [pc, #140]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	4a22      	ldr	r2, [pc, #136]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 8003270:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003274:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a1e      	ldr	r2, [pc, #120]	@ (80032f4 <HAL_ADC_ConfigChannel+0x2a4>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d12b      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x288>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a1a      	ldr	r2, [pc, #104]	@ (80032f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d003      	beq.n	8003292 <HAL_ADC_ConfigChannel+0x242>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b11      	cmp	r3, #17
 8003290:	d122      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003292:	4b19      	ldr	r3, [pc, #100]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4a18      	ldr	r2, [pc, #96]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 8003298:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800329c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800329e:	4b16      	ldr	r3, [pc, #88]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4a15      	ldr	r2, [pc, #84]	@ (80032f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80032a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032a8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a10      	ldr	r2, [pc, #64]	@ (80032f0 <HAL_ADC_ConfigChannel+0x2a0>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d111      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80032b4:	4b11      	ldr	r3, [pc, #68]	@ (80032fc <HAL_ADC_ConfigChannel+0x2ac>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a11      	ldr	r2, [pc, #68]	@ (8003300 <HAL_ADC_ConfigChannel+0x2b0>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	0c9a      	lsrs	r2, r3, #18
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80032ca:	e002      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f9      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3714      	adds	r7, #20
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	10000012 	.word	0x10000012
 80032f4:	40012000 	.word	0x40012000
 80032f8:	40012300 	.word	0x40012300
 80032fc:	20000000 	.word	0x20000000
 8003300:	431bde83 	.word	0x431bde83

08003304 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800330c:	4b78      	ldr	r3, [pc, #480]	@ (80034f0 <ADC_Init+0x1ec>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	4a77      	ldr	r2, [pc, #476]	@ (80034f0 <ADC_Init+0x1ec>)
 8003312:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003316:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003318:	4b75      	ldr	r3, [pc, #468]	@ (80034f0 <ADC_Init+0x1ec>)
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	4973      	ldr	r1, [pc, #460]	@ (80034f0 <ADC_Init+0x1ec>)
 8003322:	4313      	orrs	r3, r2
 8003324:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003334:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	021a      	lsls	r2, r3, #8
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003358:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	6859      	ldr	r1, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689a      	ldr	r2, [r3, #8]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800337a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6899      	ldr	r1, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68da      	ldr	r2, [r3, #12]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003392:	4a58      	ldr	r2, [pc, #352]	@ (80034f4 <ADC_Init+0x1f0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d022      	beq.n	80033de <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6899      	ldr	r1, [r3, #8]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6899      	ldr	r1, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	609a      	str	r2, [r3, #8]
 80033dc:	e00f      	b.n	80033fe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0202 	bic.w	r2, r2, #2
 800340c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6899      	ldr	r1, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	005a      	lsls	r2, r3, #1
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d01b      	beq.n	8003464 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685a      	ldr	r2, [r3, #4]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800343a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800344a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6859      	ldr	r1, [r3, #4]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	3b01      	subs	r3, #1
 8003458:	035a      	lsls	r2, r3, #13
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	e007      	b.n	8003474 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003472:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003482:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	3b01      	subs	r3, #1
 8003490:	051a      	lsls	r2, r3, #20
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6899      	ldr	r1, [r3, #8]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034b6:	025a      	lsls	r2, r3, #9
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	689a      	ldr	r2, [r3, #8]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6899      	ldr	r1, [r3, #8]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	029a      	lsls	r2, r3, #10
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	430a      	orrs	r2, r1
 80034e2:	609a      	str	r2, [r3, #8]
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr
 80034f0:	40012300 	.word	0x40012300
 80034f4:	0f000001 	.word	0x0f000001

080034f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003508:	4b0b      	ldr	r3, [pc, #44]	@ (8003538 <__NVIC_SetPriorityGrouping+0x40>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003514:	4013      	ands	r3, r2
 8003516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003520:	4b06      	ldr	r3, [pc, #24]	@ (800353c <__NVIC_SetPriorityGrouping+0x44>)
 8003522:	4313      	orrs	r3, r2
 8003524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003526:	4a04      	ldr	r2, [pc, #16]	@ (8003538 <__NVIC_SetPriorityGrouping+0x40>)
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	60d3      	str	r3, [r2, #12]
}
 800352c:	bf00      	nop
 800352e:	3714      	adds	r7, #20
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	e000ed00 	.word	0xe000ed00
 800353c:	05fa0000 	.word	0x05fa0000

08003540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003544:	4b04      	ldr	r3, [pc, #16]	@ (8003558 <__NVIC_GetPriorityGrouping+0x18>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	0a1b      	lsrs	r3, r3, #8
 800354a:	f003 0307 	and.w	r3, r3, #7
}
 800354e:	4618      	mov	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	e000ed00 	.word	0xe000ed00

0800355c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356a:	2b00      	cmp	r3, #0
 800356c:	db0b      	blt.n	8003586 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	f003 021f 	and.w	r2, r3, #31
 8003574:	4907      	ldr	r1, [pc, #28]	@ (8003594 <__NVIC_EnableIRQ+0x38>)
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	095b      	lsrs	r3, r3, #5
 800357c:	2001      	movs	r0, #1
 800357e:	fa00 f202 	lsl.w	r2, r0, r2
 8003582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	e000e100 	.word	0xe000e100

08003598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	6039      	str	r1, [r7, #0]
 80035a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	db0a      	blt.n	80035c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	490c      	ldr	r1, [pc, #48]	@ (80035e4 <__NVIC_SetPriority+0x4c>)
 80035b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b6:	0112      	lsls	r2, r2, #4
 80035b8:	b2d2      	uxtb	r2, r2
 80035ba:	440b      	add	r3, r1
 80035bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035c0:	e00a      	b.n	80035d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	4908      	ldr	r1, [pc, #32]	@ (80035e8 <__NVIC_SetPriority+0x50>)
 80035c8:	79fb      	ldrb	r3, [r7, #7]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	3b04      	subs	r3, #4
 80035d0:	0112      	lsls	r2, r2, #4
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	440b      	add	r3, r1
 80035d6:	761a      	strb	r2, [r3, #24]
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	e000e100 	.word	0xe000e100
 80035e8:	e000ed00 	.word	0xe000ed00

080035ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b089      	sub	sp, #36	@ 0x24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f1c3 0307 	rsb	r3, r3, #7
 8003606:	2b04      	cmp	r3, #4
 8003608:	bf28      	it	cs
 800360a:	2304      	movcs	r3, #4
 800360c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	3304      	adds	r3, #4
 8003612:	2b06      	cmp	r3, #6
 8003614:	d902      	bls.n	800361c <NVIC_EncodePriority+0x30>
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	3b03      	subs	r3, #3
 800361a:	e000      	b.n	800361e <NVIC_EncodePriority+0x32>
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003620:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	43da      	mvns	r2, r3
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	401a      	ands	r2, r3
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003634:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	fa01 f303 	lsl.w	r3, r1, r3
 800363e:	43d9      	mvns	r1, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003644:	4313      	orrs	r3, r2
         );
}
 8003646:	4618      	mov	r0, r3
 8003648:	3724      	adds	r7, #36	@ 0x24
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff ff4c 	bl	80034f8 <__NVIC_SetPriorityGrouping>
}
 8003660:	bf00      	nop
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
 8003674:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800367a:	f7ff ff61 	bl	8003540 <__NVIC_GetPriorityGrouping>
 800367e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	68b9      	ldr	r1, [r7, #8]
 8003684:	6978      	ldr	r0, [r7, #20]
 8003686:	f7ff ffb1 	bl	80035ec <NVIC_EncodePriority>
 800368a:	4602      	mov	r2, r0
 800368c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003690:	4611      	mov	r1, r2
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff ff80 	bl	8003598 <__NVIC_SetPriority>
}
 8003698:	bf00      	nop
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff ff54 	bl	800355c <__NVIC_EnableIRQ>
}
 80036b4:	bf00      	nop
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e054      	b.n	8003778 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	7f5b      	ldrb	r3, [r3, #29]
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fe fa4e 	bl	8001b80 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	791b      	ldrb	r3, [r3, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10c      	bne.n	800370c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a22      	ldr	r2, [pc, #136]	@ (8003780 <HAL_CRC_Init+0xc4>)
 80036f8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0218 	bic.w	r2, r2, #24
 8003708:	609a      	str	r2, [r3, #8]
 800370a:	e00c      	b.n	8003726 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6899      	ldr	r1, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	461a      	mov	r2, r3
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f834 	bl	8003784 <HAL_CRCEx_Polynomial_Set>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e028      	b.n	8003778 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	795b      	ldrb	r3, [r3, #5]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d105      	bne.n	800373a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003736:	611a      	str	r2, [r3, #16]
 8003738:	e004      	b.n	8003744 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6912      	ldr	r2, [r2, #16]
 8003742:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695a      	ldr	r2, [r3, #20]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	699a      	ldr	r2, [r3, #24]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	430a      	orrs	r2, r1
 800376e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	04c11db7 	.word	0x04c11db7

08003784 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003784:	b480      	push	{r7}
 8003786:	b087      	sub	sp, #28
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003794:	231f      	movs	r3, #31
 8003796:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d102      	bne.n	80037a8 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	75fb      	strb	r3, [r7, #23]
 80037a6:	e063      	b.n	8003870 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80037a8:	bf00      	nop
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1e5a      	subs	r2, r3, #1
 80037ae:	613a      	str	r2, [r7, #16]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d009      	beq.n	80037c8 <HAL_CRCEx_Polynomial_Set+0x44>
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f003 031f 	and.w	r3, r3, #31
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b18      	cmp	r3, #24
 80037cc:	d846      	bhi.n	800385c <HAL_CRCEx_Polynomial_Set+0xd8>
 80037ce:	a201      	add	r2, pc, #4	@ (adr r2, 80037d4 <HAL_CRCEx_Polynomial_Set+0x50>)
 80037d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d4:	08003863 	.word	0x08003863
 80037d8:	0800385d 	.word	0x0800385d
 80037dc:	0800385d 	.word	0x0800385d
 80037e0:	0800385d 	.word	0x0800385d
 80037e4:	0800385d 	.word	0x0800385d
 80037e8:	0800385d 	.word	0x0800385d
 80037ec:	0800385d 	.word	0x0800385d
 80037f0:	0800385d 	.word	0x0800385d
 80037f4:	08003851 	.word	0x08003851
 80037f8:	0800385d 	.word	0x0800385d
 80037fc:	0800385d 	.word	0x0800385d
 8003800:	0800385d 	.word	0x0800385d
 8003804:	0800385d 	.word	0x0800385d
 8003808:	0800385d 	.word	0x0800385d
 800380c:	0800385d 	.word	0x0800385d
 8003810:	0800385d 	.word	0x0800385d
 8003814:	08003845 	.word	0x08003845
 8003818:	0800385d 	.word	0x0800385d
 800381c:	0800385d 	.word	0x0800385d
 8003820:	0800385d 	.word	0x0800385d
 8003824:	0800385d 	.word	0x0800385d
 8003828:	0800385d 	.word	0x0800385d
 800382c:	0800385d 	.word	0x0800385d
 8003830:	0800385d 	.word	0x0800385d
 8003834:	08003839 	.word	0x08003839
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	2b06      	cmp	r3, #6
 800383c:	d913      	bls.n	8003866 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003842:	e010      	b.n	8003866 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	2b07      	cmp	r3, #7
 8003848:	d90f      	bls.n	800386a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800384e:	e00c      	b.n	800386a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	2b0f      	cmp	r3, #15
 8003854:	d90b      	bls.n	800386e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800385a:	e008      	b.n	800386e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	75fb      	strb	r3, [r7, #23]
        break;
 8003860:	e006      	b.n	8003870 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003862:	bf00      	nop
 8003864:	e004      	b.n	8003870 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003866:	bf00      	nop
 8003868:	e002      	b.n	8003870 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800386a:	bf00      	nop
 800386c:	e000      	b.n	8003870 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800386e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003870:	7dfb      	ldrb	r3, [r7, #23]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10d      	bne.n	8003892 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f023 0118 	bic.w	r1, r3, #24
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	430a      	orrs	r2, r1
 8003890:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003892:	7dfb      	ldrb	r3, [r7, #23]
}
 8003894:	4618      	mov	r0, r3
 8003896:	371c      	adds	r7, #28
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d101      	bne.n	80038b2 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e069      	b.n	8003986 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7fe f97e 	bl	8001bc0 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2202      	movs	r2, #2
 80038c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d002      	beq.n	80038da <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6819      	ldr	r1, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003990 <HAL_DCMI_Init+0xf0>)
 80038e6:	400b      	ands	r3, r1
 80038e8:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6819      	ldr	r1, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80038fe:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800390a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003916:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003922:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800392e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	430a      	orrs	r2, r1
 8003936:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b10      	cmp	r3, #16
 800393e:	d112      	bne.n	8003966 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	7f1b      	ldrb	r3, [r3, #28]
 8003944:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	7f5b      	ldrb	r3, [r3, #29]
 800394a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800394c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	7f9b      	ldrb	r3, [r3, #30]
 8003952:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003954:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	7fdb      	ldrb	r3, [r3, #31]
 800395c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003962:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003964:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f042 021e 	orr.w	r2, r2, #30
 8003974:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	ffe0f007 	.word	0xffe0f007

08003994 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800399c:	2300      	movs	r3, #0
 800399e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80039a0:	f7ff fae2 	bl	8002f68 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e099      	b.n	8003ae4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f022 0201 	bic.w	r2, r2, #1
 80039ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039d0:	e00f      	b.n	80039f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039d2:	f7ff fac9 	bl	8002f68 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b05      	cmp	r3, #5
 80039de:	d908      	bls.n	80039f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2220      	movs	r2, #32
 80039e4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2203      	movs	r2, #3
 80039ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e078      	b.n	8003ae4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1e8      	bne.n	80039d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	4b38      	ldr	r3, [pc, #224]	@ (8003aec <HAL_DMA_Init+0x158>)
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a3e:	697a      	ldr	r2, [r7, #20]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a48:	2b04      	cmp	r3, #4
 8003a4a:	d107      	bne.n	8003a5c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a54:	4313      	orrs	r3, r2
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f023 0307 	bic.w	r3, r3, #7
 8003a72:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d117      	bne.n	8003ab6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00e      	beq.n	8003ab6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 fa83 	bl	8003fa4 <DMA_CheckFifoParam>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d008      	beq.n	8003ab6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2240      	movs	r2, #64	@ 0x40
 8003aa8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e016      	b.n	8003ae4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 fa3a 	bl	8003f38 <DMA_CalcBaseAndBitshift>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003acc:	223f      	movs	r2, #63	@ 0x3f
 8003ace:	409a      	lsls	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	f010803f 	.word	0xf010803f

08003af0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b06:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d101      	bne.n	8003b16 <HAL_DMA_Start_IT+0x26>
 8003b12:	2302      	movs	r3, #2
 8003b14:	e048      	b.n	8003ba8 <HAL_DMA_Start_IT+0xb8>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d137      	bne.n	8003b9a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	68b9      	ldr	r1, [r7, #8]
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 f9cc 	bl	8003edc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b48:	223f      	movs	r2, #63	@ 0x3f
 8003b4a:	409a      	lsls	r2, r3
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0216 	orr.w	r2, r2, #22
 8003b5e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695a      	ldr	r2, [r3, #20]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003b6e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d007      	beq.n	8003b88 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0208 	orr.w	r2, r2, #8
 8003b86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0201 	orr.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	e005      	b.n	8003ba6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003bbc:	4b8e      	ldr	r3, [pc, #568]	@ (8003df8 <HAL_DMA_IRQHandler+0x248>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a8e      	ldr	r2, [pc, #568]	@ (8003dfc <HAL_DMA_IRQHandler+0x24c>)
 8003bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc6:	0a9b      	lsrs	r3, r3, #10
 8003bc8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bda:	2208      	movs	r2, #8
 8003bdc:	409a      	lsls	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	4013      	ands	r3, r2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d01a      	beq.n	8003c1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d013      	beq.n	8003c1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0204 	bic.w	r2, r2, #4
 8003c02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c08:	2208      	movs	r2, #8
 8003c0a:	409a      	lsls	r2, r3
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c14:	f043 0201 	orr.w	r2, r3, #1
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c20:	2201      	movs	r2, #1
 8003c22:	409a      	lsls	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4013      	ands	r3, r2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d012      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00b      	beq.n	8003c52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c3e:	2201      	movs	r2, #1
 8003c40:	409a      	lsls	r2, r3
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c4a:	f043 0202 	orr.w	r2, r3, #2
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c56:	2204      	movs	r2, #4
 8003c58:	409a      	lsls	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d012      	beq.n	8003c88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00b      	beq.n	8003c88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c74:	2204      	movs	r2, #4
 8003c76:	409a      	lsls	r2, r3
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c80:	f043 0204 	orr.w	r2, r3, #4
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c8c:	2210      	movs	r2, #16
 8003c8e:	409a      	lsls	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4013      	ands	r3, r2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d043      	beq.n	8003d20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0308 	and.w	r3, r3, #8
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d03c      	beq.n	8003d20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003caa:	2210      	movs	r2, #16
 8003cac:	409a      	lsls	r2, r3
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d018      	beq.n	8003cf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d108      	bne.n	8003ce0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d024      	beq.n	8003d20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	4798      	blx	r3
 8003cde:	e01f      	b.n	8003d20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d01b      	beq.n	8003d20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	4798      	blx	r3
 8003cf0:	e016      	b.n	8003d20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d107      	bne.n	8003d10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f022 0208 	bic.w	r2, r2, #8
 8003d0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d24:	2220      	movs	r2, #32
 8003d26:	409a      	lsls	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 808f 	beq.w	8003e50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0310 	and.w	r3, r3, #16
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 8087 	beq.w	8003e50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d46:	2220      	movs	r2, #32
 8003d48:	409a      	lsls	r2, r3
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b05      	cmp	r3, #5
 8003d58:	d136      	bne.n	8003dc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0216 	bic.w	r2, r2, #22
 8003d68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	695a      	ldr	r2, [r3, #20]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d103      	bne.n	8003d8a <HAL_DMA_IRQHandler+0x1da>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d007      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0208 	bic.w	r2, r2, #8
 8003d98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d9e:	223f      	movs	r2, #63	@ 0x3f
 8003da0:	409a      	lsls	r2, r3
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d07e      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	4798      	blx	r3
        }
        return;
 8003dc6:	e079      	b.n	8003ebc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d01d      	beq.n	8003e12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10d      	bne.n	8003e00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d031      	beq.n	8003e50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	4798      	blx	r3
 8003df4:	e02c      	b.n	8003e50 <HAL_DMA_IRQHandler+0x2a0>
 8003df6:	bf00      	nop
 8003df8:	20000000 	.word	0x20000000
 8003dfc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d023      	beq.n	8003e50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	4798      	blx	r3
 8003e10:	e01e      	b.n	8003e50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10f      	bne.n	8003e40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 0210 	bic.w	r2, r2, #16
 8003e2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d032      	beq.n	8003ebe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d022      	beq.n	8003eaa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2205      	movs	r2, #5
 8003e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0201 	bic.w	r2, r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d307      	bcc.n	8003e98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1f2      	bne.n	8003e7c <HAL_DMA_IRQHandler+0x2cc>
 8003e96:	e000      	b.n	8003e9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d005      	beq.n	8003ebe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	4798      	blx	r3
 8003eba:	e000      	b.n	8003ebe <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ebc:	bf00      	nop
    }
  }
}
 8003ebe:	3718      	adds	r7, #24
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b085      	sub	sp, #20
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
 8003ee8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ef8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	2b40      	cmp	r3, #64	@ 0x40
 8003f08:	d108      	bne.n	8003f1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f1a:	e007      	b.n	8003f2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	60da      	str	r2, [r3, #12]
}
 8003f2c:	bf00      	nop
 8003f2e:	3714      	adds	r7, #20
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	3b10      	subs	r3, #16
 8003f48:	4a13      	ldr	r2, [pc, #76]	@ (8003f98 <DMA_CalcBaseAndBitshift+0x60>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	091b      	lsrs	r3, r3, #4
 8003f50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f52:	4a12      	ldr	r2, [pc, #72]	@ (8003f9c <DMA_CalcBaseAndBitshift+0x64>)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	4413      	add	r3, r2
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b03      	cmp	r3, #3
 8003f64:	d908      	bls.n	8003f78 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa0 <DMA_CalcBaseAndBitshift+0x68>)
 8003f6e:	4013      	ands	r3, r2
 8003f70:	1d1a      	adds	r2, r3, #4
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f76:	e006      	b.n	8003f86 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <DMA_CalcBaseAndBitshift+0x68>)
 8003f80:	4013      	ands	r3, r2
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	aaaaaaab 	.word	0xaaaaaaab
 8003f9c:	08014700 	.word	0x08014700
 8003fa0:	fffffc00 	.word	0xfffffc00

08003fa4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d11f      	bne.n	8003ffe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	2b03      	cmp	r3, #3
 8003fc2:	d856      	bhi.n	8004072 <DMA_CheckFifoParam+0xce>
 8003fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8003fcc <DMA_CheckFifoParam+0x28>)
 8003fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fca:	bf00      	nop
 8003fcc:	08003fdd 	.word	0x08003fdd
 8003fd0:	08003fef 	.word	0x08003fef
 8003fd4:	08003fdd 	.word	0x08003fdd
 8003fd8:	08004073 	.word	0x08004073
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d046      	beq.n	8004076 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fec:	e043      	b.n	8004076 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ff6:	d140      	bne.n	800407a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ffc:	e03d      	b.n	800407a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004006:	d121      	bne.n	800404c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	2b03      	cmp	r3, #3
 800400c:	d837      	bhi.n	800407e <DMA_CheckFifoParam+0xda>
 800400e:	a201      	add	r2, pc, #4	@ (adr r2, 8004014 <DMA_CheckFifoParam+0x70>)
 8004010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004014:	08004025 	.word	0x08004025
 8004018:	0800402b 	.word	0x0800402b
 800401c:	08004025 	.word	0x08004025
 8004020:	0800403d 	.word	0x0800403d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	73fb      	strb	r3, [r7, #15]
      break;
 8004028:	e030      	b.n	800408c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d025      	beq.n	8004082 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800403a:	e022      	b.n	8004082 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004040:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004044:	d11f      	bne.n	8004086 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800404a:	e01c      	b.n	8004086 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d903      	bls.n	800405a <DMA_CheckFifoParam+0xb6>
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	2b03      	cmp	r3, #3
 8004056:	d003      	beq.n	8004060 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004058:	e018      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	73fb      	strb	r3, [r7, #15]
      break;
 800405e:	e015      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004064:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00e      	beq.n	800408a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	73fb      	strb	r3, [r7, #15]
      break;
 8004070:	e00b      	b.n	800408a <DMA_CheckFifoParam+0xe6>
      break;
 8004072:	bf00      	nop
 8004074:	e00a      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      break;
 8004076:	bf00      	nop
 8004078:	e008      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      break;
 800407a:	bf00      	nop
 800407c:	e006      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      break;
 800407e:	bf00      	nop
 8004080:	e004      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      break;
 8004082:	bf00      	nop
 8004084:	e002      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      break;   
 8004086:	bf00      	nop
 8004088:	e000      	b.n	800408c <DMA_CheckFifoParam+0xe8>
      break;
 800408a:	bf00      	nop
    }
  } 
  
  return status; 
 800408c:	7bfb      	ldrb	r3, [r7, #15]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3714      	adds	r7, #20
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop

0800409c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d101      	bne.n	80040ae <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e039      	b.n	8004122 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d106      	bne.n	80040c8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7fd fe3a 	bl	8001d3c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2202      	movs	r2, #2
 80040cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ec:	f023 0107 	bic.w	r1, r3, #7
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004102:	4b0a      	ldr	r3, [pc, #40]	@ (800412c <HAL_DMA2D_Init+0x90>)
 8004104:	4013      	ands	r3, r2
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	68d1      	ldr	r1, [r2, #12]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6812      	ldr	r2, [r2, #0]
 800410e:	430b      	orrs	r3, r1
 8004110:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	ffffc000 	.word	0xffffc000

08004130 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d026      	beq.n	80041a0 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d021      	beq.n	80041a0 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800416a:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004170:	f043 0201 	orr.w	r2, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2201      	movs	r2, #1
 800417e:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2204      	movs	r2, #4
 8004184:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d003      	beq.n	80041a0 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f003 0320 	and.w	r3, r3, #32
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d026      	beq.n	80041f8 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d021      	beq.n	80041f8 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041c2:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2220      	movs	r2, #32
 80041ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d0:	f043 0202 	orr.w	r2, r3, #2
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2204      	movs	r2, #4
 80041dc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 0308 	and.w	r3, r3, #8
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d026      	beq.n	8004250 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004208:	2b00      	cmp	r3, #0
 800420a:	d021      	beq.n	8004250 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800421a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2208      	movs	r2, #8
 8004222:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004228:	f043 0204 	orr.w	r2, r3, #4
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2204      	movs	r2, #4
 8004234:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 0304 	and.w	r3, r3, #4
 8004256:	2b00      	cmp	r3, #0
 8004258:	d013      	beq.n	8004282 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00e      	beq.n	8004282 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004272:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2204      	movs	r2, #4
 800427a:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f853 	bl	8004328 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d024      	beq.n	80042d6 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004292:	2b00      	cmp	r3, #0
 8004294:	d01f      	beq.n	80042d6 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80042a4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2202      	movs	r2, #2
 80042ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f003 0310 	and.w	r3, r3, #16
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d01f      	beq.n	8004320 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d01a      	beq.n	8004320 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042f8:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2210      	movs	r2, #16
 8004300:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 f80e 	bl	800433c <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004350:	b480      	push	{r7}
 8004352:	b087      	sub	sp, #28
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004368:	2b01      	cmp	r3, #1
 800436a:	d101      	bne.n	8004370 <HAL_DMA2D_ConfigLayer+0x20>
 800436c:	2302      	movs	r3, #2
 800436e:	e079      	b.n	8004464 <HAL_DMA2D_ConfigLayer+0x114>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	3318      	adds	r3, #24
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	4413      	add	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	041b      	lsls	r3, r3, #16
 8004396:	4313      	orrs	r3, r2
 8004398:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800439a:	4b35      	ldr	r3, [pc, #212]	@ (8004470 <HAL_DMA2D_ConfigLayer+0x120>)
 800439c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b0a      	cmp	r3, #10
 80043a4:	d003      	beq.n	80043ae <HAL_DMA2D_ConfigLayer+0x5e>
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	2b09      	cmp	r3, #9
 80043ac:	d107      	bne.n	80043be <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	e005      	b.n	80043ca <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	061b      	lsls	r3, r3, #24
 80043c4:	697a      	ldr	r2, [r7, #20]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d120      	bne.n	8004412 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	43db      	mvns	r3, r3
 80043da:	ea02 0103 	and.w	r1, r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	6812      	ldr	r2, [r2, #0]
 80043f0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b0a      	cmp	r3, #10
 80043f8:	d003      	beq.n	8004402 <HAL_DMA2D_ConfigLayer+0xb2>
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	2b09      	cmp	r3, #9
 8004400:	d127      	bne.n	8004452 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800440e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004410:	e01f      	b.n	8004452 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	69da      	ldr	r2, [r3, #28]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	43db      	mvns	r3, r3
 800441c:	ea02 0103 	and.w	r1, r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	430a      	orrs	r2, r1
 8004428:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	6812      	ldr	r2, [r2, #0]
 8004432:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2b0a      	cmp	r3, #10
 800443a:	d003      	beq.n	8004444 <HAL_DMA2D_ConfigLayer+0xf4>
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b09      	cmp	r3, #9
 8004442:	d106      	bne.n	8004452 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	68da      	ldr	r2, [r3, #12]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004450:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	371c      	adds	r7, #28
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	ff03000f 	.word	0xff03000f

08004474 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e086      	b.n	8004594 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800448c:	2b00      	cmp	r3, #0
 800448e:	d106      	bne.n	800449e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f7fd fc75 	bl	8001d88 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800449e:	4b3f      	ldr	r3, [pc, #252]	@ (800459c <HAL_ETH_Init+0x128>)
 80044a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a2:	4a3e      	ldr	r2, [pc, #248]	@ (800459c <HAL_ETH_Init+0x128>)
 80044a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80044aa:	4b3c      	ldr	r3, [pc, #240]	@ (800459c <HAL_ETH_Init+0x128>)
 80044ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044b2:	60bb      	str	r3, [r7, #8]
 80044b4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80044b6:	4b3a      	ldr	r3, [pc, #232]	@ (80045a0 <HAL_ETH_Init+0x12c>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	4a39      	ldr	r2, [pc, #228]	@ (80045a0 <HAL_ETH_Init+0x12c>)
 80044bc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80044c0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80044c2:	4b37      	ldr	r3, [pc, #220]	@ (80045a0 <HAL_ETH_Init+0x12c>)
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	4935      	ldr	r1, [pc, #212]	@ (80045a0 <HAL_ETH_Init+0x12c>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80044d0:	4b33      	ldr	r3, [pc, #204]	@ (80045a0 <HAL_ETH_Init+0x12c>)
 80044d2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6812      	ldr	r2, [r2, #0]
 80044e2:	f043 0301 	orr.w	r3, r3, #1
 80044e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044ec:	f7fe fd3c 	bl	8002f68 <HAL_GetTick>
 80044f0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80044f2:	e011      	b.n	8004518 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80044f4:	f7fe fd38 	bl	8002f68 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004502:	d909      	bls.n	8004518 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2204      	movs	r2, #4
 8004508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	22e0      	movs	r2, #224	@ 0xe0
 8004510:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e03d      	b.n	8004594 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1e4      	bne.n	80044f4 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f97a 	bl	8004824 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 fa25 	bl	8004980 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 fa7b 	bl	8004a32 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	461a      	mov	r2, r3
 8004542:	2100      	movs	r1, #0
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f9e3 	bl	8004910 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004558:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	4b0f      	ldr	r3, [pc, #60]	@ (80045a4 <HAL_ETH_Init+0x130>)
 8004568:	430b      	orrs	r3, r1
 800456a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800457e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2210      	movs	r2, #16
 800458e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	40023800 	.word	0x40023800
 80045a0:	40013800 	.word	0x40013800
 80045a4:	00020060 	.word	0x00020060

080045a8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4b53      	ldr	r3, [pc, #332]	@ (800470c <ETH_SetMACConfig+0x164>)
 80045be:	4013      	ands	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	7b9b      	ldrb	r3, [r3, #14]
 80045c6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	7c12      	ldrb	r2, [r2, #16]
 80045cc:	2a00      	cmp	r2, #0
 80045ce:	d102      	bne.n	80045d6 <ETH_SetMACConfig+0x2e>
 80045d0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80045d4:	e000      	b.n	80045d8 <ETH_SetMACConfig+0x30>
 80045d6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80045d8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	7c52      	ldrb	r2, [r2, #17]
 80045de:	2a00      	cmp	r2, #0
 80045e0:	d102      	bne.n	80045e8 <ETH_SetMACConfig+0x40>
 80045e2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80045e6:	e000      	b.n	80045ea <ETH_SetMACConfig+0x42>
 80045e8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80045ea:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80045f0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	7fdb      	ldrb	r3, [r3, #31]
 80045f6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80045f8:	431a      	orrs	r2, r3
                        macconf->Speed |
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80045fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	7f92      	ldrb	r2, [r2, #30]
 8004604:	2a00      	cmp	r2, #0
 8004606:	d102      	bne.n	800460e <ETH_SetMACConfig+0x66>
 8004608:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800460c:	e000      	b.n	8004610 <ETH_SetMACConfig+0x68>
 800460e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004610:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	7f1b      	ldrb	r3, [r3, #28]
 8004616:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004618:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800461e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	791b      	ldrb	r3, [r3, #4]
 8004624:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004626:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800462e:	2a00      	cmp	r2, #0
 8004630:	d102      	bne.n	8004638 <ETH_SetMACConfig+0x90>
 8004632:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004636:	e000      	b.n	800463a <ETH_SetMACConfig+0x92>
 8004638:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800463a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	7bdb      	ldrb	r3, [r3, #15]
 8004640:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004642:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004648:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004650:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004652:	4313      	orrs	r3, r2
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800466a:	2001      	movs	r0, #1
 800466c:	f7fe fc88 	bl	8002f80 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004686:	4013      	ands	r3, r2
 8004688:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800468e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004696:	2a00      	cmp	r2, #0
 8004698:	d101      	bne.n	800469e <ETH_SetMACConfig+0xf6>
 800469a:	2280      	movs	r2, #128	@ 0x80
 800469c:	e000      	b.n	80046a0 <ETH_SetMACConfig+0xf8>
 800469e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80046a0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80046a6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80046ae:	2a01      	cmp	r2, #1
 80046b0:	d101      	bne.n	80046b6 <ETH_SetMACConfig+0x10e>
 80046b2:	2208      	movs	r2, #8
 80046b4:	e000      	b.n	80046b8 <ETH_SetMACConfig+0x110>
 80046b6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80046b8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80046c0:	2a01      	cmp	r2, #1
 80046c2:	d101      	bne.n	80046c8 <ETH_SetMACConfig+0x120>
 80046c4:	2204      	movs	r2, #4
 80046c6:	e000      	b.n	80046ca <ETH_SetMACConfig+0x122>
 80046c8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80046ca:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80046d2:	2a01      	cmp	r2, #1
 80046d4:	d101      	bne.n	80046da <ETH_SetMACConfig+0x132>
 80046d6:	2202      	movs	r2, #2
 80046d8:	e000      	b.n	80046dc <ETH_SetMACConfig+0x134>
 80046da:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80046dc:	4313      	orrs	r3, r2
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80046f4:	2001      	movs	r0, #1
 80046f6:	f7fe fc43 	bl	8002f80 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	619a      	str	r2, [r3, #24]
}
 8004702:	bf00      	nop
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	fd20810f 	.word	0xfd20810f

08004710 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4b3d      	ldr	r3, [pc, #244]	@ (8004820 <ETH_SetDMAConfig+0x110>)
 800472a:	4013      	ands	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	7b1b      	ldrb	r3, [r3, #12]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d102      	bne.n	800473c <ETH_SetDMAConfig+0x2c>
 8004736:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800473a:	e000      	b.n	800473e <ETH_SetDMAConfig+0x2e>
 800473c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	7b5b      	ldrb	r3, [r3, #13]
 8004742:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004744:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	7f52      	ldrb	r2, [r2, #29]
 800474a:	2a00      	cmp	r2, #0
 800474c:	d102      	bne.n	8004754 <ETH_SetDMAConfig+0x44>
 800474e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004752:	e000      	b.n	8004756 <ETH_SetDMAConfig+0x46>
 8004754:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004756:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	7b9b      	ldrb	r3, [r3, #14]
 800475c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800475e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004764:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	7f1b      	ldrb	r3, [r3, #28]
 800476a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800476c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	7f9b      	ldrb	r3, [r3, #30]
 8004772:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004774:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800477a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004782:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004784:	4313      	orrs	r3, r2
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4313      	orrs	r3, r2
 800478a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004794:	461a      	mov	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80047a6:	2001      	movs	r0, #1
 80047a8:	f7fe fbea 	bl	8002f80 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047b4:	461a      	mov	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	791b      	ldrb	r3, [r3, #4]
 80047be:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80047c4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80047ca:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80047d0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047d8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80047da:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80047e2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80047e8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6812      	ldr	r2, [r2, #0]
 80047ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047f2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80047f6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004804:	2001      	movs	r0, #1
 8004806:	f7fe fbbb 	bl	8002f80 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004812:	461a      	mov	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6013      	str	r3, [r2, #0]
}
 8004818:	bf00      	nop
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	f8de3f23 	.word	0xf8de3f23

08004824 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b0a6      	sub	sp, #152	@ 0x98
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800482c:	2301      	movs	r3, #1
 800482e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8004832:	2301      	movs	r3, #1
 8004834:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004838:	2300      	movs	r3, #0
 800483a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800483c:	2300      	movs	r3, #0
 800483e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004842:	2301      	movs	r3, #1
 8004844:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004848:	2300      	movs	r3, #0
 800484a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800484e:	2301      	movs	r3, #1
 8004850:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8004854:	2301      	movs	r3, #1
 8004856:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800485a:	2300      	movs	r3, #0
 800485c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004860:	2300      	movs	r3, #0
 8004862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004866:	2300      	movs	r3, #0
 8004868:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800486a:	2300      	movs	r3, #0
 800486c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004870:	2300      	movs	r3, #0
 8004872:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004874:	2300      	movs	r3, #0
 8004876:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800487a:	2300      	movs	r3, #0
 800487c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004880:	2300      	movs	r3, #0
 8004882:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004886:	2300      	movs	r3, #0
 8004888:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800488c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004890:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004892:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004896:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004898:	2300      	movs	r3, #0
 800489a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800489e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80048a2:	4619      	mov	r1, r3
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f7ff fe7f 	bl	80045a8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80048aa:	2301      	movs	r3, #1
 80048ac:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80048ae:	2301      	movs	r3, #1
 80048b0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80048b2:	2301      	movs	r3, #1
 80048b4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80048b8:	2301      	movs	r3, #1
 80048ba:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80048bc:	2300      	movs	r3, #0
 80048be:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80048c0:	2300      	movs	r3, #0
 80048c2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80048c6:	2300      	movs	r3, #0
 80048c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80048cc:	2300      	movs	r3, #0
 80048ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80048d0:	2301      	movs	r3, #1
 80048d2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80048d6:	2301      	movs	r3, #1
 80048d8:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80048da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80048de:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80048e0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80048e4:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80048e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80048ea:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80048ec:	2301      	movs	r3, #1
 80048ee:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80048f6:	2300      	movs	r3, #0
 80048f8:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80048fa:	f107 0308 	add.w	r3, r7, #8
 80048fe:	4619      	mov	r1, r3
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7ff ff05 	bl	8004710 <ETH_SetDMAConfig>
}
 8004906:	bf00      	nop
 8004908:	3798      	adds	r7, #152	@ 0x98
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3305      	adds	r3, #5
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	021b      	lsls	r3, r3, #8
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	3204      	adds	r2, #4
 8004928:	7812      	ldrb	r2, [r2, #0]
 800492a:	4313      	orrs	r3, r2
 800492c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	4b11      	ldr	r3, [pc, #68]	@ (8004978 <ETH_MACAddressConfig+0x68>)
 8004932:	4413      	add	r3, r2
 8004934:	461a      	mov	r2, r3
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	3303      	adds	r3, #3
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	061a      	lsls	r2, r3, #24
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3302      	adds	r3, #2
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	041b      	lsls	r3, r3, #16
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	3301      	adds	r3, #1
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	021b      	lsls	r3, r3, #8
 8004954:	4313      	orrs	r3, r2
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	7812      	ldrb	r2, [r2, #0]
 800495a:	4313      	orrs	r3, r2
 800495c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	4b06      	ldr	r3, [pc, #24]	@ (800497c <ETH_MACAddressConfig+0x6c>)
 8004962:	4413      	add	r3, r2
 8004964:	461a      	mov	r2, r3
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	6013      	str	r3, [r2, #0]
}
 800496a:	bf00      	nop
 800496c:	371c      	adds	r7, #28
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40028040 	.word	0x40028040
 800497c:	40028044 	.word	0x40028044

08004980 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]
 800498c:	e03e      	b.n	8004a0c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	68d9      	ldr	r1, [r3, #12]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	4613      	mov	r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	4413      	add	r3, r2
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	440b      	add	r3, r1
 800499e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2200      	movs	r2, #0
 80049a4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2200      	movs	r2, #0
 80049aa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2200      	movs	r2, #0
 80049b0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2200      	movs	r2, #0
 80049b6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80049b8:	68b9      	ldr	r1, [r7, #8]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	3206      	adds	r2, #6
 80049c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d80c      	bhi.n	80049f0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68d9      	ldr	r1, [r3, #12]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	1c5a      	adds	r2, r3, #1
 80049de:	4613      	mov	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	440b      	add	r3, r1
 80049e8:	461a      	mov	r2, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	60da      	str	r2, [r3, #12]
 80049ee:	e004      	b.n	80049fa <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	461a      	mov	r2, r3
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b03      	cmp	r3, #3
 8004a10:	d9bd      	bls.n	800498e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68da      	ldr	r2, [r3, #12]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a24:	611a      	str	r2, [r3, #16]
}
 8004a26:	bf00      	nop
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b085      	sub	sp, #20
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	60fb      	str	r3, [r7, #12]
 8004a3e:	e048      	b.n	8004ad2 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6919      	ldr	r1, [r3, #16]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	440b      	add	r3, r1
 8004a50:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	2200      	movs	r2, #0
 8004a56:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2200      	movs	r2, #0
 8004a62:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2200      	movs	r2, #0
 8004a68:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2200      	movs	r2, #0
 8004a74:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a7c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004a96:	68b9      	ldr	r1, [r7, #8]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	3212      	adds	r2, #18
 8004a9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d80c      	bhi.n	8004ac2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6919      	ldr	r1, [r3, #16]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	1c5a      	adds	r2, r3, #1
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4413      	add	r3, r2
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	440b      	add	r3, r1
 8004aba:	461a      	mov	r2, r3
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	60da      	str	r2, [r3, #12]
 8004ac0:	e004      	b.n	8004acc <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2b03      	cmp	r3, #3
 8004ad6:	d9b3      	bls.n	8004a40 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691a      	ldr	r2, [r3, #16]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b02:	60da      	str	r2, [r3, #12]
}
 8004b04:	bf00      	nop
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b089      	sub	sp, #36	@ 0x24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004b22:	2300      	movs	r3, #0
 8004b24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004b26:	2300      	movs	r3, #0
 8004b28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	61fb      	str	r3, [r7, #28]
 8004b2e:	e175      	b.n	8004e1c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004b30:	2201      	movs	r2, #1
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	4013      	ands	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	f040 8164 	bne.w	8004e16 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f003 0303 	and.w	r3, r3, #3
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d005      	beq.n	8004b66 <HAL_GPIO_Init+0x56>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f003 0303 	and.w	r3, r3, #3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d130      	bne.n	8004bc8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	005b      	lsls	r3, r3, #1
 8004b70:	2203      	movs	r2, #3
 8004b72:	fa02 f303 	lsl.w	r3, r2, r3
 8004b76:	43db      	mvns	r3, r3
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	69ba      	ldr	r2, [r7, #24]
 8004b94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba4:	43db      	mvns	r3, r3
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	091b      	lsrs	r3, r3, #4
 8004bb2:	f003 0201 	and.w	r2, r3, #1
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	69ba      	ldr	r2, [r7, #24]
 8004bc6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f003 0303 	and.w	r3, r3, #3
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d017      	beq.n	8004c04 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	2203      	movs	r2, #3
 8004be0:	fa02 f303 	lsl.w	r3, r2, r3
 8004be4:	43db      	mvns	r3, r3
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	4013      	ands	r3, r2
 8004bea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	005b      	lsls	r3, r3, #1
 8004bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f003 0303 	and.w	r3, r3, #3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d123      	bne.n	8004c58 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	08da      	lsrs	r2, r3, #3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	3208      	adds	r2, #8
 8004c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	220f      	movs	r2, #15
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	69ba      	ldr	r2, [r7, #24]
 8004c30:	4013      	ands	r3, r2
 8004c32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	691a      	ldr	r2, [r3, #16]
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	f003 0307 	and.w	r3, r3, #7
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	fa02 f303 	lsl.w	r3, r2, r3
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	08da      	lsrs	r2, r3, #3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	3208      	adds	r2, #8
 8004c52:	69b9      	ldr	r1, [r7, #24]
 8004c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	2203      	movs	r2, #3
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	43db      	mvns	r3, r3
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f003 0203 	and.w	r2, r3, #3
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	005b      	lsls	r3, r3, #1
 8004c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	69ba      	ldr	r2, [r7, #24]
 8004c8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 80be 	beq.w	8004e16 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c9a:	4b66      	ldr	r3, [pc, #408]	@ (8004e34 <HAL_GPIO_Init+0x324>)
 8004c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c9e:	4a65      	ldr	r2, [pc, #404]	@ (8004e34 <HAL_GPIO_Init+0x324>)
 8004ca0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ca4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ca6:	4b63      	ldr	r3, [pc, #396]	@ (8004e34 <HAL_GPIO_Init+0x324>)
 8004ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004cb2:	4a61      	ldr	r2, [pc, #388]	@ (8004e38 <HAL_GPIO_Init+0x328>)
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	089b      	lsrs	r3, r3, #2
 8004cb8:	3302      	adds	r3, #2
 8004cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	f003 0303 	and.w	r3, r3, #3
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	220f      	movs	r2, #15
 8004cca:	fa02 f303 	lsl.w	r3, r2, r3
 8004cce:	43db      	mvns	r3, r3
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a58      	ldr	r2, [pc, #352]	@ (8004e3c <HAL_GPIO_Init+0x32c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d037      	beq.n	8004d4e <HAL_GPIO_Init+0x23e>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a57      	ldr	r2, [pc, #348]	@ (8004e40 <HAL_GPIO_Init+0x330>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d031      	beq.n	8004d4a <HAL_GPIO_Init+0x23a>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a56      	ldr	r2, [pc, #344]	@ (8004e44 <HAL_GPIO_Init+0x334>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d02b      	beq.n	8004d46 <HAL_GPIO_Init+0x236>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a55      	ldr	r2, [pc, #340]	@ (8004e48 <HAL_GPIO_Init+0x338>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d025      	beq.n	8004d42 <HAL_GPIO_Init+0x232>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a54      	ldr	r2, [pc, #336]	@ (8004e4c <HAL_GPIO_Init+0x33c>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d01f      	beq.n	8004d3e <HAL_GPIO_Init+0x22e>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a53      	ldr	r2, [pc, #332]	@ (8004e50 <HAL_GPIO_Init+0x340>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d019      	beq.n	8004d3a <HAL_GPIO_Init+0x22a>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a52      	ldr	r2, [pc, #328]	@ (8004e54 <HAL_GPIO_Init+0x344>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d013      	beq.n	8004d36 <HAL_GPIO_Init+0x226>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a51      	ldr	r2, [pc, #324]	@ (8004e58 <HAL_GPIO_Init+0x348>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d00d      	beq.n	8004d32 <HAL_GPIO_Init+0x222>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a50      	ldr	r2, [pc, #320]	@ (8004e5c <HAL_GPIO_Init+0x34c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d007      	beq.n	8004d2e <HAL_GPIO_Init+0x21e>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a4f      	ldr	r2, [pc, #316]	@ (8004e60 <HAL_GPIO_Init+0x350>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d101      	bne.n	8004d2a <HAL_GPIO_Init+0x21a>
 8004d26:	2309      	movs	r3, #9
 8004d28:	e012      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d2a:	230a      	movs	r3, #10
 8004d2c:	e010      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d2e:	2308      	movs	r3, #8
 8004d30:	e00e      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d32:	2307      	movs	r3, #7
 8004d34:	e00c      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d36:	2306      	movs	r3, #6
 8004d38:	e00a      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d3a:	2305      	movs	r3, #5
 8004d3c:	e008      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d3e:	2304      	movs	r3, #4
 8004d40:	e006      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d42:	2303      	movs	r3, #3
 8004d44:	e004      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d46:	2302      	movs	r3, #2
 8004d48:	e002      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e000      	b.n	8004d50 <HAL_GPIO_Init+0x240>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	69fa      	ldr	r2, [r7, #28]
 8004d52:	f002 0203 	and.w	r2, r2, #3
 8004d56:	0092      	lsls	r2, r2, #2
 8004d58:	4093      	lsls	r3, r2
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004d60:	4935      	ldr	r1, [pc, #212]	@ (8004e38 <HAL_GPIO_Init+0x328>)
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	089b      	lsrs	r3, r3, #2
 8004d66:	3302      	adds	r3, #2
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d6e:	4b3d      	ldr	r3, [pc, #244]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	43db      	mvns	r3, r3
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d92:	4a34      	ldr	r2, [pc, #208]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d98:	4b32      	ldr	r3, [pc, #200]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	43db      	mvns	r3, r3
 8004da2:	69ba      	ldr	r2, [r7, #24]
 8004da4:	4013      	ands	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dbc:	4a29      	ldr	r2, [pc, #164]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004dc2:	4b28      	ldr	r3, [pc, #160]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	43db      	mvns	r3, r3
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004dde:	69ba      	ldr	r2, [r7, #24]
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004de6:	4a1f      	ldr	r2, [pc, #124]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dec:	4b1d      	ldr	r3, [pc, #116]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	43db      	mvns	r3, r3
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e10:	4a14      	ldr	r2, [pc, #80]	@ (8004e64 <HAL_GPIO_Init+0x354>)
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	61fb      	str	r3, [r7, #28]
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	2b0f      	cmp	r3, #15
 8004e20:	f67f ae86 	bls.w	8004b30 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004e24:	bf00      	nop
 8004e26:	bf00      	nop
 8004e28:	3724      	adds	r7, #36	@ 0x24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	40023800 	.word	0x40023800
 8004e38:	40013800 	.word	0x40013800
 8004e3c:	40020000 	.word	0x40020000
 8004e40:	40020400 	.word	0x40020400
 8004e44:	40020800 	.word	0x40020800
 8004e48:	40020c00 	.word	0x40020c00
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	40021400 	.word	0x40021400
 8004e54:	40021800 	.word	0x40021800
 8004e58:	40021c00 	.word	0x40021c00
 8004e5c:	40022000 	.word	0x40022000
 8004e60:	40022400 	.word	0x40022400
 8004e64:	40013c00 	.word	0x40013c00

08004e68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	460b      	mov	r3, r1
 8004e72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	691a      	ldr	r2, [r3, #16]
 8004e78:	887b      	ldrh	r3, [r7, #2]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e80:	2301      	movs	r3, #1
 8004e82:	73fb      	strb	r3, [r7, #15]
 8004e84:	e001      	b.n	8004e8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e86:	2300      	movs	r3, #0
 8004e88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	807b      	strh	r3, [r7, #2]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ea8:	787b      	ldrb	r3, [r7, #1]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004eae:	887a      	ldrh	r2, [r7, #2]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004eb4:	e003      	b.n	8004ebe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004eb6:	887b      	ldrh	r3, [r7, #2]
 8004eb8:	041a      	lsls	r2, r3, #16
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	619a      	str	r2, [r3, #24]
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b086      	sub	sp, #24
 8004ece:	af02      	add	r7, sp, #8
 8004ed0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e059      	b.n	8004f90 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d106      	bne.n	8004efc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f00e ffc0 	bl	8013e7c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2203      	movs	r2, #3
 8004f00:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f0a:	d102      	bne.n	8004f12 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f008 fe53 	bl	800dbc2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6818      	ldr	r0, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	7c1a      	ldrb	r2, [r3, #16]
 8004f24:	f88d 2000 	strb.w	r2, [sp]
 8004f28:	3304      	adds	r3, #4
 8004f2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f2c:	f008 fdde 	bl	800daec <USB_CoreInit>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d005      	beq.n	8004f42 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2202      	movs	r2, #2
 8004f3a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e026      	b.n	8004f90 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2101      	movs	r1, #1
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f008 fe4b 	bl	800dbe4 <USB_SetCurrentMode>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e017      	b.n	8004f90 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6818      	ldr	r0, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	7c1a      	ldrb	r2, [r3, #16]
 8004f68:	f88d 2000 	strb.w	r2, [sp]
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f70:	f008 fff4 	bl	800df5c <USB_HostInit>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d005      	beq.n	8004f86 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e004      	b.n	8004f90 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8004f98:	b590      	push	{r4, r7, lr}
 8004f9a:	b08b      	sub	sp, #44	@ 0x2c
 8004f9c:	af04      	add	r7, sp, #16
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	4608      	mov	r0, r1
 8004fa2:	4611      	mov	r1, r2
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	70fb      	strb	r3, [r7, #3]
 8004faa:	460b      	mov	r3, r1
 8004fac:	70bb      	strb	r3, [r7, #2]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8004fb2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004fb4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d101      	bne.n	8004fc4 <HAL_HCD_HC_Init+0x2c>
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	e09d      	b.n	8005100 <HAL_HCD_HC_Init+0x168>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8004fcc:	78fa      	ldrb	r2, [r7, #3]
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	3319      	adds	r3, #25
 8004fdc:	2200      	movs	r2, #0
 8004fde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004fe0:	78fa      	ldrb	r2, [r7, #3]
 8004fe2:	6879      	ldr	r1, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	1a9b      	subs	r3, r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	440b      	add	r3, r1
 8004fee:	3314      	adds	r3, #20
 8004ff0:	787a      	ldrb	r2, [r7, #1]
 8004ff2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004ff4:	78fa      	ldrb	r2, [r7, #3]
 8004ff6:	6879      	ldr	r1, [r7, #4]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	1a9b      	subs	r3, r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	440b      	add	r3, r1
 8005002:	3315      	adds	r3, #21
 8005004:	78fa      	ldrb	r2, [r7, #3]
 8005006:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005008:	78fa      	ldrb	r2, [r7, #3]
 800500a:	6879      	ldr	r1, [r7, #4]
 800500c:	4613      	mov	r3, r2
 800500e:	011b      	lsls	r3, r3, #4
 8005010:	1a9b      	subs	r3, r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	440b      	add	r3, r1
 8005016:	3326      	adds	r3, #38	@ 0x26
 8005018:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800501c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800501e:	78fa      	ldrb	r2, [r7, #3]
 8005020:	78bb      	ldrb	r3, [r7, #2]
 8005022:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005026:	b2d8      	uxtb	r0, r3
 8005028:	6879      	ldr	r1, [r7, #4]
 800502a:	4613      	mov	r3, r2
 800502c:	011b      	lsls	r3, r3, #4
 800502e:	1a9b      	subs	r3, r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	440b      	add	r3, r1
 8005034:	3316      	adds	r3, #22
 8005036:	4602      	mov	r2, r0
 8005038:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800503a:	78fb      	ldrb	r3, [r7, #3]
 800503c:	4619      	mov	r1, r3
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fba4 	bl	800578c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8005044:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005048:	2b00      	cmp	r3, #0
 800504a:	da0a      	bge.n	8005062 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800504c:	78fa      	ldrb	r2, [r7, #3]
 800504e:	6879      	ldr	r1, [r7, #4]
 8005050:	4613      	mov	r3, r2
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	1a9b      	subs	r3, r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	440b      	add	r3, r1
 800505a:	3317      	adds	r3, #23
 800505c:	2201      	movs	r2, #1
 800505e:	701a      	strb	r2, [r3, #0]
 8005060:	e009      	b.n	8005076 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005062:	78fa      	ldrb	r2, [r7, #3]
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	1a9b      	subs	r3, r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	440b      	add	r3, r1
 8005070:	3317      	adds	r3, #23
 8005072:	2200      	movs	r2, #0
 8005074:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4618      	mov	r0, r3
 800507c:	f009 f8c6 	bl	800e20c <USB_GetHostSpeed>
 8005080:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8005082:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005086:	2b01      	cmp	r3, #1
 8005088:	d10b      	bne.n	80050a2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800508a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800508e:	2b01      	cmp	r3, #1
 8005090:	d107      	bne.n	80050a2 <HAL_HCD_HC_Init+0x10a>
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d104      	bne.n	80050a2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	2bbc      	cmp	r3, #188	@ 0xbc
 800509c:	d901      	bls.n	80050a2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800509e:	23bc      	movs	r3, #188	@ 0xbc
 80050a0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80050a2:	78fa      	ldrb	r2, [r7, #3]
 80050a4:	6879      	ldr	r1, [r7, #4]
 80050a6:	4613      	mov	r3, r2
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	1a9b      	subs	r3, r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	440b      	add	r3, r1
 80050b0:	3318      	adds	r3, #24
 80050b2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80050b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80050b8:	78fa      	ldrb	r2, [r7, #3]
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	b298      	uxth	r0, r3
 80050be:	6879      	ldr	r1, [r7, #4]
 80050c0:	4613      	mov	r3, r2
 80050c2:	011b      	lsls	r3, r3, #4
 80050c4:	1a9b      	subs	r3, r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	440b      	add	r3, r1
 80050ca:	3328      	adds	r3, #40	@ 0x28
 80050cc:	4602      	mov	r2, r0
 80050ce:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6818      	ldr	r0, [r3, #0]
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	787c      	ldrb	r4, [r7, #1]
 80050da:	78ba      	ldrb	r2, [r7, #2]
 80050dc:	78f9      	ldrb	r1, [r7, #3]
 80050de:	9302      	str	r3, [sp, #8]
 80050e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80050e4:	9301      	str	r3, [sp, #4]
 80050e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	4623      	mov	r3, r4
 80050ee:	f009 f8b5 	bl	800e25c <USB_HC_Init>
 80050f2:	4603      	mov	r3, r0
 80050f4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005100:	4618      	mov	r0, r3
 8005102:	371c      	adds	r7, #28
 8005104:	46bd      	mov	sp, r7
 8005106:	bd90      	pop	{r4, r7, pc}

08005108 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	4608      	mov	r0, r1
 8005112:	4611      	mov	r1, r2
 8005114:	461a      	mov	r2, r3
 8005116:	4603      	mov	r3, r0
 8005118:	70fb      	strb	r3, [r7, #3]
 800511a:	460b      	mov	r3, r1
 800511c:	70bb      	strb	r3, [r7, #2]
 800511e:	4613      	mov	r3, r2
 8005120:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005122:	78fa      	ldrb	r2, [r7, #3]
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	440b      	add	r3, r1
 8005130:	3317      	adds	r3, #23
 8005132:	78ba      	ldrb	r2, [r7, #2]
 8005134:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	4613      	mov	r3, r2
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	1a9b      	subs	r3, r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	440b      	add	r3, r1
 8005144:	3326      	adds	r3, #38	@ 0x26
 8005146:	787a      	ldrb	r2, [r7, #1]
 8005148:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800514a:	7c3b      	ldrb	r3, [r7, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d114      	bne.n	800517a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005150:	78fa      	ldrb	r2, [r7, #3]
 8005152:	6879      	ldr	r1, [r7, #4]
 8005154:	4613      	mov	r3, r2
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	1a9b      	subs	r3, r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	440b      	add	r3, r1
 800515e:	332a      	adds	r3, #42	@ 0x2a
 8005160:	2203      	movs	r2, #3
 8005162:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005164:	78fa      	ldrb	r2, [r7, #3]
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	4613      	mov	r3, r2
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	1a9b      	subs	r3, r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	440b      	add	r3, r1
 8005172:	3319      	adds	r3, #25
 8005174:	7f3a      	ldrb	r2, [r7, #28]
 8005176:	701a      	strb	r2, [r3, #0]
 8005178:	e009      	b.n	800518e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800517a:	78fa      	ldrb	r2, [r7, #3]
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	332a      	adds	r3, #42	@ 0x2a
 800518a:	2202      	movs	r2, #2
 800518c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800518e:	787b      	ldrb	r3, [r7, #1]
 8005190:	2b03      	cmp	r3, #3
 8005192:	f200 8102 	bhi.w	800539a <HAL_HCD_HC_SubmitRequest+0x292>
 8005196:	a201      	add	r2, pc, #4	@ (adr r2, 800519c <HAL_HCD_HC_SubmitRequest+0x94>)
 8005198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519c:	080051ad 	.word	0x080051ad
 80051a0:	08005385 	.word	0x08005385
 80051a4:	08005271 	.word	0x08005271
 80051a8:	080052fb 	.word	0x080052fb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80051ac:	7c3b      	ldrb	r3, [r7, #16]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	f040 80f5 	bne.w	800539e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80051b4:	78bb      	ldrb	r3, [r7, #2]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d12d      	bne.n	8005216 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80051ba:	8b3b      	ldrh	r3, [r7, #24]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d109      	bne.n	80051d4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80051c0:	78fa      	ldrb	r2, [r7, #3]
 80051c2:	6879      	ldr	r1, [r7, #4]
 80051c4:	4613      	mov	r3, r2
 80051c6:	011b      	lsls	r3, r3, #4
 80051c8:	1a9b      	subs	r3, r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	440b      	add	r3, r1
 80051ce:	333d      	adds	r3, #61	@ 0x3d
 80051d0:	2201      	movs	r2, #1
 80051d2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80051d4:	78fa      	ldrb	r2, [r7, #3]
 80051d6:	6879      	ldr	r1, [r7, #4]
 80051d8:	4613      	mov	r3, r2
 80051da:	011b      	lsls	r3, r3, #4
 80051dc:	1a9b      	subs	r3, r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	440b      	add	r3, r1
 80051e2:	333d      	adds	r3, #61	@ 0x3d
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d10a      	bne.n	8005200 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80051ea:	78fa      	ldrb	r2, [r7, #3]
 80051ec:	6879      	ldr	r1, [r7, #4]
 80051ee:	4613      	mov	r3, r2
 80051f0:	011b      	lsls	r3, r3, #4
 80051f2:	1a9b      	subs	r3, r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	440b      	add	r3, r1
 80051f8:	332a      	adds	r3, #42	@ 0x2a
 80051fa:	2200      	movs	r2, #0
 80051fc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80051fe:	e0ce      	b.n	800539e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005200:	78fa      	ldrb	r2, [r7, #3]
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	4613      	mov	r3, r2
 8005206:	011b      	lsls	r3, r3, #4
 8005208:	1a9b      	subs	r3, r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	440b      	add	r3, r1
 800520e:	332a      	adds	r3, #42	@ 0x2a
 8005210:	2202      	movs	r2, #2
 8005212:	701a      	strb	r2, [r3, #0]
      break;
 8005214:	e0c3      	b.n	800539e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8005216:	78fa      	ldrb	r2, [r7, #3]
 8005218:	6879      	ldr	r1, [r7, #4]
 800521a:	4613      	mov	r3, r2
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	1a9b      	subs	r3, r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	440b      	add	r3, r1
 8005224:	331a      	adds	r3, #26
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	2b01      	cmp	r3, #1
 800522a:	f040 80b8 	bne.w	800539e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800522e:	78fa      	ldrb	r2, [r7, #3]
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	1a9b      	subs	r3, r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	333c      	adds	r3, #60	@ 0x3c
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d10a      	bne.n	800525a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005244:	78fa      	ldrb	r2, [r7, #3]
 8005246:	6879      	ldr	r1, [r7, #4]
 8005248:	4613      	mov	r3, r2
 800524a:	011b      	lsls	r3, r3, #4
 800524c:	1a9b      	subs	r3, r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	332a      	adds	r3, #42	@ 0x2a
 8005254:	2200      	movs	r2, #0
 8005256:	701a      	strb	r2, [r3, #0]
      break;
 8005258:	e0a1      	b.n	800539e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800525a:	78fa      	ldrb	r2, [r7, #3]
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	1a9b      	subs	r3, r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	332a      	adds	r3, #42	@ 0x2a
 800526a:	2202      	movs	r2, #2
 800526c:	701a      	strb	r2, [r3, #0]
      break;
 800526e:	e096      	b.n	800539e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005270:	78bb      	ldrb	r3, [r7, #2]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d120      	bne.n	80052b8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005276:	78fa      	ldrb	r2, [r7, #3]
 8005278:	6879      	ldr	r1, [r7, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	011b      	lsls	r3, r3, #4
 800527e:	1a9b      	subs	r3, r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	440b      	add	r3, r1
 8005284:	333d      	adds	r3, #61	@ 0x3d
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10a      	bne.n	80052a2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800528c:	78fa      	ldrb	r2, [r7, #3]
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	4613      	mov	r3, r2
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	1a9b      	subs	r3, r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	440b      	add	r3, r1
 800529a:	332a      	adds	r3, #42	@ 0x2a
 800529c:	2200      	movs	r2, #0
 800529e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80052a0:	e07e      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80052a2:	78fa      	ldrb	r2, [r7, #3]
 80052a4:	6879      	ldr	r1, [r7, #4]
 80052a6:	4613      	mov	r3, r2
 80052a8:	011b      	lsls	r3, r3, #4
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	440b      	add	r3, r1
 80052b0:	332a      	adds	r3, #42	@ 0x2a
 80052b2:	2202      	movs	r2, #2
 80052b4:	701a      	strb	r2, [r3, #0]
      break;
 80052b6:	e073      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80052b8:	78fa      	ldrb	r2, [r7, #3]
 80052ba:	6879      	ldr	r1, [r7, #4]
 80052bc:	4613      	mov	r3, r2
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	1a9b      	subs	r3, r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	440b      	add	r3, r1
 80052c6:	333c      	adds	r3, #60	@ 0x3c
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10a      	bne.n	80052e4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80052ce:	78fa      	ldrb	r2, [r7, #3]
 80052d0:	6879      	ldr	r1, [r7, #4]
 80052d2:	4613      	mov	r3, r2
 80052d4:	011b      	lsls	r3, r3, #4
 80052d6:	1a9b      	subs	r3, r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	440b      	add	r3, r1
 80052dc:	332a      	adds	r3, #42	@ 0x2a
 80052de:	2200      	movs	r2, #0
 80052e0:	701a      	strb	r2, [r3, #0]
      break;
 80052e2:	e05d      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80052e4:	78fa      	ldrb	r2, [r7, #3]
 80052e6:	6879      	ldr	r1, [r7, #4]
 80052e8:	4613      	mov	r3, r2
 80052ea:	011b      	lsls	r3, r3, #4
 80052ec:	1a9b      	subs	r3, r3, r2
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	440b      	add	r3, r1
 80052f2:	332a      	adds	r3, #42	@ 0x2a
 80052f4:	2202      	movs	r2, #2
 80052f6:	701a      	strb	r2, [r3, #0]
      break;
 80052f8:	e052      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80052fa:	78bb      	ldrb	r3, [r7, #2]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d120      	bne.n	8005342 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005300:	78fa      	ldrb	r2, [r7, #3]
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	4613      	mov	r3, r2
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	1a9b      	subs	r3, r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	440b      	add	r3, r1
 800530e:	333d      	adds	r3, #61	@ 0x3d
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10a      	bne.n	800532c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005316:	78fa      	ldrb	r2, [r7, #3]
 8005318:	6879      	ldr	r1, [r7, #4]
 800531a:	4613      	mov	r3, r2
 800531c:	011b      	lsls	r3, r3, #4
 800531e:	1a9b      	subs	r3, r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	440b      	add	r3, r1
 8005324:	332a      	adds	r3, #42	@ 0x2a
 8005326:	2200      	movs	r2, #0
 8005328:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800532a:	e039      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800532c:	78fa      	ldrb	r2, [r7, #3]
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	4613      	mov	r3, r2
 8005332:	011b      	lsls	r3, r3, #4
 8005334:	1a9b      	subs	r3, r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	440b      	add	r3, r1
 800533a:	332a      	adds	r3, #42	@ 0x2a
 800533c:	2202      	movs	r2, #2
 800533e:	701a      	strb	r2, [r3, #0]
      break;
 8005340:	e02e      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005342:	78fa      	ldrb	r2, [r7, #3]
 8005344:	6879      	ldr	r1, [r7, #4]
 8005346:	4613      	mov	r3, r2
 8005348:	011b      	lsls	r3, r3, #4
 800534a:	1a9b      	subs	r3, r3, r2
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	440b      	add	r3, r1
 8005350:	333c      	adds	r3, #60	@ 0x3c
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10a      	bne.n	800536e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005358:	78fa      	ldrb	r2, [r7, #3]
 800535a:	6879      	ldr	r1, [r7, #4]
 800535c:	4613      	mov	r3, r2
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	1a9b      	subs	r3, r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	440b      	add	r3, r1
 8005366:	332a      	adds	r3, #42	@ 0x2a
 8005368:	2200      	movs	r2, #0
 800536a:	701a      	strb	r2, [r3, #0]
      break;
 800536c:	e018      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800536e:	78fa      	ldrb	r2, [r7, #3]
 8005370:	6879      	ldr	r1, [r7, #4]
 8005372:	4613      	mov	r3, r2
 8005374:	011b      	lsls	r3, r3, #4
 8005376:	1a9b      	subs	r3, r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	440b      	add	r3, r1
 800537c:	332a      	adds	r3, #42	@ 0x2a
 800537e:	2202      	movs	r2, #2
 8005380:	701a      	strb	r2, [r3, #0]
      break;
 8005382:	e00d      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005384:	78fa      	ldrb	r2, [r7, #3]
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	4613      	mov	r3, r2
 800538a:	011b      	lsls	r3, r3, #4
 800538c:	1a9b      	subs	r3, r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	440b      	add	r3, r1
 8005392:	332a      	adds	r3, #42	@ 0x2a
 8005394:	2200      	movs	r2, #0
 8005396:	701a      	strb	r2, [r3, #0]
      break;
 8005398:	e002      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800539a:	bf00      	nop
 800539c:	e000      	b.n	80053a0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800539e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80053a0:	78fa      	ldrb	r2, [r7, #3]
 80053a2:	6879      	ldr	r1, [r7, #4]
 80053a4:	4613      	mov	r3, r2
 80053a6:	011b      	lsls	r3, r3, #4
 80053a8:	1a9b      	subs	r3, r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	440b      	add	r3, r1
 80053ae:	332c      	adds	r3, #44	@ 0x2c
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80053b4:	78fa      	ldrb	r2, [r7, #3]
 80053b6:	8b39      	ldrh	r1, [r7, #24]
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	4613      	mov	r3, r2
 80053bc:	011b      	lsls	r3, r3, #4
 80053be:	1a9b      	subs	r3, r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4403      	add	r3, r0
 80053c4:	3334      	adds	r3, #52	@ 0x34
 80053c6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80053c8:	78fa      	ldrb	r2, [r7, #3]
 80053ca:	6879      	ldr	r1, [r7, #4]
 80053cc:	4613      	mov	r3, r2
 80053ce:	011b      	lsls	r3, r3, #4
 80053d0:	1a9b      	subs	r3, r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	440b      	add	r3, r1
 80053d6:	334c      	adds	r3, #76	@ 0x4c
 80053d8:	2200      	movs	r2, #0
 80053da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80053dc:	78fa      	ldrb	r2, [r7, #3]
 80053de:	6879      	ldr	r1, [r7, #4]
 80053e0:	4613      	mov	r3, r2
 80053e2:	011b      	lsls	r3, r3, #4
 80053e4:	1a9b      	subs	r3, r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	3338      	adds	r3, #56	@ 0x38
 80053ec:	2200      	movs	r2, #0
 80053ee:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80053f0:	78fa      	ldrb	r2, [r7, #3]
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	4613      	mov	r3, r2
 80053f6:	011b      	lsls	r3, r3, #4
 80053f8:	1a9b      	subs	r3, r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	440b      	add	r3, r1
 80053fe:	3315      	adds	r3, #21
 8005400:	78fa      	ldrb	r2, [r7, #3]
 8005402:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005404:	78fa      	ldrb	r2, [r7, #3]
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	4613      	mov	r3, r2
 800540a:	011b      	lsls	r3, r3, #4
 800540c:	1a9b      	subs	r3, r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	440b      	add	r3, r1
 8005412:	334d      	adds	r3, #77	@ 0x4d
 8005414:	2200      	movs	r2, #0
 8005416:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6818      	ldr	r0, [r3, #0]
 800541c:	78fa      	ldrb	r2, [r7, #3]
 800541e:	4613      	mov	r3, r2
 8005420:	011b      	lsls	r3, r3, #4
 8005422:	1a9b      	subs	r3, r3, r2
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	3310      	adds	r3, #16
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	4413      	add	r3, r2
 800542c:	1d19      	adds	r1, r3, #4
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	799b      	ldrb	r3, [r3, #6]
 8005432:	461a      	mov	r2, r3
 8005434:	f009 f83e 	bl	800e4b4 <USB_HC_StartXfer>
 8005438:	4603      	mov	r3, r0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop

08005444 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b086      	sub	sp, #24
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4618      	mov	r0, r3
 800545c:	f008 fd38 	bl	800ded0 <USB_GetMode>
 8005460:	4603      	mov	r3, r0
 8005462:	2b01      	cmp	r3, #1
 8005464:	f040 80fb 	bne.w	800565e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4618      	mov	r0, r3
 800546e:	f008 fcfb 	bl	800de68 <USB_ReadInterrupts>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	f000 80f1 	beq.w	800565c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4618      	mov	r0, r3
 8005480:	f008 fcf2 	bl	800de68 <USB_ReadInterrupts>
 8005484:	4603      	mov	r3, r0
 8005486:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800548a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800548e:	d104      	bne.n	800549a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8005498:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4618      	mov	r0, r3
 80054a0:	f008 fce2 	bl	800de68 <USB_ReadInterrupts>
 80054a4:	4603      	mov	r3, r0
 80054a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054ae:	d104      	bne.n	80054ba <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80054b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4618      	mov	r0, r3
 80054c0:	f008 fcd2 	bl	800de68 <USB_ReadInterrupts>
 80054c4:	4603      	mov	r3, r0
 80054c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80054ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054ce:	d104      	bne.n	80054da <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80054d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f008 fcc2 	bl	800de68 <USB_ReadInterrupts>
 80054e4:	4603      	mov	r3, r0
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d103      	bne.n	80054f6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2202      	movs	r2, #2
 80054f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f008 fcb4 	bl	800de68 <USB_ReadInterrupts>
 8005500:	4603      	mov	r3, r0
 8005502:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005506:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800550a:	d120      	bne.n	800554e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005514:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d113      	bne.n	800554e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8005526:	2110      	movs	r1, #16
 8005528:	6938      	ldr	r0, [r7, #16]
 800552a:	f008 fba7 	bl	800dc7c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800552e:	6938      	ldr	r0, [r7, #16]
 8005530:	f008 fbd6 	bl	800dce0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	7a5b      	ldrb	r3, [r3, #9]
 8005538:	2b02      	cmp	r3, #2
 800553a:	d105      	bne.n	8005548 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2101      	movs	r1, #1
 8005542:	4618      	mov	r0, r3
 8005544:	f008 fdc2 	bl	800e0cc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f00e fd09 	bl	8013f60 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4618      	mov	r0, r3
 8005554:	f008 fc88 	bl	800de68 <USB_ReadInterrupts>
 8005558:	4603      	mov	r3, r0
 800555a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800555e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005562:	d102      	bne.n	800556a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f001 fd4d 	bl	8007004 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4618      	mov	r0, r3
 8005570:	f008 fc7a 	bl	800de68 <USB_ReadInterrupts>
 8005574:	4603      	mov	r3, r0
 8005576:	f003 0308 	and.w	r3, r3, #8
 800557a:	2b08      	cmp	r3, #8
 800557c:	d106      	bne.n	800558c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f00e fcd2 	bl	8013f28 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2208      	movs	r2, #8
 800558a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4618      	mov	r0, r3
 8005592:	f008 fc69 	bl	800de68 <USB_ReadInterrupts>
 8005596:	4603      	mov	r3, r0
 8005598:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800559c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055a0:	d139      	bne.n	8005616 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f009 f9fe 	bl	800e9a8 <USB_HC_ReadInterrupt>
 80055ac:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80055ae:	2300      	movs	r3, #0
 80055b0:	617b      	str	r3, [r7, #20]
 80055b2:	e025      	b.n	8005600 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	f003 030f 	and.w	r3, r3, #15
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	fa22 f303 	lsr.w	r3, r2, r3
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d018      	beq.n	80055fa <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	015a      	lsls	r2, r3, #5
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	4413      	add	r3, r2
 80055d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055de:	d106      	bne.n	80055ee <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	4619      	mov	r1, r3
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f905 	bl	80057f6 <HCD_HC_IN_IRQHandler>
 80055ec:	e005      	b.n	80055fa <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	4619      	mov	r1, r3
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 ff67 	bl	80064c8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	3301      	adds	r3, #1
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	795b      	ldrb	r3, [r3, #5]
 8005604:	461a      	mov	r2, r3
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	4293      	cmp	r3, r2
 800560a:	d3d3      	bcc.n	80055b4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005614:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4618      	mov	r0, r3
 800561c:	f008 fc24 	bl	800de68 <USB_ReadInterrupts>
 8005620:	4603      	mov	r3, r0
 8005622:	f003 0310 	and.w	r3, r3, #16
 8005626:	2b10      	cmp	r3, #16
 8005628:	d101      	bne.n	800562e <HAL_HCD_IRQHandler+0x1ea>
 800562a:	2301      	movs	r3, #1
 800562c:	e000      	b.n	8005630 <HAL_HCD_IRQHandler+0x1ec>
 800562e:	2300      	movs	r3, #0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d014      	beq.n	800565e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	699a      	ldr	r2, [r3, #24]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 0210 	bic.w	r2, r2, #16
 8005642:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f001 fbfe 	bl	8006e46 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	699a      	ldr	r2, [r3, #24]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f042 0210 	orr.w	r2, r2, #16
 8005658:	619a      	str	r2, [r3, #24]
 800565a:	e000      	b.n	800565e <HAL_HCD_IRQHandler+0x21a>
      return;
 800565c:	bf00      	nop
    }
  }
}
 800565e:	3718      	adds	r7, #24
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005672:	2b01      	cmp	r3, #1
 8005674:	d101      	bne.n	800567a <HAL_HCD_Start+0x16>
 8005676:	2302      	movs	r3, #2
 8005678:	e013      	b.n	80056a2 <HAL_HCD_Start+0x3e>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2201      	movs	r2, #1
 800567e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2101      	movs	r1, #1
 8005688:	4618      	mov	r0, r3
 800568a:	f008 fd86 	bl	800e19a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f008 fa84 	bl	800dba0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b082      	sub	sp, #8
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d101      	bne.n	80056c0 <HAL_HCD_Stop+0x16>
 80056bc:	2302      	movs	r3, #2
 80056be:	e00d      	b.n	80056dc <HAL_HCD_Stop+0x32>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f009 fad9 	bl	800ec84 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f008 fd28 	bl	800e146 <USB_ResetPort>
 80056f6:	4603      	mov	r3, r0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3708      	adds	r7, #8
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	460b      	mov	r3, r1
 800570a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800570c:	78fa      	ldrb	r2, [r7, #3]
 800570e:	6879      	ldr	r1, [r7, #4]
 8005710:	4613      	mov	r3, r2
 8005712:	011b      	lsls	r3, r3, #4
 8005714:	1a9b      	subs	r3, r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	440b      	add	r3, r1
 800571a:	334c      	adds	r3, #76	@ 0x4c
 800571c:	781b      	ldrb	r3, [r3, #0]
}
 800571e:	4618      	mov	r0, r3
 8005720:	370c      	adds	r7, #12
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr

0800572a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800572a:	b480      	push	{r7}
 800572c:	b083      	sub	sp, #12
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
 8005732:	460b      	mov	r3, r1
 8005734:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005736:	78fa      	ldrb	r2, [r7, #3]
 8005738:	6879      	ldr	r1, [r7, #4]
 800573a:	4613      	mov	r3, r2
 800573c:	011b      	lsls	r3, r3, #4
 800573e:	1a9b      	subs	r3, r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	440b      	add	r3, r1
 8005744:	3338      	adds	r3, #56	@ 0x38
 8005746:	681b      	ldr	r3, [r3, #0]
}
 8005748:	4618      	mov	r0, r3
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4618      	mov	r0, r3
 8005762:	f008 fd6a 	bl	800e23a <USB_GetCurrentFrame>
 8005766:	4603      	mov	r3, r0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3708      	adds	r7, #8
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}

08005770 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4618      	mov	r0, r3
 800577e:	f008 fd45 	bl	800e20c <USB_GetHostSpeed>
 8005782:	4603      	mov	r3, r0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	460b      	mov	r3, r1
 8005796:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8005798:	78fa      	ldrb	r2, [r7, #3]
 800579a:	6879      	ldr	r1, [r7, #4]
 800579c:	4613      	mov	r3, r2
 800579e:	011b      	lsls	r3, r3, #4
 80057a0:	1a9b      	subs	r3, r3, r2
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	440b      	add	r3, r1
 80057a6:	331a      	adds	r3, #26
 80057a8:	2200      	movs	r2, #0
 80057aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80057ac:	78fa      	ldrb	r2, [r7, #3]
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	4613      	mov	r3, r2
 80057b2:	011b      	lsls	r3, r3, #4
 80057b4:	1a9b      	subs	r3, r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	440b      	add	r3, r1
 80057ba:	331b      	adds	r3, #27
 80057bc:	2200      	movs	r2, #0
 80057be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80057c0:	78fa      	ldrb	r2, [r7, #3]
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	4613      	mov	r3, r2
 80057c6:	011b      	lsls	r3, r3, #4
 80057c8:	1a9b      	subs	r3, r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	440b      	add	r3, r1
 80057ce:	3325      	adds	r3, #37	@ 0x25
 80057d0:	2200      	movs	r2, #0
 80057d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80057d4:	78fa      	ldrb	r2, [r7, #3]
 80057d6:	6879      	ldr	r1, [r7, #4]
 80057d8:	4613      	mov	r3, r2
 80057da:	011b      	lsls	r3, r3, #4
 80057dc:	1a9b      	subs	r3, r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	440b      	add	r3, r1
 80057e2:	3324      	adds	r3, #36	@ 0x24
 80057e4:	2200      	movs	r2, #0
 80057e6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	370c      	adds	r7, #12
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b086      	sub	sp, #24
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	460b      	mov	r3, r1
 8005800:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	78fa      	ldrb	r2, [r7, #3]
 8005812:	4611      	mov	r1, r2
 8005814:	4618      	mov	r0, r3
 8005816:	f008 fb3a 	bl	800de8e <USB_ReadChInterrupts>
 800581a:	4603      	mov	r3, r0
 800581c:	f003 0304 	and.w	r3, r3, #4
 8005820:	2b04      	cmp	r3, #4
 8005822:	d11a      	bne.n	800585a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005824:	78fb      	ldrb	r3, [r7, #3]
 8005826:	015a      	lsls	r2, r3, #5
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	4413      	add	r3, r2
 800582c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005830:	461a      	mov	r2, r3
 8005832:	2304      	movs	r3, #4
 8005834:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005836:	78fa      	ldrb	r2, [r7, #3]
 8005838:	6879      	ldr	r1, [r7, #4]
 800583a:	4613      	mov	r3, r2
 800583c:	011b      	lsls	r3, r3, #4
 800583e:	1a9b      	subs	r3, r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	440b      	add	r3, r1
 8005844:	334d      	adds	r3, #77	@ 0x4d
 8005846:	2207      	movs	r2, #7
 8005848:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	78fa      	ldrb	r2, [r7, #3]
 8005850:	4611      	mov	r1, r2
 8005852:	4618      	mov	r0, r3
 8005854:	f009 f8b9 	bl	800e9ca <USB_HC_Halt>
 8005858:	e09e      	b.n	8005998 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	78fa      	ldrb	r2, [r7, #3]
 8005860:	4611      	mov	r1, r2
 8005862:	4618      	mov	r0, r3
 8005864:	f008 fb13 	bl	800de8e <USB_ReadChInterrupts>
 8005868:	4603      	mov	r3, r0
 800586a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800586e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005872:	d11b      	bne.n	80058ac <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8005874:	78fb      	ldrb	r3, [r7, #3]
 8005876:	015a      	lsls	r2, r3, #5
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	4413      	add	r3, r2
 800587c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005880:	461a      	mov	r2, r3
 8005882:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005886:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8005888:	78fa      	ldrb	r2, [r7, #3]
 800588a:	6879      	ldr	r1, [r7, #4]
 800588c:	4613      	mov	r3, r2
 800588e:	011b      	lsls	r3, r3, #4
 8005890:	1a9b      	subs	r3, r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	440b      	add	r3, r1
 8005896:	334d      	adds	r3, #77	@ 0x4d
 8005898:	2208      	movs	r2, #8
 800589a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	78fa      	ldrb	r2, [r7, #3]
 80058a2:	4611      	mov	r1, r2
 80058a4:	4618      	mov	r0, r3
 80058a6:	f009 f890 	bl	800e9ca <USB_HC_Halt>
 80058aa:	e075      	b.n	8005998 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	78fa      	ldrb	r2, [r7, #3]
 80058b2:	4611      	mov	r1, r2
 80058b4:	4618      	mov	r0, r3
 80058b6:	f008 faea 	bl	800de8e <USB_ReadChInterrupts>
 80058ba:	4603      	mov	r3, r0
 80058bc:	f003 0308 	and.w	r3, r3, #8
 80058c0:	2b08      	cmp	r3, #8
 80058c2:	d11a      	bne.n	80058fa <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80058c4:	78fb      	ldrb	r3, [r7, #3]
 80058c6:	015a      	lsls	r2, r3, #5
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	4413      	add	r3, r2
 80058cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058d0:	461a      	mov	r2, r3
 80058d2:	2308      	movs	r3, #8
 80058d4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80058d6:	78fa      	ldrb	r2, [r7, #3]
 80058d8:	6879      	ldr	r1, [r7, #4]
 80058da:	4613      	mov	r3, r2
 80058dc:	011b      	lsls	r3, r3, #4
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	440b      	add	r3, r1
 80058e4:	334d      	adds	r3, #77	@ 0x4d
 80058e6:	2206      	movs	r2, #6
 80058e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	78fa      	ldrb	r2, [r7, #3]
 80058f0:	4611      	mov	r1, r2
 80058f2:	4618      	mov	r0, r3
 80058f4:	f009 f869 	bl	800e9ca <USB_HC_Halt>
 80058f8:	e04e      	b.n	8005998 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	78fa      	ldrb	r2, [r7, #3]
 8005900:	4611      	mov	r1, r2
 8005902:	4618      	mov	r0, r3
 8005904:	f008 fac3 	bl	800de8e <USB_ReadChInterrupts>
 8005908:	4603      	mov	r3, r0
 800590a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800590e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005912:	d11b      	bne.n	800594c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005914:	78fb      	ldrb	r3, [r7, #3]
 8005916:	015a      	lsls	r2, r3, #5
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	4413      	add	r3, r2
 800591c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005920:	461a      	mov	r2, r3
 8005922:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005926:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005928:	78fa      	ldrb	r2, [r7, #3]
 800592a:	6879      	ldr	r1, [r7, #4]
 800592c:	4613      	mov	r3, r2
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	1a9b      	subs	r3, r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	440b      	add	r3, r1
 8005936:	334d      	adds	r3, #77	@ 0x4d
 8005938:	2209      	movs	r2, #9
 800593a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	78fa      	ldrb	r2, [r7, #3]
 8005942:	4611      	mov	r1, r2
 8005944:	4618      	mov	r0, r3
 8005946:	f009 f840 	bl	800e9ca <USB_HC_Halt>
 800594a:	e025      	b.n	8005998 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	78fa      	ldrb	r2, [r7, #3]
 8005952:	4611      	mov	r1, r2
 8005954:	4618      	mov	r0, r3
 8005956:	f008 fa9a 	bl	800de8e <USB_ReadChInterrupts>
 800595a:	4603      	mov	r3, r0
 800595c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005960:	2b80      	cmp	r3, #128	@ 0x80
 8005962:	d119      	bne.n	8005998 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005964:	78fb      	ldrb	r3, [r7, #3]
 8005966:	015a      	lsls	r2, r3, #5
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	4413      	add	r3, r2
 800596c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005970:	461a      	mov	r2, r3
 8005972:	2380      	movs	r3, #128	@ 0x80
 8005974:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005976:	78fa      	ldrb	r2, [r7, #3]
 8005978:	6879      	ldr	r1, [r7, #4]
 800597a:	4613      	mov	r3, r2
 800597c:	011b      	lsls	r3, r3, #4
 800597e:	1a9b      	subs	r3, r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	440b      	add	r3, r1
 8005984:	334d      	adds	r3, #77	@ 0x4d
 8005986:	2207      	movs	r2, #7
 8005988:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	78fa      	ldrb	r2, [r7, #3]
 8005990:	4611      	mov	r1, r2
 8005992:	4618      	mov	r0, r3
 8005994:	f009 f819 	bl	800e9ca <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	78fa      	ldrb	r2, [r7, #3]
 800599e:	4611      	mov	r1, r2
 80059a0:	4618      	mov	r0, r3
 80059a2:	f008 fa74 	bl	800de8e <USB_ReadChInterrupts>
 80059a6:	4603      	mov	r3, r0
 80059a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059b0:	d112      	bne.n	80059d8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	78fa      	ldrb	r2, [r7, #3]
 80059b8:	4611      	mov	r1, r2
 80059ba:	4618      	mov	r0, r3
 80059bc:	f009 f805 	bl	800e9ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80059c0:	78fb      	ldrb	r3, [r7, #3]
 80059c2:	015a      	lsls	r2, r3, #5
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	4413      	add	r3, r2
 80059c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059cc:	461a      	mov	r2, r3
 80059ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80059d2:	6093      	str	r3, [r2, #8]
 80059d4:	f000 bd75 	b.w	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	78fa      	ldrb	r2, [r7, #3]
 80059de:	4611      	mov	r1, r2
 80059e0:	4618      	mov	r0, r3
 80059e2:	f008 fa54 	bl	800de8e <USB_ReadChInterrupts>
 80059e6:	4603      	mov	r3, r0
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	f040 8128 	bne.w	8005c42 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80059f2:	78fb      	ldrb	r3, [r7, #3]
 80059f4:	015a      	lsls	r2, r3, #5
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	4413      	add	r3, r2
 80059fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059fe:	461a      	mov	r2, r3
 8005a00:	2320      	movs	r3, #32
 8005a02:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005a04:	78fa      	ldrb	r2, [r7, #3]
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	011b      	lsls	r3, r3, #4
 8005a0c:	1a9b      	subs	r3, r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	331b      	adds	r3, #27
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d119      	bne.n	8005a4e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005a1a:	78fa      	ldrb	r2, [r7, #3]
 8005a1c:	6879      	ldr	r1, [r7, #4]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	011b      	lsls	r3, r3, #4
 8005a22:	1a9b      	subs	r3, r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	440b      	add	r3, r1
 8005a28:	331b      	adds	r3, #27
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005a2e:	78fb      	ldrb	r3, [r7, #3]
 8005a30:	015a      	lsls	r2, r3, #5
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	4413      	add	r3, r2
 8005a36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	78fa      	ldrb	r2, [r7, #3]
 8005a3e:	0151      	lsls	r1, r2, #5
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	440a      	add	r2, r1
 8005a44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a4c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	799b      	ldrb	r3, [r3, #6]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d01b      	beq.n	8005a8e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005a56:	78fa      	ldrb	r2, [r7, #3]
 8005a58:	6879      	ldr	r1, [r7, #4]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	011b      	lsls	r3, r3, #4
 8005a5e:	1a9b      	subs	r3, r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	440b      	add	r3, r1
 8005a64:	3330      	adds	r3, #48	@ 0x30
 8005a66:	6819      	ldr	r1, [r3, #0]
 8005a68:	78fb      	ldrb	r3, [r7, #3]
 8005a6a:	015a      	lsls	r2, r3, #5
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	4413      	add	r3, r2
 8005a70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a7a:	78fa      	ldrb	r2, [r7, #3]
 8005a7c:	1ac9      	subs	r1, r1, r3
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	4613      	mov	r3, r2
 8005a82:	011b      	lsls	r3, r3, #4
 8005a84:	1a9b      	subs	r3, r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	4403      	add	r3, r0
 8005a8a:	3338      	adds	r3, #56	@ 0x38
 8005a8c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8005a8e:	78fa      	ldrb	r2, [r7, #3]
 8005a90:	6879      	ldr	r1, [r7, #4]
 8005a92:	4613      	mov	r3, r2
 8005a94:	011b      	lsls	r3, r3, #4
 8005a96:	1a9b      	subs	r3, r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	440b      	add	r3, r1
 8005a9c:	334d      	adds	r3, #77	@ 0x4d
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8005aa2:	78fa      	ldrb	r2, [r7, #3]
 8005aa4:	6879      	ldr	r1, [r7, #4]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	011b      	lsls	r3, r3, #4
 8005aaa:	1a9b      	subs	r3, r3, r2
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	440b      	add	r3, r1
 8005ab0:	3344      	adds	r3, #68	@ 0x44
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005ab6:	78fb      	ldrb	r3, [r7, #3]
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005ac8:	78fa      	ldrb	r2, [r7, #3]
 8005aca:	6879      	ldr	r1, [r7, #4]
 8005acc:	4613      	mov	r3, r2
 8005ace:	011b      	lsls	r3, r3, #4
 8005ad0:	1a9b      	subs	r3, r3, r2
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	440b      	add	r3, r1
 8005ad6:	3326      	adds	r3, #38	@ 0x26
 8005ad8:	781b      	ldrb	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00a      	beq.n	8005af4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005ade:	78fa      	ldrb	r2, [r7, #3]
 8005ae0:	6879      	ldr	r1, [r7, #4]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	011b      	lsls	r3, r3, #4
 8005ae6:	1a9b      	subs	r3, r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	440b      	add	r3, r1
 8005aec:	3326      	adds	r3, #38	@ 0x26
 8005aee:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d110      	bne.n	8005b16 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	78fa      	ldrb	r2, [r7, #3]
 8005afa:	4611      	mov	r1, r2
 8005afc:	4618      	mov	r0, r3
 8005afe:	f008 ff64 	bl	800e9ca <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005b02:	78fb      	ldrb	r3, [r7, #3]
 8005b04:	015a      	lsls	r2, r3, #5
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b0e:	461a      	mov	r2, r3
 8005b10:	2310      	movs	r3, #16
 8005b12:	6093      	str	r3, [r2, #8]
 8005b14:	e03d      	b.n	8005b92 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005b16:	78fa      	ldrb	r2, [r7, #3]
 8005b18:	6879      	ldr	r1, [r7, #4]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	1a9b      	subs	r3, r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	440b      	add	r3, r1
 8005b24:	3326      	adds	r3, #38	@ 0x26
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	2b03      	cmp	r3, #3
 8005b2a:	d00a      	beq.n	8005b42 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8005b2c:	78fa      	ldrb	r2, [r7, #3]
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	4613      	mov	r3, r2
 8005b32:	011b      	lsls	r3, r3, #4
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	440b      	add	r3, r1
 8005b3a:	3326      	adds	r3, #38	@ 0x26
 8005b3c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d127      	bne.n	8005b92 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005b42:	78fb      	ldrb	r3, [r7, #3]
 8005b44:	015a      	lsls	r2, r3, #5
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	4413      	add	r3, r2
 8005b4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	78fa      	ldrb	r2, [r7, #3]
 8005b52:	0151      	lsls	r1, r2, #5
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	440a      	add	r2, r1
 8005b58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b5c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b60:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005b62:	78fa      	ldrb	r2, [r7, #3]
 8005b64:	6879      	ldr	r1, [r7, #4]
 8005b66:	4613      	mov	r3, r2
 8005b68:	011b      	lsls	r3, r3, #4
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	440b      	add	r3, r1
 8005b70:	334c      	adds	r3, #76	@ 0x4c
 8005b72:	2201      	movs	r2, #1
 8005b74:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005b76:	78fa      	ldrb	r2, [r7, #3]
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	011b      	lsls	r3, r3, #4
 8005b7e:	1a9b      	subs	r3, r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	440b      	add	r3, r1
 8005b84:	334c      	adds	r3, #76	@ 0x4c
 8005b86:	781a      	ldrb	r2, [r3, #0]
 8005b88:	78fb      	ldrb	r3, [r7, #3]
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f00e f9f5 	bl	8013f7c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	799b      	ldrb	r3, [r3, #6]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d13b      	bne.n	8005c12 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8005b9a:	78fa      	ldrb	r2, [r7, #3]
 8005b9c:	6879      	ldr	r1, [r7, #4]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	011b      	lsls	r3, r3, #4
 8005ba2:	1a9b      	subs	r3, r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	440b      	add	r3, r1
 8005ba8:	3338      	adds	r3, #56	@ 0x38
 8005baa:	6819      	ldr	r1, [r3, #0]
 8005bac:	78fa      	ldrb	r2, [r7, #3]
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	011b      	lsls	r3, r3, #4
 8005bb4:	1a9b      	subs	r3, r3, r2
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	4403      	add	r3, r0
 8005bba:	3328      	adds	r3, #40	@ 0x28
 8005bbc:	881b      	ldrh	r3, [r3, #0]
 8005bbe:	440b      	add	r3, r1
 8005bc0:	1e59      	subs	r1, r3, #1
 8005bc2:	78fa      	ldrb	r2, [r7, #3]
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	011b      	lsls	r3, r3, #4
 8005bca:	1a9b      	subs	r3, r3, r2
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	4403      	add	r3, r0
 8005bd0:	3328      	adds	r3, #40	@ 0x28
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 8470 	beq.w	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8005be2:	78fa      	ldrb	r2, [r7, #3]
 8005be4:	6879      	ldr	r1, [r7, #4]
 8005be6:	4613      	mov	r3, r2
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	440b      	add	r3, r1
 8005bf0:	333c      	adds	r3, #60	@ 0x3c
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	78fa      	ldrb	r2, [r7, #3]
 8005bf6:	f083 0301 	eor.w	r3, r3, #1
 8005bfa:	b2d8      	uxtb	r0, r3
 8005bfc:	6879      	ldr	r1, [r7, #4]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	1a9b      	subs	r3, r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	440b      	add	r3, r1
 8005c08:	333c      	adds	r3, #60	@ 0x3c
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	701a      	strb	r2, [r3, #0]
 8005c0e:	f000 bc58 	b.w	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8005c12:	78fa      	ldrb	r2, [r7, #3]
 8005c14:	6879      	ldr	r1, [r7, #4]
 8005c16:	4613      	mov	r3, r2
 8005c18:	011b      	lsls	r3, r3, #4
 8005c1a:	1a9b      	subs	r3, r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	440b      	add	r3, r1
 8005c20:	333c      	adds	r3, #60	@ 0x3c
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	78fa      	ldrb	r2, [r7, #3]
 8005c26:	f083 0301 	eor.w	r3, r3, #1
 8005c2a:	b2d8      	uxtb	r0, r3
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	1a9b      	subs	r3, r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	333c      	adds	r3, #60	@ 0x3c
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	701a      	strb	r2, [r3, #0]
 8005c3e:	f000 bc40 	b.w	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	78fa      	ldrb	r2, [r7, #3]
 8005c48:	4611      	mov	r1, r2
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f008 f91f 	bl	800de8e <USB_ReadChInterrupts>
 8005c50:	4603      	mov	r3, r0
 8005c52:	f003 0320 	and.w	r3, r3, #32
 8005c56:	2b20      	cmp	r3, #32
 8005c58:	d131      	bne.n	8005cbe <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005c5a:	78fb      	ldrb	r3, [r7, #3]
 8005c5c:	015a      	lsls	r2, r3, #5
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	4413      	add	r3, r2
 8005c62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c66:	461a      	mov	r2, r3
 8005c68:	2320      	movs	r3, #32
 8005c6a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8005c6c:	78fa      	ldrb	r2, [r7, #3]
 8005c6e:	6879      	ldr	r1, [r7, #4]
 8005c70:	4613      	mov	r3, r2
 8005c72:	011b      	lsls	r3, r3, #4
 8005c74:	1a9b      	subs	r3, r3, r2
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	440b      	add	r3, r1
 8005c7a:	331a      	adds	r3, #26
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	f040 841f 	bne.w	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8005c84:	78fa      	ldrb	r2, [r7, #3]
 8005c86:	6879      	ldr	r1, [r7, #4]
 8005c88:	4613      	mov	r3, r2
 8005c8a:	011b      	lsls	r3, r3, #4
 8005c8c:	1a9b      	subs	r3, r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	440b      	add	r3, r1
 8005c92:	331b      	adds	r3, #27
 8005c94:	2201      	movs	r2, #1
 8005c96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005c98:	78fa      	ldrb	r2, [r7, #3]
 8005c9a:	6879      	ldr	r1, [r7, #4]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	1a9b      	subs	r3, r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	440b      	add	r3, r1
 8005ca6:	334d      	adds	r3, #77	@ 0x4d
 8005ca8:	2203      	movs	r2, #3
 8005caa:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	78fa      	ldrb	r2, [r7, #3]
 8005cb2:	4611      	mov	r1, r2
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f008 fe88 	bl	800e9ca <USB_HC_Halt>
 8005cba:	f000 bc02 	b.w	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	78fa      	ldrb	r2, [r7, #3]
 8005cc4:	4611      	mov	r1, r2
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f008 f8e1 	bl	800de8e <USB_ReadChInterrupts>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	f040 8305 	bne.w	80062e2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005cd8:	78fb      	ldrb	r3, [r7, #3]
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005cea:	78fa      	ldrb	r2, [r7, #3]
 8005cec:	6879      	ldr	r1, [r7, #4]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	011b      	lsls	r3, r3, #4
 8005cf2:	1a9b      	subs	r3, r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	440b      	add	r3, r1
 8005cf8:	334d      	adds	r3, #77	@ 0x4d
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d114      	bne.n	8005d2a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005d00:	78fa      	ldrb	r2, [r7, #3]
 8005d02:	6879      	ldr	r1, [r7, #4]
 8005d04:	4613      	mov	r3, r2
 8005d06:	011b      	lsls	r3, r3, #4
 8005d08:	1a9b      	subs	r3, r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	440b      	add	r3, r1
 8005d0e:	334d      	adds	r3, #77	@ 0x4d
 8005d10:	2202      	movs	r2, #2
 8005d12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005d14:	78fa      	ldrb	r2, [r7, #3]
 8005d16:	6879      	ldr	r1, [r7, #4]
 8005d18:	4613      	mov	r3, r2
 8005d1a:	011b      	lsls	r3, r3, #4
 8005d1c:	1a9b      	subs	r3, r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	440b      	add	r3, r1
 8005d22:	334c      	adds	r3, #76	@ 0x4c
 8005d24:	2201      	movs	r2, #1
 8005d26:	701a      	strb	r2, [r3, #0]
 8005d28:	e2cc      	b.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005d2a:	78fa      	ldrb	r2, [r7, #3]
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	011b      	lsls	r3, r3, #4
 8005d32:	1a9b      	subs	r3, r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	440b      	add	r3, r1
 8005d38:	334d      	adds	r3, #77	@ 0x4d
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	2b06      	cmp	r3, #6
 8005d3e:	d114      	bne.n	8005d6a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005d40:	78fa      	ldrb	r2, [r7, #3]
 8005d42:	6879      	ldr	r1, [r7, #4]
 8005d44:	4613      	mov	r3, r2
 8005d46:	011b      	lsls	r3, r3, #4
 8005d48:	1a9b      	subs	r3, r3, r2
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	440b      	add	r3, r1
 8005d4e:	334d      	adds	r3, #77	@ 0x4d
 8005d50:	2202      	movs	r2, #2
 8005d52:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8005d54:	78fa      	ldrb	r2, [r7, #3]
 8005d56:	6879      	ldr	r1, [r7, #4]
 8005d58:	4613      	mov	r3, r2
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	1a9b      	subs	r3, r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	440b      	add	r3, r1
 8005d62:	334c      	adds	r3, #76	@ 0x4c
 8005d64:	2205      	movs	r2, #5
 8005d66:	701a      	strb	r2, [r3, #0]
 8005d68:	e2ac      	b.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005d6a:	78fa      	ldrb	r2, [r7, #3]
 8005d6c:	6879      	ldr	r1, [r7, #4]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	1a9b      	subs	r3, r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	440b      	add	r3, r1
 8005d78:	334d      	adds	r3, #77	@ 0x4d
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	2b07      	cmp	r3, #7
 8005d7e:	d00b      	beq.n	8005d98 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005d80:	78fa      	ldrb	r2, [r7, #3]
 8005d82:	6879      	ldr	r1, [r7, #4]
 8005d84:	4613      	mov	r3, r2
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	1a9b      	subs	r3, r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	440b      	add	r3, r1
 8005d8e:	334d      	adds	r3, #77	@ 0x4d
 8005d90:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005d92:	2b09      	cmp	r3, #9
 8005d94:	f040 80a6 	bne.w	8005ee4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005d98:	78fa      	ldrb	r2, [r7, #3]
 8005d9a:	6879      	ldr	r1, [r7, #4]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	011b      	lsls	r3, r3, #4
 8005da0:	1a9b      	subs	r3, r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	440b      	add	r3, r1
 8005da6:	334d      	adds	r3, #77	@ 0x4d
 8005da8:	2202      	movs	r2, #2
 8005daa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005dac:	78fa      	ldrb	r2, [r7, #3]
 8005dae:	6879      	ldr	r1, [r7, #4]
 8005db0:	4613      	mov	r3, r2
 8005db2:	011b      	lsls	r3, r3, #4
 8005db4:	1a9b      	subs	r3, r3, r2
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	440b      	add	r3, r1
 8005dba:	3344      	adds	r3, #68	@ 0x44
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	1c59      	adds	r1, r3, #1
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	011b      	lsls	r3, r3, #4
 8005dc6:	1a9b      	subs	r3, r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4403      	add	r3, r0
 8005dcc:	3344      	adds	r3, #68	@ 0x44
 8005dce:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005dd0:	78fa      	ldrb	r2, [r7, #3]
 8005dd2:	6879      	ldr	r1, [r7, #4]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	1a9b      	subs	r3, r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	440b      	add	r3, r1
 8005dde:	3344      	adds	r3, #68	@ 0x44
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d943      	bls.n	8005e6e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005de6:	78fa      	ldrb	r2, [r7, #3]
 8005de8:	6879      	ldr	r1, [r7, #4]
 8005dea:	4613      	mov	r3, r2
 8005dec:	011b      	lsls	r3, r3, #4
 8005dee:	1a9b      	subs	r3, r3, r2
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	440b      	add	r3, r1
 8005df4:	3344      	adds	r3, #68	@ 0x44
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8005dfa:	78fa      	ldrb	r2, [r7, #3]
 8005dfc:	6879      	ldr	r1, [r7, #4]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	011b      	lsls	r3, r3, #4
 8005e02:	1a9b      	subs	r3, r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	440b      	add	r3, r1
 8005e08:	331a      	adds	r3, #26
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d123      	bne.n	8005e58 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8005e10:	78fa      	ldrb	r2, [r7, #3]
 8005e12:	6879      	ldr	r1, [r7, #4]
 8005e14:	4613      	mov	r3, r2
 8005e16:	011b      	lsls	r3, r3, #4
 8005e18:	1a9b      	subs	r3, r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	440b      	add	r3, r1
 8005e1e:	331b      	adds	r3, #27
 8005e20:	2200      	movs	r2, #0
 8005e22:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8005e24:	78fa      	ldrb	r2, [r7, #3]
 8005e26:	6879      	ldr	r1, [r7, #4]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	011b      	lsls	r3, r3, #4
 8005e2c:	1a9b      	subs	r3, r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	440b      	add	r3, r1
 8005e32:	331c      	adds	r3, #28
 8005e34:	2200      	movs	r2, #0
 8005e36:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005e38:	78fb      	ldrb	r3, [r7, #3]
 8005e3a:	015a      	lsls	r2, r3, #5
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	4413      	add	r3, r2
 8005e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	78fa      	ldrb	r2, [r7, #3]
 8005e48:	0151      	lsls	r1, r2, #5
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	440a      	add	r2, r1
 8005e4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e56:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005e58:	78fa      	ldrb	r2, [r7, #3]
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	1a9b      	subs	r3, r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	440b      	add	r3, r1
 8005e66:	334c      	adds	r3, #76	@ 0x4c
 8005e68:	2204      	movs	r2, #4
 8005e6a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005e6c:	e229      	b.n	80062c2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005e6e:	78fa      	ldrb	r2, [r7, #3]
 8005e70:	6879      	ldr	r1, [r7, #4]
 8005e72:	4613      	mov	r3, r2
 8005e74:	011b      	lsls	r3, r3, #4
 8005e76:	1a9b      	subs	r3, r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	440b      	add	r3, r1
 8005e7c:	334c      	adds	r3, #76	@ 0x4c
 8005e7e:	2202      	movs	r2, #2
 8005e80:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005e82:	78fa      	ldrb	r2, [r7, #3]
 8005e84:	6879      	ldr	r1, [r7, #4]
 8005e86:	4613      	mov	r3, r2
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	1a9b      	subs	r3, r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	3326      	adds	r3, #38	@ 0x26
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00b      	beq.n	8005eb0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005e98:	78fa      	ldrb	r2, [r7, #3]
 8005e9a:	6879      	ldr	r1, [r7, #4]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	011b      	lsls	r3, r3, #4
 8005ea0:	1a9b      	subs	r3, r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	440b      	add	r3, r1
 8005ea6:	3326      	adds	r3, #38	@ 0x26
 8005ea8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	f040 8209 	bne.w	80062c2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005eb0:	78fb      	ldrb	r3, [r7, #3]
 8005eb2:	015a      	lsls	r2, r3, #5
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	4413      	add	r3, r2
 8005eb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005ec6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ece:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005ed0:	78fb      	ldrb	r3, [r7, #3]
 8005ed2:	015a      	lsls	r2, r3, #5
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005edc:	461a      	mov	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005ee2:	e1ee      	b.n	80062c2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005ee4:	78fa      	ldrb	r2, [r7, #3]
 8005ee6:	6879      	ldr	r1, [r7, #4]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	011b      	lsls	r3, r3, #4
 8005eec:	1a9b      	subs	r3, r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	440b      	add	r3, r1
 8005ef2:	334d      	adds	r3, #77	@ 0x4d
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	2b05      	cmp	r3, #5
 8005ef8:	f040 80c8 	bne.w	800608c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005efc:	78fa      	ldrb	r2, [r7, #3]
 8005efe:	6879      	ldr	r1, [r7, #4]
 8005f00:	4613      	mov	r3, r2
 8005f02:	011b      	lsls	r3, r3, #4
 8005f04:	1a9b      	subs	r3, r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	440b      	add	r3, r1
 8005f0a:	334d      	adds	r3, #77	@ 0x4d
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005f10:	78fa      	ldrb	r2, [r7, #3]
 8005f12:	6879      	ldr	r1, [r7, #4]
 8005f14:	4613      	mov	r3, r2
 8005f16:	011b      	lsls	r3, r3, #4
 8005f18:	1a9b      	subs	r3, r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	440b      	add	r3, r1
 8005f1e:	331b      	adds	r3, #27
 8005f20:	781b      	ldrb	r3, [r3, #0]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	f040 81ce 	bne.w	80062c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005f28:	78fa      	ldrb	r2, [r7, #3]
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	011b      	lsls	r3, r3, #4
 8005f30:	1a9b      	subs	r3, r3, r2
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	440b      	add	r3, r1
 8005f36:	3326      	adds	r3, #38	@ 0x26
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d16b      	bne.n	8006016 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8005f3e:	78fa      	ldrb	r2, [r7, #3]
 8005f40:	6879      	ldr	r1, [r7, #4]
 8005f42:	4613      	mov	r3, r2
 8005f44:	011b      	lsls	r3, r3, #4
 8005f46:	1a9b      	subs	r3, r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	440b      	add	r3, r1
 8005f4c:	3348      	adds	r3, #72	@ 0x48
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	1c59      	adds	r1, r3, #1
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	4613      	mov	r3, r2
 8005f56:	011b      	lsls	r3, r3, #4
 8005f58:	1a9b      	subs	r3, r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4403      	add	r3, r0
 8005f5e:	3348      	adds	r3, #72	@ 0x48
 8005f60:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8005f62:	78fa      	ldrb	r2, [r7, #3]
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	4613      	mov	r3, r2
 8005f68:	011b      	lsls	r3, r3, #4
 8005f6a:	1a9b      	subs	r3, r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	440b      	add	r3, r1
 8005f70:	3348      	adds	r3, #72	@ 0x48
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d943      	bls.n	8006000 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8005f78:	78fa      	ldrb	r2, [r7, #3]
 8005f7a:	6879      	ldr	r1, [r7, #4]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	1a9b      	subs	r3, r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	440b      	add	r3, r1
 8005f86:	3348      	adds	r3, #72	@ 0x48
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8005f8c:	78fa      	ldrb	r2, [r7, #3]
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	4613      	mov	r3, r2
 8005f92:	011b      	lsls	r3, r3, #4
 8005f94:	1a9b      	subs	r3, r3, r2
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	440b      	add	r3, r1
 8005f9a:	331b      	adds	r3, #27
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8005fa0:	78fa      	ldrb	r2, [r7, #3]
 8005fa2:	6879      	ldr	r1, [r7, #4]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	011b      	lsls	r3, r3, #4
 8005fa8:	1a9b      	subs	r3, r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	440b      	add	r3, r1
 8005fae:	3344      	adds	r3, #68	@ 0x44
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d809      	bhi.n	8005fca <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8005fb6:	78fa      	ldrb	r2, [r7, #3]
 8005fb8:	6879      	ldr	r1, [r7, #4]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	011b      	lsls	r3, r3, #4
 8005fbe:	1a9b      	subs	r3, r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	440b      	add	r3, r1
 8005fc4:	331c      	adds	r3, #28
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005fca:	78fb      	ldrb	r3, [r7, #3]
 8005fcc:	015a      	lsls	r2, r3, #5
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	78fa      	ldrb	r2, [r7, #3]
 8005fda:	0151      	lsls	r1, r2, #5
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	440a      	add	r2, r1
 8005fe0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fe8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8005fea:	78fa      	ldrb	r2, [r7, #3]
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	4613      	mov	r3, r2
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	1a9b      	subs	r3, r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	440b      	add	r3, r1
 8005ff8:	334c      	adds	r3, #76	@ 0x4c
 8005ffa:	2204      	movs	r2, #4
 8005ffc:	701a      	strb	r2, [r3, #0]
 8005ffe:	e014      	b.n	800602a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006000:	78fa      	ldrb	r2, [r7, #3]
 8006002:	6879      	ldr	r1, [r7, #4]
 8006004:	4613      	mov	r3, r2
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	1a9b      	subs	r3, r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	440b      	add	r3, r1
 800600e:	334c      	adds	r3, #76	@ 0x4c
 8006010:	2202      	movs	r2, #2
 8006012:	701a      	strb	r2, [r3, #0]
 8006014:	e009      	b.n	800602a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006016:	78fa      	ldrb	r2, [r7, #3]
 8006018:	6879      	ldr	r1, [r7, #4]
 800601a:	4613      	mov	r3, r2
 800601c:	011b      	lsls	r3, r3, #4
 800601e:	1a9b      	subs	r3, r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	440b      	add	r3, r1
 8006024:	334c      	adds	r3, #76	@ 0x4c
 8006026:	2202      	movs	r2, #2
 8006028:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800602a:	78fa      	ldrb	r2, [r7, #3]
 800602c:	6879      	ldr	r1, [r7, #4]
 800602e:	4613      	mov	r3, r2
 8006030:	011b      	lsls	r3, r3, #4
 8006032:	1a9b      	subs	r3, r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	440b      	add	r3, r1
 8006038:	3326      	adds	r3, #38	@ 0x26
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00b      	beq.n	8006058 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006040:	78fa      	ldrb	r2, [r7, #3]
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	4613      	mov	r3, r2
 8006046:	011b      	lsls	r3, r3, #4
 8006048:	1a9b      	subs	r3, r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	440b      	add	r3, r1
 800604e:	3326      	adds	r3, #38	@ 0x26
 8006050:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006052:	2b02      	cmp	r3, #2
 8006054:	f040 8136 	bne.w	80062c4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006058:	78fb      	ldrb	r3, [r7, #3]
 800605a:	015a      	lsls	r2, r3, #5
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	4413      	add	r3, r2
 8006060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800606e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006076:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006078:	78fb      	ldrb	r3, [r7, #3]
 800607a:	015a      	lsls	r2, r3, #5
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	4413      	add	r3, r2
 8006080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006084:	461a      	mov	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6013      	str	r3, [r2, #0]
 800608a:	e11b      	b.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800608c:	78fa      	ldrb	r2, [r7, #3]
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	4613      	mov	r3, r2
 8006092:	011b      	lsls	r3, r3, #4
 8006094:	1a9b      	subs	r3, r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	440b      	add	r3, r1
 800609a:	334d      	adds	r3, #77	@ 0x4d
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	2b03      	cmp	r3, #3
 80060a0:	f040 8081 	bne.w	80061a6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80060a4:	78fa      	ldrb	r2, [r7, #3]
 80060a6:	6879      	ldr	r1, [r7, #4]
 80060a8:	4613      	mov	r3, r2
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	440b      	add	r3, r1
 80060b2:	334d      	adds	r3, #77	@ 0x4d
 80060b4:	2202      	movs	r2, #2
 80060b6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80060b8:	78fa      	ldrb	r2, [r7, #3]
 80060ba:	6879      	ldr	r1, [r7, #4]
 80060bc:	4613      	mov	r3, r2
 80060be:	011b      	lsls	r3, r3, #4
 80060c0:	1a9b      	subs	r3, r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	440b      	add	r3, r1
 80060c6:	331b      	adds	r3, #27
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	f040 80fa 	bne.w	80062c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80060d0:	78fa      	ldrb	r2, [r7, #3]
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	4613      	mov	r3, r2
 80060d6:	011b      	lsls	r3, r3, #4
 80060d8:	1a9b      	subs	r3, r3, r2
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	440b      	add	r3, r1
 80060de:	334c      	adds	r3, #76	@ 0x4c
 80060e0:	2202      	movs	r2, #2
 80060e2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80060e4:	78fb      	ldrb	r3, [r7, #3]
 80060e6:	015a      	lsls	r2, r3, #5
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	4413      	add	r3, r2
 80060ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	78fa      	ldrb	r2, [r7, #3]
 80060f4:	0151      	lsls	r1, r2, #5
 80060f6:	693a      	ldr	r2, [r7, #16]
 80060f8:	440a      	add	r2, r1
 80060fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006102:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006104:	78fb      	ldrb	r3, [r7, #3]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	4413      	add	r3, r2
 800610c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	78fa      	ldrb	r2, [r7, #3]
 8006114:	0151      	lsls	r1, r2, #5
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	440a      	add	r2, r1
 800611a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800611e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006122:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8006124:	78fb      	ldrb	r3, [r7, #3]
 8006126:	015a      	lsls	r2, r3, #5
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	4413      	add	r3, r2
 800612c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	78fa      	ldrb	r2, [r7, #3]
 8006134:	0151      	lsls	r1, r2, #5
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	440a      	add	r2, r1
 800613a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800613e:	f023 0320 	bic.w	r3, r3, #32
 8006142:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006144:	78fa      	ldrb	r2, [r7, #3]
 8006146:	6879      	ldr	r1, [r7, #4]
 8006148:	4613      	mov	r3, r2
 800614a:	011b      	lsls	r3, r3, #4
 800614c:	1a9b      	subs	r3, r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	440b      	add	r3, r1
 8006152:	3326      	adds	r3, #38	@ 0x26
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00b      	beq.n	8006172 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800615a:	78fa      	ldrb	r2, [r7, #3]
 800615c:	6879      	ldr	r1, [r7, #4]
 800615e:	4613      	mov	r3, r2
 8006160:	011b      	lsls	r3, r3, #4
 8006162:	1a9b      	subs	r3, r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	440b      	add	r3, r1
 8006168:	3326      	adds	r3, #38	@ 0x26
 800616a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800616c:	2b02      	cmp	r3, #2
 800616e:	f040 80a9 	bne.w	80062c4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006172:	78fb      	ldrb	r3, [r7, #3]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	4413      	add	r3, r2
 800617a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006188:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006190:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006192:	78fb      	ldrb	r3, [r7, #3]
 8006194:	015a      	lsls	r2, r3, #5
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	4413      	add	r3, r2
 800619a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800619e:	461a      	mov	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	e08e      	b.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80061a6:	78fa      	ldrb	r2, [r7, #3]
 80061a8:	6879      	ldr	r1, [r7, #4]
 80061aa:	4613      	mov	r3, r2
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	1a9b      	subs	r3, r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	440b      	add	r3, r1
 80061b4:	334d      	adds	r3, #77	@ 0x4d
 80061b6:	781b      	ldrb	r3, [r3, #0]
 80061b8:	2b04      	cmp	r3, #4
 80061ba:	d143      	bne.n	8006244 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80061bc:	78fa      	ldrb	r2, [r7, #3]
 80061be:	6879      	ldr	r1, [r7, #4]
 80061c0:	4613      	mov	r3, r2
 80061c2:	011b      	lsls	r3, r3, #4
 80061c4:	1a9b      	subs	r3, r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	440b      	add	r3, r1
 80061ca:	334d      	adds	r3, #77	@ 0x4d
 80061cc:	2202      	movs	r2, #2
 80061ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80061d0:	78fa      	ldrb	r2, [r7, #3]
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	4613      	mov	r3, r2
 80061d6:	011b      	lsls	r3, r3, #4
 80061d8:	1a9b      	subs	r3, r3, r2
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	440b      	add	r3, r1
 80061de:	334c      	adds	r3, #76	@ 0x4c
 80061e0:	2202      	movs	r2, #2
 80061e2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80061e4:	78fa      	ldrb	r2, [r7, #3]
 80061e6:	6879      	ldr	r1, [r7, #4]
 80061e8:	4613      	mov	r3, r2
 80061ea:	011b      	lsls	r3, r3, #4
 80061ec:	1a9b      	subs	r3, r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	440b      	add	r3, r1
 80061f2:	3326      	adds	r3, #38	@ 0x26
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00a      	beq.n	8006210 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80061fa:	78fa      	ldrb	r2, [r7, #3]
 80061fc:	6879      	ldr	r1, [r7, #4]
 80061fe:	4613      	mov	r3, r2
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	1a9b      	subs	r3, r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	440b      	add	r3, r1
 8006208:	3326      	adds	r3, #38	@ 0x26
 800620a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800620c:	2b02      	cmp	r3, #2
 800620e:	d159      	bne.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006210:	78fb      	ldrb	r3, [r7, #3]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	4413      	add	r3, r2
 8006218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006226:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800622e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006230:	78fb      	ldrb	r3, [r7, #3]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	4413      	add	r3, r2
 8006238:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800623c:	461a      	mov	r2, r3
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6013      	str	r3, [r2, #0]
 8006242:	e03f      	b.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8006244:	78fa      	ldrb	r2, [r7, #3]
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	4613      	mov	r3, r2
 800624a:	011b      	lsls	r3, r3, #4
 800624c:	1a9b      	subs	r3, r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	440b      	add	r3, r1
 8006252:	334d      	adds	r3, #77	@ 0x4d
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	2b08      	cmp	r3, #8
 8006258:	d126      	bne.n	80062a8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800625a:	78fa      	ldrb	r2, [r7, #3]
 800625c:	6879      	ldr	r1, [r7, #4]
 800625e:	4613      	mov	r3, r2
 8006260:	011b      	lsls	r3, r3, #4
 8006262:	1a9b      	subs	r3, r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	440b      	add	r3, r1
 8006268:	334d      	adds	r3, #77	@ 0x4d
 800626a:	2202      	movs	r2, #2
 800626c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800626e:	78fa      	ldrb	r2, [r7, #3]
 8006270:	6879      	ldr	r1, [r7, #4]
 8006272:	4613      	mov	r3, r2
 8006274:	011b      	lsls	r3, r3, #4
 8006276:	1a9b      	subs	r3, r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	440b      	add	r3, r1
 800627c:	3344      	adds	r3, #68	@ 0x44
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	1c59      	adds	r1, r3, #1
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	4613      	mov	r3, r2
 8006286:	011b      	lsls	r3, r3, #4
 8006288:	1a9b      	subs	r3, r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4403      	add	r3, r0
 800628e:	3344      	adds	r3, #68	@ 0x44
 8006290:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8006292:	78fa      	ldrb	r2, [r7, #3]
 8006294:	6879      	ldr	r1, [r7, #4]
 8006296:	4613      	mov	r3, r2
 8006298:	011b      	lsls	r3, r3, #4
 800629a:	1a9b      	subs	r3, r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	440b      	add	r3, r1
 80062a0:	334c      	adds	r3, #76	@ 0x4c
 80062a2:	2204      	movs	r2, #4
 80062a4:	701a      	strb	r2, [r3, #0]
 80062a6:	e00d      	b.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80062a8:	78fa      	ldrb	r2, [r7, #3]
 80062aa:	6879      	ldr	r1, [r7, #4]
 80062ac:	4613      	mov	r3, r2
 80062ae:	011b      	lsls	r3, r3, #4
 80062b0:	1a9b      	subs	r3, r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	440b      	add	r3, r1
 80062b6:	334d      	adds	r3, #77	@ 0x4d
 80062b8:	781b      	ldrb	r3, [r3, #0]
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	f000 8100 	beq.w	80064c0 <HCD_HC_IN_IRQHandler+0xcca>
 80062c0:	e000      	b.n	80062c4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80062c2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80062c4:	78fa      	ldrb	r2, [r7, #3]
 80062c6:	6879      	ldr	r1, [r7, #4]
 80062c8:	4613      	mov	r3, r2
 80062ca:	011b      	lsls	r3, r3, #4
 80062cc:	1a9b      	subs	r3, r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	440b      	add	r3, r1
 80062d2:	334c      	adds	r3, #76	@ 0x4c
 80062d4:	781a      	ldrb	r2, [r3, #0]
 80062d6:	78fb      	ldrb	r3, [r7, #3]
 80062d8:	4619      	mov	r1, r3
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f00d fe4e 	bl	8013f7c <HAL_HCD_HC_NotifyURBChange_Callback>
 80062e0:	e0ef      	b.n	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	78fa      	ldrb	r2, [r7, #3]
 80062e8:	4611      	mov	r1, r2
 80062ea:	4618      	mov	r0, r3
 80062ec:	f007 fdcf 	bl	800de8e <USB_ReadChInterrupts>
 80062f0:	4603      	mov	r3, r0
 80062f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f6:	2b40      	cmp	r3, #64	@ 0x40
 80062f8:	d12f      	bne.n	800635a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80062fa:	78fb      	ldrb	r3, [r7, #3]
 80062fc:	015a      	lsls	r2, r3, #5
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	4413      	add	r3, r2
 8006302:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006306:	461a      	mov	r2, r3
 8006308:	2340      	movs	r3, #64	@ 0x40
 800630a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800630c:	78fa      	ldrb	r2, [r7, #3]
 800630e:	6879      	ldr	r1, [r7, #4]
 8006310:	4613      	mov	r3, r2
 8006312:	011b      	lsls	r3, r3, #4
 8006314:	1a9b      	subs	r3, r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	440b      	add	r3, r1
 800631a:	334d      	adds	r3, #77	@ 0x4d
 800631c:	2205      	movs	r2, #5
 800631e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8006320:	78fa      	ldrb	r2, [r7, #3]
 8006322:	6879      	ldr	r1, [r7, #4]
 8006324:	4613      	mov	r3, r2
 8006326:	011b      	lsls	r3, r3, #4
 8006328:	1a9b      	subs	r3, r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	440b      	add	r3, r1
 800632e:	331a      	adds	r3, #26
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d109      	bne.n	800634a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006336:	78fa      	ldrb	r2, [r7, #3]
 8006338:	6879      	ldr	r1, [r7, #4]
 800633a:	4613      	mov	r3, r2
 800633c:	011b      	lsls	r3, r3, #4
 800633e:	1a9b      	subs	r3, r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	440b      	add	r3, r1
 8006344:	3344      	adds	r3, #68	@ 0x44
 8006346:	2200      	movs	r2, #0
 8006348:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	78fa      	ldrb	r2, [r7, #3]
 8006350:	4611      	mov	r1, r2
 8006352:	4618      	mov	r0, r3
 8006354:	f008 fb39 	bl	800e9ca <USB_HC_Halt>
 8006358:	e0b3      	b.n	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	78fa      	ldrb	r2, [r7, #3]
 8006360:	4611      	mov	r1, r2
 8006362:	4618      	mov	r0, r3
 8006364:	f007 fd93 	bl	800de8e <USB_ReadChInterrupts>
 8006368:	4603      	mov	r3, r0
 800636a:	f003 0310 	and.w	r3, r3, #16
 800636e:	2b10      	cmp	r3, #16
 8006370:	f040 80a7 	bne.w	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006374:	78fa      	ldrb	r2, [r7, #3]
 8006376:	6879      	ldr	r1, [r7, #4]
 8006378:	4613      	mov	r3, r2
 800637a:	011b      	lsls	r3, r3, #4
 800637c:	1a9b      	subs	r3, r3, r2
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	440b      	add	r3, r1
 8006382:	3326      	adds	r3, #38	@ 0x26
 8006384:	781b      	ldrb	r3, [r3, #0]
 8006386:	2b03      	cmp	r3, #3
 8006388:	d11b      	bne.n	80063c2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800638a:	78fa      	ldrb	r2, [r7, #3]
 800638c:	6879      	ldr	r1, [r7, #4]
 800638e:	4613      	mov	r3, r2
 8006390:	011b      	lsls	r3, r3, #4
 8006392:	1a9b      	subs	r3, r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	440b      	add	r3, r1
 8006398:	3344      	adds	r3, #68	@ 0x44
 800639a:	2200      	movs	r2, #0
 800639c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800639e:	78fa      	ldrb	r2, [r7, #3]
 80063a0:	6879      	ldr	r1, [r7, #4]
 80063a2:	4613      	mov	r3, r2
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	1a9b      	subs	r3, r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	440b      	add	r3, r1
 80063ac:	334d      	adds	r3, #77	@ 0x4d
 80063ae:	2204      	movs	r2, #4
 80063b0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	78fa      	ldrb	r2, [r7, #3]
 80063b8:	4611      	mov	r1, r2
 80063ba:	4618      	mov	r0, r3
 80063bc:	f008 fb05 	bl	800e9ca <USB_HC_Halt>
 80063c0:	e03f      	b.n	8006442 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80063c2:	78fa      	ldrb	r2, [r7, #3]
 80063c4:	6879      	ldr	r1, [r7, #4]
 80063c6:	4613      	mov	r3, r2
 80063c8:	011b      	lsls	r3, r3, #4
 80063ca:	1a9b      	subs	r3, r3, r2
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	440b      	add	r3, r1
 80063d0:	3326      	adds	r3, #38	@ 0x26
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00a      	beq.n	80063ee <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80063d8:	78fa      	ldrb	r2, [r7, #3]
 80063da:	6879      	ldr	r1, [r7, #4]
 80063dc:	4613      	mov	r3, r2
 80063de:	011b      	lsls	r3, r3, #4
 80063e0:	1a9b      	subs	r3, r3, r2
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	440b      	add	r3, r1
 80063e6:	3326      	adds	r3, #38	@ 0x26
 80063e8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d129      	bne.n	8006442 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80063ee:	78fa      	ldrb	r2, [r7, #3]
 80063f0:	6879      	ldr	r1, [r7, #4]
 80063f2:	4613      	mov	r3, r2
 80063f4:	011b      	lsls	r3, r3, #4
 80063f6:	1a9b      	subs	r3, r3, r2
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	440b      	add	r3, r1
 80063fc:	3344      	adds	r3, #68	@ 0x44
 80063fe:	2200      	movs	r2, #0
 8006400:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	799b      	ldrb	r3, [r3, #6]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00a      	beq.n	8006420 <HCD_HC_IN_IRQHandler+0xc2a>
 800640a:	78fa      	ldrb	r2, [r7, #3]
 800640c:	6879      	ldr	r1, [r7, #4]
 800640e:	4613      	mov	r3, r2
 8006410:	011b      	lsls	r3, r3, #4
 8006412:	1a9b      	subs	r3, r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	440b      	add	r3, r1
 8006418:	331b      	adds	r3, #27
 800641a:	781b      	ldrb	r3, [r3, #0]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d110      	bne.n	8006442 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8006420:	78fa      	ldrb	r2, [r7, #3]
 8006422:	6879      	ldr	r1, [r7, #4]
 8006424:	4613      	mov	r3, r2
 8006426:	011b      	lsls	r3, r3, #4
 8006428:	1a9b      	subs	r3, r3, r2
 800642a:	009b      	lsls	r3, r3, #2
 800642c:	440b      	add	r3, r1
 800642e:	334d      	adds	r3, #77	@ 0x4d
 8006430:	2204      	movs	r2, #4
 8006432:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	78fa      	ldrb	r2, [r7, #3]
 800643a:	4611      	mov	r1, r2
 800643c:	4618      	mov	r0, r3
 800643e:	f008 fac4 	bl	800e9ca <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8006442:	78fa      	ldrb	r2, [r7, #3]
 8006444:	6879      	ldr	r1, [r7, #4]
 8006446:	4613      	mov	r3, r2
 8006448:	011b      	lsls	r3, r3, #4
 800644a:	1a9b      	subs	r3, r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	440b      	add	r3, r1
 8006450:	331b      	adds	r3, #27
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	2b01      	cmp	r3, #1
 8006456:	d129      	bne.n	80064ac <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006458:	78fa      	ldrb	r2, [r7, #3]
 800645a:	6879      	ldr	r1, [r7, #4]
 800645c:	4613      	mov	r3, r2
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	1a9b      	subs	r3, r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	331b      	adds	r3, #27
 8006468:	2200      	movs	r2, #0
 800646a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800646c:	78fb      	ldrb	r3, [r7, #3]
 800646e:	015a      	lsls	r2, r3, #5
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	4413      	add	r3, r2
 8006474:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	78fa      	ldrb	r2, [r7, #3]
 800647c:	0151      	lsls	r1, r2, #5
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	440a      	add	r2, r1
 8006482:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800648a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800648c:	78fb      	ldrb	r3, [r7, #3]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4413      	add	r3, r2
 8006494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	78fa      	ldrb	r2, [r7, #3]
 800649c:	0151      	lsls	r1, r2, #5
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	440a      	add	r2, r1
 80064a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064a6:	f043 0320 	orr.w	r3, r3, #32
 80064aa:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80064ac:	78fb      	ldrb	r3, [r7, #3]
 80064ae:	015a      	lsls	r2, r3, #5
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	4413      	add	r3, r2
 80064b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064b8:	461a      	mov	r2, r3
 80064ba:	2310      	movs	r3, #16
 80064bc:	6093      	str	r3, [r2, #8]
 80064be:	e000      	b.n	80064c2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80064c0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80064c2:	3718      	adds	r7, #24
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b086      	sub	sp, #24
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	460b      	mov	r3, r1
 80064d2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	78fa      	ldrb	r2, [r7, #3]
 80064e4:	4611      	mov	r1, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	f007 fcd1 	bl	800de8e <USB_ReadChInterrupts>
 80064ec:	4603      	mov	r3, r0
 80064ee:	f003 0304 	and.w	r3, r3, #4
 80064f2:	2b04      	cmp	r3, #4
 80064f4:	d11b      	bne.n	800652e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80064f6:	78fb      	ldrb	r3, [r7, #3]
 80064f8:	015a      	lsls	r2, r3, #5
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006502:	461a      	mov	r2, r3
 8006504:	2304      	movs	r3, #4
 8006506:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006508:	78fa      	ldrb	r2, [r7, #3]
 800650a:	6879      	ldr	r1, [r7, #4]
 800650c:	4613      	mov	r3, r2
 800650e:	011b      	lsls	r3, r3, #4
 8006510:	1a9b      	subs	r3, r3, r2
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	440b      	add	r3, r1
 8006516:	334d      	adds	r3, #77	@ 0x4d
 8006518:	2207      	movs	r2, #7
 800651a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	78fa      	ldrb	r2, [r7, #3]
 8006522:	4611      	mov	r1, r2
 8006524:	4618      	mov	r0, r3
 8006526:	f008 fa50 	bl	800e9ca <USB_HC_Halt>
 800652a:	f000 bc89 	b.w	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	78fa      	ldrb	r2, [r7, #3]
 8006534:	4611      	mov	r1, r2
 8006536:	4618      	mov	r0, r3
 8006538:	f007 fca9 	bl	800de8e <USB_ReadChInterrupts>
 800653c:	4603      	mov	r3, r0
 800653e:	f003 0320 	and.w	r3, r3, #32
 8006542:	2b20      	cmp	r3, #32
 8006544:	f040 8082 	bne.w	800664c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006548:	78fb      	ldrb	r3, [r7, #3]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	4413      	add	r3, r2
 8006550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006554:	461a      	mov	r2, r3
 8006556:	2320      	movs	r3, #32
 8006558:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800655a:	78fa      	ldrb	r2, [r7, #3]
 800655c:	6879      	ldr	r1, [r7, #4]
 800655e:	4613      	mov	r3, r2
 8006560:	011b      	lsls	r3, r3, #4
 8006562:	1a9b      	subs	r3, r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	440b      	add	r3, r1
 8006568:	3319      	adds	r3, #25
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d124      	bne.n	80065ba <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8006570:	78fa      	ldrb	r2, [r7, #3]
 8006572:	6879      	ldr	r1, [r7, #4]
 8006574:	4613      	mov	r3, r2
 8006576:	011b      	lsls	r3, r3, #4
 8006578:	1a9b      	subs	r3, r3, r2
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	440b      	add	r3, r1
 800657e:	3319      	adds	r3, #25
 8006580:	2200      	movs	r2, #0
 8006582:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006584:	78fa      	ldrb	r2, [r7, #3]
 8006586:	6879      	ldr	r1, [r7, #4]
 8006588:	4613      	mov	r3, r2
 800658a:	011b      	lsls	r3, r3, #4
 800658c:	1a9b      	subs	r3, r3, r2
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	440b      	add	r3, r1
 8006592:	334c      	adds	r3, #76	@ 0x4c
 8006594:	2202      	movs	r2, #2
 8006596:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8006598:	78fa      	ldrb	r2, [r7, #3]
 800659a:	6879      	ldr	r1, [r7, #4]
 800659c:	4613      	mov	r3, r2
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	1a9b      	subs	r3, r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	440b      	add	r3, r1
 80065a6:	334d      	adds	r3, #77	@ 0x4d
 80065a8:	2203      	movs	r2, #3
 80065aa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	78fa      	ldrb	r2, [r7, #3]
 80065b2:	4611      	mov	r1, r2
 80065b4:	4618      	mov	r0, r3
 80065b6:	f008 fa08 	bl	800e9ca <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80065ba:	78fa      	ldrb	r2, [r7, #3]
 80065bc:	6879      	ldr	r1, [r7, #4]
 80065be:	4613      	mov	r3, r2
 80065c0:	011b      	lsls	r3, r3, #4
 80065c2:	1a9b      	subs	r3, r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	440b      	add	r3, r1
 80065c8:	331a      	adds	r3, #26
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	f040 8437 	bne.w	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
 80065d2:	78fa      	ldrb	r2, [r7, #3]
 80065d4:	6879      	ldr	r1, [r7, #4]
 80065d6:	4613      	mov	r3, r2
 80065d8:	011b      	lsls	r3, r3, #4
 80065da:	1a9b      	subs	r3, r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	440b      	add	r3, r1
 80065e0:	331b      	adds	r3, #27
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f040 842b 	bne.w	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80065ea:	78fa      	ldrb	r2, [r7, #3]
 80065ec:	6879      	ldr	r1, [r7, #4]
 80065ee:	4613      	mov	r3, r2
 80065f0:	011b      	lsls	r3, r3, #4
 80065f2:	1a9b      	subs	r3, r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	440b      	add	r3, r1
 80065f8:	3326      	adds	r3, #38	@ 0x26
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d009      	beq.n	8006614 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8006600:	78fa      	ldrb	r2, [r7, #3]
 8006602:	6879      	ldr	r1, [r7, #4]
 8006604:	4613      	mov	r3, r2
 8006606:	011b      	lsls	r3, r3, #4
 8006608:	1a9b      	subs	r3, r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	440b      	add	r3, r1
 800660e:	331b      	adds	r3, #27
 8006610:	2201      	movs	r2, #1
 8006612:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8006614:	78fa      	ldrb	r2, [r7, #3]
 8006616:	6879      	ldr	r1, [r7, #4]
 8006618:	4613      	mov	r3, r2
 800661a:	011b      	lsls	r3, r3, #4
 800661c:	1a9b      	subs	r3, r3, r2
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	440b      	add	r3, r1
 8006622:	334d      	adds	r3, #77	@ 0x4d
 8006624:	2203      	movs	r2, #3
 8006626:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	78fa      	ldrb	r2, [r7, #3]
 800662e:	4611      	mov	r1, r2
 8006630:	4618      	mov	r0, r3
 8006632:	f008 f9ca 	bl	800e9ca <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8006636:	78fa      	ldrb	r2, [r7, #3]
 8006638:	6879      	ldr	r1, [r7, #4]
 800663a:	4613      	mov	r3, r2
 800663c:	011b      	lsls	r3, r3, #4
 800663e:	1a9b      	subs	r3, r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	440b      	add	r3, r1
 8006644:	3344      	adds	r3, #68	@ 0x44
 8006646:	2200      	movs	r2, #0
 8006648:	601a      	str	r2, [r3, #0]
 800664a:	e3f9      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	78fa      	ldrb	r2, [r7, #3]
 8006652:	4611      	mov	r1, r2
 8006654:	4618      	mov	r0, r3
 8006656:	f007 fc1a 	bl	800de8e <USB_ReadChInterrupts>
 800665a:	4603      	mov	r3, r0
 800665c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006664:	d111      	bne.n	800668a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006666:	78fb      	ldrb	r3, [r7, #3]
 8006668:	015a      	lsls	r2, r3, #5
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	4413      	add	r3, r2
 800666e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006672:	461a      	mov	r2, r3
 8006674:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006678:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	78fa      	ldrb	r2, [r7, #3]
 8006680:	4611      	mov	r1, r2
 8006682:	4618      	mov	r0, r3
 8006684:	f008 f9a1 	bl	800e9ca <USB_HC_Halt>
 8006688:	e3da      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	78fa      	ldrb	r2, [r7, #3]
 8006690:	4611      	mov	r1, r2
 8006692:	4618      	mov	r0, r3
 8006694:	f007 fbfb 	bl	800de8e <USB_ReadChInterrupts>
 8006698:	4603      	mov	r3, r0
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d168      	bne.n	8006774 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80066a2:	78fa      	ldrb	r2, [r7, #3]
 80066a4:	6879      	ldr	r1, [r7, #4]
 80066a6:	4613      	mov	r3, r2
 80066a8:	011b      	lsls	r3, r3, #4
 80066aa:	1a9b      	subs	r3, r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	440b      	add	r3, r1
 80066b0:	3344      	adds	r3, #68	@ 0x44
 80066b2:	2200      	movs	r2, #0
 80066b4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	78fa      	ldrb	r2, [r7, #3]
 80066bc:	4611      	mov	r1, r2
 80066be:	4618      	mov	r0, r3
 80066c0:	f007 fbe5 	bl	800de8e <USB_ReadChInterrupts>
 80066c4:	4603      	mov	r3, r0
 80066c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066ca:	2b40      	cmp	r3, #64	@ 0x40
 80066cc:	d112      	bne.n	80066f4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80066ce:	78fa      	ldrb	r2, [r7, #3]
 80066d0:	6879      	ldr	r1, [r7, #4]
 80066d2:	4613      	mov	r3, r2
 80066d4:	011b      	lsls	r3, r3, #4
 80066d6:	1a9b      	subs	r3, r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	440b      	add	r3, r1
 80066dc:	3319      	adds	r3, #25
 80066de:	2201      	movs	r2, #1
 80066e0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80066e2:	78fb      	ldrb	r3, [r7, #3]
 80066e4:	015a      	lsls	r2, r3, #5
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	4413      	add	r3, r2
 80066ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066ee:	461a      	mov	r2, r3
 80066f0:	2340      	movs	r3, #64	@ 0x40
 80066f2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80066f4:	78fa      	ldrb	r2, [r7, #3]
 80066f6:	6879      	ldr	r1, [r7, #4]
 80066f8:	4613      	mov	r3, r2
 80066fa:	011b      	lsls	r3, r3, #4
 80066fc:	1a9b      	subs	r3, r3, r2
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	440b      	add	r3, r1
 8006702:	331b      	adds	r3, #27
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d019      	beq.n	800673e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800670a:	78fa      	ldrb	r2, [r7, #3]
 800670c:	6879      	ldr	r1, [r7, #4]
 800670e:	4613      	mov	r3, r2
 8006710:	011b      	lsls	r3, r3, #4
 8006712:	1a9b      	subs	r3, r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	440b      	add	r3, r1
 8006718:	331b      	adds	r3, #27
 800671a:	2200      	movs	r2, #0
 800671c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800671e:	78fb      	ldrb	r3, [r7, #3]
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	4413      	add	r3, r2
 8006726:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	78fa      	ldrb	r2, [r7, #3]
 800672e:	0151      	lsls	r1, r2, #5
 8006730:	693a      	ldr	r2, [r7, #16]
 8006732:	440a      	add	r2, r1
 8006734:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800673c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800673e:	78fb      	ldrb	r3, [r7, #3]
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	4413      	add	r3, r2
 8006746:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800674a:	461a      	mov	r2, r3
 800674c:	2301      	movs	r3, #1
 800674e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8006750:	78fa      	ldrb	r2, [r7, #3]
 8006752:	6879      	ldr	r1, [r7, #4]
 8006754:	4613      	mov	r3, r2
 8006756:	011b      	lsls	r3, r3, #4
 8006758:	1a9b      	subs	r3, r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	440b      	add	r3, r1
 800675e:	334d      	adds	r3, #77	@ 0x4d
 8006760:	2201      	movs	r2, #1
 8006762:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	78fa      	ldrb	r2, [r7, #3]
 800676a:	4611      	mov	r1, r2
 800676c:	4618      	mov	r0, r3
 800676e:	f008 f92c 	bl	800e9ca <USB_HC_Halt>
 8006772:	e365      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	78fa      	ldrb	r2, [r7, #3]
 800677a:	4611      	mov	r1, r2
 800677c:	4618      	mov	r0, r3
 800677e:	f007 fb86 	bl	800de8e <USB_ReadChInterrupts>
 8006782:	4603      	mov	r3, r0
 8006784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006788:	2b40      	cmp	r3, #64	@ 0x40
 800678a:	d139      	bne.n	8006800 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800678c:	78fa      	ldrb	r2, [r7, #3]
 800678e:	6879      	ldr	r1, [r7, #4]
 8006790:	4613      	mov	r3, r2
 8006792:	011b      	lsls	r3, r3, #4
 8006794:	1a9b      	subs	r3, r3, r2
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	440b      	add	r3, r1
 800679a:	334d      	adds	r3, #77	@ 0x4d
 800679c:	2205      	movs	r2, #5
 800679e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80067a0:	78fa      	ldrb	r2, [r7, #3]
 80067a2:	6879      	ldr	r1, [r7, #4]
 80067a4:	4613      	mov	r3, r2
 80067a6:	011b      	lsls	r3, r3, #4
 80067a8:	1a9b      	subs	r3, r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	440b      	add	r3, r1
 80067ae:	331a      	adds	r3, #26
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d109      	bne.n	80067ca <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80067b6:	78fa      	ldrb	r2, [r7, #3]
 80067b8:	6879      	ldr	r1, [r7, #4]
 80067ba:	4613      	mov	r3, r2
 80067bc:	011b      	lsls	r3, r3, #4
 80067be:	1a9b      	subs	r3, r3, r2
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	440b      	add	r3, r1
 80067c4:	3319      	adds	r3, #25
 80067c6:	2201      	movs	r2, #1
 80067c8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80067ca:	78fa      	ldrb	r2, [r7, #3]
 80067cc:	6879      	ldr	r1, [r7, #4]
 80067ce:	4613      	mov	r3, r2
 80067d0:	011b      	lsls	r3, r3, #4
 80067d2:	1a9b      	subs	r3, r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	440b      	add	r3, r1
 80067d8:	3344      	adds	r3, #68	@ 0x44
 80067da:	2200      	movs	r2, #0
 80067dc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	78fa      	ldrb	r2, [r7, #3]
 80067e4:	4611      	mov	r1, r2
 80067e6:	4618      	mov	r0, r3
 80067e8:	f008 f8ef 	bl	800e9ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80067ec:	78fb      	ldrb	r3, [r7, #3]
 80067ee:	015a      	lsls	r2, r3, #5
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	4413      	add	r3, r2
 80067f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067f8:	461a      	mov	r2, r3
 80067fa:	2340      	movs	r3, #64	@ 0x40
 80067fc:	6093      	str	r3, [r2, #8]
 80067fe:	e31f      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	78fa      	ldrb	r2, [r7, #3]
 8006806:	4611      	mov	r1, r2
 8006808:	4618      	mov	r0, r3
 800680a:	f007 fb40 	bl	800de8e <USB_ReadChInterrupts>
 800680e:	4603      	mov	r3, r0
 8006810:	f003 0308 	and.w	r3, r3, #8
 8006814:	2b08      	cmp	r3, #8
 8006816:	d11a      	bne.n	800684e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006818:	78fb      	ldrb	r3, [r7, #3]
 800681a:	015a      	lsls	r2, r3, #5
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	4413      	add	r3, r2
 8006820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006824:	461a      	mov	r2, r3
 8006826:	2308      	movs	r3, #8
 8006828:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800682a:	78fa      	ldrb	r2, [r7, #3]
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	011b      	lsls	r3, r3, #4
 8006832:	1a9b      	subs	r3, r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	440b      	add	r3, r1
 8006838:	334d      	adds	r3, #77	@ 0x4d
 800683a:	2206      	movs	r2, #6
 800683c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	78fa      	ldrb	r2, [r7, #3]
 8006844:	4611      	mov	r1, r2
 8006846:	4618      	mov	r0, r3
 8006848:	f008 f8bf 	bl	800e9ca <USB_HC_Halt>
 800684c:	e2f8      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	78fa      	ldrb	r2, [r7, #3]
 8006854:	4611      	mov	r1, r2
 8006856:	4618      	mov	r0, r3
 8006858:	f007 fb19 	bl	800de8e <USB_ReadChInterrupts>
 800685c:	4603      	mov	r3, r0
 800685e:	f003 0310 	and.w	r3, r3, #16
 8006862:	2b10      	cmp	r3, #16
 8006864:	d144      	bne.n	80068f0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8006866:	78fa      	ldrb	r2, [r7, #3]
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	4613      	mov	r3, r2
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	1a9b      	subs	r3, r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	440b      	add	r3, r1
 8006874:	3344      	adds	r3, #68	@ 0x44
 8006876:	2200      	movs	r2, #0
 8006878:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800687a:	78fa      	ldrb	r2, [r7, #3]
 800687c:	6879      	ldr	r1, [r7, #4]
 800687e:	4613      	mov	r3, r2
 8006880:	011b      	lsls	r3, r3, #4
 8006882:	1a9b      	subs	r3, r3, r2
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	440b      	add	r3, r1
 8006888:	334d      	adds	r3, #77	@ 0x4d
 800688a:	2204      	movs	r2, #4
 800688c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800688e:	78fa      	ldrb	r2, [r7, #3]
 8006890:	6879      	ldr	r1, [r7, #4]
 8006892:	4613      	mov	r3, r2
 8006894:	011b      	lsls	r3, r3, #4
 8006896:	1a9b      	subs	r3, r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	440b      	add	r3, r1
 800689c:	3319      	adds	r3, #25
 800689e:	781b      	ldrb	r3, [r3, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d114      	bne.n	80068ce <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80068a4:	78fa      	ldrb	r2, [r7, #3]
 80068a6:	6879      	ldr	r1, [r7, #4]
 80068a8:	4613      	mov	r3, r2
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	1a9b      	subs	r3, r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	440b      	add	r3, r1
 80068b2:	3318      	adds	r3, #24
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d109      	bne.n	80068ce <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80068ba:	78fa      	ldrb	r2, [r7, #3]
 80068bc:	6879      	ldr	r1, [r7, #4]
 80068be:	4613      	mov	r3, r2
 80068c0:	011b      	lsls	r3, r3, #4
 80068c2:	1a9b      	subs	r3, r3, r2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	440b      	add	r3, r1
 80068c8:	3319      	adds	r3, #25
 80068ca:	2201      	movs	r2, #1
 80068cc:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	78fa      	ldrb	r2, [r7, #3]
 80068d4:	4611      	mov	r1, r2
 80068d6:	4618      	mov	r0, r3
 80068d8:	f008 f877 	bl	800e9ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80068dc:	78fb      	ldrb	r3, [r7, #3]
 80068de:	015a      	lsls	r2, r3, #5
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	4413      	add	r3, r2
 80068e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068e8:	461a      	mov	r2, r3
 80068ea:	2310      	movs	r3, #16
 80068ec:	6093      	str	r3, [r2, #8]
 80068ee:	e2a7      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	78fa      	ldrb	r2, [r7, #3]
 80068f6:	4611      	mov	r1, r2
 80068f8:	4618      	mov	r0, r3
 80068fa:	f007 fac8 	bl	800de8e <USB_ReadChInterrupts>
 80068fe:	4603      	mov	r3, r0
 8006900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006904:	2b80      	cmp	r3, #128	@ 0x80
 8006906:	f040 8083 	bne.w	8006a10 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	799b      	ldrb	r3, [r3, #6]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d111      	bne.n	8006936 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8006912:	78fa      	ldrb	r2, [r7, #3]
 8006914:	6879      	ldr	r1, [r7, #4]
 8006916:	4613      	mov	r3, r2
 8006918:	011b      	lsls	r3, r3, #4
 800691a:	1a9b      	subs	r3, r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	440b      	add	r3, r1
 8006920:	334d      	adds	r3, #77	@ 0x4d
 8006922:	2207      	movs	r2, #7
 8006924:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	78fa      	ldrb	r2, [r7, #3]
 800692c:	4611      	mov	r1, r2
 800692e:	4618      	mov	r0, r3
 8006930:	f008 f84b 	bl	800e9ca <USB_HC_Halt>
 8006934:	e062      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8006936:	78fa      	ldrb	r2, [r7, #3]
 8006938:	6879      	ldr	r1, [r7, #4]
 800693a:	4613      	mov	r3, r2
 800693c:	011b      	lsls	r3, r3, #4
 800693e:	1a9b      	subs	r3, r3, r2
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	440b      	add	r3, r1
 8006944:	3344      	adds	r3, #68	@ 0x44
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	1c59      	adds	r1, r3, #1
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	4613      	mov	r3, r2
 800694e:	011b      	lsls	r3, r3, #4
 8006950:	1a9b      	subs	r3, r3, r2
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	4403      	add	r3, r0
 8006956:	3344      	adds	r3, #68	@ 0x44
 8006958:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800695a:	78fa      	ldrb	r2, [r7, #3]
 800695c:	6879      	ldr	r1, [r7, #4]
 800695e:	4613      	mov	r3, r2
 8006960:	011b      	lsls	r3, r3, #4
 8006962:	1a9b      	subs	r3, r3, r2
 8006964:	009b      	lsls	r3, r3, #2
 8006966:	440b      	add	r3, r1
 8006968:	3344      	adds	r3, #68	@ 0x44
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b02      	cmp	r3, #2
 800696e:	d922      	bls.n	80069b6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006970:	78fa      	ldrb	r2, [r7, #3]
 8006972:	6879      	ldr	r1, [r7, #4]
 8006974:	4613      	mov	r3, r2
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	1a9b      	subs	r3, r3, r2
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	440b      	add	r3, r1
 800697e:	3344      	adds	r3, #68	@ 0x44
 8006980:	2200      	movs	r2, #0
 8006982:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006984:	78fa      	ldrb	r2, [r7, #3]
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	4613      	mov	r3, r2
 800698a:	011b      	lsls	r3, r3, #4
 800698c:	1a9b      	subs	r3, r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	440b      	add	r3, r1
 8006992:	334c      	adds	r3, #76	@ 0x4c
 8006994:	2204      	movs	r2, #4
 8006996:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006998:	78fa      	ldrb	r2, [r7, #3]
 800699a:	6879      	ldr	r1, [r7, #4]
 800699c:	4613      	mov	r3, r2
 800699e:	011b      	lsls	r3, r3, #4
 80069a0:	1a9b      	subs	r3, r3, r2
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	440b      	add	r3, r1
 80069a6:	334c      	adds	r3, #76	@ 0x4c
 80069a8:	781a      	ldrb	r2, [r3, #0]
 80069aa:	78fb      	ldrb	r3, [r7, #3]
 80069ac:	4619      	mov	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f00d fae4 	bl	8013f7c <HAL_HCD_HC_NotifyURBChange_Callback>
 80069b4:	e022      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80069b6:	78fa      	ldrb	r2, [r7, #3]
 80069b8:	6879      	ldr	r1, [r7, #4]
 80069ba:	4613      	mov	r3, r2
 80069bc:	011b      	lsls	r3, r3, #4
 80069be:	1a9b      	subs	r3, r3, r2
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	440b      	add	r3, r1
 80069c4:	334c      	adds	r3, #76	@ 0x4c
 80069c6:	2202      	movs	r2, #2
 80069c8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80069ca:	78fb      	ldrb	r3, [r7, #3]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80069e0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069e8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80069ea:	78fb      	ldrb	r3, [r7, #3]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069f6:	461a      	mov	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80069fc:	78fb      	ldrb	r3, [r7, #3]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a08:	461a      	mov	r2, r3
 8006a0a:	2380      	movs	r3, #128	@ 0x80
 8006a0c:	6093      	str	r3, [r2, #8]
 8006a0e:	e217      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	78fa      	ldrb	r2, [r7, #3]
 8006a16:	4611      	mov	r1, r2
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f007 fa38 	bl	800de8e <USB_ReadChInterrupts>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a28:	d11b      	bne.n	8006a62 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006a2a:	78fa      	ldrb	r2, [r7, #3]
 8006a2c:	6879      	ldr	r1, [r7, #4]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	011b      	lsls	r3, r3, #4
 8006a32:	1a9b      	subs	r3, r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	440b      	add	r3, r1
 8006a38:	334d      	adds	r3, #77	@ 0x4d
 8006a3a:	2209      	movs	r2, #9
 8006a3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	78fa      	ldrb	r2, [r7, #3]
 8006a44:	4611      	mov	r1, r2
 8006a46:	4618      	mov	r0, r3
 8006a48:	f007 ffbf 	bl	800e9ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006a4c:	78fb      	ldrb	r3, [r7, #3]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a58:	461a      	mov	r2, r3
 8006a5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a5e:	6093      	str	r3, [r2, #8]
 8006a60:	e1ee      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	78fa      	ldrb	r2, [r7, #3]
 8006a68:	4611      	mov	r1, r2
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f007 fa0f 	bl	800de8e <USB_ReadChInterrupts>
 8006a70:	4603      	mov	r3, r0
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	f040 81df 	bne.w	8006e3a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006a7c:	78fb      	ldrb	r3, [r7, #3]
 8006a7e:	015a      	lsls	r2, r3, #5
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a88:	461a      	mov	r2, r3
 8006a8a:	2302      	movs	r3, #2
 8006a8c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006a8e:	78fa      	ldrb	r2, [r7, #3]
 8006a90:	6879      	ldr	r1, [r7, #4]
 8006a92:	4613      	mov	r3, r2
 8006a94:	011b      	lsls	r3, r3, #4
 8006a96:	1a9b      	subs	r3, r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	440b      	add	r3, r1
 8006a9c:	334d      	adds	r3, #77	@ 0x4d
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	f040 8093 	bne.w	8006bcc <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006aa6:	78fa      	ldrb	r2, [r7, #3]
 8006aa8:	6879      	ldr	r1, [r7, #4]
 8006aaa:	4613      	mov	r3, r2
 8006aac:	011b      	lsls	r3, r3, #4
 8006aae:	1a9b      	subs	r3, r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	440b      	add	r3, r1
 8006ab4:	334d      	adds	r3, #77	@ 0x4d
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006aba:	78fa      	ldrb	r2, [r7, #3]
 8006abc:	6879      	ldr	r1, [r7, #4]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	011b      	lsls	r3, r3, #4
 8006ac2:	1a9b      	subs	r3, r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	440b      	add	r3, r1
 8006ac8:	334c      	adds	r3, #76	@ 0x4c
 8006aca:	2201      	movs	r2, #1
 8006acc:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006ace:	78fa      	ldrb	r2, [r7, #3]
 8006ad0:	6879      	ldr	r1, [r7, #4]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	011b      	lsls	r3, r3, #4
 8006ad6:	1a9b      	subs	r3, r3, r2
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	440b      	add	r3, r1
 8006adc:	3326      	adds	r3, #38	@ 0x26
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d00b      	beq.n	8006afc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8006ae4:	78fa      	ldrb	r2, [r7, #3]
 8006ae6:	6879      	ldr	r1, [r7, #4]
 8006ae8:	4613      	mov	r3, r2
 8006aea:	011b      	lsls	r3, r3, #4
 8006aec:	1a9b      	subs	r3, r3, r2
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	440b      	add	r3, r1
 8006af2:	3326      	adds	r3, #38	@ 0x26
 8006af4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006af6:	2b03      	cmp	r3, #3
 8006af8:	f040 8190 	bne.w	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	799b      	ldrb	r3, [r3, #6]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d115      	bne.n	8006b30 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8006b04:	78fa      	ldrb	r2, [r7, #3]
 8006b06:	6879      	ldr	r1, [r7, #4]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	1a9b      	subs	r3, r3, r2
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	440b      	add	r3, r1
 8006b12:	333d      	adds	r3, #61	@ 0x3d
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	78fa      	ldrb	r2, [r7, #3]
 8006b18:	f083 0301 	eor.w	r3, r3, #1
 8006b1c:	b2d8      	uxtb	r0, r3
 8006b1e:	6879      	ldr	r1, [r7, #4]
 8006b20:	4613      	mov	r3, r2
 8006b22:	011b      	lsls	r3, r3, #4
 8006b24:	1a9b      	subs	r3, r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	440b      	add	r3, r1
 8006b2a:	333d      	adds	r3, #61	@ 0x3d
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	799b      	ldrb	r3, [r3, #6]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	f040 8171 	bne.w	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
 8006b3a:	78fa      	ldrb	r2, [r7, #3]
 8006b3c:	6879      	ldr	r1, [r7, #4]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	011b      	lsls	r3, r3, #4
 8006b42:	1a9b      	subs	r3, r3, r2
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	440b      	add	r3, r1
 8006b48:	3334      	adds	r3, #52	@ 0x34
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 8165 	beq.w	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8006b52:	78fa      	ldrb	r2, [r7, #3]
 8006b54:	6879      	ldr	r1, [r7, #4]
 8006b56:	4613      	mov	r3, r2
 8006b58:	011b      	lsls	r3, r3, #4
 8006b5a:	1a9b      	subs	r3, r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	440b      	add	r3, r1
 8006b60:	3334      	adds	r3, #52	@ 0x34
 8006b62:	6819      	ldr	r1, [r3, #0]
 8006b64:	78fa      	ldrb	r2, [r7, #3]
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	4613      	mov	r3, r2
 8006b6a:	011b      	lsls	r3, r3, #4
 8006b6c:	1a9b      	subs	r3, r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4403      	add	r3, r0
 8006b72:	3328      	adds	r3, #40	@ 0x28
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	440b      	add	r3, r1
 8006b78:	1e59      	subs	r1, r3, #1
 8006b7a:	78fa      	ldrb	r2, [r7, #3]
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	4613      	mov	r3, r2
 8006b80:	011b      	lsls	r3, r3, #4
 8006b82:	1a9b      	subs	r3, r3, r2
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	4403      	add	r3, r0
 8006b88:	3328      	adds	r3, #40	@ 0x28
 8006b8a:	881b      	ldrh	r3, [r3, #0]
 8006b8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b90:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	f003 0301 	and.w	r3, r3, #1
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f000 813f 	beq.w	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8006b9e:	78fa      	ldrb	r2, [r7, #3]
 8006ba0:	6879      	ldr	r1, [r7, #4]
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	011b      	lsls	r3, r3, #4
 8006ba6:	1a9b      	subs	r3, r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	440b      	add	r3, r1
 8006bac:	333d      	adds	r3, #61	@ 0x3d
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	78fa      	ldrb	r2, [r7, #3]
 8006bb2:	f083 0301 	eor.w	r3, r3, #1
 8006bb6:	b2d8      	uxtb	r0, r3
 8006bb8:	6879      	ldr	r1, [r7, #4]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	011b      	lsls	r3, r3, #4
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	440b      	add	r3, r1
 8006bc4:	333d      	adds	r3, #61	@ 0x3d
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	701a      	strb	r2, [r3, #0]
 8006bca:	e127      	b.n	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006bcc:	78fa      	ldrb	r2, [r7, #3]
 8006bce:	6879      	ldr	r1, [r7, #4]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	011b      	lsls	r3, r3, #4
 8006bd4:	1a9b      	subs	r3, r3, r2
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	440b      	add	r3, r1
 8006bda:	334d      	adds	r3, #77	@ 0x4d
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	2b03      	cmp	r3, #3
 8006be0:	d120      	bne.n	8006c24 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006be2:	78fa      	ldrb	r2, [r7, #3]
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	4613      	mov	r3, r2
 8006be8:	011b      	lsls	r3, r3, #4
 8006bea:	1a9b      	subs	r3, r3, r2
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	440b      	add	r3, r1
 8006bf0:	334d      	adds	r3, #77	@ 0x4d
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006bf6:	78fa      	ldrb	r2, [r7, #3]
 8006bf8:	6879      	ldr	r1, [r7, #4]
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	011b      	lsls	r3, r3, #4
 8006bfe:	1a9b      	subs	r3, r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	440b      	add	r3, r1
 8006c04:	331b      	adds	r3, #27
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	f040 8107 	bne.w	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006c0e:	78fa      	ldrb	r2, [r7, #3]
 8006c10:	6879      	ldr	r1, [r7, #4]
 8006c12:	4613      	mov	r3, r2
 8006c14:	011b      	lsls	r3, r3, #4
 8006c16:	1a9b      	subs	r3, r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	440b      	add	r3, r1
 8006c1c:	334c      	adds	r3, #76	@ 0x4c
 8006c1e:	2202      	movs	r2, #2
 8006c20:	701a      	strb	r2, [r3, #0]
 8006c22:	e0fb      	b.n	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006c24:	78fa      	ldrb	r2, [r7, #3]
 8006c26:	6879      	ldr	r1, [r7, #4]
 8006c28:	4613      	mov	r3, r2
 8006c2a:	011b      	lsls	r3, r3, #4
 8006c2c:	1a9b      	subs	r3, r3, r2
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	440b      	add	r3, r1
 8006c32:	334d      	adds	r3, #77	@ 0x4d
 8006c34:	781b      	ldrb	r3, [r3, #0]
 8006c36:	2b04      	cmp	r3, #4
 8006c38:	d13a      	bne.n	8006cb0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006c3a:	78fa      	ldrb	r2, [r7, #3]
 8006c3c:	6879      	ldr	r1, [r7, #4]
 8006c3e:	4613      	mov	r3, r2
 8006c40:	011b      	lsls	r3, r3, #4
 8006c42:	1a9b      	subs	r3, r3, r2
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	440b      	add	r3, r1
 8006c48:	334d      	adds	r3, #77	@ 0x4d
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006c4e:	78fa      	ldrb	r2, [r7, #3]
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	4613      	mov	r3, r2
 8006c54:	011b      	lsls	r3, r3, #4
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	334c      	adds	r3, #76	@ 0x4c
 8006c5e:	2202      	movs	r2, #2
 8006c60:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006c62:	78fa      	ldrb	r2, [r7, #3]
 8006c64:	6879      	ldr	r1, [r7, #4]
 8006c66:	4613      	mov	r3, r2
 8006c68:	011b      	lsls	r3, r3, #4
 8006c6a:	1a9b      	subs	r3, r3, r2
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	440b      	add	r3, r1
 8006c70:	331b      	adds	r3, #27
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	f040 80d1 	bne.w	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8006c7a:	78fa      	ldrb	r2, [r7, #3]
 8006c7c:	6879      	ldr	r1, [r7, #4]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	011b      	lsls	r3, r3, #4
 8006c82:	1a9b      	subs	r3, r3, r2
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	440b      	add	r3, r1
 8006c88:	331b      	adds	r3, #27
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006c8e:	78fb      	ldrb	r3, [r7, #3]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	78fa      	ldrb	r2, [r7, #3]
 8006c9e:	0151      	lsls	r1, r2, #5
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	440a      	add	r2, r1
 8006ca4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ca8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cac:	6053      	str	r3, [r2, #4]
 8006cae:	e0b5      	b.n	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006cb0:	78fa      	ldrb	r2, [r7, #3]
 8006cb2:	6879      	ldr	r1, [r7, #4]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	011b      	lsls	r3, r3, #4
 8006cb8:	1a9b      	subs	r3, r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	440b      	add	r3, r1
 8006cbe:	334d      	adds	r3, #77	@ 0x4d
 8006cc0:	781b      	ldrb	r3, [r3, #0]
 8006cc2:	2b05      	cmp	r3, #5
 8006cc4:	d114      	bne.n	8006cf0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006cc6:	78fa      	ldrb	r2, [r7, #3]
 8006cc8:	6879      	ldr	r1, [r7, #4]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	011b      	lsls	r3, r3, #4
 8006cce:	1a9b      	subs	r3, r3, r2
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	440b      	add	r3, r1
 8006cd4:	334d      	adds	r3, #77	@ 0x4d
 8006cd6:	2202      	movs	r2, #2
 8006cd8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006cda:	78fa      	ldrb	r2, [r7, #3]
 8006cdc:	6879      	ldr	r1, [r7, #4]
 8006cde:	4613      	mov	r3, r2
 8006ce0:	011b      	lsls	r3, r3, #4
 8006ce2:	1a9b      	subs	r3, r3, r2
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	440b      	add	r3, r1
 8006ce8:	334c      	adds	r3, #76	@ 0x4c
 8006cea:	2202      	movs	r2, #2
 8006cec:	701a      	strb	r2, [r3, #0]
 8006cee:	e095      	b.n	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006cf0:	78fa      	ldrb	r2, [r7, #3]
 8006cf2:	6879      	ldr	r1, [r7, #4]
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	011b      	lsls	r3, r3, #4
 8006cf8:	1a9b      	subs	r3, r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	440b      	add	r3, r1
 8006cfe:	334d      	adds	r3, #77	@ 0x4d
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	2b06      	cmp	r3, #6
 8006d04:	d114      	bne.n	8006d30 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006d06:	78fa      	ldrb	r2, [r7, #3]
 8006d08:	6879      	ldr	r1, [r7, #4]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	011b      	lsls	r3, r3, #4
 8006d0e:	1a9b      	subs	r3, r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	440b      	add	r3, r1
 8006d14:	334d      	adds	r3, #77	@ 0x4d
 8006d16:	2202      	movs	r2, #2
 8006d18:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006d1a:	78fa      	ldrb	r2, [r7, #3]
 8006d1c:	6879      	ldr	r1, [r7, #4]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	011b      	lsls	r3, r3, #4
 8006d22:	1a9b      	subs	r3, r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	440b      	add	r3, r1
 8006d28:	334c      	adds	r3, #76	@ 0x4c
 8006d2a:	2205      	movs	r2, #5
 8006d2c:	701a      	strb	r2, [r3, #0]
 8006d2e:	e075      	b.n	8006e1c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006d30:	78fa      	ldrb	r2, [r7, #3]
 8006d32:	6879      	ldr	r1, [r7, #4]
 8006d34:	4613      	mov	r3, r2
 8006d36:	011b      	lsls	r3, r3, #4
 8006d38:	1a9b      	subs	r3, r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	440b      	add	r3, r1
 8006d3e:	334d      	adds	r3, #77	@ 0x4d
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	2b07      	cmp	r3, #7
 8006d44:	d00a      	beq.n	8006d5c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006d46:	78fa      	ldrb	r2, [r7, #3]
 8006d48:	6879      	ldr	r1, [r7, #4]
 8006d4a:	4613      	mov	r3, r2
 8006d4c:	011b      	lsls	r3, r3, #4
 8006d4e:	1a9b      	subs	r3, r3, r2
 8006d50:	009b      	lsls	r3, r3, #2
 8006d52:	440b      	add	r3, r1
 8006d54:	334d      	adds	r3, #77	@ 0x4d
 8006d56:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006d58:	2b09      	cmp	r3, #9
 8006d5a:	d170      	bne.n	8006e3e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006d5c:	78fa      	ldrb	r2, [r7, #3]
 8006d5e:	6879      	ldr	r1, [r7, #4]
 8006d60:	4613      	mov	r3, r2
 8006d62:	011b      	lsls	r3, r3, #4
 8006d64:	1a9b      	subs	r3, r3, r2
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	440b      	add	r3, r1
 8006d6a:	334d      	adds	r3, #77	@ 0x4d
 8006d6c:	2202      	movs	r2, #2
 8006d6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006d70:	78fa      	ldrb	r2, [r7, #3]
 8006d72:	6879      	ldr	r1, [r7, #4]
 8006d74:	4613      	mov	r3, r2
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	1a9b      	subs	r3, r3, r2
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	440b      	add	r3, r1
 8006d7e:	3344      	adds	r3, #68	@ 0x44
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	1c59      	adds	r1, r3, #1
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	4613      	mov	r3, r2
 8006d88:	011b      	lsls	r3, r3, #4
 8006d8a:	1a9b      	subs	r3, r3, r2
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	4403      	add	r3, r0
 8006d90:	3344      	adds	r3, #68	@ 0x44
 8006d92:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006d94:	78fa      	ldrb	r2, [r7, #3]
 8006d96:	6879      	ldr	r1, [r7, #4]
 8006d98:	4613      	mov	r3, r2
 8006d9a:	011b      	lsls	r3, r3, #4
 8006d9c:	1a9b      	subs	r3, r3, r2
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	440b      	add	r3, r1
 8006da2:	3344      	adds	r3, #68	@ 0x44
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d914      	bls.n	8006dd4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006daa:	78fa      	ldrb	r2, [r7, #3]
 8006dac:	6879      	ldr	r1, [r7, #4]
 8006dae:	4613      	mov	r3, r2
 8006db0:	011b      	lsls	r3, r3, #4
 8006db2:	1a9b      	subs	r3, r3, r2
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	440b      	add	r3, r1
 8006db8:	3344      	adds	r3, #68	@ 0x44
 8006dba:	2200      	movs	r2, #0
 8006dbc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006dbe:	78fa      	ldrb	r2, [r7, #3]
 8006dc0:	6879      	ldr	r1, [r7, #4]
 8006dc2:	4613      	mov	r3, r2
 8006dc4:	011b      	lsls	r3, r3, #4
 8006dc6:	1a9b      	subs	r3, r3, r2
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	440b      	add	r3, r1
 8006dcc:	334c      	adds	r3, #76	@ 0x4c
 8006dce:	2204      	movs	r2, #4
 8006dd0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006dd2:	e022      	b.n	8006e1a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006dd4:	78fa      	ldrb	r2, [r7, #3]
 8006dd6:	6879      	ldr	r1, [r7, #4]
 8006dd8:	4613      	mov	r3, r2
 8006dda:	011b      	lsls	r3, r3, #4
 8006ddc:	1a9b      	subs	r3, r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	440b      	add	r3, r1
 8006de2:	334c      	adds	r3, #76	@ 0x4c
 8006de4:	2202      	movs	r2, #2
 8006de6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006de8:	78fb      	ldrb	r3, [r7, #3]
 8006dea:	015a      	lsls	r2, r3, #5
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006dfe:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006e06:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006e08:	78fb      	ldrb	r3, [r7, #3]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e14:	461a      	mov	r2, r3
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006e1a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006e1c:	78fa      	ldrb	r2, [r7, #3]
 8006e1e:	6879      	ldr	r1, [r7, #4]
 8006e20:	4613      	mov	r3, r2
 8006e22:	011b      	lsls	r3, r3, #4
 8006e24:	1a9b      	subs	r3, r3, r2
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	440b      	add	r3, r1
 8006e2a:	334c      	adds	r3, #76	@ 0x4c
 8006e2c:	781a      	ldrb	r2, [r3, #0]
 8006e2e:	78fb      	ldrb	r3, [r7, #3]
 8006e30:	4619      	mov	r1, r3
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f00d f8a2 	bl	8013f7c <HAL_HCD_HC_NotifyURBChange_Callback>
 8006e38:	e002      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8006e3a:	bf00      	nop
 8006e3c:	e000      	b.n	8006e40 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8006e3e:	bf00      	nop
  }
}
 8006e40:	3718      	adds	r7, #24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}

08006e46 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b08a      	sub	sp, #40	@ 0x28
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	f003 030f 	and.w	r3, r3, #15
 8006e66:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	0c5b      	lsrs	r3, r3, #17
 8006e6c:	f003 030f 	and.w	r3, r3, #15
 8006e70:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	091b      	lsrs	r3, r3, #4
 8006e76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e7a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2b02      	cmp	r3, #2
 8006e80:	d004      	beq.n	8006e8c <HCD_RXQLVL_IRQHandler+0x46>
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	2b05      	cmp	r3, #5
 8006e86:	f000 80b6 	beq.w	8006ff6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006e8a:	e0b7      	b.n	8006ffc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f000 80b3 	beq.w	8006ffa <HCD_RXQLVL_IRQHandler+0x1b4>
 8006e94:	6879      	ldr	r1, [r7, #4]
 8006e96:	69ba      	ldr	r2, [r7, #24]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	011b      	lsls	r3, r3, #4
 8006e9c:	1a9b      	subs	r3, r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	440b      	add	r3, r1
 8006ea2:	332c      	adds	r3, #44	@ 0x2c
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 80a7 	beq.w	8006ffa <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8006eac:	6879      	ldr	r1, [r7, #4]
 8006eae:	69ba      	ldr	r2, [r7, #24]
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	011b      	lsls	r3, r3, #4
 8006eb4:	1a9b      	subs	r3, r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	440b      	add	r3, r1
 8006eba:	3338      	adds	r3, #56	@ 0x38
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	18d1      	adds	r1, r2, r3
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	69ba      	ldr	r2, [r7, #24]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	011b      	lsls	r3, r3, #4
 8006eca:	1a9b      	subs	r3, r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4403      	add	r3, r0
 8006ed0:	3334      	adds	r3, #52	@ 0x34
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4299      	cmp	r1, r3
 8006ed6:	f200 8083 	bhi.w	8006fe0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6818      	ldr	r0, [r3, #0]
 8006ede:	6879      	ldr	r1, [r7, #4]
 8006ee0:	69ba      	ldr	r2, [r7, #24]
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	1a9b      	subs	r3, r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	440b      	add	r3, r1
 8006eec:	332c      	adds	r3, #44	@ 0x2c
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	b292      	uxth	r2, r2
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	f006 ff5f 	bl	800ddb8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8006efa:	6879      	ldr	r1, [r7, #4]
 8006efc:	69ba      	ldr	r2, [r7, #24]
 8006efe:	4613      	mov	r3, r2
 8006f00:	011b      	lsls	r3, r3, #4
 8006f02:	1a9b      	subs	r3, r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	440b      	add	r3, r1
 8006f08:	332c      	adds	r3, #44	@ 0x2c
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	18d1      	adds	r1, r2, r3
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	4613      	mov	r3, r2
 8006f16:	011b      	lsls	r3, r3, #4
 8006f18:	1a9b      	subs	r3, r3, r2
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4403      	add	r3, r0
 8006f1e:	332c      	adds	r3, #44	@ 0x2c
 8006f20:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8006f22:	6879      	ldr	r1, [r7, #4]
 8006f24:	69ba      	ldr	r2, [r7, #24]
 8006f26:	4613      	mov	r3, r2
 8006f28:	011b      	lsls	r3, r3, #4
 8006f2a:	1a9b      	subs	r3, r3, r2
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	440b      	add	r3, r1
 8006f30:	3338      	adds	r3, #56	@ 0x38
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	18d1      	adds	r1, r2, r3
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	69ba      	ldr	r2, [r7, #24]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	011b      	lsls	r3, r3, #4
 8006f40:	1a9b      	subs	r3, r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4403      	add	r3, r0
 8006f46:	3338      	adds	r3, #56	@ 0x38
 8006f48:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006f4a:	69bb      	ldr	r3, [r7, #24]
 8006f4c:	015a      	lsls	r2, r3, #5
 8006f4e:	6a3b      	ldr	r3, [r7, #32]
 8006f50:	4413      	add	r3, r2
 8006f52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	0cdb      	lsrs	r3, r3, #19
 8006f5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f5e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006f60:	6879      	ldr	r1, [r7, #4]
 8006f62:	69ba      	ldr	r2, [r7, #24]
 8006f64:	4613      	mov	r3, r2
 8006f66:	011b      	lsls	r3, r3, #4
 8006f68:	1a9b      	subs	r3, r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	440b      	add	r3, r1
 8006f6e:	3328      	adds	r3, #40	@ 0x28
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	461a      	mov	r2, r3
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d13f      	bne.n	8006ffa <HCD_RXQLVL_IRQHandler+0x1b4>
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d03c      	beq.n	8006ffa <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	015a      	lsls	r2, r3, #5
 8006f84:	6a3b      	ldr	r3, [r7, #32]
 8006f86:	4413      	add	r3, r2
 8006f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f96:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f9e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	015a      	lsls	r2, r3, #5
 8006fa4:	6a3b      	ldr	r3, [r7, #32]
 8006fa6:	4413      	add	r3, r2
 8006fa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fac:	461a      	mov	r2, r3
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8006fb2:	6879      	ldr	r1, [r7, #4]
 8006fb4:	69ba      	ldr	r2, [r7, #24]
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	011b      	lsls	r3, r3, #4
 8006fba:	1a9b      	subs	r3, r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	440b      	add	r3, r1
 8006fc0:	333c      	adds	r3, #60	@ 0x3c
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	f083 0301 	eor.w	r3, r3, #1
 8006fc8:	b2d8      	uxtb	r0, r3
 8006fca:	6879      	ldr	r1, [r7, #4]
 8006fcc:	69ba      	ldr	r2, [r7, #24]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	011b      	lsls	r3, r3, #4
 8006fd2:	1a9b      	subs	r3, r3, r2
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	440b      	add	r3, r1
 8006fd8:	333c      	adds	r3, #60	@ 0x3c
 8006fda:	4602      	mov	r2, r0
 8006fdc:	701a      	strb	r2, [r3, #0]
      break;
 8006fde:	e00c      	b.n	8006ffa <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8006fe0:	6879      	ldr	r1, [r7, #4]
 8006fe2:	69ba      	ldr	r2, [r7, #24]
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	011b      	lsls	r3, r3, #4
 8006fe8:	1a9b      	subs	r3, r3, r2
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	440b      	add	r3, r1
 8006fee:	334c      	adds	r3, #76	@ 0x4c
 8006ff0:	2204      	movs	r2, #4
 8006ff2:	701a      	strb	r2, [r3, #0]
      break;
 8006ff4:	e001      	b.n	8006ffa <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8006ff6:	bf00      	nop
 8006ff8:	e000      	b.n	8006ffc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8006ffa:	bf00      	nop
  }
}
 8006ffc:	bf00      	nop
 8006ffe:	3728      	adds	r7, #40	@ 0x28
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b086      	sub	sp, #24
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007030:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f003 0302 	and.w	r3, r3, #2
 8007038:	2b02      	cmp	r3, #2
 800703a:	d10b      	bne.n	8007054 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f003 0301 	and.w	r3, r3, #1
 8007042:	2b01      	cmp	r3, #1
 8007044:	d102      	bne.n	800704c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f00c ff7c 	bl	8013f44 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f043 0302 	orr.w	r3, r3, #2
 8007052:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f003 0308 	and.w	r3, r3, #8
 800705a:	2b08      	cmp	r3, #8
 800705c:	d132      	bne.n	80070c4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f043 0308 	orr.w	r3, r3, #8
 8007064:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f003 0304 	and.w	r3, r3, #4
 800706c:	2b04      	cmp	r3, #4
 800706e:	d126      	bne.n	80070be <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	7a5b      	ldrb	r3, [r3, #9]
 8007074:	2b02      	cmp	r3, #2
 8007076:	d113      	bne.n	80070a0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800707e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007082:	d106      	bne.n	8007092 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	2102      	movs	r1, #2
 800708a:	4618      	mov	r0, r3
 800708c:	f007 f81e 	bl	800e0cc <USB_InitFSLSPClkSel>
 8007090:	e011      	b.n	80070b6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2101      	movs	r1, #1
 8007098:	4618      	mov	r0, r3
 800709a:	f007 f817 	bl	800e0cc <USB_InitFSLSPClkSel>
 800709e:	e00a      	b.n	80070b6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	79db      	ldrb	r3, [r3, #7]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d106      	bne.n	80070b6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070ae:	461a      	mov	r2, r3
 80070b0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80070b4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f00c ff72 	bl	8013fa0 <HAL_HCD_PortEnabled_Callback>
 80070bc:	e002      	b.n	80070c4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f00c ff7c 	bl	8013fbc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f003 0320 	and.w	r3, r3, #32
 80070ca:	2b20      	cmp	r3, #32
 80070cc:	d103      	bne.n	80070d6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	f043 0320 	orr.w	r3, r3, #32
 80070d4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80070dc:	461a      	mov	r2, r3
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	6013      	str	r3, [r2, #0]
}
 80070e2:	bf00      	nop
 80070e4:	3718      	adds	r7, #24
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
	...

080070ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e08b      	b.n	8007216 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d106      	bne.n	8007118 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f7fa fed0 	bl	8001eb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2224      	movs	r2, #36	@ 0x24
 800711c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f022 0201 	bic.w	r2, r2, #1
 800712e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800713c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689a      	ldr	r2, [r3, #8]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800714c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	2b01      	cmp	r3, #1
 8007154:	d107      	bne.n	8007166 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	689a      	ldr	r2, [r3, #8]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007162:	609a      	str	r2, [r3, #8]
 8007164:	e006      	b.n	8007174 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	689a      	ldr	r2, [r3, #8]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007172:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	2b02      	cmp	r3, #2
 800717a:	d108      	bne.n	800718e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800718a:	605a      	str	r2, [r3, #4]
 800718c:	e007      	b.n	800719e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	685a      	ldr	r2, [r3, #4]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800719c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	6859      	ldr	r1, [r3, #4]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007220 <HAL_I2C_Init+0x134>)
 80071aa:	430b      	orrs	r3, r1
 80071ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68da      	ldr	r2, [r3, #12]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80071bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	691a      	ldr	r2, [r3, #16]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	695b      	ldr	r3, [r3, #20]
 80071c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	69d9      	ldr	r1, [r3, #28]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a1a      	ldr	r2, [r3, #32]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	430a      	orrs	r2, r1
 80071e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f042 0201 	orr.w	r2, r2, #1
 80071f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2220      	movs	r2, #32
 8007202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	02008000 	.word	0x02008000

08007224 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007234:	b2db      	uxtb	r3, r3
 8007236:	2b20      	cmp	r3, #32
 8007238:	d138      	bne.n	80072ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007240:	2b01      	cmp	r3, #1
 8007242:	d101      	bne.n	8007248 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007244:	2302      	movs	r3, #2
 8007246:	e032      	b.n	80072ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2224      	movs	r2, #36	@ 0x24
 8007254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f022 0201 	bic.w	r2, r2, #1
 8007266:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007276:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	6819      	ldr	r1, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	430a      	orrs	r2, r1
 8007286:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f042 0201 	orr.w	r2, r2, #1
 8007296:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2220      	movs	r2, #32
 800729c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80072a8:	2300      	movs	r3, #0
 80072aa:	e000      	b.n	80072ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80072ac:	2302      	movs	r3, #2
  }
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	370c      	adds	r7, #12
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80072ba:	b480      	push	{r7}
 80072bc:	b085      	sub	sp, #20
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	2b20      	cmp	r3, #32
 80072ce:	d139      	bne.n	8007344 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d101      	bne.n	80072de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80072da:	2302      	movs	r3, #2
 80072dc:	e033      	b.n	8007346 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2224      	movs	r2, #36	@ 0x24
 80072ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f022 0201 	bic.w	r2, r2, #1
 80072fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800730c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	021b      	lsls	r3, r3, #8
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	4313      	orrs	r3, r2
 8007316:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f042 0201 	orr.w	r2, r2, #1
 800732e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2220      	movs	r2, #32
 8007334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007340:	2300      	movs	r3, #0
 8007342:	e000      	b.n	8007346 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007344:	2302      	movs	r3, #2
  }
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d101      	bne.n	8007364 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e08f      	b.n	8007484 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b00      	cmp	r3, #0
 800736e:	d106      	bne.n	800737e <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f7fa fe45 	bl	8002008 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2202      	movs	r2, #2
 8007382:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	699a      	ldr	r2, [r3, #24]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8007394:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	6999      	ldr	r1, [r3, #24]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80073aa:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	430a      	orrs	r2, r1
 80073b8:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	695b      	ldr	r3, [r3, #20]
 80073be:	041b      	lsls	r3, r3, #16
 80073c0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6999      	ldr	r1, [r3, #24]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	430a      	orrs	r2, r1
 80073ce:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	69db      	ldr	r3, [r3, #28]
 80073d4:	041b      	lsls	r3, r3, #16
 80073d6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a19      	ldr	r1, [r3, #32]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ea:	041b      	lsls	r3, r3, #16
 80073ec:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	430a      	orrs	r2, r1
 80073fa:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007400:	041b      	lsls	r3, r3, #16
 8007402:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	430a      	orrs	r2, r1
 8007410:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007418:	021b      	lsls	r3, r3, #8
 800741a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8007422:	041b      	lsls	r3, r3, #16
 8007424:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8007434:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800743c:	68ba      	ldr	r2, [r7, #8]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	4313      	orrs	r3, r2
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8007448:	431a      	orrs	r2, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	430a      	orrs	r2, r1
 8007450:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f042 0206 	orr.w	r2, r2, #6
 8007460:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	699a      	ldr	r2, [r3, #24]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f042 0201 	orr.w	r2, r2, #1
 8007470:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074a2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f003 0304 	and.w	r3, r3, #4
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d023      	beq.n	80074f6 <HAL_LTDC_IRQHandler+0x6a>
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	f003 0304 	and.w	r3, r3, #4
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d01e      	beq.n	80074f6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f022 0204 	bic.w	r2, r2, #4
 80074c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2204      	movs	r2, #4
 80074ce:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074d6:	f043 0201 	orr.w	r2, r3, #1
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2204      	movs	r2, #4
 80074e4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 f86f 	bl	80075d4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f003 0302 	and.w	r3, r3, #2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d023      	beq.n	8007548 <HAL_LTDC_IRQHandler+0xbc>
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f003 0302 	and.w	r3, r3, #2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d01e      	beq.n	8007548 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f022 0202 	bic.w	r2, r2, #2
 8007518:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2202      	movs	r2, #2
 8007520:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007528:	f043 0202 	orr.w	r2, r3, #2
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2204      	movs	r2, #4
 8007536:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f846 	bl	80075d4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	2b00      	cmp	r3, #0
 8007550:	d01b      	beq.n	800758a <HAL_LTDC_IRQHandler+0xfe>
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f003 0301 	and.w	r3, r3, #1
 8007558:	2b00      	cmp	r3, #0
 800755a:	d016      	beq.n	800758a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f022 0201 	bic.w	r2, r2, #1
 800756a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2201      	movs	r2, #1
 8007572:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 f82f 	bl	80075e8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f003 0308 	and.w	r3, r3, #8
 8007590:	2b00      	cmp	r3, #0
 8007592:	d01b      	beq.n	80075cc <HAL_LTDC_IRQHandler+0x140>
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	f003 0308 	and.w	r3, r3, #8
 800759a:	2b00      	cmp	r3, #0
 800759c:	d016      	beq.n	80075cc <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f022 0208 	bic.w	r2, r2, #8
 80075ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	2208      	movs	r2, #8
 80075b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2201      	movs	r2, #1
 80075ba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 f818 	bl	80075fc <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80075cc:	bf00      	nop
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr

080075e8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007604:	bf00      	nop
 8007606:	370c      	adds	r7, #12
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr

08007610 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007610:	b5b0      	push	{r4, r5, r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007622:	2b01      	cmp	r3, #1
 8007624:	d101      	bne.n	800762a <HAL_LTDC_ConfigLayer+0x1a>
 8007626:	2302      	movs	r3, #2
 8007628:	e02c      	b.n	8007684 <HAL_LTDC_ConfigLayer+0x74>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2201      	movs	r2, #1
 800762e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2202      	movs	r2, #2
 8007636:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2134      	movs	r1, #52	@ 0x34
 8007640:	fb01 f303 	mul.w	r3, r1, r3
 8007644:	4413      	add	r3, r2
 8007646:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	4614      	mov	r4, r2
 800764e:	461d      	mov	r5, r3
 8007650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007654:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007656:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800765a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800765c:	682b      	ldr	r3, [r5, #0]
 800765e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	68b9      	ldr	r1, [r7, #8]
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f000 f811 	bl	800768c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2201      	movs	r2, #1
 8007670:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3710      	adds	r7, #16
 8007688:	46bd      	mov	sp, r7
 800768a:	bdb0      	pop	{r4, r5, r7, pc}

0800768c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800768c:	b480      	push	{r7}
 800768e:	b089      	sub	sp, #36	@ 0x24
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	685a      	ldr	r2, [r3, #4]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	0c1b      	lsrs	r3, r3, #16
 80076a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076a8:	4413      	add	r3, r2
 80076aa:	041b      	lsls	r3, r3, #16
 80076ac:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	461a      	mov	r2, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	01db      	lsls	r3, r3, #7
 80076b8:	4413      	add	r3, r2
 80076ba:	3384      	adds	r3, #132	@ 0x84
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	68fa      	ldr	r2, [r7, #12]
 80076c0:	6812      	ldr	r2, [r2, #0]
 80076c2:	4611      	mov	r1, r2
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	01d2      	lsls	r2, r2, #7
 80076c8:	440a      	add	r2, r1
 80076ca:	3284      	adds	r2, #132	@ 0x84
 80076cc:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80076d0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	0c1b      	lsrs	r3, r3, #16
 80076de:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80076e2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80076e4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4619      	mov	r1, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	01db      	lsls	r3, r3, #7
 80076f0:	440b      	add	r3, r1
 80076f2:	3384      	adds	r3, #132	@ 0x84
 80076f4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80076fa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	68da      	ldr	r2, [r3, #12]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800770a:	4413      	add	r3, r2
 800770c:	041b      	lsls	r3, r3, #16
 800770e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	461a      	mov	r2, r3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	01db      	lsls	r3, r3, #7
 800771a:	4413      	add	r3, r2
 800771c:	3384      	adds	r3, #132	@ 0x84
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	6812      	ldr	r2, [r2, #0]
 8007724:	4611      	mov	r1, r2
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	01d2      	lsls	r2, r2, #7
 800772a:	440a      	add	r2, r1
 800772c:	3284      	adds	r2, #132	@ 0x84
 800772e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007732:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	689a      	ldr	r2, [r3, #8]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007742:	4413      	add	r3, r2
 8007744:	1c5a      	adds	r2, r3, #1
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4619      	mov	r1, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	01db      	lsls	r3, r3, #7
 8007750:	440b      	add	r3, r1
 8007752:	3384      	adds	r3, #132	@ 0x84
 8007754:	4619      	mov	r1, r3
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	4313      	orrs	r3, r2
 800775a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	461a      	mov	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	01db      	lsls	r3, r3, #7
 8007766:	4413      	add	r3, r2
 8007768:	3384      	adds	r3, #132	@ 0x84
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	6812      	ldr	r2, [r2, #0]
 8007770:	4611      	mov	r1, r2
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	01d2      	lsls	r2, r2, #7
 8007776:	440a      	add	r2, r1
 8007778:	3284      	adds	r2, #132	@ 0x84
 800777a:	f023 0307 	bic.w	r3, r3, #7
 800777e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	461a      	mov	r2, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	01db      	lsls	r3, r3, #7
 800778a:	4413      	add	r3, r2
 800778c:	3384      	adds	r3, #132	@ 0x84
 800778e:	461a      	mov	r2, r3
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800779c:	021b      	lsls	r3, r3, #8
 800779e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80077a6:	041b      	lsls	r3, r3, #16
 80077a8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	699b      	ldr	r3, [r3, #24]
 80077ae:	061b      	lsls	r3, r3, #24
 80077b0:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80077b8:	461a      	mov	r2, r3
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	431a      	orrs	r2, r3
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	431a      	orrs	r2, r3
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4619      	mov	r1, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	01db      	lsls	r3, r3, #7
 80077cc:	440b      	add	r3, r1
 80077ce:	3384      	adds	r3, #132	@ 0x84
 80077d0:	4619      	mov	r1, r3
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	461a      	mov	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	01db      	lsls	r3, r3, #7
 80077e2:	4413      	add	r3, r2
 80077e4:	3384      	adds	r3, #132	@ 0x84
 80077e6:	695b      	ldr	r3, [r3, #20]
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	6812      	ldr	r2, [r2, #0]
 80077ec:	4611      	mov	r1, r2
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	01d2      	lsls	r2, r2, #7
 80077f2:	440a      	add	r2, r1
 80077f4:	3284      	adds	r2, #132	@ 0x84
 80077f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80077fa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	461a      	mov	r2, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	01db      	lsls	r3, r3, #7
 8007806:	4413      	add	r3, r2
 8007808:	3384      	adds	r3, #132	@ 0x84
 800780a:	461a      	mov	r2, r3
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	461a      	mov	r2, r3
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	01db      	lsls	r3, r3, #7
 800781c:	4413      	add	r3, r2
 800781e:	3384      	adds	r3, #132	@ 0x84
 8007820:	69da      	ldr	r2, [r3, #28]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4619      	mov	r1, r3
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	01db      	lsls	r3, r3, #7
 800782c:	440b      	add	r3, r1
 800782e:	3384      	adds	r3, #132	@ 0x84
 8007830:	4619      	mov	r1, r3
 8007832:	4b4f      	ldr	r3, [pc, #316]	@ (8007970 <LTDC_SetConfig+0x2e4>)
 8007834:	4013      	ands	r3, r2
 8007836:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	69da      	ldr	r2, [r3, #28]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	6a1b      	ldr	r3, [r3, #32]
 8007840:	68f9      	ldr	r1, [r7, #12]
 8007842:	6809      	ldr	r1, [r1, #0]
 8007844:	4608      	mov	r0, r1
 8007846:	6879      	ldr	r1, [r7, #4]
 8007848:	01c9      	lsls	r1, r1, #7
 800784a:	4401      	add	r1, r0
 800784c:	3184      	adds	r1, #132	@ 0x84
 800784e:	4313      	orrs	r3, r2
 8007850:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	461a      	mov	r2, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	01db      	lsls	r3, r3, #7
 800785c:	4413      	add	r3, r2
 800785e:	3384      	adds	r3, #132	@ 0x84
 8007860:	461a      	mov	r2, r3
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007866:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d102      	bne.n	8007876 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8007870:	2304      	movs	r3, #4
 8007872:	61fb      	str	r3, [r7, #28]
 8007874:	e01b      	b.n	80078ae <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	2b01      	cmp	r3, #1
 800787c:	d102      	bne.n	8007884 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800787e:	2303      	movs	r3, #3
 8007880:	61fb      	str	r3, [r7, #28]
 8007882:	e014      	b.n	80078ae <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	691b      	ldr	r3, [r3, #16]
 8007888:	2b04      	cmp	r3, #4
 800788a:	d00b      	beq.n	80078a4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007890:	2b02      	cmp	r3, #2
 8007892:	d007      	beq.n	80078a4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007898:	2b03      	cmp	r3, #3
 800789a:	d003      	beq.n	80078a4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80078a0:	2b07      	cmp	r3, #7
 80078a2:	d102      	bne.n	80078aa <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 80078a4:	2302      	movs	r3, #2
 80078a6:	61fb      	str	r3, [r7, #28]
 80078a8:	e001      	b.n	80078ae <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 80078aa:	2301      	movs	r3, #1
 80078ac:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	461a      	mov	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	01db      	lsls	r3, r3, #7
 80078b8:	4413      	add	r3, r2
 80078ba:	3384      	adds	r3, #132	@ 0x84
 80078bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	6812      	ldr	r2, [r2, #0]
 80078c2:	4611      	mov	r1, r2
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	01d2      	lsls	r2, r2, #7
 80078c8:	440a      	add	r2, r1
 80078ca:	3284      	adds	r2, #132	@ 0x84
 80078cc:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80078d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d6:	69fa      	ldr	r2, [r7, #28]
 80078d8:	fb02 f303 	mul.w	r3, r2, r3
 80078dc:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	6859      	ldr	r1, [r3, #4]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	1acb      	subs	r3, r1, r3
 80078e8:	69f9      	ldr	r1, [r7, #28]
 80078ea:	fb01 f303 	mul.w	r3, r1, r3
 80078ee:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80078f0:	68f9      	ldr	r1, [r7, #12]
 80078f2:	6809      	ldr	r1, [r1, #0]
 80078f4:	4608      	mov	r0, r1
 80078f6:	6879      	ldr	r1, [r7, #4]
 80078f8:	01c9      	lsls	r1, r1, #7
 80078fa:	4401      	add	r1, r0
 80078fc:	3184      	adds	r1, #132	@ 0x84
 80078fe:	4313      	orrs	r3, r2
 8007900:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	01db      	lsls	r3, r3, #7
 800790c:	4413      	add	r3, r2
 800790e:	3384      	adds	r3, #132	@ 0x84
 8007910:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4619      	mov	r1, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	01db      	lsls	r3, r3, #7
 800791c:	440b      	add	r3, r1
 800791e:	3384      	adds	r3, #132	@ 0x84
 8007920:	4619      	mov	r1, r3
 8007922:	4b14      	ldr	r3, [pc, #80]	@ (8007974 <LTDC_SetConfig+0x2e8>)
 8007924:	4013      	ands	r3, r2
 8007926:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	461a      	mov	r2, r3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	01db      	lsls	r3, r3, #7
 8007932:	4413      	add	r3, r2
 8007934:	3384      	adds	r3, #132	@ 0x84
 8007936:	461a      	mov	r2, r3
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	461a      	mov	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	01db      	lsls	r3, r3, #7
 8007948:	4413      	add	r3, r2
 800794a:	3384      	adds	r3, #132	@ 0x84
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	6812      	ldr	r2, [r2, #0]
 8007952:	4611      	mov	r1, r2
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	01d2      	lsls	r2, r2, #7
 8007958:	440a      	add	r2, r1
 800795a:	3284      	adds	r2, #132	@ 0x84
 800795c:	f043 0301 	orr.w	r3, r3, #1
 8007960:	6013      	str	r3, [r2, #0]
}
 8007962:	bf00      	nop
 8007964:	3724      	adds	r7, #36	@ 0x24
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop
 8007970:	fffff8f8 	.word	0xfffff8f8
 8007974:	fffff800 	.word	0xfffff800

08007978 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007978:	b480      	push	{r7}
 800797a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800797c:	4b05      	ldr	r3, [pc, #20]	@ (8007994 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a04      	ldr	r2, [pc, #16]	@ (8007994 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007986:	6013      	str	r3, [r2, #0]
}
 8007988:	bf00      	nop
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr
 8007992:	bf00      	nop
 8007994:	40007000 	.word	0x40007000

08007998 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800799e:	2300      	movs	r3, #0
 80079a0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80079a2:	4b23      	ldr	r3, [pc, #140]	@ (8007a30 <HAL_PWREx_EnableOverDrive+0x98>)
 80079a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a6:	4a22      	ldr	r2, [pc, #136]	@ (8007a30 <HAL_PWREx_EnableOverDrive+0x98>)
 80079a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80079ae:	4b20      	ldr	r3, [pc, #128]	@ (8007a30 <HAL_PWREx_EnableOverDrive+0x98>)
 80079b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079b6:	603b      	str	r3, [r7, #0]
 80079b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80079ba:	4b1e      	ldr	r3, [pc, #120]	@ (8007a34 <HAL_PWREx_EnableOverDrive+0x9c>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a1d      	ldr	r2, [pc, #116]	@ (8007a34 <HAL_PWREx_EnableOverDrive+0x9c>)
 80079c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079c4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079c6:	f7fb facf 	bl	8002f68 <HAL_GetTick>
 80079ca:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80079cc:	e009      	b.n	80079e2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80079ce:	f7fb facb 	bl	8002f68 <HAL_GetTick>
 80079d2:	4602      	mov	r2, r0
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	1ad3      	subs	r3, r2, r3
 80079d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079dc:	d901      	bls.n	80079e2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80079de:	2303      	movs	r3, #3
 80079e0:	e022      	b.n	8007a28 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80079e2:	4b14      	ldr	r3, [pc, #80]	@ (8007a34 <HAL_PWREx_EnableOverDrive+0x9c>)
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079ee:	d1ee      	bne.n	80079ce <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80079f0:	4b10      	ldr	r3, [pc, #64]	@ (8007a34 <HAL_PWREx_EnableOverDrive+0x9c>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a0f      	ldr	r2, [pc, #60]	@ (8007a34 <HAL_PWREx_EnableOverDrive+0x9c>)
 80079f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079fc:	f7fb fab4 	bl	8002f68 <HAL_GetTick>
 8007a00:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a02:	e009      	b.n	8007a18 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007a04:	f7fb fab0 	bl	8002f68 <HAL_GetTick>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a12:	d901      	bls.n	8007a18 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007a14:	2303      	movs	r3, #3
 8007a16:	e007      	b.n	8007a28 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a18:	4b06      	ldr	r3, [pc, #24]	@ (8007a34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a24:	d1ee      	bne.n	8007a04 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007a26:	2300      	movs	r3, #0
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3708      	adds	r7, #8
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}
 8007a30:	40023800 	.word	0x40023800
 8007a34:	40007000 	.word	0x40007000

08007a38 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b086      	sub	sp, #24
 8007a3c:	af02      	add	r7, sp, #8
 8007a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007a40:	f7fb fa92 	bl	8002f68 <HAL_GetTick>
 8007a44:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e067      	b.n	8007b20 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d10b      	bne.n	8007a74 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f7fa fb97 	bl	8002198 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007a6a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f85e 	bl	8007b30 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	3b01      	subs	r3, #1
 8007a84:	021a      	lsls	r2, r3, #8
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	430a      	orrs	r2, r1
 8007a8c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	2120      	movs	r1, #32
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f856 	bl	8007b4c <QSPI_WaitFlagStateUntilTimeout>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007aa4:	7afb      	ldrb	r3, [r7, #11]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d135      	bne.n	8007b16 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8007b28 <HAL_QSPI_Init+0xf0>)
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	6852      	ldr	r2, [r2, #4]
 8007ab8:	0611      	lsls	r1, r2, #24
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	68d2      	ldr	r2, [r2, #12]
 8007abe:	4311      	orrs	r1, r2
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	69d2      	ldr	r2, [r2, #28]
 8007ac4:	4311      	orrs	r1, r2
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	6a12      	ldr	r2, [r2, #32]
 8007aca:	4311      	orrs	r1, r2
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	6812      	ldr	r2, [r2, #0]
 8007ad0:	430b      	orrs	r3, r1
 8007ad2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	4b14      	ldr	r3, [pc, #80]	@ (8007b2c <HAL_QSPI_Init+0xf4>)
 8007adc:	4013      	ands	r3, r2
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	6912      	ldr	r2, [r2, #16]
 8007ae2:	0411      	lsls	r1, r2, #16
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	6952      	ldr	r2, [r2, #20]
 8007ae8:	4311      	orrs	r1, r2
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	6992      	ldr	r2, [r2, #24]
 8007aee:	4311      	orrs	r1, r2
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	6812      	ldr	r2, [r2, #0]
 8007af4:	430b      	orrs	r3, r1
 8007af6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0201 	orr.w	r2, r2, #1
 8007b06:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2201      	movs	r2, #1
 8007b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8007b1e:	7afb      	ldrb	r3, [r7, #11]
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	00ffff2f 	.word	0x00ffff2f
 8007b2c:	ffe0f8fe 	.word	0xffe0f8fe

08007b30 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8007b40:	bf00      	nop
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	603b      	str	r3, [r7, #0]
 8007b58:	4613      	mov	r3, r2
 8007b5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007b5c:	e01a      	b.n	8007b94 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b64:	d016      	beq.n	8007b94 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b66:	f7fb f9ff 	bl	8002f68 <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	69ba      	ldr	r2, [r7, #24]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d302      	bcc.n	8007b7c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d10b      	bne.n	8007b94 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2204      	movs	r2, #4
 8007b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b88:	f043 0201 	orr.w	r2, r3, #1
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e00e      	b.n	8007bb2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	689a      	ldr	r2, [r3, #8]
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	bf14      	ite	ne
 8007ba2:	2301      	movne	r3, #1
 8007ba4:	2300      	moveq	r3, #0
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	461a      	mov	r2, r3
 8007baa:	79fb      	ldrb	r3, [r7, #7]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d1d6      	bne.n	8007b5e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007bb0:	2300      	movs	r3, #0
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3710      	adds	r7, #16
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
	...

08007bbc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b086      	sub	sp, #24
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e291      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f000 8087 	beq.w	8007cee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007be0:	4b96      	ldr	r3, [pc, #600]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	f003 030c 	and.w	r3, r3, #12
 8007be8:	2b04      	cmp	r3, #4
 8007bea:	d00c      	beq.n	8007c06 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007bec:	4b93      	ldr	r3, [pc, #588]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	f003 030c 	and.w	r3, r3, #12
 8007bf4:	2b08      	cmp	r3, #8
 8007bf6:	d112      	bne.n	8007c1e <HAL_RCC_OscConfig+0x62>
 8007bf8:	4b90      	ldr	r3, [pc, #576]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c04:	d10b      	bne.n	8007c1e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c06:	4b8d      	ldr	r3, [pc, #564]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d06c      	beq.n	8007cec <HAL_RCC_OscConfig+0x130>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d168      	bne.n	8007cec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e26b      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c26:	d106      	bne.n	8007c36 <HAL_RCC_OscConfig+0x7a>
 8007c28:	4b84      	ldr	r3, [pc, #528]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a83      	ldr	r2, [pc, #524]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c32:	6013      	str	r3, [r2, #0]
 8007c34:	e02e      	b.n	8007c94 <HAL_RCC_OscConfig+0xd8>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d10c      	bne.n	8007c58 <HAL_RCC_OscConfig+0x9c>
 8007c3e:	4b7f      	ldr	r3, [pc, #508]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a7e      	ldr	r2, [pc, #504]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c48:	6013      	str	r3, [r2, #0]
 8007c4a:	4b7c      	ldr	r3, [pc, #496]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a7b      	ldr	r2, [pc, #492]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c54:	6013      	str	r3, [r2, #0]
 8007c56:	e01d      	b.n	8007c94 <HAL_RCC_OscConfig+0xd8>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007c60:	d10c      	bne.n	8007c7c <HAL_RCC_OscConfig+0xc0>
 8007c62:	4b76      	ldr	r3, [pc, #472]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a75      	ldr	r2, [pc, #468]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c6c:	6013      	str	r3, [r2, #0]
 8007c6e:	4b73      	ldr	r3, [pc, #460]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a72      	ldr	r2, [pc, #456]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c78:	6013      	str	r3, [r2, #0]
 8007c7a:	e00b      	b.n	8007c94 <HAL_RCC_OscConfig+0xd8>
 8007c7c:	4b6f      	ldr	r3, [pc, #444]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a6e      	ldr	r2, [pc, #440]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c86:	6013      	str	r3, [r2, #0]
 8007c88:	4b6c      	ldr	r3, [pc, #432]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a6b      	ldr	r2, [pc, #428]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007c8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d013      	beq.n	8007cc4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c9c:	f7fb f964 	bl	8002f68 <HAL_GetTick>
 8007ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ca2:	e008      	b.n	8007cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ca4:	f7fb f960 	bl	8002f68 <HAL_GetTick>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	1ad3      	subs	r3, r2, r3
 8007cae:	2b64      	cmp	r3, #100	@ 0x64
 8007cb0:	d901      	bls.n	8007cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	e21f      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cb6:	4b61      	ldr	r3, [pc, #388]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d0f0      	beq.n	8007ca4 <HAL_RCC_OscConfig+0xe8>
 8007cc2:	e014      	b.n	8007cee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cc4:	f7fb f950 	bl	8002f68 <HAL_GetTick>
 8007cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007cca:	e008      	b.n	8007cde <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ccc:	f7fb f94c 	bl	8002f68 <HAL_GetTick>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	1ad3      	subs	r3, r2, r3
 8007cd6:	2b64      	cmp	r3, #100	@ 0x64
 8007cd8:	d901      	bls.n	8007cde <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	e20b      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007cde:	4b57      	ldr	r3, [pc, #348]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d1f0      	bne.n	8007ccc <HAL_RCC_OscConfig+0x110>
 8007cea:	e000      	b.n	8007cee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 0302 	and.w	r3, r3, #2
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d069      	beq.n	8007dce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cfa:	4b50      	ldr	r3, [pc, #320]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f003 030c 	and.w	r3, r3, #12
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00b      	beq.n	8007d1e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d06:	4b4d      	ldr	r3, [pc, #308]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f003 030c 	and.w	r3, r3, #12
 8007d0e:	2b08      	cmp	r3, #8
 8007d10:	d11c      	bne.n	8007d4c <HAL_RCC_OscConfig+0x190>
 8007d12:	4b4a      	ldr	r3, [pc, #296]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d116      	bne.n	8007d4c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d1e:	4b47      	ldr	r3, [pc, #284]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 0302 	and.w	r3, r3, #2
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d005      	beq.n	8007d36 <HAL_RCC_OscConfig+0x17a>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	68db      	ldr	r3, [r3, #12]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d001      	beq.n	8007d36 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e1df      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d36:	4b41      	ldr	r3, [pc, #260]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	00db      	lsls	r3, r3, #3
 8007d44:	493d      	ldr	r1, [pc, #244]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d4a:	e040      	b.n	8007dce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d023      	beq.n	8007d9c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d54:	4b39      	ldr	r3, [pc, #228]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a38      	ldr	r2, [pc, #224]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d5a:	f043 0301 	orr.w	r3, r3, #1
 8007d5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d60:	f7fb f902 	bl	8002f68 <HAL_GetTick>
 8007d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d66:	e008      	b.n	8007d7a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d68:	f7fb f8fe 	bl	8002f68 <HAL_GetTick>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	1ad3      	subs	r3, r2, r3
 8007d72:	2b02      	cmp	r3, #2
 8007d74:	d901      	bls.n	8007d7a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e1bd      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d7a:	4b30      	ldr	r3, [pc, #192]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f003 0302 	and.w	r3, r3, #2
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d0f0      	beq.n	8007d68 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d86:	4b2d      	ldr	r3, [pc, #180]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	00db      	lsls	r3, r3, #3
 8007d94:	4929      	ldr	r1, [pc, #164]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d96:	4313      	orrs	r3, r2
 8007d98:	600b      	str	r3, [r1, #0]
 8007d9a:	e018      	b.n	8007dce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d9c:	4b27      	ldr	r3, [pc, #156]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a26      	ldr	r2, [pc, #152]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007da2:	f023 0301 	bic.w	r3, r3, #1
 8007da6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007da8:	f7fb f8de 	bl	8002f68 <HAL_GetTick>
 8007dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007dae:	e008      	b.n	8007dc2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007db0:	f7fb f8da 	bl	8002f68 <HAL_GetTick>
 8007db4:	4602      	mov	r2, r0
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	2b02      	cmp	r3, #2
 8007dbc:	d901      	bls.n	8007dc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	e199      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0302 	and.w	r3, r3, #2
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1f0      	bne.n	8007db0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f003 0308 	and.w	r3, r3, #8
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d038      	beq.n	8007e4c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	695b      	ldr	r3, [r3, #20]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d019      	beq.n	8007e16 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007de2:	4b16      	ldr	r3, [pc, #88]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007de6:	4a15      	ldr	r2, [pc, #84]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007de8:	f043 0301 	orr.w	r3, r3, #1
 8007dec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dee:	f7fb f8bb 	bl	8002f68 <HAL_GetTick>
 8007df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007df4:	e008      	b.n	8007e08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007df6:	f7fb f8b7 	bl	8002f68 <HAL_GetTick>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	1ad3      	subs	r3, r2, r3
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d901      	bls.n	8007e08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007e04:	2303      	movs	r3, #3
 8007e06:	e176      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e08:	4b0c      	ldr	r3, [pc, #48]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007e0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e0c:	f003 0302 	and.w	r3, r3, #2
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d0f0      	beq.n	8007df6 <HAL_RCC_OscConfig+0x23a>
 8007e14:	e01a      	b.n	8007e4c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e16:	4b09      	ldr	r3, [pc, #36]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e1a:	4a08      	ldr	r2, [pc, #32]	@ (8007e3c <HAL_RCC_OscConfig+0x280>)
 8007e1c:	f023 0301 	bic.w	r3, r3, #1
 8007e20:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e22:	f7fb f8a1 	bl	8002f68 <HAL_GetTick>
 8007e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e28:	e00a      	b.n	8007e40 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e2a:	f7fb f89d 	bl	8002f68 <HAL_GetTick>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	2b02      	cmp	r3, #2
 8007e36:	d903      	bls.n	8007e40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007e38:	2303      	movs	r3, #3
 8007e3a:	e15c      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
 8007e3c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e40:	4b91      	ldr	r3, [pc, #580]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e44:	f003 0302 	and.w	r3, r3, #2
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1ee      	bne.n	8007e2a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 0304 	and.w	r3, r3, #4
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f000 80a4 	beq.w	8007fa2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e5a:	4b8b      	ldr	r3, [pc, #556]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d10d      	bne.n	8007e82 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e66:	4b88      	ldr	r3, [pc, #544]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6a:	4a87      	ldr	r2, [pc, #540]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8007e72:	4b85      	ldr	r3, [pc, #532]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e7a:	60bb      	str	r3, [r7, #8]
 8007e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e82:	4b82      	ldr	r3, [pc, #520]	@ (800808c <HAL_RCC_OscConfig+0x4d0>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d118      	bne.n	8007ec0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007e8e:	4b7f      	ldr	r3, [pc, #508]	@ (800808c <HAL_RCC_OscConfig+0x4d0>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a7e      	ldr	r2, [pc, #504]	@ (800808c <HAL_RCC_OscConfig+0x4d0>)
 8007e94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e9a:	f7fb f865 	bl	8002f68 <HAL_GetTick>
 8007e9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ea0:	e008      	b.n	8007eb4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ea2:	f7fb f861 	bl	8002f68 <HAL_GetTick>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	1ad3      	subs	r3, r2, r3
 8007eac:	2b64      	cmp	r3, #100	@ 0x64
 8007eae:	d901      	bls.n	8007eb4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007eb0:	2303      	movs	r3, #3
 8007eb2:	e120      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007eb4:	4b75      	ldr	r3, [pc, #468]	@ (800808c <HAL_RCC_OscConfig+0x4d0>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d0f0      	beq.n	8007ea2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d106      	bne.n	8007ed6 <HAL_RCC_OscConfig+0x31a>
 8007ec8:	4b6f      	ldr	r3, [pc, #444]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ecc:	4a6e      	ldr	r2, [pc, #440]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007ece:	f043 0301 	orr.w	r3, r3, #1
 8007ed2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ed4:	e02d      	b.n	8007f32 <HAL_RCC_OscConfig+0x376>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d10c      	bne.n	8007ef8 <HAL_RCC_OscConfig+0x33c>
 8007ede:	4b6a      	ldr	r3, [pc, #424]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ee2:	4a69      	ldr	r2, [pc, #420]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007ee4:	f023 0301 	bic.w	r3, r3, #1
 8007ee8:	6713      	str	r3, [r2, #112]	@ 0x70
 8007eea:	4b67      	ldr	r3, [pc, #412]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eee:	4a66      	ldr	r2, [pc, #408]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007ef0:	f023 0304 	bic.w	r3, r3, #4
 8007ef4:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ef6:	e01c      	b.n	8007f32 <HAL_RCC_OscConfig+0x376>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	2b05      	cmp	r3, #5
 8007efe:	d10c      	bne.n	8007f1a <HAL_RCC_OscConfig+0x35e>
 8007f00:	4b61      	ldr	r3, [pc, #388]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f04:	4a60      	ldr	r2, [pc, #384]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f06:	f043 0304 	orr.w	r3, r3, #4
 8007f0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f0c:	4b5e      	ldr	r3, [pc, #376]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f10:	4a5d      	ldr	r2, [pc, #372]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f12:	f043 0301 	orr.w	r3, r3, #1
 8007f16:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f18:	e00b      	b.n	8007f32 <HAL_RCC_OscConfig+0x376>
 8007f1a:	4b5b      	ldr	r3, [pc, #364]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f1e:	4a5a      	ldr	r2, [pc, #360]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f20:	f023 0301 	bic.w	r3, r3, #1
 8007f24:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f26:	4b58      	ldr	r3, [pc, #352]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f2a:	4a57      	ldr	r2, [pc, #348]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f2c:	f023 0304 	bic.w	r3, r3, #4
 8007f30:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d015      	beq.n	8007f66 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f3a:	f7fb f815 	bl	8002f68 <HAL_GetTick>
 8007f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f40:	e00a      	b.n	8007f58 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f42:	f7fb f811 	bl	8002f68 <HAL_GetTick>
 8007f46:	4602      	mov	r2, r0
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d901      	bls.n	8007f58 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007f54:	2303      	movs	r3, #3
 8007f56:	e0ce      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f58:	4b4b      	ldr	r3, [pc, #300]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f5c:	f003 0302 	and.w	r3, r3, #2
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d0ee      	beq.n	8007f42 <HAL_RCC_OscConfig+0x386>
 8007f64:	e014      	b.n	8007f90 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f66:	f7fa ffff 	bl	8002f68 <HAL_GetTick>
 8007f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f6c:	e00a      	b.n	8007f84 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f6e:	f7fa fffb 	bl	8002f68 <HAL_GetTick>
 8007f72:	4602      	mov	r2, r0
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	1ad3      	subs	r3, r2, r3
 8007f78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d901      	bls.n	8007f84 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e0b8      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f84:	4b40      	ldr	r3, [pc, #256]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f88:	f003 0302 	and.w	r3, r3, #2
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1ee      	bne.n	8007f6e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007f90:	7dfb      	ldrb	r3, [r7, #23]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d105      	bne.n	8007fa2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f96:	4b3c      	ldr	r3, [pc, #240]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f9a:	4a3b      	ldr	r2, [pc, #236]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007f9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fa0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f000 80a4 	beq.w	80080f4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007fac:	4b36      	ldr	r3, [pc, #216]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f003 030c 	and.w	r3, r3, #12
 8007fb4:	2b08      	cmp	r3, #8
 8007fb6:	d06b      	beq.n	8008090 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	d149      	bne.n	8008054 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fc0:	4b31      	ldr	r3, [pc, #196]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a30      	ldr	r2, [pc, #192]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007fc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fcc:	f7fa ffcc 	bl	8002f68 <HAL_GetTick>
 8007fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fd2:	e008      	b.n	8007fe6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fd4:	f7fa ffc8 	bl	8002f68 <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	d901      	bls.n	8007fe6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	e087      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fe6:	4b28      	ldr	r3, [pc, #160]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1f0      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	69da      	ldr	r2, [r3, #28]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a1b      	ldr	r3, [r3, #32]
 8007ffa:	431a      	orrs	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008000:	019b      	lsls	r3, r3, #6
 8008002:	431a      	orrs	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008008:	085b      	lsrs	r3, r3, #1
 800800a:	3b01      	subs	r3, #1
 800800c:	041b      	lsls	r3, r3, #16
 800800e:	431a      	orrs	r2, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008014:	061b      	lsls	r3, r3, #24
 8008016:	4313      	orrs	r3, r2
 8008018:	4a1b      	ldr	r2, [pc, #108]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 800801a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800801e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008020:	4b19      	ldr	r3, [pc, #100]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a18      	ldr	r2, [pc, #96]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8008026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800802a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800802c:	f7fa ff9c 	bl	8002f68 <HAL_GetTick>
 8008030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008032:	e008      	b.n	8008046 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008034:	f7fa ff98 	bl	8002f68 <HAL_GetTick>
 8008038:	4602      	mov	r2, r0
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	1ad3      	subs	r3, r2, r3
 800803e:	2b02      	cmp	r3, #2
 8008040:	d901      	bls.n	8008046 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8008042:	2303      	movs	r3, #3
 8008044:	e057      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008046:	4b10      	ldr	r3, [pc, #64]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800804e:	2b00      	cmp	r3, #0
 8008050:	d0f0      	beq.n	8008034 <HAL_RCC_OscConfig+0x478>
 8008052:	e04f      	b.n	80080f4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008054:	4b0c      	ldr	r3, [pc, #48]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a0b      	ldr	r2, [pc, #44]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 800805a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800805e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008060:	f7fa ff82 	bl	8002f68 <HAL_GetTick>
 8008064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008066:	e008      	b.n	800807a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008068:	f7fa ff7e 	bl	8002f68 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	2b02      	cmp	r3, #2
 8008074:	d901      	bls.n	800807a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8008076:	2303      	movs	r3, #3
 8008078:	e03d      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800807a:	4b03      	ldr	r3, [pc, #12]	@ (8008088 <HAL_RCC_OscConfig+0x4cc>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1f0      	bne.n	8008068 <HAL_RCC_OscConfig+0x4ac>
 8008086:	e035      	b.n	80080f4 <HAL_RCC_OscConfig+0x538>
 8008088:	40023800 	.word	0x40023800
 800808c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008090:	4b1b      	ldr	r3, [pc, #108]	@ (8008100 <HAL_RCC_OscConfig+0x544>)
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	2b01      	cmp	r3, #1
 800809c:	d028      	beq.n	80080f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d121      	bne.n	80080f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d11a      	bne.n	80080f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80080c0:	4013      	ands	r3, r2
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80080c6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d111      	bne.n	80080f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d6:	085b      	lsrs	r3, r3, #1
 80080d8:	3b01      	subs	r3, #1
 80080da:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80080dc:	429a      	cmp	r2, r3
 80080de:	d107      	bne.n	80080f0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ea:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d001      	beq.n	80080f4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80080f0:	2301      	movs	r3, #1
 80080f2:	e000      	b.n	80080f6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3718      	adds	r7, #24
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	40023800 	.word	0x40023800

08008104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b084      	sub	sp, #16
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
 800810c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800810e:	2300      	movs	r3, #0
 8008110:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d101      	bne.n	800811c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e0d0      	b.n	80082be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800811c:	4b6a      	ldr	r3, [pc, #424]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 030f 	and.w	r3, r3, #15
 8008124:	683a      	ldr	r2, [r7, #0]
 8008126:	429a      	cmp	r2, r3
 8008128:	d910      	bls.n	800814c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800812a:	4b67      	ldr	r3, [pc, #412]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f023 020f 	bic.w	r2, r3, #15
 8008132:	4965      	ldr	r1, [pc, #404]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	4313      	orrs	r3, r2
 8008138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800813a:	4b63      	ldr	r3, [pc, #396]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f003 030f 	and.w	r3, r3, #15
 8008142:	683a      	ldr	r2, [r7, #0]
 8008144:	429a      	cmp	r2, r3
 8008146:	d001      	beq.n	800814c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008148:	2301      	movs	r3, #1
 800814a:	e0b8      	b.n	80082be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0302 	and.w	r3, r3, #2
 8008154:	2b00      	cmp	r3, #0
 8008156:	d020      	beq.n	800819a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0304 	and.w	r3, r3, #4
 8008160:	2b00      	cmp	r3, #0
 8008162:	d005      	beq.n	8008170 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008164:	4b59      	ldr	r3, [pc, #356]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	4a58      	ldr	r2, [pc, #352]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 800816a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800816e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0308 	and.w	r3, r3, #8
 8008178:	2b00      	cmp	r3, #0
 800817a:	d005      	beq.n	8008188 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800817c:	4b53      	ldr	r3, [pc, #332]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	4a52      	ldr	r2, [pc, #328]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008182:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008186:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008188:	4b50      	ldr	r3, [pc, #320]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	494d      	ldr	r1, [pc, #308]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008196:	4313      	orrs	r3, r2
 8008198:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f003 0301 	and.w	r3, r3, #1
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d040      	beq.n	8008228 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d107      	bne.n	80081be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081ae:	4b47      	ldr	r3, [pc, #284]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d115      	bne.n	80081e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e07f      	b.n	80082be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d107      	bne.n	80081d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081c6:	4b41      	ldr	r3, [pc, #260]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d109      	bne.n	80081e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e073      	b.n	80082be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081d6:	4b3d      	ldr	r3, [pc, #244]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0302 	and.w	r3, r3, #2
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d101      	bne.n	80081e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e06b      	b.n	80082be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80081e6:	4b39      	ldr	r3, [pc, #228]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f023 0203 	bic.w	r2, r3, #3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	4936      	ldr	r1, [pc, #216]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 80081f4:	4313      	orrs	r3, r2
 80081f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081f8:	f7fa feb6 	bl	8002f68 <HAL_GetTick>
 80081fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081fe:	e00a      	b.n	8008216 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008200:	f7fa feb2 	bl	8002f68 <HAL_GetTick>
 8008204:	4602      	mov	r2, r0
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	1ad3      	subs	r3, r2, r3
 800820a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800820e:	4293      	cmp	r3, r2
 8008210:	d901      	bls.n	8008216 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e053      	b.n	80082be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008216:	4b2d      	ldr	r3, [pc, #180]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	f003 020c 	and.w	r2, r3, #12
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	429a      	cmp	r2, r3
 8008226:	d1eb      	bne.n	8008200 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008228:	4b27      	ldr	r3, [pc, #156]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f003 030f 	and.w	r3, r3, #15
 8008230:	683a      	ldr	r2, [r7, #0]
 8008232:	429a      	cmp	r2, r3
 8008234:	d210      	bcs.n	8008258 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008236:	4b24      	ldr	r3, [pc, #144]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f023 020f 	bic.w	r2, r3, #15
 800823e:	4922      	ldr	r1, [pc, #136]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	4313      	orrs	r3, r2
 8008244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008246:	4b20      	ldr	r3, [pc, #128]	@ (80082c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f003 030f 	and.w	r3, r3, #15
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	429a      	cmp	r2, r3
 8008252:	d001      	beq.n	8008258 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e032      	b.n	80082be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 0304 	and.w	r3, r3, #4
 8008260:	2b00      	cmp	r3, #0
 8008262:	d008      	beq.n	8008276 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008264:	4b19      	ldr	r3, [pc, #100]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	4916      	ldr	r1, [pc, #88]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008272:	4313      	orrs	r3, r2
 8008274:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 0308 	and.w	r3, r3, #8
 800827e:	2b00      	cmp	r3, #0
 8008280:	d009      	beq.n	8008296 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008282:	4b12      	ldr	r3, [pc, #72]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	00db      	lsls	r3, r3, #3
 8008290:	490e      	ldr	r1, [pc, #56]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 8008292:	4313      	orrs	r3, r2
 8008294:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008296:	f000 f821 	bl	80082dc <HAL_RCC_GetSysClockFreq>
 800829a:	4602      	mov	r2, r0
 800829c:	4b0b      	ldr	r3, [pc, #44]	@ (80082cc <HAL_RCC_ClockConfig+0x1c8>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	091b      	lsrs	r3, r3, #4
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	490a      	ldr	r1, [pc, #40]	@ (80082d0 <HAL_RCC_ClockConfig+0x1cc>)
 80082a8:	5ccb      	ldrb	r3, [r1, r3]
 80082aa:	fa22 f303 	lsr.w	r3, r2, r3
 80082ae:	4a09      	ldr	r2, [pc, #36]	@ (80082d4 <HAL_RCC_ClockConfig+0x1d0>)
 80082b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80082b2:	4b09      	ldr	r3, [pc, #36]	@ (80082d8 <HAL_RCC_ClockConfig+0x1d4>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7fa fcf2 	bl	8002ca0 <HAL_InitTick>

  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	40023c00 	.word	0x40023c00
 80082cc:	40023800 	.word	0x40023800
 80082d0:	080146e8 	.word	0x080146e8
 80082d4:	20000000 	.word	0x20000000
 80082d8:	20000004 	.word	0x20000004

080082dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80082dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082e0:	b090      	sub	sp, #64	@ 0x40
 80082e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80082e4:	2300      	movs	r3, #0
 80082e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80082e8:	2300      	movs	r3, #0
 80082ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082ec:	2300      	movs	r3, #0
 80082ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80082f0:	2300      	movs	r3, #0
 80082f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082f4:	4b59      	ldr	r3, [pc, #356]	@ (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f003 030c 	and.w	r3, r3, #12
 80082fc:	2b08      	cmp	r3, #8
 80082fe:	d00d      	beq.n	800831c <HAL_RCC_GetSysClockFreq+0x40>
 8008300:	2b08      	cmp	r3, #8
 8008302:	f200 80a1 	bhi.w	8008448 <HAL_RCC_GetSysClockFreq+0x16c>
 8008306:	2b00      	cmp	r3, #0
 8008308:	d002      	beq.n	8008310 <HAL_RCC_GetSysClockFreq+0x34>
 800830a:	2b04      	cmp	r3, #4
 800830c:	d003      	beq.n	8008316 <HAL_RCC_GetSysClockFreq+0x3a>
 800830e:	e09b      	b.n	8008448 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008310:	4b53      	ldr	r3, [pc, #332]	@ (8008460 <HAL_RCC_GetSysClockFreq+0x184>)
 8008312:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008314:	e09b      	b.n	800844e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008316:	4b53      	ldr	r3, [pc, #332]	@ (8008464 <HAL_RCC_GetSysClockFreq+0x188>)
 8008318:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800831a:	e098      	b.n	800844e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800831c:	4b4f      	ldr	r3, [pc, #316]	@ (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008324:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008326:	4b4d      	ldr	r3, [pc, #308]	@ (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d028      	beq.n	8008384 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008332:	4b4a      	ldr	r3, [pc, #296]	@ (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	099b      	lsrs	r3, r3, #6
 8008338:	2200      	movs	r2, #0
 800833a:	623b      	str	r3, [r7, #32]
 800833c:	627a      	str	r2, [r7, #36]	@ 0x24
 800833e:	6a3b      	ldr	r3, [r7, #32]
 8008340:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008344:	2100      	movs	r1, #0
 8008346:	4b47      	ldr	r3, [pc, #284]	@ (8008464 <HAL_RCC_GetSysClockFreq+0x188>)
 8008348:	fb03 f201 	mul.w	r2, r3, r1
 800834c:	2300      	movs	r3, #0
 800834e:	fb00 f303 	mul.w	r3, r0, r3
 8008352:	4413      	add	r3, r2
 8008354:	4a43      	ldr	r2, [pc, #268]	@ (8008464 <HAL_RCC_GetSysClockFreq+0x188>)
 8008356:	fba0 1202 	umull	r1, r2, r0, r2
 800835a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800835c:	460a      	mov	r2, r1
 800835e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008360:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008362:	4413      	add	r3, r2
 8008364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008368:	2200      	movs	r2, #0
 800836a:	61bb      	str	r3, [r7, #24]
 800836c:	61fa      	str	r2, [r7, #28]
 800836e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008372:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008376:	f7f7 ff4b 	bl	8000210 <__aeabi_uldivmod>
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4613      	mov	r3, r2
 8008380:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008382:	e053      	b.n	800842c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008384:	4b35      	ldr	r3, [pc, #212]	@ (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	099b      	lsrs	r3, r3, #6
 800838a:	2200      	movs	r2, #0
 800838c:	613b      	str	r3, [r7, #16]
 800838e:	617a      	str	r2, [r7, #20]
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008396:	f04f 0b00 	mov.w	fp, #0
 800839a:	4652      	mov	r2, sl
 800839c:	465b      	mov	r3, fp
 800839e:	f04f 0000 	mov.w	r0, #0
 80083a2:	f04f 0100 	mov.w	r1, #0
 80083a6:	0159      	lsls	r1, r3, #5
 80083a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80083ac:	0150      	lsls	r0, r2, #5
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	ebb2 080a 	subs.w	r8, r2, sl
 80083b6:	eb63 090b 	sbc.w	r9, r3, fp
 80083ba:	f04f 0200 	mov.w	r2, #0
 80083be:	f04f 0300 	mov.w	r3, #0
 80083c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80083c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80083ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80083ce:	ebb2 0408 	subs.w	r4, r2, r8
 80083d2:	eb63 0509 	sbc.w	r5, r3, r9
 80083d6:	f04f 0200 	mov.w	r2, #0
 80083da:	f04f 0300 	mov.w	r3, #0
 80083de:	00eb      	lsls	r3, r5, #3
 80083e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80083e4:	00e2      	lsls	r2, r4, #3
 80083e6:	4614      	mov	r4, r2
 80083e8:	461d      	mov	r5, r3
 80083ea:	eb14 030a 	adds.w	r3, r4, sl
 80083ee:	603b      	str	r3, [r7, #0]
 80083f0:	eb45 030b 	adc.w	r3, r5, fp
 80083f4:	607b      	str	r3, [r7, #4]
 80083f6:	f04f 0200 	mov.w	r2, #0
 80083fa:	f04f 0300 	mov.w	r3, #0
 80083fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008402:	4629      	mov	r1, r5
 8008404:	028b      	lsls	r3, r1, #10
 8008406:	4621      	mov	r1, r4
 8008408:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800840c:	4621      	mov	r1, r4
 800840e:	028a      	lsls	r2, r1, #10
 8008410:	4610      	mov	r0, r2
 8008412:	4619      	mov	r1, r3
 8008414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008416:	2200      	movs	r2, #0
 8008418:	60bb      	str	r3, [r7, #8]
 800841a:	60fa      	str	r2, [r7, #12]
 800841c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008420:	f7f7 fef6 	bl	8000210 <__aeabi_uldivmod>
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	4613      	mov	r3, r2
 800842a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800842c:	4b0b      	ldr	r3, [pc, #44]	@ (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	0c1b      	lsrs	r3, r3, #16
 8008432:	f003 0303 	and.w	r3, r3, #3
 8008436:	3301      	adds	r3, #1
 8008438:	005b      	lsls	r3, r3, #1
 800843a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800843c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800843e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008440:	fbb2 f3f3 	udiv	r3, r2, r3
 8008444:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008446:	e002      	b.n	800844e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008448:	4b05      	ldr	r3, [pc, #20]	@ (8008460 <HAL_RCC_GetSysClockFreq+0x184>)
 800844a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800844c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800844e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008450:	4618      	mov	r0, r3
 8008452:	3740      	adds	r7, #64	@ 0x40
 8008454:	46bd      	mov	sp, r7
 8008456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800845a:	bf00      	nop
 800845c:	40023800 	.word	0x40023800
 8008460:	00f42400 	.word	0x00f42400
 8008464:	017d7840 	.word	0x017d7840

08008468 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008468:	b480      	push	{r7}
 800846a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800846c:	4b03      	ldr	r3, [pc, #12]	@ (800847c <HAL_RCC_GetHCLKFreq+0x14>)
 800846e:	681b      	ldr	r3, [r3, #0]
}
 8008470:	4618      	mov	r0, r3
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	20000000 	.word	0x20000000

08008480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008484:	f7ff fff0 	bl	8008468 <HAL_RCC_GetHCLKFreq>
 8008488:	4602      	mov	r2, r0
 800848a:	4b05      	ldr	r3, [pc, #20]	@ (80084a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	0a9b      	lsrs	r3, r3, #10
 8008490:	f003 0307 	and.w	r3, r3, #7
 8008494:	4903      	ldr	r1, [pc, #12]	@ (80084a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008496:	5ccb      	ldrb	r3, [r1, r3]
 8008498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800849c:	4618      	mov	r0, r3
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	40023800 	.word	0x40023800
 80084a4:	080146f8 	.word	0x080146f8

080084a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80084ac:	f7ff ffdc 	bl	8008468 <HAL_RCC_GetHCLKFreq>
 80084b0:	4602      	mov	r2, r0
 80084b2:	4b05      	ldr	r3, [pc, #20]	@ (80084c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	0b5b      	lsrs	r3, r3, #13
 80084b8:	f003 0307 	and.w	r3, r3, #7
 80084bc:	4903      	ldr	r1, [pc, #12]	@ (80084cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80084be:	5ccb      	ldrb	r3, [r1, r3]
 80084c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	40023800 	.word	0x40023800
 80084cc:	080146f8 	.word	0x080146f8

080084d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	220f      	movs	r2, #15
 80084de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80084e0:	4b12      	ldr	r3, [pc, #72]	@ (800852c <HAL_RCC_GetClockConfig+0x5c>)
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	f003 0203 	and.w	r2, r3, #3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80084ec:	4b0f      	ldr	r3, [pc, #60]	@ (800852c <HAL_RCC_GetClockConfig+0x5c>)
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80084f8:	4b0c      	ldr	r3, [pc, #48]	@ (800852c <HAL_RCC_GetClockConfig+0x5c>)
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008504:	4b09      	ldr	r3, [pc, #36]	@ (800852c <HAL_RCC_GetClockConfig+0x5c>)
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	08db      	lsrs	r3, r3, #3
 800850a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008512:	4b07      	ldr	r3, [pc, #28]	@ (8008530 <HAL_RCC_GetClockConfig+0x60>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 020f 	and.w	r2, r3, #15
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	601a      	str	r2, [r3, #0]
}
 800851e:	bf00      	nop
 8008520:	370c      	adds	r7, #12
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr
 800852a:	bf00      	nop
 800852c:	40023800 	.word	0x40023800
 8008530:	40023c00 	.word	0x40023c00

08008534 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b088      	sub	sp, #32
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800853c:	2300      	movs	r3, #0
 800853e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008540:	2300      	movs	r3, #0
 8008542:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008544:	2300      	movs	r3, #0
 8008546:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008548:	2300      	movs	r3, #0
 800854a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800854c:	2300      	movs	r3, #0
 800854e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f003 0301 	and.w	r3, r3, #1
 8008558:	2b00      	cmp	r3, #0
 800855a:	d012      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800855c:	4b69      	ldr	r3, [pc, #420]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	4a68      	ldr	r2, [pc, #416]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008562:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008566:	6093      	str	r3, [r2, #8]
 8008568:	4b66      	ldr	r3, [pc, #408]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800856a:	689a      	ldr	r2, [r3, #8]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008570:	4964      	ldr	r1, [pc, #400]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008572:	4313      	orrs	r3, r2
 8008574:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800857a:	2b00      	cmp	r3, #0
 800857c:	d101      	bne.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800857e:	2301      	movs	r3, #1
 8008580:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800858a:	2b00      	cmp	r3, #0
 800858c:	d017      	beq.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800858e:	4b5d      	ldr	r3, [pc, #372]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008590:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008594:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800859c:	4959      	ldr	r1, [pc, #356]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085ac:	d101      	bne.n	80085b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80085ae:	2301      	movs	r3, #1
 80085b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d101      	bne.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80085ba:	2301      	movs	r3, #1
 80085bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d017      	beq.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80085ca:	4b4e      	ldr	r3, [pc, #312]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085d8:	494a      	ldr	r1, [pc, #296]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085e8:	d101      	bne.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80085ea:	2301      	movs	r3, #1
 80085ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d101      	bne.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80085f6:	2301      	movs	r3, #1
 80085f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d001      	beq.n	800860a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008606:	2301      	movs	r3, #1
 8008608:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 0320 	and.w	r3, r3, #32
 8008612:	2b00      	cmp	r3, #0
 8008614:	f000 808b 	beq.w	800872e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008618:	4b3a      	ldr	r3, [pc, #232]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800861a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800861c:	4a39      	ldr	r2, [pc, #228]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800861e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008622:	6413      	str	r3, [r2, #64]	@ 0x40
 8008624:	4b37      	ldr	r3, [pc, #220]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800862c:	60bb      	str	r3, [r7, #8]
 800862e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008630:	4b35      	ldr	r3, [pc, #212]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a34      	ldr	r2, [pc, #208]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008636:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800863a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800863c:	f7fa fc94 	bl	8002f68 <HAL_GetTick>
 8008640:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008642:	e008      	b.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008644:	f7fa fc90 	bl	8002f68 <HAL_GetTick>
 8008648:	4602      	mov	r2, r0
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	2b64      	cmp	r3, #100	@ 0x64
 8008650:	d901      	bls.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008652:	2303      	movs	r3, #3
 8008654:	e357      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008656:	4b2c      	ldr	r3, [pc, #176]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800865e:	2b00      	cmp	r3, #0
 8008660:	d0f0      	beq.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008662:	4b28      	ldr	r3, [pc, #160]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800866a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d035      	beq.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800867a:	693a      	ldr	r2, [r7, #16]
 800867c:	429a      	cmp	r2, r3
 800867e:	d02e      	beq.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008680:	4b20      	ldr	r3, [pc, #128]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008684:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008688:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800868a:	4b1e      	ldr	r3, [pc, #120]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800868c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800868e:	4a1d      	ldr	r2, [pc, #116]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008694:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008696:	4b1b      	ldr	r3, [pc, #108]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800869a:	4a1a      	ldr	r2, [pc, #104]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800869c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086a0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80086a2:	4a18      	ldr	r2, [pc, #96]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80086a8:	4b16      	ldr	r3, [pc, #88]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d114      	bne.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086b4:	f7fa fc58 	bl	8002f68 <HAL_GetTick>
 80086b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086ba:	e00a      	b.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086bc:	f7fa fc54 	bl	8002f68 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d901      	bls.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	e319      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086d6:	f003 0302 	and.w	r3, r3, #2
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0ee      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086ea:	d111      	bne.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80086ec:	4b05      	ldr	r3, [pc, #20]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80086f8:	4b04      	ldr	r3, [pc, #16]	@ (800870c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80086fa:	400b      	ands	r3, r1
 80086fc:	4901      	ldr	r1, [pc, #4]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086fe:	4313      	orrs	r3, r2
 8008700:	608b      	str	r3, [r1, #8]
 8008702:	e00b      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008704:	40023800 	.word	0x40023800
 8008708:	40007000 	.word	0x40007000
 800870c:	0ffffcff 	.word	0x0ffffcff
 8008710:	4baa      	ldr	r3, [pc, #680]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	4aa9      	ldr	r2, [pc, #676]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008716:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800871a:	6093      	str	r3, [r2, #8]
 800871c:	4ba7      	ldr	r3, [pc, #668]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800871e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008728:	49a4      	ldr	r1, [pc, #656]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800872a:	4313      	orrs	r3, r2
 800872c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f003 0310 	and.w	r3, r3, #16
 8008736:	2b00      	cmp	r3, #0
 8008738:	d010      	beq.n	800875c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800873a:	4ba0      	ldr	r3, [pc, #640]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800873c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008740:	4a9e      	ldr	r2, [pc, #632]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008742:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008746:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800874a:	4b9c      	ldr	r3, [pc, #624]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800874c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008754:	4999      	ldr	r1, [pc, #612]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008756:	4313      	orrs	r3, r2
 8008758:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008764:	2b00      	cmp	r3, #0
 8008766:	d00a      	beq.n	800877e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008768:	4b94      	ldr	r3, [pc, #592]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800876a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800876e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008776:	4991      	ldr	r1, [pc, #580]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008778:	4313      	orrs	r3, r2
 800877a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00a      	beq.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800878a:	4b8c      	ldr	r3, [pc, #560]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800878c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008790:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008798:	4988      	ldr	r1, [pc, #544]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800879a:	4313      	orrs	r3, r2
 800879c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00a      	beq.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80087ac:	4b83      	ldr	r3, [pc, #524]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087ba:	4980      	ldr	r1, [pc, #512]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087bc:	4313      	orrs	r3, r2
 80087be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00a      	beq.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80087ce:	4b7b      	ldr	r3, [pc, #492]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087dc:	4977      	ldr	r1, [pc, #476]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d00a      	beq.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80087f0:	4b72      	ldr	r3, [pc, #456]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f6:	f023 0203 	bic.w	r2, r3, #3
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087fe:	496f      	ldr	r1, [pc, #444]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008800:	4313      	orrs	r3, r2
 8008802:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800880e:	2b00      	cmp	r3, #0
 8008810:	d00a      	beq.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008812:	4b6a      	ldr	r3, [pc, #424]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008818:	f023 020c 	bic.w	r2, r3, #12
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008820:	4966      	ldr	r1, [pc, #408]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008822:	4313      	orrs	r3, r2
 8008824:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008830:	2b00      	cmp	r3, #0
 8008832:	d00a      	beq.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008834:	4b61      	ldr	r3, [pc, #388]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800883a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008842:	495e      	ldr	r1, [pc, #376]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008844:	4313      	orrs	r3, r2
 8008846:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00a      	beq.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008856:	4b59      	ldr	r3, [pc, #356]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800885c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008864:	4955      	ldr	r1, [pc, #340]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008866:	4313      	orrs	r3, r2
 8008868:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00a      	beq.n	800888e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008878:	4b50      	ldr	r3, [pc, #320]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800887a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800887e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008886:	494d      	ldr	r1, [pc, #308]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008888:	4313      	orrs	r3, r2
 800888a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00a      	beq.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800889a:	4b48      	ldr	r3, [pc, #288]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800889c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088a8:	4944      	ldr	r1, [pc, #272]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088aa:	4313      	orrs	r3, r2
 80088ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d00a      	beq.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80088bc:	4b3f      	ldr	r3, [pc, #252]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088ca:	493c      	ldr	r1, [pc, #240]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088cc:	4313      	orrs	r3, r2
 80088ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00a      	beq.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80088de:	4b37      	ldr	r3, [pc, #220]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ec:	4933      	ldr	r1, [pc, #204]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088ee:	4313      	orrs	r3, r2
 80088f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00a      	beq.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008900:	4b2e      	ldr	r3, [pc, #184]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008906:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800890e:	492b      	ldr	r1, [pc, #172]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008910:	4313      	orrs	r3, r2
 8008912:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800891e:	2b00      	cmp	r3, #0
 8008920:	d011      	beq.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008922:	4b26      	ldr	r3, [pc, #152]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008928:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008930:	4922      	ldr	r1, [pc, #136]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008932:	4313      	orrs	r3, r2
 8008934:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800893c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008940:	d101      	bne.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008942:	2301      	movs	r3, #1
 8008944:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f003 0308 	and.w	r3, r3, #8
 800894e:	2b00      	cmp	r3, #0
 8008950:	d001      	beq.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008952:	2301      	movs	r3, #1
 8008954:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00a      	beq.n	8008978 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008962:	4b16      	ldr	r3, [pc, #88]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008968:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008970:	4912      	ldr	r1, [pc, #72]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008972:	4313      	orrs	r3, r2
 8008974:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008980:	2b00      	cmp	r3, #0
 8008982:	d00b      	beq.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008984:	4b0d      	ldr	r3, [pc, #52]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800898a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008994:	4909      	ldr	r1, [pc, #36]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008996:	4313      	orrs	r3, r2
 8008998:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d006      	beq.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	f000 80d9 	beq.w	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80089b0:	4b02      	ldr	r3, [pc, #8]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a01      	ldr	r2, [pc, #4]	@ (80089bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089ba:	e001      	b.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80089bc:	40023800 	.word	0x40023800
 80089c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089c2:	f7fa fad1 	bl	8002f68 <HAL_GetTick>
 80089c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80089c8:	e008      	b.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80089ca:	f7fa facd 	bl	8002f68 <HAL_GetTick>
 80089ce:	4602      	mov	r2, r0
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	1ad3      	subs	r3, r2, r3
 80089d4:	2b64      	cmp	r3, #100	@ 0x64
 80089d6:	d901      	bls.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80089d8:	2303      	movs	r3, #3
 80089da:	e194      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80089dc:	4b6c      	ldr	r3, [pc, #432]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d1f0      	bne.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f003 0301 	and.w	r3, r3, #1
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d021      	beq.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d11d      	bne.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80089fc:	4b64      	ldr	r3, [pc, #400]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80089fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a02:	0c1b      	lsrs	r3, r3, #16
 8008a04:	f003 0303 	and.w	r3, r3, #3
 8008a08:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008a0a:	4b61      	ldr	r3, [pc, #388]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a10:	0e1b      	lsrs	r3, r3, #24
 8008a12:	f003 030f 	and.w	r3, r3, #15
 8008a16:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	019a      	lsls	r2, r3, #6
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	041b      	lsls	r3, r3, #16
 8008a22:	431a      	orrs	r2, r3
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	061b      	lsls	r3, r3, #24
 8008a28:	431a      	orrs	r2, r3
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	071b      	lsls	r3, r3, #28
 8008a30:	4957      	ldr	r1, [pc, #348]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a32:	4313      	orrs	r3, r2
 8008a34:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d004      	beq.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a4c:	d00a      	beq.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d02e      	beq.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008a62:	d129      	bne.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008a64:	4b4a      	ldr	r3, [pc, #296]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a6a:	0c1b      	lsrs	r3, r3, #16
 8008a6c:	f003 0303 	and.w	r3, r3, #3
 8008a70:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008a72:	4b47      	ldr	r3, [pc, #284]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a78:	0f1b      	lsrs	r3, r3, #28
 8008a7a:	f003 0307 	and.w	r3, r3, #7
 8008a7e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	019a      	lsls	r2, r3, #6
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	041b      	lsls	r3, r3, #16
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	061b      	lsls	r3, r3, #24
 8008a92:	431a      	orrs	r2, r3
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	071b      	lsls	r3, r3, #28
 8008a98:	493d      	ldr	r1, [pc, #244]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008aa0:	4b3b      	ldr	r3, [pc, #236]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008aa6:	f023 021f 	bic.w	r2, r3, #31
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aae:	3b01      	subs	r3, #1
 8008ab0:	4937      	ldr	r1, [pc, #220]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d01d      	beq.n	8008b00 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008ac4:	4b32      	ldr	r3, [pc, #200]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008aca:	0e1b      	lsrs	r3, r3, #24
 8008acc:	f003 030f 	and.w	r3, r3, #15
 8008ad0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ad8:	0f1b      	lsrs	r3, r3, #28
 8008ada:	f003 0307 	and.w	r3, r3, #7
 8008ade:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	019a      	lsls	r2, r3, #6
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	041b      	lsls	r3, r3, #16
 8008aec:	431a      	orrs	r2, r3
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	061b      	lsls	r3, r3, #24
 8008af2:	431a      	orrs	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	071b      	lsls	r3, r3, #28
 8008af8:	4925      	ldr	r1, [pc, #148]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008afa:	4313      	orrs	r3, r2
 8008afc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d011      	beq.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	019a      	lsls	r2, r3, #6
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	041b      	lsls	r3, r3, #16
 8008b18:	431a      	orrs	r2, r3
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	061b      	lsls	r3, r3, #24
 8008b20:	431a      	orrs	r2, r3
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	071b      	lsls	r3, r3, #28
 8008b28:	4919      	ldr	r1, [pc, #100]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008b30:	4b17      	ldr	r3, [pc, #92]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4a16      	ldr	r2, [pc, #88]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008b3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b3c:	f7fa fa14 	bl	8002f68 <HAL_GetTick>
 8008b40:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008b42:	e008      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008b44:	f7fa fa10 	bl	8002f68 <HAL_GetTick>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	1ad3      	subs	r3, r2, r3
 8008b4e:	2b64      	cmp	r3, #100	@ 0x64
 8008b50:	d901      	bls.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008b52:	2303      	movs	r3, #3
 8008b54:	e0d7      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008b56:	4b0e      	ldr	r3, [pc, #56]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d0f0      	beq.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	f040 80cd 	bne.w	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008b6a:	4b09      	ldr	r3, [pc, #36]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a08      	ldr	r2, [pc, #32]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b76:	f7fa f9f7 	bl	8002f68 <HAL_GetTick>
 8008b7a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008b7c:	e00a      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008b7e:	f7fa f9f3 	bl	8002f68 <HAL_GetTick>
 8008b82:	4602      	mov	r2, r0
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	1ad3      	subs	r3, r2, r3
 8008b88:	2b64      	cmp	r3, #100	@ 0x64
 8008b8a:	d903      	bls.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008b8c:	2303      	movs	r3, #3
 8008b8e:	e0ba      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008b90:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008b94:	4b5e      	ldr	r3, [pc, #376]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ba0:	d0ed      	beq.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d003      	beq.n	8008bb6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d009      	beq.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d02e      	beq.n	8008c20 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d12a      	bne.n	8008c20 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008bca:	4b51      	ldr	r3, [pc, #324]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bd0:	0c1b      	lsrs	r3, r3, #16
 8008bd2:	f003 0303 	and.w	r3, r3, #3
 8008bd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008bd8:	4b4d      	ldr	r3, [pc, #308]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bde:	0f1b      	lsrs	r3, r3, #28
 8008be0:	f003 0307 	and.w	r3, r3, #7
 8008be4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	019a      	lsls	r2, r3, #6
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	041b      	lsls	r3, r3, #16
 8008bf0:	431a      	orrs	r2, r3
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	699b      	ldr	r3, [r3, #24]
 8008bf6:	061b      	lsls	r3, r3, #24
 8008bf8:	431a      	orrs	r2, r3
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	071b      	lsls	r3, r3, #28
 8008bfe:	4944      	ldr	r1, [pc, #272]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c00:	4313      	orrs	r3, r2
 8008c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008c06:	4b42      	ldr	r3, [pc, #264]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c0c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c14:	3b01      	subs	r3, #1
 8008c16:	021b      	lsls	r3, r3, #8
 8008c18:	493d      	ldr	r1, [pc, #244]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d022      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c34:	d11d      	bne.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008c36:	4b36      	ldr	r3, [pc, #216]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c3c:	0e1b      	lsrs	r3, r3, #24
 8008c3e:	f003 030f 	and.w	r3, r3, #15
 8008c42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008c44:	4b32      	ldr	r3, [pc, #200]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c4a:	0f1b      	lsrs	r3, r3, #28
 8008c4c:	f003 0307 	and.w	r3, r3, #7
 8008c50:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	695b      	ldr	r3, [r3, #20]
 8008c56:	019a      	lsls	r2, r3, #6
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6a1b      	ldr	r3, [r3, #32]
 8008c5c:	041b      	lsls	r3, r3, #16
 8008c5e:	431a      	orrs	r2, r3
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	061b      	lsls	r3, r3, #24
 8008c64:	431a      	orrs	r2, r3
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	071b      	lsls	r3, r3, #28
 8008c6a:	4929      	ldr	r1, [pc, #164]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0308 	and.w	r3, r3, #8
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d028      	beq.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008c7e:	4b24      	ldr	r3, [pc, #144]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c84:	0e1b      	lsrs	r3, r3, #24
 8008c86:	f003 030f 	and.w	r3, r3, #15
 8008c8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008c8c:	4b20      	ldr	r3, [pc, #128]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c92:	0c1b      	lsrs	r3, r3, #16
 8008c94:	f003 0303 	and.w	r3, r3, #3
 8008c98:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	019a      	lsls	r2, r3, #6
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	041b      	lsls	r3, r3, #16
 8008ca4:	431a      	orrs	r2, r3
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	061b      	lsls	r3, r3, #24
 8008caa:	431a      	orrs	r2, r3
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	69db      	ldr	r3, [r3, #28]
 8008cb0:	071b      	lsls	r3, r3, #28
 8008cb2:	4917      	ldr	r1, [pc, #92]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008cba:	4b15      	ldr	r3, [pc, #84]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cc0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cc8:	4911      	ldr	r1, [pc, #68]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a0e      	ldr	r2, [pc, #56]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cdc:	f7fa f944 	bl	8002f68 <HAL_GetTick>
 8008ce0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008ce2:	e008      	b.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008ce4:	f7fa f940 	bl	8002f68 <HAL_GetTick>
 8008ce8:	4602      	mov	r2, r0
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	1ad3      	subs	r3, r2, r3
 8008cee:	2b64      	cmp	r3, #100	@ 0x64
 8008cf0:	d901      	bls.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	e007      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008cf6:	4b06      	ldr	r3, [pc, #24]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d02:	d1ef      	bne.n	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3720      	adds	r7, #32
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	40023800 	.word	0x40023800

08008d14 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b087      	sub	sp, #28
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8008d20:	2300      	movs	r3, #0
 8008d22:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8008d24:	2300      	movs	r3, #0
 8008d26:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008d32:	f040 808d 	bne.w	8008e50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008d36:	4b93      	ldr	r3, [pc, #588]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d3c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008d44:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d4c:	d07c      	beq.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d54:	d87b      	bhi.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d004      	beq.n	8008d66 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d62:	d039      	beq.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008d64:	e073      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008d66:	4b87      	ldr	r3, [pc, #540]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d108      	bne.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008d72:	4b84      	ldr	r3, [pc, #528]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d7a:	4a83      	ldr	r2, [pc, #524]	@ (8008f88 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d80:	613b      	str	r3, [r7, #16]
 8008d82:	e007      	b.n	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008d84:	4b7f      	ldr	r3, [pc, #508]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d8c:	4a7f      	ldr	r2, [pc, #508]	@ (8008f8c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d92:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008d94:	4b7b      	ldr	r3, [pc, #492]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9a:	0e1b      	lsrs	r3, r3, #24
 8008d9c:	f003 030f 	and.w	r3, r3, #15
 8008da0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008da2:	4b78      	ldr	r3, [pc, #480]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008da8:	099b      	lsrs	r3, r3, #6
 8008daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	fb03 f202 	mul.w	r2, r3, r2
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dba:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008dbc:	4b71      	ldr	r3, [pc, #452]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008dbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008dc2:	0a1b      	lsrs	r3, r3, #8
 8008dc4:	f003 031f 	and.w	r3, r3, #31
 8008dc8:	3301      	adds	r3, #1
 8008dca:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008dcc:	697a      	ldr	r2, [r7, #20]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dd4:	617b      	str	r3, [r7, #20]
        break;
 8008dd6:	e03b      	b.n	8008e50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008dd8:	4b6a      	ldr	r3, [pc, #424]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d108      	bne.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008de4:	4b67      	ldr	r3, [pc, #412]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008dec:	4a66      	ldr	r2, [pc, #408]	@ (8008f88 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df2:	613b      	str	r3, [r7, #16]
 8008df4:	e007      	b.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008df6:	4b63      	ldr	r3, [pc, #396]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008dfe:	4a63      	ldr	r2, [pc, #396]	@ (8008f8c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e04:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008e06:	4b5f      	ldr	r3, [pc, #380]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e0c:	0e1b      	lsrs	r3, r3, #24
 8008e0e:	f003 030f 	and.w	r3, r3, #15
 8008e12:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008e14:	4b5b      	ldr	r3, [pc, #364]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e1a:	099b      	lsrs	r3, r3, #6
 8008e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e20:	693a      	ldr	r2, [r7, #16]
 8008e22:	fb03 f202 	mul.w	r2, r3, r2
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e2c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8008e2e:	4b55      	ldr	r3, [pc, #340]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e34:	f003 031f 	and.w	r3, r3, #31
 8008e38:	3301      	adds	r3, #1
 8008e3a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e44:	617b      	str	r3, [r7, #20]
        break;
 8008e46:	e003      	b.n	8008e50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008e48:	4b51      	ldr	r3, [pc, #324]	@ (8008f90 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008e4a:	617b      	str	r3, [r7, #20]
        break;
 8008e4c:	e000      	b.n	8008e50 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8008e4e:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e56:	f040 808d 	bne.w	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008e5a:	4b4a      	ldr	r3, [pc, #296]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e60:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008e68:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008e70:	d07c      	beq.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008e78:	d87b      	bhi.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d004      	beq.n	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e86:	d039      	beq.n	8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008e88:	e073      	b.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d108      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008e96:	4b3b      	ldr	r3, [pc, #236]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e9e:	4a3a      	ldr	r2, [pc, #232]	@ (8008f88 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ea4:	613b      	str	r3, [r7, #16]
 8008ea6:	e007      	b.n	8008eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008ea8:	4b36      	ldr	r3, [pc, #216]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008eb0:	4a36      	ldr	r2, [pc, #216]	@ (8008f8c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eb6:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008eb8:	4b32      	ldr	r3, [pc, #200]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ebe:	0e1b      	lsrs	r3, r3, #24
 8008ec0:	f003 030f 	and.w	r3, r3, #15
 8008ec4:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008ec6:	4b2f      	ldr	r3, [pc, #188]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ecc:	099b      	lsrs	r3, r3, #6
 8008ece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ed2:	693a      	ldr	r2, [r7, #16]
 8008ed4:	fb03 f202 	mul.w	r2, r3, r2
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ede:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008ee0:	4b28      	ldr	r3, [pc, #160]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ee2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ee6:	0a1b      	lsrs	r3, r3, #8
 8008ee8:	f003 031f 	and.w	r3, r3, #31
 8008eec:	3301      	adds	r3, #1
 8008eee:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008ef0:	697a      	ldr	r2, [r7, #20]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ef8:	617b      	str	r3, [r7, #20]
        break;
 8008efa:	e03b      	b.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008efc:	4b21      	ldr	r3, [pc, #132]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d108      	bne.n	8008f1a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008f08:	4b1e      	ldr	r3, [pc, #120]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f10:	4a1d      	ldr	r2, [pc, #116]	@ (8008f88 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f16:	613b      	str	r3, [r7, #16]
 8008f18:	e007      	b.n	8008f2a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f22:	4a1a      	ldr	r2, [pc, #104]	@ (8008f8c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f28:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008f2a:	4b16      	ldr	r3, [pc, #88]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f30:	0e1b      	lsrs	r3, r3, #24
 8008f32:	f003 030f 	and.w	r3, r3, #15
 8008f36:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008f38:	4b12      	ldr	r3, [pc, #72]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f3e:	099b      	lsrs	r3, r3, #6
 8008f40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	fb03 f202 	mul.w	r2, r3, r2
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f50:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8008f52:	4b0c      	ldr	r3, [pc, #48]	@ (8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f58:	f003 031f 	and.w	r3, r3, #31
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008f60:	697a      	ldr	r2, [r7, #20]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f68:	617b      	str	r3, [r7, #20]
        break;
 8008f6a:	e003      	b.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008f6c:	4b08      	ldr	r3, [pc, #32]	@ (8008f90 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008f6e:	617b      	str	r3, [r7, #20]
        break;
 8008f70:	e000      	b.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8008f72:	bf00      	nop
      }
    }
  }

  return frequency;
 8008f74:	697b      	ldr	r3, [r7, #20]
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	371c      	adds	r7, #28
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f80:	4770      	bx	lr
 8008f82:	bf00      	nop
 8008f84:	40023800 	.word	0x40023800
 8008f88:	00f42400 	.word	0x00f42400
 8008f8c:	017d7840 	.word	0x017d7840
 8008f90:	00bb8000 	.word	0x00bb8000

08008f94 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d101      	bne.n	8008fa6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e071      	b.n	800908a <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	7f5b      	ldrb	r3, [r3, #29]
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d105      	bne.n	8008fbc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f7f9 f97e 	bl	80022b8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2202      	movs	r2, #2
 8008fc0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	f003 0310 	and.w	r3, r3, #16
 8008fcc:	2b10      	cmp	r3, #16
 8008fce:	d053      	beq.n	8009078 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	22ca      	movs	r2, #202	@ 0xca
 8008fd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2253      	movs	r2, #83	@ 0x53
 8008fde:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 fac7 	bl	8009574 <RTC_EnterInitMode>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d12a      	bne.n	8009046 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	6899      	ldr	r1, [r3, #8]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	4b26      	ldr	r3, [pc, #152]	@ (8009094 <HAL_RTC_Init+0x100>)
 8008ffc:	400b      	ands	r3, r1
 8008ffe:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	6899      	ldr	r1, [r3, #8]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	685a      	ldr	r2, [r3, #4]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	431a      	orrs	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	695b      	ldr	r3, [r3, #20]
 8009014:	431a      	orrs	r2, r3
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	430a      	orrs	r2, r1
 800901c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	687a      	ldr	r2, [r7, #4]
 8009024:	68d2      	ldr	r2, [r2, #12]
 8009026:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6919      	ldr	r1, [r3, #16]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	041a      	lsls	r2, r3, #16
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	430a      	orrs	r2, r1
 800903a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 fad0 	bl	80095e2 <RTC_ExitInitMode>
 8009042:	4603      	mov	r3, r0
 8009044:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009046:	7bfb      	ldrb	r3, [r7, #15]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d110      	bne.n	800906e <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f022 0208 	bic.w	r2, r2, #8
 800905a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	699a      	ldr	r2, [r3, #24]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	430a      	orrs	r2, r1
 800906c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	22ff      	movs	r2, #255	@ 0xff
 8009074:	625a      	str	r2, [r3, #36]	@ 0x24
 8009076:	e001      	b.n	800907c <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8009078:	2300      	movs	r3, #0
 800907a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800907c:	7bfb      	ldrb	r3, [r7, #15]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d102      	bne.n	8009088 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2201      	movs	r2, #1
 8009086:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8009088:	7bfb      	ldrb	r3, [r7, #15]
}
 800908a:	4618      	mov	r0, r3
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	ff8fffbf 	.word	0xff8fffbf

08009098 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009098:	b590      	push	{r4, r7, lr}
 800909a:	b087      	sub	sp, #28
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80090a4:	2300      	movs	r3, #0
 80090a6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	7f1b      	ldrb	r3, [r3, #28]
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d101      	bne.n	80090b4 <HAL_RTC_SetTime+0x1c>
 80090b0:	2302      	movs	r3, #2
 80090b2:	e085      	b.n	80091c0 <HAL_RTC_SetTime+0x128>
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2201      	movs	r2, #1
 80090b8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2202      	movs	r2, #2
 80090be:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d126      	bne.n	8009114 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d102      	bne.n	80090da <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	2200      	movs	r2, #0
 80090d8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	781b      	ldrb	r3, [r3, #0]
 80090de:	4618      	mov	r0, r3
 80090e0:	f000 faa4 	bl	800962c <RTC_ByteToBcd2>
 80090e4:	4603      	mov	r3, r0
 80090e6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	785b      	ldrb	r3, [r3, #1]
 80090ec:	4618      	mov	r0, r3
 80090ee:	f000 fa9d 	bl	800962c <RTC_ByteToBcd2>
 80090f2:	4603      	mov	r3, r0
 80090f4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80090f6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	789b      	ldrb	r3, [r3, #2]
 80090fc:	4618      	mov	r0, r3
 80090fe:	f000 fa95 	bl	800962c <RTC_ByteToBcd2>
 8009102:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009104:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	78db      	ldrb	r3, [r3, #3]
 800910c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800910e:	4313      	orrs	r3, r2
 8009110:	617b      	str	r3, [r7, #20]
 8009112:	e018      	b.n	8009146 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	689b      	ldr	r3, [r3, #8]
 800911a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800911e:	2b00      	cmp	r3, #0
 8009120:	d102      	bne.n	8009128 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	2200      	movs	r2, #0
 8009126:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	785b      	ldrb	r3, [r3, #1]
 8009132:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009134:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8009136:	68ba      	ldr	r2, [r7, #8]
 8009138:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800913a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	78db      	ldrb	r3, [r3, #3]
 8009140:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009142:	4313      	orrs	r3, r2
 8009144:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	22ca      	movs	r2, #202	@ 0xca
 800914c:	625a      	str	r2, [r3, #36]	@ 0x24
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2253      	movs	r2, #83	@ 0x53
 8009154:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f000 fa0c 	bl	8009574 <RTC_EnterInitMode>
 800915c:	4603      	mov	r3, r0
 800915e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009160:	7cfb      	ldrb	r3, [r7, #19]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d11e      	bne.n	80091a4 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681a      	ldr	r2, [r3, #0]
 800916a:	6979      	ldr	r1, [r7, #20]
 800916c:	4b16      	ldr	r3, [pc, #88]	@ (80091c8 <HAL_RTC_SetTime+0x130>)
 800916e:	400b      	ands	r3, r1
 8009170:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	689a      	ldr	r2, [r3, #8]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009180:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6899      	ldr	r1, [r3, #8]
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	68da      	ldr	r2, [r3, #12]
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	691b      	ldr	r3, [r3, #16]
 8009190:	431a      	orrs	r2, r3
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	430a      	orrs	r2, r1
 8009198:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f000 fa21 	bl	80095e2 <RTC_ExitInitMode>
 80091a0:	4603      	mov	r3, r0
 80091a2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80091a4:	7cfb      	ldrb	r3, [r7, #19]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d102      	bne.n	80091b0 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2201      	movs	r2, #1
 80091ae:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	22ff      	movs	r2, #255	@ 0xff
 80091b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2200      	movs	r2, #0
 80091bc:	771a      	strb	r2, [r3, #28]

  return status;
 80091be:	7cfb      	ldrb	r3, [r7, #19]
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	371c      	adds	r7, #28
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd90      	pop	{r4, r7, pc}
 80091c8:	007f7f7f 	.word	0x007f7f7f

080091cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80091cc:	b590      	push	{r4, r7, lr}
 80091ce:	b087      	sub	sp, #28
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	60f8      	str	r0, [r7, #12]
 80091d4:	60b9      	str	r1, [r7, #8]
 80091d6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80091d8:	2300      	movs	r3, #0
 80091da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	7f1b      	ldrb	r3, [r3, #28]
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d101      	bne.n	80091e8 <HAL_RTC_SetDate+0x1c>
 80091e4:	2302      	movs	r3, #2
 80091e6:	e06f      	b.n	80092c8 <HAL_RTC_SetDate+0xfc>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2201      	movs	r2, #1
 80091ec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2202      	movs	r2, #2
 80091f2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10e      	bne.n	8009218 <HAL_RTC_SetDate+0x4c>
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	785b      	ldrb	r3, [r3, #1]
 80091fe:	f003 0310 	and.w	r3, r3, #16
 8009202:	2b00      	cmp	r3, #0
 8009204:	d008      	beq.n	8009218 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	785b      	ldrb	r3, [r3, #1]
 800920a:	f023 0310 	bic.w	r3, r3, #16
 800920e:	b2db      	uxtb	r3, r3
 8009210:	330a      	adds	r3, #10
 8009212:	b2da      	uxtb	r2, r3
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d11c      	bne.n	8009258 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	78db      	ldrb	r3, [r3, #3]
 8009222:	4618      	mov	r0, r3
 8009224:	f000 fa02 	bl	800962c <RTC_ByteToBcd2>
 8009228:	4603      	mov	r3, r0
 800922a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	785b      	ldrb	r3, [r3, #1]
 8009230:	4618      	mov	r0, r3
 8009232:	f000 f9fb 	bl	800962c <RTC_ByteToBcd2>
 8009236:	4603      	mov	r3, r0
 8009238:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800923a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	789b      	ldrb	r3, [r3, #2]
 8009240:	4618      	mov	r0, r3
 8009242:	f000 f9f3 	bl	800962c <RTC_ByteToBcd2>
 8009246:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009248:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009252:	4313      	orrs	r3, r2
 8009254:	617b      	str	r3, [r7, #20]
 8009256:	e00e      	b.n	8009276 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	78db      	ldrb	r3, [r3, #3]
 800925c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	785b      	ldrb	r3, [r3, #1]
 8009262:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009264:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009266:	68ba      	ldr	r2, [r7, #8]
 8009268:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800926a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009272:	4313      	orrs	r3, r2
 8009274:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	22ca      	movs	r2, #202	@ 0xca
 800927c:	625a      	str	r2, [r3, #36]	@ 0x24
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2253      	movs	r2, #83	@ 0x53
 8009284:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f000 f974 	bl	8009574 <RTC_EnterInitMode>
 800928c:	4603      	mov	r3, r0
 800928e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009290:	7cfb      	ldrb	r3, [r7, #19]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d10a      	bne.n	80092ac <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	6979      	ldr	r1, [r7, #20]
 800929c:	4b0c      	ldr	r3, [pc, #48]	@ (80092d0 <HAL_RTC_SetDate+0x104>)
 800929e:	400b      	ands	r3, r1
 80092a0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80092a2:	68f8      	ldr	r0, [r7, #12]
 80092a4:	f000 f99d 	bl	80095e2 <RTC_ExitInitMode>
 80092a8:	4603      	mov	r3, r0
 80092aa:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80092ac:	7cfb      	ldrb	r3, [r7, #19]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d102      	bne.n	80092b8 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2201      	movs	r2, #1
 80092b6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	22ff      	movs	r2, #255	@ 0xff
 80092be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	771a      	strb	r2, [r3, #28]

  return status;
 80092c6:	7cfb      	ldrb	r3, [r7, #19]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	371c      	adds	r7, #28
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd90      	pop	{r4, r7, pc}
 80092d0:	00ffff3f 	.word	0x00ffff3f

080092d4 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80092d4:	b590      	push	{r4, r7, lr}
 80092d6:	b089      	sub	sp, #36	@ 0x24
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80092e0:	2300      	movs	r3, #0
 80092e2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80092e4:	2300      	movs	r3, #0
 80092e6:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 80092e8:	2300      	movs	r3, #0
 80092ea:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	7f1b      	ldrb	r3, [r3, #28]
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d101      	bne.n	80092f8 <HAL_RTC_SetAlarm+0x24>
 80092f4:	2302      	movs	r3, #2
 80092f6:	e113      	b.n	8009520 <HAL_RTC_SetAlarm+0x24c>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2201      	movs	r2, #1
 80092fc:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2202      	movs	r2, #2
 8009302:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d137      	bne.n	800937a <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009314:	2b00      	cmp	r3, #0
 8009316:	d102      	bne.n	800931e <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	2200      	movs	r2, #0
 800931c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	4618      	mov	r0, r3
 8009324:	f000 f982 	bl	800962c <RTC_ByteToBcd2>
 8009328:	4603      	mov	r3, r0
 800932a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	785b      	ldrb	r3, [r3, #1]
 8009330:	4618      	mov	r0, r3
 8009332:	f000 f97b 	bl	800962c <RTC_ByteToBcd2>
 8009336:	4603      	mov	r3, r0
 8009338:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800933a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	789b      	ldrb	r3, [r3, #2]
 8009340:	4618      	mov	r0, r3
 8009342:	f000 f973 	bl	800962c <RTC_ByteToBcd2>
 8009346:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009348:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	78db      	ldrb	r3, [r3, #3]
 8009350:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8009352:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800935c:	4618      	mov	r0, r3
 800935e:	f000 f965 	bl	800962c <RTC_ByteToBcd2>
 8009362:	4603      	mov	r3, r0
 8009364:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8009366:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800936e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009374:	4313      	orrs	r3, r2
 8009376:	61fb      	str	r3, [r7, #28]
 8009378:	e023      	b.n	80093c2 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009384:	2b00      	cmp	r3, #0
 8009386:	d102      	bne.n	800938e <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	2200      	movs	r2, #0
 800938c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	785b      	ldrb	r3, [r3, #1]
 8009398:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800939a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800939c:	68ba      	ldr	r2, [r7, #8]
 800939e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80093a0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	78db      	ldrb	r3, [r3, #3]
 80093a6:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80093a8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80093b0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80093b2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80093b8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80093be:	4313      	orrs	r3, r2
 80093c0:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80093ca:	4313      	orrs	r3, r2
 80093cc:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	22ca      	movs	r2, #202	@ 0xca
 80093d4:	625a      	str	r2, [r3, #36]	@ 0x24
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	2253      	movs	r2, #83	@ 0x53
 80093dc:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093e6:	d148      	bne.n	800947a <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	689a      	ldr	r2, [r3, #8]
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80093f6:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	689a      	ldr	r2, [r3, #8]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009406:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68db      	ldr	r3, [r3, #12]
 800940e:	b2da      	uxtb	r2, r3
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8009418:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800941a:	f7f9 fda5 	bl	8002f68 <HAL_GetTick>
 800941e:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009420:	e013      	b.n	800944a <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009422:	f7f9 fda1 	bl	8002f68 <HAL_GetTick>
 8009426:	4602      	mov	r2, r0
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	1ad3      	subs	r3, r2, r3
 800942c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009430:	d90b      	bls.n	800944a <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	22ff      	movs	r2, #255	@ 0xff
 8009438:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2203      	movs	r2, #3
 800943e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2200      	movs	r2, #0
 8009444:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009446:	2303      	movs	r3, #3
 8009448:	e06a      	b.n	8009520 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	f003 0301 	and.w	r3, r3, #1
 8009454:	2b00      	cmp	r3, #0
 8009456:	d0e4      	beq.n	8009422 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	69fa      	ldr	r2, [r7, #28]
 800945e:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	697a      	ldr	r2, [r7, #20]
 8009466:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	689a      	ldr	r2, [r3, #8]
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009476:	609a      	str	r2, [r3, #8]
 8009478:	e047      	b.n	800950a <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	689a      	ldr	r2, [r3, #8]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009488:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	689a      	ldr	r2, [r3, #8]
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009498:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	b2da      	uxtb	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80094aa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80094ac:	f7f9 fd5c 	bl	8002f68 <HAL_GetTick>
 80094b0:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80094b2:	e013      	b.n	80094dc <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80094b4:	f7f9 fd58 	bl	8002f68 <HAL_GetTick>
 80094b8:	4602      	mov	r2, r0
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	1ad3      	subs	r3, r2, r3
 80094be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80094c2:	d90b      	bls.n	80094dc <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	22ff      	movs	r2, #255	@ 0xff
 80094ca:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2203      	movs	r2, #3
 80094d0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2200      	movs	r2, #0
 80094d6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80094d8:	2303      	movs	r3, #3
 80094da:	e021      	b.n	8009520 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	f003 0302 	and.w	r3, r3, #2
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d0e4      	beq.n	80094b4 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	69fa      	ldr	r2, [r7, #28]
 80094f0:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	697a      	ldr	r2, [r7, #20]
 80094f8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	689a      	ldr	r2, [r3, #8]
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009508:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	22ff      	movs	r2, #255	@ 0xff
 8009510:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2201      	movs	r2, #1
 8009516:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2200      	movs	r2, #0
 800951c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800951e:	2300      	movs	r3, #0
}
 8009520:	4618      	mov	r0, r3
 8009522:	3724      	adds	r7, #36	@ 0x24
 8009524:	46bd      	mov	sp, r7
 8009526:	bd90      	pop	{r4, r7, pc}

08009528 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b084      	sub	sp, #16
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009530:	2300      	movs	r3, #0
 8009532:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a0d      	ldr	r2, [pc, #52]	@ (8009570 <HAL_RTC_WaitForSynchro+0x48>)
 800953a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800953c:	f7f9 fd14 	bl	8002f68 <HAL_GetTick>
 8009540:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009542:	e009      	b.n	8009558 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009544:	f7f9 fd10 	bl	8002f68 <HAL_GetTick>
 8009548:	4602      	mov	r2, r0
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	1ad3      	subs	r3, r2, r3
 800954e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009552:	d901      	bls.n	8009558 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8009554:	2303      	movs	r3, #3
 8009556:	e007      	b.n	8009568 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68db      	ldr	r3, [r3, #12]
 800955e:	f003 0320 	and.w	r3, r3, #32
 8009562:	2b00      	cmp	r3, #0
 8009564:	d0ee      	beq.n	8009544 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8009566:	2300      	movs	r3, #0
}
 8009568:	4618      	mov	r0, r3
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}
 8009570:	0001ff5f 	.word	0x0001ff5f

08009574 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800957c:	2300      	movs	r3, #0
 800957e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009580:	2300      	movs	r3, #0
 8009582:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	68db      	ldr	r3, [r3, #12]
 800958a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800958e:	2b00      	cmp	r3, #0
 8009590:	d122      	bne.n	80095d8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68da      	ldr	r2, [r3, #12]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80095a0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80095a2:	f7f9 fce1 	bl	8002f68 <HAL_GetTick>
 80095a6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80095a8:	e00c      	b.n	80095c4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80095aa:	f7f9 fcdd 	bl	8002f68 <HAL_GetTick>
 80095ae:	4602      	mov	r2, r0
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	1ad3      	subs	r3, r2, r3
 80095b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095b8:	d904      	bls.n	80095c4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2204      	movs	r2, #4
 80095be:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80095c0:	2301      	movs	r3, #1
 80095c2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	68db      	ldr	r3, [r3, #12]
 80095ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d102      	bne.n	80095d8 <RTC_EnterInitMode+0x64>
 80095d2:	7bfb      	ldrb	r3, [r7, #15]
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d1e8      	bne.n	80095aa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80095d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3710      	adds	r7, #16
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}

080095e2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80095e2:	b580      	push	{r7, lr}
 80095e4:	b084      	sub	sp, #16
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095ea:	2300      	movs	r3, #0
 80095ec:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	68da      	ldr	r2, [r3, #12]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80095fc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	f003 0320 	and.w	r3, r3, #32
 8009608:	2b00      	cmp	r3, #0
 800960a:	d10a      	bne.n	8009622 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f7ff ff8b 	bl	8009528 <HAL_RTC_WaitForSynchro>
 8009612:	4603      	mov	r3, r0
 8009614:	2b00      	cmp	r3, #0
 8009616:	d004      	beq.n	8009622 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2204      	movs	r2, #4
 800961c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009622:	7bfb      	ldrb	r3, [r7, #15]
}
 8009624:	4618      	mov	r0, r3
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800962c:	b480      	push	{r7}
 800962e:	b085      	sub	sp, #20
 8009630:	af00      	add	r7, sp, #0
 8009632:	4603      	mov	r3, r0
 8009634:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009636:	2300      	movs	r3, #0
 8009638:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800963a:	e005      	b.n	8009648 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	3301      	adds	r3, #1
 8009640:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8009642:	79fb      	ldrb	r3, [r7, #7]
 8009644:	3b0a      	subs	r3, #10
 8009646:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8009648:	79fb      	ldrb	r3, [r7, #7]
 800964a:	2b09      	cmp	r3, #9
 800964c:	d8f6      	bhi.n	800963c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	b2db      	uxtb	r3, r3
 8009652:	011b      	lsls	r3, r3, #4
 8009654:	b2da      	uxtb	r2, r3
 8009656:	79fb      	ldrb	r3, [r7, #7]
 8009658:	4313      	orrs	r3, r2
 800965a:	b2db      	uxtb	r3, r3
}
 800965c:	4618      	mov	r0, r3
 800965e:	3714      	adds	r7, #20
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009668:	b480      	push	{r7}
 800966a:	b087      	sub	sp, #28
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009674:	2300      	movs	r3, #0
 8009676:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	7f1b      	ldrb	r3, [r3, #28]
 800967c:	2b01      	cmp	r3, #1
 800967e:	d101      	bne.n	8009684 <HAL_RTCEx_SetTimeStamp+0x1c>
 8009680:	2302      	movs	r3, #2
 8009682:	e050      	b.n	8009726 <HAL_RTCEx_SetTimeStamp+0xbe>
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2201      	movs	r2, #1
 8009688:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2202      	movs	r2, #2
 800968e:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f022 0206 	bic.w	r2, r2, #6
 800969e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	430a      	orrs	r2, r1
 80096ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	689a      	ldr	r2, [r3, #8]
 80096b6:	4b1f      	ldr	r3, [pc, #124]	@ (8009734 <HAL_RTCEx_SetTimeStamp+0xcc>)
 80096b8:	4013      	ands	r3, r2
 80096ba:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 80096bc:	697a      	ldr	r2, [r7, #20]
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	4313      	orrs	r3, r2
 80096c2:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	22ca      	movs	r2, #202	@ 0xca
 80096ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2253      	movs	r2, #83	@ 0x53
 80096d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68db      	ldr	r3, [r3, #12]
 80096e2:	b2da      	uxtb	r2, r3
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 80096ec:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	b2da      	uxtb	r2, r3
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 80096fe:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	689a      	ldr	r2, [r3, #8]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800970e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	22ff      	movs	r2, #255	@ 0xff
 8009716:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2201      	movs	r2, #1
 800971c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2200      	movs	r2, #0
 8009722:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	371c      	adds	r7, #28
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr
 8009732:	bf00      	nop
 8009734:	fffff7f7 	.word	0xfffff7f7

08009738 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b086      	sub	sp, #24
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	607a      	str	r2, [r7, #4]
 8009744:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009746:	2300      	movs	r3, #0
 8009748:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	2b02      	cmp	r3, #2
 800974e:	d904      	bls.n	800975a <HAL_SAI_InitProtocol+0x22>
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	3b03      	subs	r3, #3
 8009754:	2b01      	cmp	r3, #1
 8009756:	d812      	bhi.n	800977e <HAL_SAI_InitProtocol+0x46>
 8009758:	e008      	b.n	800976c <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	68b9      	ldr	r1, [r7, #8]
 8009760:	68f8      	ldr	r0, [r7, #12]
 8009762:	f000 fa3d 	bl	8009be0 <SAI_InitI2S>
 8009766:	4603      	mov	r3, r0
 8009768:	75fb      	strb	r3, [r7, #23]
      break;
 800976a:	e00b      	b.n	8009784 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	68b9      	ldr	r1, [r7, #8]
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	f000 fae2 	bl	8009d3c <SAI_InitPCM>
 8009778:	4603      	mov	r3, r0
 800977a:	75fb      	strb	r3, [r7, #23]
      break;
 800977c:	e002      	b.n	8009784 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800977e:	2301      	movs	r3, #1
 8009780:	75fb      	strb	r3, [r7, #23]
      break;
 8009782:	bf00      	nop
  }

  if (status == HAL_OK)
 8009784:	7dfb      	ldrb	r3, [r7, #23]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d104      	bne.n	8009794 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800978a:	68f8      	ldr	r0, [r7, #12]
 800978c:	f000 f808 	bl	80097a0 <HAL_SAI_Init>
 8009790:	4603      	mov	r3, r0
 8009792:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009794:	7dfb      	ldrb	r3, [r7, #23]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3718      	adds	r7, #24
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
	...

080097a0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b088      	sub	sp, #32
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80097a8:	2300      	movs	r3, #0
 80097aa:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 80097ac:	2300      	movs	r3, #0
 80097ae:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80097b0:	2300      	movs	r3, #0
 80097b2:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	e156      	b.n	8009a6c <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d106      	bne.n	80097d8 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f7f9 f984 	bl	8002ae0 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2202      	movs	r2, #2
 80097dc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 fb61 	bl	8009ea8 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	68db      	ldr	r3, [r3, #12]
 80097ea:	2b02      	cmp	r3, #2
 80097ec:	d00c      	beq.n	8009808 <HAL_SAI_Init+0x68>
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	d80d      	bhi.n	800980e <HAL_SAI_Init+0x6e>
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d002      	beq.n	80097fc <HAL_SAI_Init+0x5c>
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d003      	beq.n	8009802 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 80097fa:	e008      	b.n	800980e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 80097fc:	2300      	movs	r3, #0
 80097fe:	61fb      	str	r3, [r7, #28]
      break;
 8009800:	e006      	b.n	8009810 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009802:	2310      	movs	r3, #16
 8009804:	61fb      	str	r3, [r7, #28]
      break;
 8009806:	e003      	b.n	8009810 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009808:	2320      	movs	r3, #32
 800980a:	61fb      	str	r3, [r7, #28]
      break;
 800980c:	e000      	b.n	8009810 <HAL_SAI_Init+0x70>
      break;
 800980e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	2b03      	cmp	r3, #3
 8009816:	d81e      	bhi.n	8009856 <HAL_SAI_Init+0xb6>
 8009818:	a201      	add	r2, pc, #4	@ (adr r2, 8009820 <HAL_SAI_Init+0x80>)
 800981a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800981e:	bf00      	nop
 8009820:	08009831 	.word	0x08009831
 8009824:	08009837 	.word	0x08009837
 8009828:	0800983f 	.word	0x0800983f
 800982c:	08009847 	.word	0x08009847
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8009830:	2300      	movs	r3, #0
 8009832:	617b      	str	r3, [r7, #20]
    }
    break;
 8009834:	e010      	b.n	8009858 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009836:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800983a:	617b      	str	r3, [r7, #20]
    }
    break;
 800983c:	e00c      	b.n	8009858 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800983e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009842:	617b      	str	r3, [r7, #20]
    }
    break;
 8009844:	e008      	b.n	8009858 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009846:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800984a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800984c:	69fb      	ldr	r3, [r7, #28]
 800984e:	f043 0301 	orr.w	r3, r3, #1
 8009852:	61fb      	str	r3, [r7, #28]
    }
    break;
 8009854:	e000      	b.n	8009858 <HAL_SAI_Init+0xb8>
    default:
      break;
 8009856:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a85      	ldr	r2, [pc, #532]	@ (8009a74 <HAL_SAI_Init+0x2d4>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d004      	beq.n	800986c <HAL_SAI_Init+0xcc>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a84      	ldr	r2, [pc, #528]	@ (8009a78 <HAL_SAI_Init+0x2d8>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d103      	bne.n	8009874 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800986c:	4a83      	ldr	r2, [pc, #524]	@ (8009a7c <HAL_SAI_Init+0x2dc>)
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	6013      	str	r3, [r2, #0]
 8009872:	e002      	b.n	800987a <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009874:	4a82      	ldr	r2, [pc, #520]	@ (8009a80 <HAL_SAI_Init+0x2e0>)
 8009876:	69fb      	ldr	r3, [r7, #28]
 8009878:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	69db      	ldr	r3, [r3, #28]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d04c      	beq.n	800991c <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8009882:	2300      	movs	r3, #0
 8009884:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a7a      	ldr	r2, [pc, #488]	@ (8009a74 <HAL_SAI_Init+0x2d4>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d004      	beq.n	800989a <HAL_SAI_Init+0xfa>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a78      	ldr	r2, [pc, #480]	@ (8009a78 <HAL_SAI_Init+0x2d8>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d104      	bne.n	80098a4 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800989a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800989e:	f7ff fa39 	bl	8008d14 <HAL_RCCEx_GetPeriphCLKFreq>
 80098a2:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a76      	ldr	r2, [pc, #472]	@ (8009a84 <HAL_SAI_Init+0x2e4>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d004      	beq.n	80098b8 <HAL_SAI_Init+0x118>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a75      	ldr	r2, [pc, #468]	@ (8009a88 <HAL_SAI_Init+0x2e8>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d104      	bne.n	80098c2 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80098b8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80098bc:	f7ff fa2a 	bl	8008d14 <HAL_RCCEx_GetPeriphCLKFreq>
 80098c0:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80098c2:	693a      	ldr	r2, [r7, #16]
 80098c4:	4613      	mov	r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	4413      	add	r3, r2
 80098ca:	005b      	lsls	r3, r3, #1
 80098cc:	461a      	mov	r2, r3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	69db      	ldr	r3, [r3, #28]
 80098d2:	025b      	lsls	r3, r3, #9
 80098d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80098d8:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	4a6b      	ldr	r2, [pc, #428]	@ (8009a8c <HAL_SAI_Init+0x2ec>)
 80098de:	fba2 2303 	umull	r2, r3, r2, r3
 80098e2:	08da      	lsrs	r2, r3, #3
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 80098e8:	68f9      	ldr	r1, [r7, #12]
 80098ea:	4b68      	ldr	r3, [pc, #416]	@ (8009a8c <HAL_SAI_Init+0x2ec>)
 80098ec:	fba3 2301 	umull	r2, r3, r3, r1
 80098f0:	08da      	lsrs	r2, r3, #3
 80098f2:	4613      	mov	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4413      	add	r3, r2
 80098f8:	005b      	lsls	r3, r3, #1
 80098fa:	1aca      	subs	r2, r1, r3
 80098fc:	2a08      	cmp	r2, #8
 80098fe:	d904      	bls.n	800990a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6a1b      	ldr	r3, [r3, #32]
 8009904:	1c5a      	adds	r2, r3, #1
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800990e:	2b04      	cmp	r3, #4
 8009910:	d104      	bne.n	800991c <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	085a      	lsrs	r2, r3, #1
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d003      	beq.n	800992c <HAL_SAI_Init+0x18c>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	2b02      	cmp	r3, #2
 800992a:	d109      	bne.n	8009940 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009930:	2b01      	cmp	r3, #1
 8009932:	d101      	bne.n	8009938 <HAL_SAI_Init+0x198>
 8009934:	2300      	movs	r3, #0
 8009936:	e001      	b.n	800993c <HAL_SAI_Init+0x19c>
 8009938:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800993c:	61bb      	str	r3, [r7, #24]
 800993e:	e008      	b.n	8009952 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009944:	2b01      	cmp	r3, #1
 8009946:	d102      	bne.n	800994e <HAL_SAI_Init+0x1ae>
 8009948:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800994c:	e000      	b.n	8009950 <HAL_SAI_Init+0x1b0>
 800994e:	2300      	movs	r3, #0
 8009950:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	6819      	ldr	r1, [r3, #0]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	4b4c      	ldr	r3, [pc, #304]	@ (8009a90 <HAL_SAI_Init+0x2f0>)
 800995e:	400b      	ands	r3, r1
 8009960:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	6819      	ldr	r1, [r3, #0]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	685a      	ldr	r2, [r3, #4]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009970:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009976:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800997c:	431a      	orrs	r2, r3
 800997e:	69bb      	ldr	r3, [r7, #24]
 8009980:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800998a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	691b      	ldr	r3, [r3, #16]
 8009990:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009996:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6a1b      	ldr	r3, [r3, #32]
 800999c:	051b      	lsls	r3, r3, #20
 800999e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	430a      	orrs	r2, r1
 80099a6:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	6859      	ldr	r1, [r3, #4]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	4b38      	ldr	r3, [pc, #224]	@ (8009a94 <HAL_SAI_Init+0x2f4>)
 80099b4:	400b      	ands	r3, r1
 80099b6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	6859      	ldr	r1, [r3, #4]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	699a      	ldr	r2, [r3, #24]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099c6:	431a      	orrs	r2, r3
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099cc:	431a      	orrs	r2, r3
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	430a      	orrs	r2, r1
 80099d4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	6899      	ldr	r1, [r3, #8]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681a      	ldr	r2, [r3, #0]
 80099e0:	4b2d      	ldr	r3, [pc, #180]	@ (8009a98 <HAL_SAI_Init+0x2f8>)
 80099e2:	400b      	ands	r3, r1
 80099e4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	6899      	ldr	r1, [r3, #8]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099f0:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80099f6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80099fc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8009a02:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a08:	3b01      	subs	r3, #1
 8009a0a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009a0c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	430a      	orrs	r2, r1
 8009a14:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	68d9      	ldr	r1, [r3, #12]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009a24:	400b      	ands	r3, r1
 8009a26:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	68d9      	ldr	r1, [r3, #12]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a36:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a3c:	041b      	lsls	r3, r3, #16
 8009a3e:	431a      	orrs	r2, r3
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a44:	3b01      	subs	r3, #1
 8009a46:	021b      	lsls	r3, r3, #8
 8009a48:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	430a      	orrs	r2, r1
 8009a50:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8009a6a:	2300      	movs	r3, #0
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3720      	adds	r7, #32
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	40015804 	.word	0x40015804
 8009a78:	40015824 	.word	0x40015824
 8009a7c:	40015800 	.word	0x40015800
 8009a80:	40015c00 	.word	0x40015c00
 8009a84:	40015c04 	.word	0x40015c04
 8009a88:	40015c24 	.word	0x40015c24
 8009a8c:	cccccccd 	.word	0xcccccccd
 8009a90:	ff05c010 	.word	0xff05c010
 8009a94:	ffff1ff0 	.word	0xffff1ff0
 8009a98:	fff88000 	.word	0xfff88000

08009a9c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	4613      	mov	r3, r2
 8009aa8:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d002      	beq.n	8009ab6 <HAL_SAI_Receive_DMA+0x1a>
 8009ab0:	88fb      	ldrh	r3, [r7, #6]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d101      	bne.n	8009aba <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e074      	b.n	8009ba4 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d16d      	bne.n	8009ba2 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d101      	bne.n	8009ad4 <HAL_SAI_Receive_DMA+0x38>
 8009ad0:	2302      	movs	r3, #2
 8009ad2:	e067      	b.n	8009ba4 <HAL_SAI_Receive_DMA+0x108>
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	68ba      	ldr	r2, [r7, #8]
 8009ae0:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	88fa      	ldrh	r2, [r7, #6]
 8009ae6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	88fa      	ldrh	r2, [r7, #6]
 8009aee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2200      	movs	r2, #0
 8009af6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2222      	movs	r2, #34	@ 0x22
 8009afe:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b06:	4a29      	ldr	r2, [pc, #164]	@ (8009bac <HAL_SAI_Receive_DMA+0x110>)
 8009b08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b0e:	4a28      	ldr	r2, [pc, #160]	@ (8009bb0 <HAL_SAI_Receive_DMA+0x114>)
 8009b10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b16:	4a27      	ldr	r2, [pc, #156]	@ (8009bb4 <HAL_SAI_Receive_DMA+0x118>)
 8009b18:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b1e:	2200      	movs	r2, #0
 8009b20:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	331c      	adds	r3, #28
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b32:	461a      	mov	r2, r3
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b3a:	f7f9 ffd9 	bl	8003af0 <HAL_DMA_Start_IT>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d005      	beq.n	8009b50 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e029      	b.n	8009ba4 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009b50:	2100      	movs	r1, #0
 8009b52:	68f8      	ldr	r0, [r7, #12]
 8009b54:	f000 f972 	bl	8009e3c <SAI_InterruptFlag>
 8009b58:	4601      	mov	r1, r0
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	691a      	ldr	r2, [r3, #16]
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	430a      	orrs	r2, r1
 8009b66:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009b76:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d107      	bne.n	8009b96 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	681a      	ldr	r2, [r3, #0]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009b94:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	e000      	b.n	8009ba4 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8009ba2:	2302      	movs	r3, #2
  }
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	3710      	adds	r7, #16
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}
 8009bac:	08009f79 	.word	0x08009f79
 8009bb0:	08009f19 	.word	0x08009f19
 8009bb4:	08009f95 	.word	0x08009f95

08009bb8 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009bc0:	bf00      	nop
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr

08009bcc <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8009bd4:	bf00      	nop
 8009bd6:	370c      	adds	r7, #12
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b085      	sub	sp, #20
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	60b9      	str	r1, [r7, #8]
 8009bea:	607a      	str	r2, [r7, #4]
 8009bec:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d003      	beq.n	8009c0a <SAI_InitI2S+0x2a>
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	d103      	bne.n	8009c12 <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009c10:	e002      	b.n	8009c18 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2201      	movs	r2, #1
 8009c16:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009c1e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009c26:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	683a      	ldr	r2, [r7, #0]
 8009c32:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	f003 0301 	and.w	r3, r3, #1
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d001      	beq.n	8009c42 <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e076      	b.n	8009d30 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d107      	bne.n	8009c58 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009c54:	651a      	str	r2, [r3, #80]	@ 0x50
 8009c56:	e006      	b.n	8009c66 <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009c5e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2200      	movs	r2, #0
 8009c64:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2b03      	cmp	r3, #3
 8009c6a:	d84f      	bhi.n	8009d0c <SAI_InitI2S+0x12c>
 8009c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c74 <SAI_InitI2S+0x94>)
 8009c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c72:	bf00      	nop
 8009c74:	08009c85 	.word	0x08009c85
 8009c78:	08009ca7 	.word	0x08009ca7
 8009c7c:	08009cc9 	.word	0x08009cc9
 8009c80:	08009ceb 	.word	0x08009ceb
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2280      	movs	r2, #128	@ 0x80
 8009c88:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	085b      	lsrs	r3, r3, #1
 8009c8e:	015a      	lsls	r2, r3, #5
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	085b      	lsrs	r3, r3, #1
 8009c98:	011a      	lsls	r2, r3, #4
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2240      	movs	r2, #64	@ 0x40
 8009ca2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009ca4:	e034      	b.n	8009d10 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2280      	movs	r2, #128	@ 0x80
 8009caa:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	085b      	lsrs	r3, r3, #1
 8009cb0:	019a      	lsls	r2, r3, #6
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	085b      	lsrs	r3, r3, #1
 8009cba:	015a      	lsls	r2, r3, #5
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2280      	movs	r2, #128	@ 0x80
 8009cc4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009cc6:	e023      	b.n	8009d10 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	22c0      	movs	r2, #192	@ 0xc0
 8009ccc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	085b      	lsrs	r3, r3, #1
 8009cd2:	019a      	lsls	r2, r3, #6
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	085b      	lsrs	r3, r3, #1
 8009cdc:	015a      	lsls	r2, r3, #5
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2280      	movs	r2, #128	@ 0x80
 8009ce6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009ce8:	e012      	b.n	8009d10 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	22e0      	movs	r2, #224	@ 0xe0
 8009cee:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	085b      	lsrs	r3, r3, #1
 8009cf4:	019a      	lsls	r2, r3, #6
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	085b      	lsrs	r3, r3, #1
 8009cfe:	015a      	lsls	r2, r3, #5
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2280      	movs	r2, #128	@ 0x80
 8009d08:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009d0a:	e001      	b.n	8009d10 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e00f      	b.n	8009d30 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	2b02      	cmp	r3, #2
 8009d14:	d10b      	bne.n	8009d2e <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d102      	bne.n	8009d22 <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2210      	movs	r2, #16
 8009d20:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2b02      	cmp	r3, #2
 8009d26:	d102      	bne.n	8009d2e <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2208      	movs	r2, #8
 8009d2c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3714      	adds	r7, #20
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b085      	sub	sp, #20
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	607a      	str	r2, [r7, #4]
 8009d48:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2200      	movs	r2, #0
 8009d54:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d003      	beq.n	8009d66 <SAI_InitPCM+0x2a>
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	2b02      	cmp	r3, #2
 8009d64:	d103      	bne.n	8009d6e <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2201      	movs	r2, #1
 8009d6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d6c:	e002      	b.n	8009d74 <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2200      	movs	r2, #0
 8009d78:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009d80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009d88:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	683a      	ldr	r2, [r7, #0]
 8009d94:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009d9c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	2b04      	cmp	r3, #4
 8009da2:	d103      	bne.n	8009dac <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2201      	movs	r2, #1
 8009da8:	645a      	str	r2, [r3, #68]	@ 0x44
 8009daa:	e002      	b.n	8009db2 <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	220d      	movs	r2, #13
 8009db0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2b03      	cmp	r3, #3
 8009db6:	d837      	bhi.n	8009e28 <SAI_InitPCM+0xec>
 8009db8:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc0 <SAI_InitPCM+0x84>)
 8009dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbe:	bf00      	nop
 8009dc0:	08009dd1 	.word	0x08009dd1
 8009dc4:	08009de7 	.word	0x08009de7
 8009dc8:	08009dfd 	.word	0x08009dfd
 8009dcc:	08009e13 	.word	0x08009e13
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2280      	movs	r2, #128	@ 0x80
 8009dd4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	011a      	lsls	r2, r3, #4
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2240      	movs	r2, #64	@ 0x40
 8009de2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009de4:	e022      	b.n	8009e2c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2280      	movs	r2, #128	@ 0x80
 8009dea:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	015a      	lsls	r2, r3, #5
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2280      	movs	r2, #128	@ 0x80
 8009df8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009dfa:	e017      	b.n	8009e2c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	22c0      	movs	r2, #192	@ 0xc0
 8009e00:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	015a      	lsls	r2, r3, #5
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2280      	movs	r2, #128	@ 0x80
 8009e0e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009e10:	e00c      	b.n	8009e2c <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	22e0      	movs	r2, #224	@ 0xe0
 8009e16:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	015a      	lsls	r2, r3, #5
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2280      	movs	r2, #128	@ 0x80
 8009e24:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009e26:	e001      	b.n	8009e2c <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	e000      	b.n	8009e2e <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 8009e2c:	2300      	movs	r3, #0
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop

08009e3c <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b085      	sub	sp, #20
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d103      	bne.n	8009e58 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f043 0308 	orr.w	r3, r3, #8
 8009e56:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e5c:	2b08      	cmp	r3, #8
 8009e5e:	d10b      	bne.n	8009e78 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009e64:	2b03      	cmp	r3, #3
 8009e66:	d003      	beq.n	8009e70 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d103      	bne.n	8009e78 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f043 0310 	orr.w	r3, r3, #16
 8009e76:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	2b03      	cmp	r3, #3
 8009e7e:	d003      	beq.n	8009e88 <SAI_InterruptFlag+0x4c>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d104      	bne.n	8009e92 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009e8e:	60fb      	str	r3, [r7, #12]
 8009e90:	e003      	b.n	8009e9a <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f043 0304 	orr.w	r3, r3, #4
 8009e98:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3714      	adds	r7, #20
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr

08009ea8 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8009eb0:	4b17      	ldr	r3, [pc, #92]	@ (8009f10 <SAI_Disable+0x68>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a17      	ldr	r2, [pc, #92]	@ (8009f14 <SAI_Disable+0x6c>)
 8009eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8009eba:	0b1b      	lsrs	r3, r3, #12
 8009ebc:	009b      	lsls	r3, r3, #2
 8009ebe:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009ed2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	1e5a      	subs	r2, r3, #1
 8009ed8:	60fa      	str	r2, [r7, #12]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d10a      	bne.n	8009ef4 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ee4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8009eee:	2303      	movs	r3, #3
 8009ef0:	72fb      	strb	r3, [r7, #11]
      break;
 8009ef2:	e006      	b.n	8009f02 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1e8      	bne.n	8009ed4 <SAI_Disable+0x2c>

  return status;
 8009f02:	7afb      	ldrb	r3, [r7, #11]
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3714      	adds	r7, #20
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr
 8009f10:	20000000 	.word	0x20000000
 8009f14:	95cbec1b 	.word	0x95cbec1b

08009f18 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f24:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	69db      	ldr	r3, [r3, #28]
 8009f2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f2e:	d01c      	beq.n	8009f6a <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009f3e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2200      	movs	r2, #0
 8009f44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009f48:	2100      	movs	r1, #0
 8009f4a:	68f8      	ldr	r0, [r7, #12]
 8009f4c:	f7ff ff76 	bl	8009e3c <SAI_InterruptFlag>
 8009f50:	4603      	mov	r3, r0
 8009f52:	43d9      	mvns	r1, r3
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	691a      	ldr	r2, [r3, #16]
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	400a      	ands	r2, r1
 8009f60:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2201      	movs	r2, #1
 8009f66:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8009f6a:	68f8      	ldr	r0, [r7, #12]
 8009f6c:	f7f7 fd4c 	bl	8001a08 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8009f70:	bf00      	nop
 8009f72:	3710      	adds	r7, #16
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f84:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8009f86:	68f8      	ldr	r0, [r7, #12]
 8009f88:	f7ff fe16 	bl	8009bb8 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8009f8c:	bf00      	nop
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa0:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fa8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d004      	beq.n	8009fc6 <SAI_DMAError+0x32>
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fc2:	2b01      	cmp	r3, #1
 8009fc4:	d112      	bne.n	8009fec <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	681a      	ldr	r2, [r3, #0]
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009fd4:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8009fd6:	68f8      	ldr	r0, [r7, #12]
 8009fd8:	f7ff ff66 	bl	8009ea8 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f7ff fded 	bl	8009bcc <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8009ff2:	bf00      	nop
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009ffa:	b580      	push	{r7, lr}
 8009ffc:	b082      	sub	sp, #8
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d101      	bne.n	800a00c <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800a008:	2301      	movs	r3, #1
 800a00a:	e022      	b.n	800a052 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a012:	b2db      	uxtb	r3, r3
 800a014:	2b00      	cmp	r3, #0
 800a016:	d105      	bne.n	800a024 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f7f8 f978 	bl	8002314 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2203      	movs	r2, #3
 800a028:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f000 f815 	bl	800a05c <HAL_SD_InitCard>
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d001      	beq.n	800a03c <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	e00a      	b.n	800a052 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2200      	movs	r2, #0
 800a040:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2200      	movs	r2, #0
 800a046:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2201      	movs	r2, #1
 800a04c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a050:	2300      	movs	r3, #0
}
 800a052:	4618      	mov	r0, r3
 800a054:	3708      	adds	r7, #8
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
	...

0800a05c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a05c:	b5b0      	push	{r4, r5, r7, lr}
 800a05e:	b08e      	sub	sp, #56	@ 0x38
 800a060:	af04      	add	r7, sp, #16
 800a062:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a064:	2300      	movs	r3, #0
 800a066:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800a068:	2300      	movs	r3, #0
 800a06a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800a06c:	2300      	movs	r3, #0
 800a06e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800a070:	2300      	movs	r3, #0
 800a072:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800a074:	2300      	movs	r3, #0
 800a076:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800a078:	2376      	movs	r3, #118	@ 0x76
 800a07a:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681d      	ldr	r5, [r3, #0]
 800a080:	466c      	mov	r4, sp
 800a082:	f107 0318 	add.w	r3, r7, #24
 800a086:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a08a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a08e:	f107 030c 	add.w	r3, r7, #12
 800a092:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a094:	4628      	mov	r0, r5
 800a096:	f002 ffc3 	bl	800d020 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	685a      	ldr	r2, [r3, #4]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a0a8:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f002 ffef 	bl	800d092 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	685a      	ldr	r2, [r3, #4]
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0c2:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800a0c4:	2002      	movs	r0, #2
 800a0c6:	f7f8 ff5b 	bl	8002f80 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 fe10 	bl	800acf0 <SD_PowerON>
 800a0d0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d00b      	beq.n	800a0f0 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e6:	431a      	orrs	r2, r3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e02e      	b.n	800a14e <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f000 fd2f 	bl	800ab54 <SD_InitCard>
 800a0f6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00b      	beq.n	800a116 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2201      	movs	r2, #1
 800a102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10c:	431a      	orrs	r2, r3
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a112:	2301      	movs	r3, #1
 800a114:	e01b      	b.n	800a14e <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a11e:	4618      	mov	r0, r3
 800a120:	f003 f84a 	bl	800d1b8 <SDMMC_CmdBlockLength>
 800a124:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800a126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00f      	beq.n	800a14c <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a09      	ldr	r2, [pc, #36]	@ (800a158 <HAL_SD_InitCard+0xfc>)
 800a132:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13a:	431a      	orrs	r2, r3
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a148:	2301      	movs	r3, #1
 800a14a:	e000      	b.n	800a14e <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800a14c:	2300      	movs	r3, #0
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3728      	adds	r7, #40	@ 0x28
 800a152:	46bd      	mov	sp, r7
 800a154:	bdb0      	pop	{r4, r5, r7, pc}
 800a156:	bf00      	nop
 800a158:	004005ff 	.word	0x004005ff

0800a15c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b08c      	sub	sp, #48	@ 0x30
 800a160:	af00      	add	r7, sp, #0
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	60b9      	str	r1, [r7, #8]
 800a166:	607a      	str	r2, [r7, #4]
 800a168:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d107      	bne.n	800a184 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a178:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	e0c3      	b.n	800a30c <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	2b01      	cmp	r3, #1
 800a18e:	f040 80bc 	bne.w	800a30a <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2200      	movs	r2, #0
 800a196:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	441a      	add	r2, r3
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d907      	bls.n	800a1b6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1aa:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	e0aa      	b.n	800a30c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	2203      	movs	r2, #3
 800a1ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800a1d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1da:	4a4e      	ldr	r2, [pc, #312]	@ (800a314 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800a1dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1e2:	4a4d      	ldr	r2, [pc, #308]	@ (800a318 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800a1e4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a206:	689a      	ldr	r2, [r3, #8]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	430a      	orrs	r2, r1
 800a210:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	3380      	adds	r3, #128	@ 0x80
 800a21c:	4619      	mov	r1, r3
 800a21e:	68ba      	ldr	r2, [r7, #8]
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	025b      	lsls	r3, r3, #9
 800a224:	089b      	lsrs	r3, r3, #2
 800a226:	f7f9 fc63 	bl	8003af0 <HAL_DMA_Start_IT>
 800a22a:	4603      	mov	r3, r0
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d017      	beq.n	800a260 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800a23e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a35      	ldr	r2, [pc, #212]	@ (800a31c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a246:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a24c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2201      	movs	r2, #1
 800a258:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	e055      	b.n	800a30c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f042 0208 	orr.w	r2, r2, #8
 800a26e:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a274:	2b01      	cmp	r3, #1
 800a276:	d002      	beq.n	800a27e <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800a278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a27a:	025b      	lsls	r3, r3, #9
 800a27c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a27e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a282:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	025b      	lsls	r3, r3, #9
 800a288:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a28a:	2390      	movs	r3, #144	@ 0x90
 800a28c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a28e:	2302      	movs	r3, #2
 800a290:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a292:	2300      	movs	r3, #0
 800a294:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a296:	2301      	movs	r3, #1
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f107 0210 	add.w	r2, r7, #16
 800a2a2:	4611      	mov	r1, r2
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f002 ff5b 	bl	800d160 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d90a      	bls.n	800a2c6 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	2282      	movs	r2, #130	@ 0x82
 800a2b4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f002 ffbf 	bl	800d240 <SDMMC_CmdReadMultiBlock>
 800a2c2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a2c4:	e009      	b.n	800a2da <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2281      	movs	r2, #129	@ 0x81
 800a2ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f002 ff92 	bl	800d1fc <SDMMC_CmdReadSingleBlock>
 800a2d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a2da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d012      	beq.n	800a306 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4a0d      	ldr	r2, [pc, #52]	@ (800a31c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a2e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2ee:	431a      	orrs	r2, r3
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2200      	movs	r2, #0
 800a300:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800a302:	2301      	movs	r3, #1
 800a304:	e002      	b.n	800a30c <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800a306:	2300      	movs	r3, #0
 800a308:	e000      	b.n	800a30c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800a30a:	2302      	movs	r3, #2
  }
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3730      	adds	r7, #48	@ 0x30
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}
 800a314:	0800aa3f 	.word	0x0800aa3f
 800a318:	0800aab1 	.word	0x0800aab1
 800a31c:	004005ff 	.word	0x004005ff

0800a320 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b08c      	sub	sp, #48	@ 0x30
 800a324:	af00      	add	r7, sp, #0
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	607a      	str	r2, [r7, #4]
 800a32c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d107      	bne.n	800a348 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a33c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	e0c6      	b.n	800a4d6 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	2b01      	cmp	r3, #1
 800a352:	f040 80bf 	bne.w	800a4d4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2200      	movs	r2, #0
 800a35a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a35c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	441a      	add	r2, r3
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a366:	429a      	cmp	r2, r3
 800a368:	d907      	bls.n	800a37a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a36e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	e0ad      	b.n	800a4d6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2203      	movs	r2, #3
 800a37e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2200      	movs	r2, #0
 800a388:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f042 021a 	orr.w	r2, r2, #26
 800a398:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a39e:	4a50      	ldr	r2, [pc, #320]	@ (800a4e0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800a3a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3a6:	4a4f      	ldr	r2, [pc, #316]	@ (800a4e4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800a3a8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	d002      	beq.n	800a3c0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3bc:	025b      	lsls	r3, r3, #9
 800a3be:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2b01      	cmp	r3, #1
 800a3c4:	d90a      	bls.n	800a3dc <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	22a0      	movs	r2, #160	@ 0xa0
 800a3ca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f002 ff78 	bl	800d2c8 <SDMMC_CmdWriteMultiBlock>
 800a3d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a3da:	e009      	b.n	800a3f0 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2290      	movs	r2, #144	@ 0x90
 800a3e0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f002 ff4b 	bl	800d284 <SDMMC_CmdWriteSingleBlock>
 800a3ee:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a3f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d012      	beq.n	800a41c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a3b      	ldr	r2, [pc, #236]	@ (800a4e8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a3fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a404:	431a      	orrs	r2, r3
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2201      	movs	r2, #1
 800a40e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	2200      	movs	r2, #0
 800a416:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a418:	2301      	movs	r3, #1
 800a41a:	e05c      	b.n	800a4d6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f042 0208 	orr.w	r2, r2, #8
 800a42a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a430:	2240      	movs	r2, #64	@ 0x40
 800a432:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a444:	689a      	ldr	r2, [r3, #8]
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	430a      	orrs	r2, r1
 800a44e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a454:	68b9      	ldr	r1, [r7, #8]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3380      	adds	r3, #128	@ 0x80
 800a45c:	461a      	mov	r2, r3
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	025b      	lsls	r3, r3, #9
 800a462:	089b      	lsrs	r3, r3, #2
 800a464:	f7f9 fb44 	bl	8003af0 <HAL_DMA_Start_IT>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d01a      	beq.n	800a4a4 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f022 021a 	bic.w	r2, r2, #26
 800a47c:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a19      	ldr	r2, [pc, #100]	@ (800a4e8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a484:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a48a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	2201      	movs	r2, #1
 800a496:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2200      	movs	r2, #0
 800a49e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	e018      	b.n	800a4d6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a4a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a4a8:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	025b      	lsls	r3, r3, #9
 800a4ae:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a4b0:	2390      	movs	r3, #144	@ 0x90
 800a4b2:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f107 0210 	add.w	r2, r7, #16
 800a4c8:	4611      	mov	r1, r2
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f002 fe48 	bl	800d160 <SDMMC_ConfigData>

      return HAL_OK;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	e000      	b.n	800a4d6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800a4d4:	2302      	movs	r3, #2
  }
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3730      	adds	r7, #48	@ 0x30
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}
 800a4de:	bf00      	nop
 800a4e0:	0800aa15 	.word	0x0800aa15
 800a4e4:	0800aab1 	.word	0x0800aab1
 800a4e8:	004005ff 	.word	0x004005ff

0800a4ec <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b083      	sub	sp, #12
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a4f4:	bf00      	nop
 800a4f6:	370c      	adds	r7, #12
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr

0800a500 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a500:	b480      	push	{r7}
 800a502:	b083      	sub	sp, #12
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a50e:	0f9b      	lsrs	r3, r3, #30
 800a510:	b2da      	uxtb	r2, r3
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a51a:	0e9b      	lsrs	r3, r3, #26
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	f003 030f 	and.w	r3, r3, #15
 800a522:	b2da      	uxtb	r2, r3
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a52c:	0e1b      	lsrs	r3, r3, #24
 800a52e:	b2db      	uxtb	r3, r3
 800a530:	f003 0303 	and.w	r3, r3, #3
 800a534:	b2da      	uxtb	r2, r3
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a53e:	0c1b      	lsrs	r3, r3, #16
 800a540:	b2da      	uxtb	r2, r3
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a54a:	0a1b      	lsrs	r3, r3, #8
 800a54c:	b2da      	uxtb	r2, r3
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a556:	b2da      	uxtb	r2, r3
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a560:	0d1b      	lsrs	r3, r3, #20
 800a562:	b29a      	uxth	r2, r3
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a56c:	0c1b      	lsrs	r3, r3, #16
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	f003 030f 	and.w	r3, r3, #15
 800a574:	b2da      	uxtb	r2, r3
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a57e:	0bdb      	lsrs	r3, r3, #15
 800a580:	b2db      	uxtb	r3, r3
 800a582:	f003 0301 	and.w	r3, r3, #1
 800a586:	b2da      	uxtb	r2, r3
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a590:	0b9b      	lsrs	r3, r3, #14
 800a592:	b2db      	uxtb	r3, r3
 800a594:	f003 0301 	and.w	r3, r3, #1
 800a598:	b2da      	uxtb	r2, r3
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5a2:	0b5b      	lsrs	r3, r3, #13
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	f003 0301 	and.w	r3, r3, #1
 800a5aa:	b2da      	uxtb	r2, r3
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5b4:	0b1b      	lsrs	r3, r3, #12
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	f003 0301 	and.w	r3, r3, #1
 800a5bc:	b2da      	uxtb	r2, r3
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d163      	bne.n	800a698 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5d4:	009a      	lsls	r2, r3, #2
 800a5d6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a5da:	4013      	ands	r3, r2
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800a5e0:	0f92      	lsrs	r2, r2, #30
 800a5e2:	431a      	orrs	r2, r3
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5ec:	0edb      	lsrs	r3, r3, #27
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	f003 0307 	and.w	r3, r3, #7
 800a5f4:	b2da      	uxtb	r2, r3
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5fe:	0e1b      	lsrs	r3, r3, #24
 800a600:	b2db      	uxtb	r3, r3
 800a602:	f003 0307 	and.w	r3, r3, #7
 800a606:	b2da      	uxtb	r2, r3
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a610:	0d5b      	lsrs	r3, r3, #21
 800a612:	b2db      	uxtb	r3, r3
 800a614:	f003 0307 	and.w	r3, r3, #7
 800a618:	b2da      	uxtb	r2, r3
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a622:	0c9b      	lsrs	r3, r3, #18
 800a624:	b2db      	uxtb	r3, r3
 800a626:	f003 0307 	and.w	r3, r3, #7
 800a62a:	b2da      	uxtb	r2, r3
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a634:	0bdb      	lsrs	r3, r3, #15
 800a636:	b2db      	uxtb	r3, r3
 800a638:	f003 0307 	and.w	r3, r3, #7
 800a63c:	b2da      	uxtb	r2, r3
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	691b      	ldr	r3, [r3, #16]
 800a646:	1c5a      	adds	r2, r3, #1
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	7e1b      	ldrb	r3, [r3, #24]
 800a650:	b2db      	uxtb	r3, r3
 800a652:	f003 0307 	and.w	r3, r3, #7
 800a656:	3302      	adds	r3, #2
 800a658:	2201      	movs	r2, #1
 800a65a:	fa02 f303 	lsl.w	r3, r2, r3
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800a662:	fb03 f202 	mul.w	r2, r3, r2
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	7a1b      	ldrb	r3, [r3, #8]
 800a66e:	b2db      	uxtb	r3, r3
 800a670:	f003 030f 	and.w	r3, r3, #15
 800a674:	2201      	movs	r2, #1
 800a676:	409a      	lsls	r2, r3
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800a684:	0a52      	lsrs	r2, r2, #9
 800a686:	fb03 f202 	mul.w	r2, r3, r2
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a694:	661a      	str	r2, [r3, #96]	@ 0x60
 800a696:	e031      	b.n	800a6fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	d11d      	bne.n	800a6dc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6a4:	041b      	lsls	r3, r3, #16
 800a6a6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6ae:	0c1b      	lsrs	r3, r3, #16
 800a6b0:	431a      	orrs	r2, r3
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	691b      	ldr	r3, [r3, #16]
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	029a      	lsls	r2, r3, #10
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a6d0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	661a      	str	r2, [r3, #96]	@ 0x60
 800a6da:	e00f      	b.n	800a6fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a58      	ldr	r2, [pc, #352]	@ (800a844 <HAL_SD_GetCardCSD+0x344>)
 800a6e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	e09d      	b.n	800a838 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a700:	0b9b      	lsrs	r3, r3, #14
 800a702:	b2db      	uxtb	r3, r3
 800a704:	f003 0301 	and.w	r3, r3, #1
 800a708:	b2da      	uxtb	r2, r3
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a712:	09db      	lsrs	r3, r3, #7
 800a714:	b2db      	uxtb	r3, r3
 800a716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a71a:	b2da      	uxtb	r2, r3
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a724:	b2db      	uxtb	r3, r3
 800a726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a72a:	b2da      	uxtb	r2, r3
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a734:	0fdb      	lsrs	r3, r3, #31
 800a736:	b2da      	uxtb	r2, r3
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a740:	0f5b      	lsrs	r3, r3, #29
 800a742:	b2db      	uxtb	r3, r3
 800a744:	f003 0303 	and.w	r3, r3, #3
 800a748:	b2da      	uxtb	r2, r3
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a752:	0e9b      	lsrs	r3, r3, #26
 800a754:	b2db      	uxtb	r3, r3
 800a756:	f003 0307 	and.w	r3, r3, #7
 800a75a:	b2da      	uxtb	r2, r3
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a764:	0d9b      	lsrs	r3, r3, #22
 800a766:	b2db      	uxtb	r3, r3
 800a768:	f003 030f 	and.w	r3, r3, #15
 800a76c:	b2da      	uxtb	r2, r3
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a776:	0d5b      	lsrs	r3, r3, #21
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	f003 0301 	and.w	r3, r3, #1
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	2200      	movs	r2, #0
 800a78a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a792:	0c1b      	lsrs	r3, r3, #16
 800a794:	b2db      	uxtb	r3, r3
 800a796:	f003 0301 	and.w	r3, r3, #1
 800a79a:	b2da      	uxtb	r2, r3
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7a6:	0bdb      	lsrs	r3, r3, #15
 800a7a8:	b2db      	uxtb	r3, r3
 800a7aa:	f003 0301 	and.w	r3, r3, #1
 800a7ae:	b2da      	uxtb	r2, r3
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7ba:	0b9b      	lsrs	r3, r3, #14
 800a7bc:	b2db      	uxtb	r3, r3
 800a7be:	f003 0301 	and.w	r3, r3, #1
 800a7c2:	b2da      	uxtb	r2, r3
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7ce:	0b5b      	lsrs	r3, r3, #13
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	f003 0301 	and.w	r3, r3, #1
 800a7d6:	b2da      	uxtb	r2, r3
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7e2:	0b1b      	lsrs	r3, r3, #12
 800a7e4:	b2db      	uxtb	r3, r3
 800a7e6:	f003 0301 	and.w	r3, r3, #1
 800a7ea:	b2da      	uxtb	r2, r3
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7f6:	0a9b      	lsrs	r3, r3, #10
 800a7f8:	b2db      	uxtb	r3, r3
 800a7fa:	f003 0303 	and.w	r3, r3, #3
 800a7fe:	b2da      	uxtb	r2, r3
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a80a:	0a1b      	lsrs	r3, r3, #8
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	f003 0303 	and.w	r3, r3, #3
 800a812:	b2da      	uxtb	r2, r3
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a81e:	085b      	lsrs	r3, r3, #1
 800a820:	b2db      	uxtb	r3, r3
 800a822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a826:	b2da      	uxtb	r2, r3
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	2201      	movs	r2, #1
 800a832:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a836:	2300      	movs	r3, #0
}
 800a838:	4618      	mov	r0, r3
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr
 800a844:	004005ff 	.word	0x004005ff

0800a848 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a892:	2300      	movs	r3, #0
}
 800a894:	4618      	mov	r0, r3
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a8a0:	b5b0      	push	{r4, r5, r7, lr}
 800a8a2:	b08e      	sub	sp, #56	@ 0x38
 800a8a4:	af04      	add	r7, sp, #16
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2203      	movs	r2, #3
 800a8b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8bc:	2b03      	cmp	r3, #3
 800a8be:	d02e      	beq.n	800a91e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8c6:	d106      	bne.n	800a8d6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	639a      	str	r2, [r3, #56]	@ 0x38
 800a8d4:	e029      	b.n	800a92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8dc:	d10a      	bne.n	800a8f4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 fabc 	bl	800ae5c <SD_WideBus_Enable>
 800a8e4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8ea:	6a3b      	ldr	r3, [r7, #32]
 800a8ec:	431a      	orrs	r2, r3
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	639a      	str	r2, [r3, #56]	@ 0x38
 800a8f2:	e01a      	b.n	800a92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d10a      	bne.n	800a910 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 faf9 	bl	800aef2 <SD_WideBus_Disable>
 800a900:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a906:	6a3b      	ldr	r3, [r7, #32]
 800a908:	431a      	orrs	r2, r3
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	639a      	str	r2, [r3, #56]	@ 0x38
 800a90e:	e00c      	b.n	800a92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a914:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a91c:	e005      	b.n	800a92a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a922:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d00b      	beq.n	800a94a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4a26      	ldr	r2, [pc, #152]	@ (800a9d0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a938:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2201      	movs	r2, #1
 800a93e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a948:	e01f      	b.n	800a98a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	685b      	ldr	r3, [r3, #4]
 800a94e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	68db      	ldr	r3, [r3, #12]
 800a95a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	695b      	ldr	r3, [r3, #20]
 800a964:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	699b      	ldr	r3, [r3, #24]
 800a96a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681d      	ldr	r5, [r3, #0]
 800a970:	466c      	mov	r4, sp
 800a972:	f107 0314 	add.w	r3, r7, #20
 800a976:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a97a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a97e:	f107 0308 	add.w	r3, r7, #8
 800a982:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a984:	4628      	mov	r0, r5
 800a986:	f002 fb4b 	bl	800d020 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a992:	4618      	mov	r0, r3
 800a994:	f002 fc10 	bl	800d1b8 <SDMMC_CmdBlockLength>
 800a998:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a99a:	6a3b      	ldr	r3, [r7, #32]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d00c      	beq.n	800a9ba <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a0a      	ldr	r2, [pc, #40]	@ (800a9d0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a9a6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9ac:	6a3b      	ldr	r3, [r7, #32]
 800a9ae:	431a      	orrs	r2, r3
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800a9c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3728      	adds	r7, #40	@ 0x28
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bdb0      	pop	{r4, r5, r7, pc}
 800a9ce:	bf00      	nop
 800a9d0:	004005ff 	.word	0x004005ff

0800a9d4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b086      	sub	sp, #24
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a9e0:	f107 030c 	add.w	r3, r7, #12
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fa10 	bl	800ae0c <SD_SendStatus>
 800a9ec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d005      	beq.n	800aa00 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	431a      	orrs	r2, r3
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	0a5b      	lsrs	r3, r3, #9
 800aa04:	f003 030f 	and.w	r3, r3, #15
 800aa08:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800aa0a:	693b      	ldr	r3, [r7, #16]
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3718      	adds	r7, #24
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b085      	sub	sp, #20
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa20:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aa30:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800aa32:	bf00      	nop
 800aa34:	3714      	adds	r7, #20
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr

0800aa3e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aa3e:	b580      	push	{r7, lr}
 800aa40:	b084      	sub	sp, #16
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa4a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa50:	2b82      	cmp	r3, #130	@ 0x82
 800aa52:	d111      	bne.n	800aa78 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f002 fc57 	bl	800d30c <SDMMC_CmdStopTransfer>
 800aa5e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d008      	beq.n	800aa78 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	431a      	orrs	r2, r3
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	f7ff fd3a 	bl	800a4ec <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f022 0208 	bic.w	r2, r2, #8
 800aa86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f240 523a 	movw	r2, #1338	@ 0x53a
 800aa90:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2201      	movs	r2, #1
 800aa96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800aaa0:	68f8      	ldr	r0, [r7, #12]
 800aaa2:	f004 fa0b 	bl	800eebc <HAL_SD_RxCpltCallback>
#endif
}
 800aaa6:	bf00      	nop
 800aaa8:	3710      	adds	r7, #16
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}
	...

0800aab0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aabc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f7f9 fa00 	bl	8003ec4 <HAL_DMA_GetError>
 800aac4:	4603      	mov	r3, r0
 800aac6:	2b02      	cmp	r3, #2
 800aac8:	d03e      	beq.n	800ab48 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aad0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aad8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d002      	beq.n	800aae6 <SD_DMAError+0x36>
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2b01      	cmp	r3, #1
 800aae4:	d12d      	bne.n	800ab42 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4a19      	ldr	r2, [pc, #100]	@ (800ab50 <SD_DMAError+0xa0>)
 800aaec:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800aafc:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab02:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800ab0a:	6978      	ldr	r0, [r7, #20]
 800ab0c:	f7ff ff62 	bl	800a9d4 <HAL_SD_GetCardState>
 800ab10:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	2b06      	cmp	r3, #6
 800ab16:	d002      	beq.n	800ab1e <SD_DMAError+0x6e>
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	2b05      	cmp	r3, #5
 800ab1c:	d10a      	bne.n	800ab34 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4618      	mov	r0, r3
 800ab24:	f002 fbf2 	bl	800d30c <SDMMC_CmdStopTransfer>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab2e:	431a      	orrs	r2, r3
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800ab42:	6978      	ldr	r0, [r7, #20]
 800ab44:	f7ff fcd2 	bl	800a4ec <HAL_SD_ErrorCallback>
#endif
  }
}
 800ab48:	bf00      	nop
 800ab4a:	3718      	adds	r7, #24
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}
 800ab50:	004005ff 	.word	0x004005ff

0800ab54 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ab54:	b5b0      	push	{r4, r5, r7, lr}
 800ab56:	b094      	sub	sp, #80	@ 0x50
 800ab58:	af04      	add	r7, sp, #16
 800ab5a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	4618      	mov	r0, r3
 800ab66:	f002 faa2 	bl	800d0ae <SDMMC_GetPowerState>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d102      	bne.n	800ab76 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ab70:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800ab74:	e0b8      	b.n	800ace8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab7a:	2b03      	cmp	r3, #3
 800ab7c:	d02f      	beq.n	800abde <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	4618      	mov	r0, r3
 800ab84:	f002 fccd 	bl	800d522 <SDMMC_CmdSendCID>
 800ab88:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ab8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d001      	beq.n	800ab94 <SD_InitCard+0x40>
    {
      return errorstate;
 800ab90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab92:	e0a9      	b.n	800ace8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	2100      	movs	r1, #0
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f002 facd 	bl	800d13a <SDMMC_GetResponse>
 800aba0:	4602      	mov	r2, r0
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	2104      	movs	r1, #4
 800abac:	4618      	mov	r0, r3
 800abae:	f002 fac4 	bl	800d13a <SDMMC_GetResponse>
 800abb2:	4602      	mov	r2, r0
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2108      	movs	r1, #8
 800abbe:	4618      	mov	r0, r3
 800abc0:	f002 fabb 	bl	800d13a <SDMMC_GetResponse>
 800abc4:	4602      	mov	r2, r0
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	210c      	movs	r1, #12
 800abd0:	4618      	mov	r0, r3
 800abd2:	f002 fab2 	bl	800d13a <SDMMC_GetResponse>
 800abd6:	4602      	mov	r2, r0
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abe2:	2b03      	cmp	r3, #3
 800abe4:	d00d      	beq.n	800ac02 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f107 020e 	add.w	r2, r7, #14
 800abee:	4611      	mov	r1, r2
 800abf0:	4618      	mov	r0, r3
 800abf2:	f002 fcd3 	bl	800d59c <SDMMC_CmdSetRelAdd>
 800abf6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800abf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d001      	beq.n	800ac02 <SD_InitCard+0xae>
    {
      return errorstate;
 800abfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac00:	e072      	b.n	800ace8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac06:	2b03      	cmp	r3, #3
 800ac08:	d036      	beq.n	800ac78 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ac0a:	89fb      	ldrh	r3, [r7, #14]
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681a      	ldr	r2, [r3, #0]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac1a:	041b      	lsls	r3, r3, #16
 800ac1c:	4619      	mov	r1, r3
 800ac1e:	4610      	mov	r0, r2
 800ac20:	f002 fc9d 	bl	800d55e <SDMMC_CmdSendCSD>
 800ac24:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ac26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d001      	beq.n	800ac30 <SD_InitCard+0xdc>
    {
      return errorstate;
 800ac2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac2e:	e05b      	b.n	800ace8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	2100      	movs	r1, #0
 800ac36:	4618      	mov	r0, r3
 800ac38:	f002 fa7f 	bl	800d13a <SDMMC_GetResponse>
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	2104      	movs	r1, #4
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f002 fa76 	bl	800d13a <SDMMC_GetResponse>
 800ac4e:	4602      	mov	r2, r0
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	2108      	movs	r1, #8
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	f002 fa6d 	bl	800d13a <SDMMC_GetResponse>
 800ac60:	4602      	mov	r2, r0
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	210c      	movs	r1, #12
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f002 fa64 	bl	800d13a <SDMMC_GetResponse>
 800ac72:	4602      	mov	r2, r0
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	2104      	movs	r1, #4
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f002 fa5b 	bl	800d13a <SDMMC_GetResponse>
 800ac84:	4603      	mov	r3, r0
 800ac86:	0d1a      	lsrs	r2, r3, #20
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ac8c:	f107 0310 	add.w	r3, r7, #16
 800ac90:	4619      	mov	r1, r3
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f7ff fc34 	bl	800a500 <HAL_SD_GetCardCSD>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d002      	beq.n	800aca4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ac9e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aca2:	e021      	b.n	800ace8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6819      	ldr	r1, [r3, #0]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acac:	041b      	lsls	r3, r3, #16
 800acae:	2200      	movs	r2, #0
 800acb0:	461c      	mov	r4, r3
 800acb2:	4615      	mov	r5, r2
 800acb4:	4622      	mov	r2, r4
 800acb6:	462b      	mov	r3, r5
 800acb8:	4608      	mov	r0, r1
 800acba:	f002 fb49 	bl	800d350 <SDMMC_CmdSelDesel>
 800acbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800acc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d001      	beq.n	800acca <SD_InitCard+0x176>
  {
    return errorstate;
 800acc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acc8:	e00e      	b.n	800ace8 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681d      	ldr	r5, [r3, #0]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	466c      	mov	r4, sp
 800acd2:	f103 0210 	add.w	r2, r3, #16
 800acd6:	ca07      	ldmia	r2, {r0, r1, r2}
 800acd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800acdc:	3304      	adds	r3, #4
 800acde:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ace0:	4628      	mov	r0, r5
 800ace2:	f002 f99d 	bl	800d020 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800ace6:	2300      	movs	r3, #0
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3740      	adds	r7, #64	@ 0x40
 800acec:	46bd      	mov	sp, r7
 800acee:	bdb0      	pop	{r4, r5, r7, pc}

0800acf0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b086      	sub	sp, #24
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800acf8:	2300      	movs	r3, #0
 800acfa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800acfc:	2300      	movs	r3, #0
 800acfe:	617b      	str	r3, [r7, #20]
 800ad00:	2300      	movs	r3, #0
 800ad02:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f002 fb44 	bl	800d396 <SDMMC_CmdGoIdleState>
 800ad0e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d001      	beq.n	800ad1a <SD_PowerON+0x2a>
  {
    return errorstate;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	e072      	b.n	800ae00 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f002 fb57 	bl	800d3d2 <SDMMC_CmdOperCond>
 800ad24:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d00d      	beq.n	800ad48 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	4618      	mov	r0, r3
 800ad38:	f002 fb2d 	bl	800d396 <SDMMC_CmdGoIdleState>
 800ad3c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d004      	beq.n	800ad4e <SD_PowerON+0x5e>
    {
      return errorstate;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	e05b      	b.n	800ae00 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2201      	movs	r2, #1
 800ad4c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad52:	2b01      	cmp	r3, #1
 800ad54:	d137      	bne.n	800adc6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	2100      	movs	r1, #0
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f002 fb57 	bl	800d410 <SDMMC_CmdAppCommand>
 800ad62:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d02d      	beq.n	800adc6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ad6a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ad6e:	e047      	b.n	800ae00 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2100      	movs	r1, #0
 800ad76:	4618      	mov	r0, r3
 800ad78:	f002 fb4a 	bl	800d410 <SDMMC_CmdAppCommand>
 800ad7c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d001      	beq.n	800ad88 <SD_PowerON+0x98>
    {
      return errorstate;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	e03b      	b.n	800ae00 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	491e      	ldr	r1, [pc, #120]	@ (800ae08 <SD_PowerON+0x118>)
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f002 fb60 	bl	800d454 <SDMMC_CmdAppOperCommand>
 800ad94:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d002      	beq.n	800ada2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ad9c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ada0:	e02e      	b.n	800ae00 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	2100      	movs	r1, #0
 800ada8:	4618      	mov	r0, r3
 800adaa:	f002 f9c6 	bl	800d13a <SDMMC_GetResponse>
 800adae:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	0fdb      	lsrs	r3, r3, #31
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	d101      	bne.n	800adbc <SD_PowerON+0xcc>
 800adb8:	2301      	movs	r3, #1
 800adba:	e000      	b.n	800adbe <SD_PowerON+0xce>
 800adbc:	2300      	movs	r3, #0
 800adbe:	613b      	str	r3, [r7, #16]

    count++;
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	3301      	adds	r3, #1
 800adc4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800adcc:	4293      	cmp	r3, r2
 800adce:	d802      	bhi.n	800add6 <SD_PowerON+0xe6>
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d0cc      	beq.n	800ad70 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800addc:	4293      	cmp	r3, r2
 800adde:	d902      	bls.n	800ade6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ade0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ade4:	e00c      	b.n	800ae00 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800adec:	2b00      	cmp	r3, #0
 800adee:	d003      	beq.n	800adf8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	645a      	str	r2, [r3, #68]	@ 0x44
 800adf6:	e002      	b.n	800adfe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2200      	movs	r2, #0
 800adfc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800adfe:	2300      	movs	r3, #0
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3718      	adds	r7, #24
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	c1100000 	.word	0xc1100000

0800ae0c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
 800ae14:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d102      	bne.n	800ae22 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800ae1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ae20:	e018      	b.n	800ae54 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681a      	ldr	r2, [r3, #0]
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae2a:	041b      	lsls	r3, r3, #16
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	4610      	mov	r0, r2
 800ae30:	f002 fbd5 	bl	800d5de <SDMMC_CmdSendStatus>
 800ae34:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d001      	beq.n	800ae40 <SD_SendStatus+0x34>
  {
    return errorstate;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	e009      	b.n	800ae54 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	2100      	movs	r1, #0
 800ae46:	4618      	mov	r0, r3
 800ae48:	f002 f977 	bl	800d13a <SDMMC_GetResponse>
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800ae52:	2300      	movs	r3, #0
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3710      	adds	r7, #16
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}

0800ae5c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b086      	sub	sp, #24
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ae64:	2300      	movs	r3, #0
 800ae66:	60fb      	str	r3, [r7, #12]
 800ae68:	2300      	movs	r3, #0
 800ae6a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	2100      	movs	r1, #0
 800ae72:	4618      	mov	r0, r3
 800ae74:	f002 f961 	bl	800d13a <SDMMC_GetResponse>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae82:	d102      	bne.n	800ae8a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ae84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ae88:	e02f      	b.n	800aeea <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ae8a:	f107 030c 	add.w	r3, r7, #12
 800ae8e:	4619      	mov	r1, r3
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f000 f879 	bl	800af88 <SD_FindSCR>
 800ae96:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d001      	beq.n	800aea2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	e023      	b.n	800aeea <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d01c      	beq.n	800aee6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681a      	ldr	r2, [r3, #0]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeb4:	041b      	lsls	r3, r3, #16
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	4610      	mov	r0, r2
 800aeba:	f002 faa9 	bl	800d410 <SDMMC_CmdAppCommand>
 800aebe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d001      	beq.n	800aeca <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	e00f      	b.n	800aeea <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2102      	movs	r1, #2
 800aed0:	4618      	mov	r0, r3
 800aed2:	f002 fae3 	bl	800d49c <SDMMC_CmdBusWidth>
 800aed6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d001      	beq.n	800aee2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	e003      	b.n	800aeea <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800aee2:	2300      	movs	r3, #0
 800aee4:	e001      	b.n	800aeea <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800aee6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3718      	adds	r7, #24
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800aef2:	b580      	push	{r7, lr}
 800aef4:	b086      	sub	sp, #24
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800aefa:	2300      	movs	r3, #0
 800aefc:	60fb      	str	r3, [r7, #12]
 800aefe:	2300      	movs	r3, #0
 800af00:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	2100      	movs	r1, #0
 800af08:	4618      	mov	r0, r3
 800af0a:	f002 f916 	bl	800d13a <SDMMC_GetResponse>
 800af0e:	4603      	mov	r3, r0
 800af10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af18:	d102      	bne.n	800af20 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800af1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800af1e:	e02f      	b.n	800af80 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800af20:	f107 030c 	add.w	r3, r7, #12
 800af24:	4619      	mov	r1, r3
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 f82e 	bl	800af88 <SD_FindSCR>
 800af2c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d001      	beq.n	800af38 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	e023      	b.n	800af80 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d01c      	beq.n	800af7c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681a      	ldr	r2, [r3, #0]
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af4a:	041b      	lsls	r3, r3, #16
 800af4c:	4619      	mov	r1, r3
 800af4e:	4610      	mov	r0, r2
 800af50:	f002 fa5e 	bl	800d410 <SDMMC_CmdAppCommand>
 800af54:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d001      	beq.n	800af60 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	e00f      	b.n	800af80 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2100      	movs	r1, #0
 800af66:	4618      	mov	r0, r3
 800af68:	f002 fa98 	bl	800d49c <SDMMC_CmdBusWidth>
 800af6c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d001      	beq.n	800af78 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	e003      	b.n	800af80 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800af78:	2300      	movs	r3, #0
 800af7a:	e001      	b.n	800af80 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800af7c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800af80:	4618      	mov	r0, r3
 800af82:	3718      	adds	r7, #24
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800af88:	b590      	push	{r4, r7, lr}
 800af8a:	b08f      	sub	sp, #60	@ 0x3c
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800af92:	f7f7 ffe9 	bl	8002f68 <HAL_GetTick>
 800af96:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800af98:	2300      	movs	r3, #0
 800af9a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800af9c:	2300      	movs	r3, #0
 800af9e:	60bb      	str	r3, [r7, #8]
 800afa0:	2300      	movs	r3, #0
 800afa2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	2108      	movs	r1, #8
 800afae:	4618      	mov	r0, r3
 800afb0:	f002 f902 	bl	800d1b8 <SDMMC_CmdBlockLength>
 800afb4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800afb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800afbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afbe:	e0b2      	b.n	800b126 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681a      	ldr	r2, [r3, #0]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afc8:	041b      	lsls	r3, r3, #16
 800afca:	4619      	mov	r1, r3
 800afcc:	4610      	mov	r0, r2
 800afce:	f002 fa1f 	bl	800d410 <SDMMC_CmdAppCommand>
 800afd2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800afd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d001      	beq.n	800afde <SD_FindSCR+0x56>
  {
    return errorstate;
 800afda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afdc:	e0a3      	b.n	800b126 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800afde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800afe2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800afe4:	2308      	movs	r3, #8
 800afe6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800afe8:	2330      	movs	r3, #48	@ 0x30
 800afea:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800afec:	2302      	movs	r3, #2
 800afee:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800aff4:	2301      	movs	r3, #1
 800aff6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f107 0210 	add.w	r2, r7, #16
 800b000:	4611      	mov	r1, r2
 800b002:	4618      	mov	r0, r3
 800b004:	f002 f8ac 	bl	800d160 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	4618      	mov	r0, r3
 800b00e:	f002 fa67 	bl	800d4e0 <SDMMC_CmdSendSCR>
 800b012:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b016:	2b00      	cmp	r3, #0
 800b018:	d02a      	beq.n	800b070 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800b01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b01c:	e083      	b.n	800b126 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b024:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d00f      	beq.n	800b04c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6819      	ldr	r1, [r3, #0]
 800b030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b032:	009b      	lsls	r3, r3, #2
 800b034:	f107 0208 	add.w	r2, r7, #8
 800b038:	18d4      	adds	r4, r2, r3
 800b03a:	4608      	mov	r0, r1
 800b03c:	f002 f81c 	bl	800d078 <SDMMC_ReadFIFO>
 800b040:	4603      	mov	r3, r0
 800b042:	6023      	str	r3, [r4, #0]
      index++;
 800b044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b046:	3301      	adds	r3, #1
 800b048:	637b      	str	r3, [r7, #52]	@ 0x34
 800b04a:	e006      	b.n	800b05a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b052:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b056:	2b00      	cmp	r3, #0
 800b058:	d012      	beq.n	800b080 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800b05a:	f7f7 ff85 	bl	8002f68 <HAL_GetTick>
 800b05e:	4602      	mov	r2, r0
 800b060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b062:	1ad3      	subs	r3, r2, r3
 800b064:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b068:	d102      	bne.n	800b070 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b06a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b06e:	e05a      	b.n	800b126 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b076:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d0cf      	beq.n	800b01e <SD_FindSCR+0x96>
 800b07e:	e000      	b.n	800b082 <SD_FindSCR+0xfa>
      break;
 800b080:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b088:	f003 0308 	and.w	r3, r3, #8
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d005      	beq.n	800b09c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	2208      	movs	r2, #8
 800b096:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b098:	2308      	movs	r3, #8
 800b09a:	e044      	b.n	800b126 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0a2:	f003 0302 	and.w	r3, r3, #2
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d005      	beq.n	800b0b6 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	2202      	movs	r2, #2
 800b0b0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b0b2:	2302      	movs	r3, #2
 800b0b4:	e037      	b.n	800b126 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0bc:	f003 0320 	and.w	r3, r3, #32
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d005      	beq.n	800b0d0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	2220      	movs	r2, #32
 800b0ca:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b0cc:	2320      	movs	r3, #32
 800b0ce:	e02a      	b.n	800b126 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800b0d8:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	061a      	lsls	r2, r3, #24
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	021b      	lsls	r3, r3, #8
 800b0e2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b0e6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	0a1b      	lsrs	r3, r3, #8
 800b0ec:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b0f0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	0e1b      	lsrs	r3, r3, #24
 800b0f6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b0f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0fa:	601a      	str	r2, [r3, #0]
    scr++;
 800b0fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0fe:	3304      	adds	r3, #4
 800b100:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	061a      	lsls	r2, r3, #24
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	021b      	lsls	r3, r3, #8
 800b10a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b10e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	0a1b      	lsrs	r3, r3, #8
 800b114:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b118:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	0e1b      	lsrs	r3, r3, #24
 800b11e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b122:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b124:	2300      	movs	r3, #0
}
 800b126:	4618      	mov	r0, r3
 800b128:	373c      	adds	r7, #60	@ 0x3c
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd90      	pop	{r4, r7, pc}

0800b12e <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800b12e:	b580      	push	{r7, lr}
 800b130:	b082      	sub	sp, #8
 800b132:	af00      	add	r7, sp, #0
 800b134:	6078      	str	r0, [r7, #4]
 800b136:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d101      	bne.n	800b142 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800b13e:	2301      	movs	r3, #1
 800b140:	e025      	b.n	800b18e <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d106      	bne.n	800b15c <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f7f7 fcb8 	bl	8002acc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	2202      	movs	r2, #2
 800b160:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681a      	ldr	r2, [r3, #0]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	3304      	adds	r3, #4
 800b16c:	4619      	mov	r1, r3
 800b16e:	4610      	mov	r0, r2
 800b170:	f001 fe90 	bl	800ce94 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6818      	ldr	r0, [r3, #0]
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	685b      	ldr	r3, [r3, #4]
 800b17c:	461a      	mov	r2, r3
 800b17e:	6839      	ldr	r1, [r7, #0]
 800b180:	f001 fee4 	bl	800cf4c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2201      	movs	r2, #1
 800b188:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3708      	adds	r7, #8
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
	...

0800b198 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d101      	bne.n	800b1aa <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	e04c      	b.n	800b244 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b1b0:	b2db      	uxtb	r3, r3
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d106      	bne.n	800b1c4 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7f7 f90a 	bl	80023d8 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2202      	movs	r2, #2
 800b1c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	681a      	ldr	r2, [r3, #0]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f022 0203 	bic.w	r2, r2, #3
 800b1da:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800b1e4:	68fa      	ldr	r2, [r7, #12]
 800b1e6:	4b19      	ldr	r3, [pc, #100]	@ (800b24c <HAL_SPDIFRX_Init+0xb4>)
 800b1e8:	4013      	ands	r3, r2
 800b1ea:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800b1f4:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800b1fa:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800b200:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800b206:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800b20c:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800b212:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800b218:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800b21e:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800b224:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800b226:	68fa      	ldr	r2, [r7, #12]
 800b228:	4313      	orrs	r3, r2
 800b22a:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2200      	movs	r2, #0
 800b238:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2201      	movs	r2, #1
 800b23e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800b242:	2300      	movs	r3, #0
}
 800b244:	4618      	mov	r0, r3
 800b246:	3710      	adds	r7, #16
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}
 800b24c:	fff88407 	.word	0xfff88407

0800b250 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d101      	bne.n	800b262 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b25e:	2301      	movs	r3, #1
 800b260:	e09d      	b.n	800b39e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b266:	2b00      	cmp	r3, #0
 800b268:	d108      	bne.n	800b27c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	685b      	ldr	r3, [r3, #4]
 800b26e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b272:	d009      	beq.n	800b288 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	61da      	str	r2, [r3, #28]
 800b27a:	e005      	b.n	800b288 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2200      	movs	r2, #0
 800b286:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b294:	b2db      	uxtb	r3, r3
 800b296:	2b00      	cmp	r3, #0
 800b298:	d106      	bne.n	800b2a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2200      	movs	r2, #0
 800b29e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f7f7 f8fc 	bl	80024a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2202      	movs	r2, #2
 800b2ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	681a      	ldr	r2, [r3, #0]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b2be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	68db      	ldr	r3, [r3, #12]
 800b2c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b2c8:	d902      	bls.n	800b2d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	60fb      	str	r3, [r7, #12]
 800b2ce:	e002      	b.n	800b2d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b2d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b2d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	68db      	ldr	r3, [r3, #12]
 800b2da:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b2de:	d007      	beq.n	800b2f0 <HAL_SPI_Init+0xa0>
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b2e8:	d002      	beq.n	800b2f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	689b      	ldr	r3, [r3, #8]
 800b2fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b300:	431a      	orrs	r2, r3
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	691b      	ldr	r3, [r3, #16]
 800b306:	f003 0302 	and.w	r3, r3, #2
 800b30a:	431a      	orrs	r2, r3
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	695b      	ldr	r3, [r3, #20]
 800b310:	f003 0301 	and.w	r3, r3, #1
 800b314:	431a      	orrs	r2, r3
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	699b      	ldr	r3, [r3, #24]
 800b31a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b31e:	431a      	orrs	r2, r3
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	69db      	ldr	r3, [r3, #28]
 800b324:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b328:	431a      	orrs	r2, r3
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	6a1b      	ldr	r3, [r3, #32]
 800b32e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b332:	ea42 0103 	orr.w	r1, r2, r3
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b33a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	430a      	orrs	r2, r1
 800b344:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	699b      	ldr	r3, [r3, #24]
 800b34a:	0c1b      	lsrs	r3, r3, #16
 800b34c:	f003 0204 	and.w	r2, r3, #4
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b354:	f003 0310 	and.w	r3, r3, #16
 800b358:	431a      	orrs	r2, r3
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b35e:	f003 0308 	and.w	r3, r3, #8
 800b362:	431a      	orrs	r2, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b36c:	ea42 0103 	orr.w	r1, r2, r3
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	430a      	orrs	r2, r1
 800b37c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	69da      	ldr	r2, [r3, #28]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b38c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2200      	movs	r2, #0
 800b392:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2201      	movs	r2, #1
 800b398:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b39c:	2300      	movs	r3, #0
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b082      	sub	sp, #8
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d101      	bne.n	800b3b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e049      	b.n	800b44c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3be:	b2db      	uxtb	r3, r3
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d106      	bne.n	800b3d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	f7f7 f8c9 	bl	8002564 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2202      	movs	r2, #2
 800b3d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	3304      	adds	r3, #4
 800b3e2:	4619      	mov	r1, r3
 800b3e4:	4610      	mov	r0, r2
 800b3e6:	f000 fc11 	bl	800bc0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2201      	movs	r2, #1
 800b406:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2201      	movs	r2, #1
 800b40e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2201      	movs	r2, #1
 800b416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2201      	movs	r2, #1
 800b41e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2201      	movs	r2, #1
 800b426:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2201      	movs	r2, #1
 800b42e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2201      	movs	r2, #1
 800b436:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2201      	movs	r2, #1
 800b43e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2201      	movs	r2, #1
 800b446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b44a:	2300      	movs	r3, #0
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	3708      	adds	r7, #8
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b454:	b480      	push	{r7}
 800b456:	b085      	sub	sp, #20
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b462:	b2db      	uxtb	r3, r3
 800b464:	2b01      	cmp	r3, #1
 800b466:	d001      	beq.n	800b46c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b468:	2301      	movs	r3, #1
 800b46a:	e054      	b.n	800b516 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2202      	movs	r2, #2
 800b470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	68da      	ldr	r2, [r3, #12]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f042 0201 	orr.w	r2, r2, #1
 800b482:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4a26      	ldr	r2, [pc, #152]	@ (800b524 <HAL_TIM_Base_Start_IT+0xd0>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d022      	beq.n	800b4d4 <HAL_TIM_Base_Start_IT+0x80>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b496:	d01d      	beq.n	800b4d4 <HAL_TIM_Base_Start_IT+0x80>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4a22      	ldr	r2, [pc, #136]	@ (800b528 <HAL_TIM_Base_Start_IT+0xd4>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d018      	beq.n	800b4d4 <HAL_TIM_Base_Start_IT+0x80>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	4a21      	ldr	r2, [pc, #132]	@ (800b52c <HAL_TIM_Base_Start_IT+0xd8>)
 800b4a8:	4293      	cmp	r3, r2
 800b4aa:	d013      	beq.n	800b4d4 <HAL_TIM_Base_Start_IT+0x80>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4a1f      	ldr	r2, [pc, #124]	@ (800b530 <HAL_TIM_Base_Start_IT+0xdc>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d00e      	beq.n	800b4d4 <HAL_TIM_Base_Start_IT+0x80>
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	4a1e      	ldr	r2, [pc, #120]	@ (800b534 <HAL_TIM_Base_Start_IT+0xe0>)
 800b4bc:	4293      	cmp	r3, r2
 800b4be:	d009      	beq.n	800b4d4 <HAL_TIM_Base_Start_IT+0x80>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4a1c      	ldr	r2, [pc, #112]	@ (800b538 <HAL_TIM_Base_Start_IT+0xe4>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d004      	beq.n	800b4d4 <HAL_TIM_Base_Start_IT+0x80>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	4a1b      	ldr	r2, [pc, #108]	@ (800b53c <HAL_TIM_Base_Start_IT+0xe8>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d115      	bne.n	800b500 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	689a      	ldr	r2, [r3, #8]
 800b4da:	4b19      	ldr	r3, [pc, #100]	@ (800b540 <HAL_TIM_Base_Start_IT+0xec>)
 800b4dc:	4013      	ands	r3, r2
 800b4de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2b06      	cmp	r3, #6
 800b4e4:	d015      	beq.n	800b512 <HAL_TIM_Base_Start_IT+0xbe>
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4ec:	d011      	beq.n	800b512 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	681a      	ldr	r2, [r3, #0]
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f042 0201 	orr.w	r2, r2, #1
 800b4fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4fe:	e008      	b.n	800b512 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	681a      	ldr	r2, [r3, #0]
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f042 0201 	orr.w	r2, r2, #1
 800b50e:	601a      	str	r2, [r3, #0]
 800b510:	e000      	b.n	800b514 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b512:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	3714      	adds	r7, #20
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	40010000 	.word	0x40010000
 800b528:	40000400 	.word	0x40000400
 800b52c:	40000800 	.word	0x40000800
 800b530:	40000c00 	.word	0x40000c00
 800b534:	40010400 	.word	0x40010400
 800b538:	40014000 	.word	0x40014000
 800b53c:	40001800 	.word	0x40001800
 800b540:	00010007 	.word	0x00010007

0800b544 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d101      	bne.n	800b556 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	e049      	b.n	800b5ea <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d106      	bne.n	800b570 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f7f7 f868 	bl	8002640 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2202      	movs	r2, #2
 800b574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681a      	ldr	r2, [r3, #0]
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	3304      	adds	r3, #4
 800b580:	4619      	mov	r1, r3
 800b582:	4610      	mov	r0, r2
 800b584:	f000 fb42 	bl	800bc0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2201      	movs	r2, #1
 800b58c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2201      	movs	r2, #1
 800b594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2201      	movs	r2, #1
 800b59c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2201      	movs	r2, #1
 800b5ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2201      	movs	r2, #1
 800b5d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2201      	movs	r2, #1
 800b5dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b5e8:	2300      	movs	r3, #0
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3708      	adds	r7, #8
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b5f2:	b580      	push	{r7, lr}
 800b5f4:	b084      	sub	sp, #16
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	691b      	ldr	r3, [r3, #16]
 800b608:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	f003 0302 	and.w	r3, r3, #2
 800b610:	2b00      	cmp	r3, #0
 800b612:	d020      	beq.n	800b656 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f003 0302 	and.w	r3, r3, #2
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d01b      	beq.n	800b656 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f06f 0202 	mvn.w	r2, #2
 800b626:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2201      	movs	r2, #1
 800b62c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	699b      	ldr	r3, [r3, #24]
 800b634:	f003 0303 	and.w	r3, r3, #3
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d003      	beq.n	800b644 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f000 fac7 	bl	800bbd0 <HAL_TIM_IC_CaptureCallback>
 800b642:	e005      	b.n	800b650 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 fab9 	bl	800bbbc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f000 faca 	bl	800bbe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	f003 0304 	and.w	r3, r3, #4
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d020      	beq.n	800b6a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f003 0304 	and.w	r3, r3, #4
 800b666:	2b00      	cmp	r3, #0
 800b668:	d01b      	beq.n	800b6a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f06f 0204 	mvn.w	r2, #4
 800b672:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2202      	movs	r2, #2
 800b678:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	699b      	ldr	r3, [r3, #24]
 800b680:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b684:	2b00      	cmp	r3, #0
 800b686:	d003      	beq.n	800b690 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f000 faa1 	bl	800bbd0 <HAL_TIM_IC_CaptureCallback>
 800b68e:	e005      	b.n	800b69c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f000 fa93 	bl	800bbbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 faa4 	bl	800bbe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	f003 0308 	and.w	r3, r3, #8
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d020      	beq.n	800b6ee <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	f003 0308 	and.w	r3, r3, #8
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d01b      	beq.n	800b6ee <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f06f 0208 	mvn.w	r2, #8
 800b6be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2204      	movs	r2, #4
 800b6c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	69db      	ldr	r3, [r3, #28]
 800b6cc:	f003 0303 	and.w	r3, r3, #3
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d003      	beq.n	800b6dc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f000 fa7b 	bl	800bbd0 <HAL_TIM_IC_CaptureCallback>
 800b6da:	e005      	b.n	800b6e8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f000 fa6d 	bl	800bbbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 fa7e 	bl	800bbe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	f003 0310 	and.w	r3, r3, #16
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d020      	beq.n	800b73a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	f003 0310 	and.w	r3, r3, #16
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d01b      	beq.n	800b73a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f06f 0210 	mvn.w	r2, #16
 800b70a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2208      	movs	r2, #8
 800b710:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	69db      	ldr	r3, [r3, #28]
 800b718:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d003      	beq.n	800b728 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f000 fa55 	bl	800bbd0 <HAL_TIM_IC_CaptureCallback>
 800b726:	e005      	b.n	800b734 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 fa47 	bl	800bbbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f000 fa58 	bl	800bbe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2200      	movs	r2, #0
 800b738:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	f003 0301 	and.w	r3, r3, #1
 800b740:	2b00      	cmp	r3, #0
 800b742:	d00c      	beq.n	800b75e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	f003 0301 	and.w	r3, r3, #1
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d007      	beq.n	800b75e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f06f 0201 	mvn.w	r2, #1
 800b756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f7f6 f977 	bl	8001a4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b764:	2b00      	cmp	r3, #0
 800b766:	d104      	bne.n	800b772 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d00c      	beq.n	800b78c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d007      	beq.n	800b78c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f000 fef4 	bl	800c574 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00c      	beq.n	800b7b0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d007      	beq.n	800b7b0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b7a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b7aa:	6878      	ldr	r0, [r7, #4]
 800b7ac:	f000 feec 	bl	800c588 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d00c      	beq.n	800b7d4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d007      	beq.n	800b7d4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b7cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f000 fa12 	bl	800bbf8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	f003 0320 	and.w	r3, r3, #32
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00c      	beq.n	800b7f8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	f003 0320 	and.w	r3, r3, #32
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d007      	beq.n	800b7f8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f06f 0220 	mvn.w	r2, #32
 800b7f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 feb4 	bl	800c560 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b7f8:	bf00      	nop
 800b7fa:	3710      	adds	r7, #16
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b086      	sub	sp, #24
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	60b9      	str	r1, [r7, #8]
 800b80a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b80c:	2300      	movs	r3, #0
 800b80e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b816:	2b01      	cmp	r3, #1
 800b818:	d101      	bne.n	800b81e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b81a:	2302      	movs	r3, #2
 800b81c:	e0ff      	b.n	800ba1e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	2201      	movs	r2, #1
 800b822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2b14      	cmp	r3, #20
 800b82a:	f200 80f0 	bhi.w	800ba0e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b82e:	a201      	add	r2, pc, #4	@ (adr r2, 800b834 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b834:	0800b889 	.word	0x0800b889
 800b838:	0800ba0f 	.word	0x0800ba0f
 800b83c:	0800ba0f 	.word	0x0800ba0f
 800b840:	0800ba0f 	.word	0x0800ba0f
 800b844:	0800b8c9 	.word	0x0800b8c9
 800b848:	0800ba0f 	.word	0x0800ba0f
 800b84c:	0800ba0f 	.word	0x0800ba0f
 800b850:	0800ba0f 	.word	0x0800ba0f
 800b854:	0800b90b 	.word	0x0800b90b
 800b858:	0800ba0f 	.word	0x0800ba0f
 800b85c:	0800ba0f 	.word	0x0800ba0f
 800b860:	0800ba0f 	.word	0x0800ba0f
 800b864:	0800b94b 	.word	0x0800b94b
 800b868:	0800ba0f 	.word	0x0800ba0f
 800b86c:	0800ba0f 	.word	0x0800ba0f
 800b870:	0800ba0f 	.word	0x0800ba0f
 800b874:	0800b98d 	.word	0x0800b98d
 800b878:	0800ba0f 	.word	0x0800ba0f
 800b87c:	0800ba0f 	.word	0x0800ba0f
 800b880:	0800ba0f 	.word	0x0800ba0f
 800b884:	0800b9cd 	.word	0x0800b9cd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	68b9      	ldr	r1, [r7, #8]
 800b88e:	4618      	mov	r0, r3
 800b890:	f000 fa62 	bl	800bd58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	699a      	ldr	r2, [r3, #24]
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f042 0208 	orr.w	r2, r2, #8
 800b8a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	699a      	ldr	r2, [r3, #24]
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f022 0204 	bic.w	r2, r2, #4
 800b8b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	6999      	ldr	r1, [r3, #24]
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	691a      	ldr	r2, [r3, #16]
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	430a      	orrs	r2, r1
 800b8c4:	619a      	str	r2, [r3, #24]
      break;
 800b8c6:	e0a5      	b.n	800ba14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	68b9      	ldr	r1, [r7, #8]
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f000 fab4 	bl	800be3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	699a      	ldr	r2, [r3, #24]
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b8e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	699a      	ldr	r2, [r3, #24]
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b8f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	6999      	ldr	r1, [r3, #24]
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	021a      	lsls	r2, r3, #8
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	430a      	orrs	r2, r1
 800b906:	619a      	str	r2, [r3, #24]
      break;
 800b908:	e084      	b.n	800ba14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	68b9      	ldr	r1, [r7, #8]
 800b910:	4618      	mov	r0, r3
 800b912:	f000 fb0b 	bl	800bf2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	69da      	ldr	r2, [r3, #28]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f042 0208 	orr.w	r2, r2, #8
 800b924:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	69da      	ldr	r2, [r3, #28]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f022 0204 	bic.w	r2, r2, #4
 800b934:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	69d9      	ldr	r1, [r3, #28]
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	691a      	ldr	r2, [r3, #16]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	430a      	orrs	r2, r1
 800b946:	61da      	str	r2, [r3, #28]
      break;
 800b948:	e064      	b.n	800ba14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	68b9      	ldr	r1, [r7, #8]
 800b950:	4618      	mov	r0, r3
 800b952:	f000 fb61 	bl	800c018 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	69da      	ldr	r2, [r3, #28]
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b964:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	69da      	ldr	r2, [r3, #28]
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b974:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	69d9      	ldr	r1, [r3, #28]
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	021a      	lsls	r2, r3, #8
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	430a      	orrs	r2, r1
 800b988:	61da      	str	r2, [r3, #28]
      break;
 800b98a:	e043      	b.n	800ba14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	68b9      	ldr	r1, [r7, #8]
 800b992:	4618      	mov	r0, r3
 800b994:	f000 fb98 	bl	800c0c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f042 0208 	orr.w	r2, r2, #8
 800b9a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f022 0204 	bic.w	r2, r2, #4
 800b9b6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	691a      	ldr	r2, [r3, #16]
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	430a      	orrs	r2, r1
 800b9c8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b9ca:	e023      	b.n	800ba14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	68b9      	ldr	r1, [r7, #8]
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f000 fbca 	bl	800c16c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b9e6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b9f6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	691b      	ldr	r3, [r3, #16]
 800ba02:	021a      	lsls	r2, r3, #8
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	430a      	orrs	r2, r1
 800ba0a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ba0c:	e002      	b.n	800ba14 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ba0e:	2301      	movs	r3, #1
 800ba10:	75fb      	strb	r3, [r7, #23]
      break;
 800ba12:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	2200      	movs	r2, #0
 800ba18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ba1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3718      	adds	r7, #24
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop

0800ba28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ba32:	2300      	movs	r3, #0
 800ba34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ba3c:	2b01      	cmp	r3, #1
 800ba3e:	d101      	bne.n	800ba44 <HAL_TIM_ConfigClockSource+0x1c>
 800ba40:	2302      	movs	r3, #2
 800ba42:	e0b4      	b.n	800bbae <HAL_TIM_ConfigClockSource+0x186>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2201      	movs	r2, #1
 800ba48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2202      	movs	r2, #2
 800ba50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	689b      	ldr	r3, [r3, #8]
 800ba5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ba5c:	68ba      	ldr	r2, [r7, #8]
 800ba5e:	4b56      	ldr	r3, [pc, #344]	@ (800bbb8 <HAL_TIM_ConfigClockSource+0x190>)
 800ba60:	4013      	ands	r3, r2
 800ba62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ba6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	68ba      	ldr	r2, [r7, #8]
 800ba72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba7c:	d03e      	beq.n	800bafc <HAL_TIM_ConfigClockSource+0xd4>
 800ba7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba82:	f200 8087 	bhi.w	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800ba86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba8a:	f000 8086 	beq.w	800bb9a <HAL_TIM_ConfigClockSource+0x172>
 800ba8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba92:	d87f      	bhi.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800ba94:	2b70      	cmp	r3, #112	@ 0x70
 800ba96:	d01a      	beq.n	800bace <HAL_TIM_ConfigClockSource+0xa6>
 800ba98:	2b70      	cmp	r3, #112	@ 0x70
 800ba9a:	d87b      	bhi.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800ba9c:	2b60      	cmp	r3, #96	@ 0x60
 800ba9e:	d050      	beq.n	800bb42 <HAL_TIM_ConfigClockSource+0x11a>
 800baa0:	2b60      	cmp	r3, #96	@ 0x60
 800baa2:	d877      	bhi.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800baa4:	2b50      	cmp	r3, #80	@ 0x50
 800baa6:	d03c      	beq.n	800bb22 <HAL_TIM_ConfigClockSource+0xfa>
 800baa8:	2b50      	cmp	r3, #80	@ 0x50
 800baaa:	d873      	bhi.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800baac:	2b40      	cmp	r3, #64	@ 0x40
 800baae:	d058      	beq.n	800bb62 <HAL_TIM_ConfigClockSource+0x13a>
 800bab0:	2b40      	cmp	r3, #64	@ 0x40
 800bab2:	d86f      	bhi.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800bab4:	2b30      	cmp	r3, #48	@ 0x30
 800bab6:	d064      	beq.n	800bb82 <HAL_TIM_ConfigClockSource+0x15a>
 800bab8:	2b30      	cmp	r3, #48	@ 0x30
 800baba:	d86b      	bhi.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800babc:	2b20      	cmp	r3, #32
 800babe:	d060      	beq.n	800bb82 <HAL_TIM_ConfigClockSource+0x15a>
 800bac0:	2b20      	cmp	r3, #32
 800bac2:	d867      	bhi.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d05c      	beq.n	800bb82 <HAL_TIM_ConfigClockSource+0x15a>
 800bac8:	2b10      	cmp	r3, #16
 800baca:	d05a      	beq.n	800bb82 <HAL_TIM_ConfigClockSource+0x15a>
 800bacc:	e062      	b.n	800bb94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bade:	f000 fc13 	bl	800c308 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	689b      	ldr	r3, [r3, #8]
 800bae8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800baf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	68ba      	ldr	r2, [r7, #8]
 800baf8:	609a      	str	r2, [r3, #8]
      break;
 800bafa:	e04f      	b.n	800bb9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bb0c:	f000 fbfc 	bl	800c308 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	689a      	ldr	r2, [r3, #8]
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bb1e:	609a      	str	r2, [r3, #8]
      break;
 800bb20:	e03c      	b.n	800bb9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bb2e:	461a      	mov	r2, r3
 800bb30:	f000 fb70 	bl	800c214 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	2150      	movs	r1, #80	@ 0x50
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f000 fbc9 	bl	800c2d2 <TIM_ITRx_SetConfig>
      break;
 800bb40:	e02c      	b.n	800bb9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bb4e:	461a      	mov	r2, r3
 800bb50:	f000 fb8f 	bl	800c272 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	2160      	movs	r1, #96	@ 0x60
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f000 fbb9 	bl	800c2d2 <TIM_ITRx_SetConfig>
      break;
 800bb60:	e01c      	b.n	800bb9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bb6e:	461a      	mov	r2, r3
 800bb70:	f000 fb50 	bl	800c214 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2140      	movs	r1, #64	@ 0x40
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	f000 fba9 	bl	800c2d2 <TIM_ITRx_SetConfig>
      break;
 800bb80:	e00c      	b.n	800bb9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681a      	ldr	r2, [r3, #0]
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	4610      	mov	r0, r2
 800bb8e:	f000 fba0 	bl	800c2d2 <TIM_ITRx_SetConfig>
      break;
 800bb92:	e003      	b.n	800bb9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bb94:	2301      	movs	r3, #1
 800bb96:	73fb      	strb	r3, [r7, #15]
      break;
 800bb98:	e000      	b.n	800bb9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bb9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2201      	movs	r2, #1
 800bba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2200      	movs	r2, #0
 800bba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bbac:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	3710      	adds	r7, #16
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}
 800bbb6:	bf00      	nop
 800bbb8:	fffeff88 	.word	0xfffeff88

0800bbbc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b083      	sub	sp, #12
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bbc4:	bf00      	nop
 800bbc6:	370c      	adds	r7, #12
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbce:	4770      	bx	lr

0800bbd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	b083      	sub	sp, #12
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bbd8:	bf00      	nop
 800bbda:	370c      	adds	r7, #12
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe2:	4770      	bx	lr

0800bbe4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bbe4:	b480      	push	{r7}
 800bbe6:	b083      	sub	sp, #12
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bbec:	bf00      	nop
 800bbee:	370c      	adds	r7, #12
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf6:	4770      	bx	lr

0800bbf8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bbf8:	b480      	push	{r7}
 800bbfa:	b083      	sub	sp, #12
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bc00:	bf00      	nop
 800bc02:	370c      	adds	r7, #12
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr

0800bc0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b085      	sub	sp, #20
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a43      	ldr	r2, [pc, #268]	@ (800bd2c <TIM_Base_SetConfig+0x120>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d013      	beq.n	800bc4c <TIM_Base_SetConfig+0x40>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc2a:	d00f      	beq.n	800bc4c <TIM_Base_SetConfig+0x40>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	4a40      	ldr	r2, [pc, #256]	@ (800bd30 <TIM_Base_SetConfig+0x124>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d00b      	beq.n	800bc4c <TIM_Base_SetConfig+0x40>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	4a3f      	ldr	r2, [pc, #252]	@ (800bd34 <TIM_Base_SetConfig+0x128>)
 800bc38:	4293      	cmp	r3, r2
 800bc3a:	d007      	beq.n	800bc4c <TIM_Base_SetConfig+0x40>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	4a3e      	ldr	r2, [pc, #248]	@ (800bd38 <TIM_Base_SetConfig+0x12c>)
 800bc40:	4293      	cmp	r3, r2
 800bc42:	d003      	beq.n	800bc4c <TIM_Base_SetConfig+0x40>
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	4a3d      	ldr	r2, [pc, #244]	@ (800bd3c <TIM_Base_SetConfig+0x130>)
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	d108      	bne.n	800bc5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	68fa      	ldr	r2, [r7, #12]
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	4a32      	ldr	r2, [pc, #200]	@ (800bd2c <TIM_Base_SetConfig+0x120>)
 800bc62:	4293      	cmp	r3, r2
 800bc64:	d02b      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc6c:	d027      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	4a2f      	ldr	r2, [pc, #188]	@ (800bd30 <TIM_Base_SetConfig+0x124>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d023      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	4a2e      	ldr	r2, [pc, #184]	@ (800bd34 <TIM_Base_SetConfig+0x128>)
 800bc7a:	4293      	cmp	r3, r2
 800bc7c:	d01f      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	4a2d      	ldr	r2, [pc, #180]	@ (800bd38 <TIM_Base_SetConfig+0x12c>)
 800bc82:	4293      	cmp	r3, r2
 800bc84:	d01b      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	4a2c      	ldr	r2, [pc, #176]	@ (800bd3c <TIM_Base_SetConfig+0x130>)
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	d017      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	4a2b      	ldr	r2, [pc, #172]	@ (800bd40 <TIM_Base_SetConfig+0x134>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d013      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	4a2a      	ldr	r2, [pc, #168]	@ (800bd44 <TIM_Base_SetConfig+0x138>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d00f      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	4a29      	ldr	r2, [pc, #164]	@ (800bd48 <TIM_Base_SetConfig+0x13c>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d00b      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	4a28      	ldr	r2, [pc, #160]	@ (800bd4c <TIM_Base_SetConfig+0x140>)
 800bcaa:	4293      	cmp	r3, r2
 800bcac:	d007      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	4a27      	ldr	r2, [pc, #156]	@ (800bd50 <TIM_Base_SetConfig+0x144>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d003      	beq.n	800bcbe <TIM_Base_SetConfig+0xb2>
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	4a26      	ldr	r2, [pc, #152]	@ (800bd54 <TIM_Base_SetConfig+0x148>)
 800bcba:	4293      	cmp	r3, r2
 800bcbc:	d108      	bne.n	800bcd0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bcc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	68db      	ldr	r3, [r3, #12]
 800bcca:	68fa      	ldr	r2, [r7, #12]
 800bccc:	4313      	orrs	r3, r2
 800bcce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	695b      	ldr	r3, [r3, #20]
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	689a      	ldr	r2, [r3, #8]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	4a0e      	ldr	r2, [pc, #56]	@ (800bd2c <TIM_Base_SetConfig+0x120>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d003      	beq.n	800bcfe <TIM_Base_SetConfig+0xf2>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	4a10      	ldr	r2, [pc, #64]	@ (800bd3c <TIM_Base_SetConfig+0x130>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d103      	bne.n	800bd06 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	691a      	ldr	r2, [r3, #16]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f043 0204 	orr.w	r2, r3, #4
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2201      	movs	r2, #1
 800bd16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	68fa      	ldr	r2, [r7, #12]
 800bd1c:	601a      	str	r2, [r3, #0]
}
 800bd1e:	bf00      	nop
 800bd20:	3714      	adds	r7, #20
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr
 800bd2a:	bf00      	nop
 800bd2c:	40010000 	.word	0x40010000
 800bd30:	40000400 	.word	0x40000400
 800bd34:	40000800 	.word	0x40000800
 800bd38:	40000c00 	.word	0x40000c00
 800bd3c:	40010400 	.word	0x40010400
 800bd40:	40014000 	.word	0x40014000
 800bd44:	40014400 	.word	0x40014400
 800bd48:	40014800 	.word	0x40014800
 800bd4c:	40001800 	.word	0x40001800
 800bd50:	40001c00 	.word	0x40001c00
 800bd54:	40002000 	.word	0x40002000

0800bd58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b087      	sub	sp, #28
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
 800bd60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6a1b      	ldr	r3, [r3, #32]
 800bd66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6a1b      	ldr	r3, [r3, #32]
 800bd6c:	f023 0201 	bic.w	r2, r3, #1
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	685b      	ldr	r3, [r3, #4]
 800bd78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	699b      	ldr	r3, [r3, #24]
 800bd7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bd80:	68fa      	ldr	r2, [r7, #12]
 800bd82:	4b2b      	ldr	r3, [pc, #172]	@ (800be30 <TIM_OC1_SetConfig+0xd8>)
 800bd84:	4013      	ands	r3, r2
 800bd86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f023 0303 	bic.w	r3, r3, #3
 800bd8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	68fa      	ldr	r2, [r7, #12]
 800bd96:	4313      	orrs	r3, r2
 800bd98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	f023 0302 	bic.w	r3, r3, #2
 800bda0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	689b      	ldr	r3, [r3, #8]
 800bda6:	697a      	ldr	r2, [r7, #20]
 800bda8:	4313      	orrs	r3, r2
 800bdaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	4a21      	ldr	r2, [pc, #132]	@ (800be34 <TIM_OC1_SetConfig+0xdc>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d003      	beq.n	800bdbc <TIM_OC1_SetConfig+0x64>
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	4a20      	ldr	r2, [pc, #128]	@ (800be38 <TIM_OC1_SetConfig+0xe0>)
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d10c      	bne.n	800bdd6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bdbc:	697b      	ldr	r3, [r7, #20]
 800bdbe:	f023 0308 	bic.w	r3, r3, #8
 800bdc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	697a      	ldr	r2, [r7, #20]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	f023 0304 	bic.w	r3, r3, #4
 800bdd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	4a16      	ldr	r2, [pc, #88]	@ (800be34 <TIM_OC1_SetConfig+0xdc>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d003      	beq.n	800bde6 <TIM_OC1_SetConfig+0x8e>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4a15      	ldr	r2, [pc, #84]	@ (800be38 <TIM_OC1_SetConfig+0xe0>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d111      	bne.n	800be0a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bdec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bdf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	695b      	ldr	r3, [r3, #20]
 800bdfa:	693a      	ldr	r2, [r7, #16]
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	699b      	ldr	r3, [r3, #24]
 800be04:	693a      	ldr	r2, [r7, #16]
 800be06:	4313      	orrs	r3, r2
 800be08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	693a      	ldr	r2, [r7, #16]
 800be0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	68fa      	ldr	r2, [r7, #12]
 800be14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	685a      	ldr	r2, [r3, #4]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	697a      	ldr	r2, [r7, #20]
 800be22:	621a      	str	r2, [r3, #32]
}
 800be24:	bf00      	nop
 800be26:	371c      	adds	r7, #28
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr
 800be30:	fffeff8f 	.word	0xfffeff8f
 800be34:	40010000 	.word	0x40010000
 800be38:	40010400 	.word	0x40010400

0800be3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800be3c:	b480      	push	{r7}
 800be3e:	b087      	sub	sp, #28
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6a1b      	ldr	r3, [r3, #32]
 800be4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a1b      	ldr	r3, [r3, #32]
 800be50:	f023 0210 	bic.w	r2, r3, #16
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	685b      	ldr	r3, [r3, #4]
 800be5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	699b      	ldr	r3, [r3, #24]
 800be62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800be64:	68fa      	ldr	r2, [r7, #12]
 800be66:	4b2e      	ldr	r3, [pc, #184]	@ (800bf20 <TIM_OC2_SetConfig+0xe4>)
 800be68:	4013      	ands	r3, r2
 800be6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	021b      	lsls	r3, r3, #8
 800be7a:	68fa      	ldr	r2, [r7, #12]
 800be7c:	4313      	orrs	r3, r2
 800be7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	f023 0320 	bic.w	r3, r3, #32
 800be86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	689b      	ldr	r3, [r3, #8]
 800be8c:	011b      	lsls	r3, r3, #4
 800be8e:	697a      	ldr	r2, [r7, #20]
 800be90:	4313      	orrs	r3, r2
 800be92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	4a23      	ldr	r2, [pc, #140]	@ (800bf24 <TIM_OC2_SetConfig+0xe8>)
 800be98:	4293      	cmp	r3, r2
 800be9a:	d003      	beq.n	800bea4 <TIM_OC2_SetConfig+0x68>
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	4a22      	ldr	r2, [pc, #136]	@ (800bf28 <TIM_OC2_SetConfig+0xec>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d10d      	bne.n	800bec0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bea4:	697b      	ldr	r3, [r7, #20]
 800bea6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800beaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	68db      	ldr	r3, [r3, #12]
 800beb0:	011b      	lsls	r3, r3, #4
 800beb2:	697a      	ldr	r2, [r7, #20]
 800beb4:	4313      	orrs	r3, r2
 800beb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bebe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	4a18      	ldr	r2, [pc, #96]	@ (800bf24 <TIM_OC2_SetConfig+0xe8>)
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d003      	beq.n	800bed0 <TIM_OC2_SetConfig+0x94>
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	4a17      	ldr	r2, [pc, #92]	@ (800bf28 <TIM_OC2_SetConfig+0xec>)
 800becc:	4293      	cmp	r3, r2
 800bece:	d113      	bne.n	800bef8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bed0:	693b      	ldr	r3, [r7, #16]
 800bed2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bed6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bede:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	695b      	ldr	r3, [r3, #20]
 800bee4:	009b      	lsls	r3, r3, #2
 800bee6:	693a      	ldr	r2, [r7, #16]
 800bee8:	4313      	orrs	r3, r2
 800beea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	699b      	ldr	r3, [r3, #24]
 800bef0:	009b      	lsls	r3, r3, #2
 800bef2:	693a      	ldr	r2, [r7, #16]
 800bef4:	4313      	orrs	r3, r2
 800bef6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	693a      	ldr	r2, [r7, #16]
 800befc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	68fa      	ldr	r2, [r7, #12]
 800bf02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bf04:	683b      	ldr	r3, [r7, #0]
 800bf06:	685a      	ldr	r2, [r3, #4]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	697a      	ldr	r2, [r7, #20]
 800bf10:	621a      	str	r2, [r3, #32]
}
 800bf12:	bf00      	nop
 800bf14:	371c      	adds	r7, #28
 800bf16:	46bd      	mov	sp, r7
 800bf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1c:	4770      	bx	lr
 800bf1e:	bf00      	nop
 800bf20:	feff8fff 	.word	0xfeff8fff
 800bf24:	40010000 	.word	0x40010000
 800bf28:	40010400 	.word	0x40010400

0800bf2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b087      	sub	sp, #28
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6a1b      	ldr	r3, [r3, #32]
 800bf3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6a1b      	ldr	r3, [r3, #32]
 800bf40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	685b      	ldr	r3, [r3, #4]
 800bf4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	69db      	ldr	r3, [r3, #28]
 800bf52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bf54:	68fa      	ldr	r2, [r7, #12]
 800bf56:	4b2d      	ldr	r3, [pc, #180]	@ (800c00c <TIM_OC3_SetConfig+0xe0>)
 800bf58:	4013      	ands	r3, r2
 800bf5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	f023 0303 	bic.w	r3, r3, #3
 800bf62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	68fa      	ldr	r2, [r7, #12]
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bf74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	689b      	ldr	r3, [r3, #8]
 800bf7a:	021b      	lsls	r3, r3, #8
 800bf7c:	697a      	ldr	r2, [r7, #20]
 800bf7e:	4313      	orrs	r3, r2
 800bf80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	4a22      	ldr	r2, [pc, #136]	@ (800c010 <TIM_OC3_SetConfig+0xe4>)
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d003      	beq.n	800bf92 <TIM_OC3_SetConfig+0x66>
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	4a21      	ldr	r2, [pc, #132]	@ (800c014 <TIM_OC3_SetConfig+0xe8>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d10d      	bne.n	800bfae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bf98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	68db      	ldr	r3, [r3, #12]
 800bf9e:	021b      	lsls	r3, r3, #8
 800bfa0:	697a      	ldr	r2, [r7, #20]
 800bfa2:	4313      	orrs	r3, r2
 800bfa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bfac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	4a17      	ldr	r2, [pc, #92]	@ (800c010 <TIM_OC3_SetConfig+0xe4>)
 800bfb2:	4293      	cmp	r3, r2
 800bfb4:	d003      	beq.n	800bfbe <TIM_OC3_SetConfig+0x92>
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	4a16      	ldr	r2, [pc, #88]	@ (800c014 <TIM_OC3_SetConfig+0xe8>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d113      	bne.n	800bfe6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bfc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bfc6:	693b      	ldr	r3, [r7, #16]
 800bfc8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bfcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	695b      	ldr	r3, [r3, #20]
 800bfd2:	011b      	lsls	r3, r3, #4
 800bfd4:	693a      	ldr	r2, [r7, #16]
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	699b      	ldr	r3, [r3, #24]
 800bfde:	011b      	lsls	r3, r3, #4
 800bfe0:	693a      	ldr	r2, [r7, #16]
 800bfe2:	4313      	orrs	r3, r2
 800bfe4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	693a      	ldr	r2, [r7, #16]
 800bfea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	68fa      	ldr	r2, [r7, #12]
 800bff0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	685a      	ldr	r2, [r3, #4]
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	697a      	ldr	r2, [r7, #20]
 800bffe:	621a      	str	r2, [r3, #32]
}
 800c000:	bf00      	nop
 800c002:	371c      	adds	r7, #28
 800c004:	46bd      	mov	sp, r7
 800c006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00a:	4770      	bx	lr
 800c00c:	fffeff8f 	.word	0xfffeff8f
 800c010:	40010000 	.word	0x40010000
 800c014:	40010400 	.word	0x40010400

0800c018 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c018:	b480      	push	{r7}
 800c01a:	b087      	sub	sp, #28
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	6a1b      	ldr	r3, [r3, #32]
 800c026:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	6a1b      	ldr	r3, [r3, #32]
 800c02c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	69db      	ldr	r3, [r3, #28]
 800c03e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c040:	68fa      	ldr	r2, [r7, #12]
 800c042:	4b1e      	ldr	r3, [pc, #120]	@ (800c0bc <TIM_OC4_SetConfig+0xa4>)
 800c044:	4013      	ands	r3, r2
 800c046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c04e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	021b      	lsls	r3, r3, #8
 800c056:	68fa      	ldr	r2, [r7, #12]
 800c058:	4313      	orrs	r3, r2
 800c05a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c062:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	689b      	ldr	r3, [r3, #8]
 800c068:	031b      	lsls	r3, r3, #12
 800c06a:	693a      	ldr	r2, [r7, #16]
 800c06c:	4313      	orrs	r3, r2
 800c06e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	4a13      	ldr	r2, [pc, #76]	@ (800c0c0 <TIM_OC4_SetConfig+0xa8>)
 800c074:	4293      	cmp	r3, r2
 800c076:	d003      	beq.n	800c080 <TIM_OC4_SetConfig+0x68>
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	4a12      	ldr	r2, [pc, #72]	@ (800c0c4 <TIM_OC4_SetConfig+0xac>)
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d109      	bne.n	800c094 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c080:	697b      	ldr	r3, [r7, #20]
 800c082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c086:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	695b      	ldr	r3, [r3, #20]
 800c08c:	019b      	lsls	r3, r3, #6
 800c08e:	697a      	ldr	r2, [r7, #20]
 800c090:	4313      	orrs	r3, r2
 800c092:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	697a      	ldr	r2, [r7, #20]
 800c098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	68fa      	ldr	r2, [r7, #12]
 800c09e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	685a      	ldr	r2, [r3, #4]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	693a      	ldr	r2, [r7, #16]
 800c0ac:	621a      	str	r2, [r3, #32]
}
 800c0ae:	bf00      	nop
 800c0b0:	371c      	adds	r7, #28
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop
 800c0bc:	feff8fff 	.word	0xfeff8fff
 800c0c0:	40010000 	.word	0x40010000
 800c0c4:	40010400 	.word	0x40010400

0800c0c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b087      	sub	sp, #28
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	6a1b      	ldr	r3, [r3, #32]
 800c0d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6a1b      	ldr	r3, [r3, #32]
 800c0dc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c0ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c0f0:	68fa      	ldr	r2, [r7, #12]
 800c0f2:	4b1b      	ldr	r3, [pc, #108]	@ (800c160 <TIM_OC5_SetConfig+0x98>)
 800c0f4:	4013      	ands	r3, r2
 800c0f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	68fa      	ldr	r2, [r7, #12]
 800c0fe:	4313      	orrs	r3, r2
 800c100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c108:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	689b      	ldr	r3, [r3, #8]
 800c10e:	041b      	lsls	r3, r3, #16
 800c110:	693a      	ldr	r2, [r7, #16]
 800c112:	4313      	orrs	r3, r2
 800c114:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	4a12      	ldr	r2, [pc, #72]	@ (800c164 <TIM_OC5_SetConfig+0x9c>)
 800c11a:	4293      	cmp	r3, r2
 800c11c:	d003      	beq.n	800c126 <TIM_OC5_SetConfig+0x5e>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	4a11      	ldr	r2, [pc, #68]	@ (800c168 <TIM_OC5_SetConfig+0xa0>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d109      	bne.n	800c13a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c126:	697b      	ldr	r3, [r7, #20]
 800c128:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c12c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	695b      	ldr	r3, [r3, #20]
 800c132:	021b      	lsls	r3, r3, #8
 800c134:	697a      	ldr	r2, [r7, #20]
 800c136:	4313      	orrs	r3, r2
 800c138:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	697a      	ldr	r2, [r7, #20]
 800c13e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	68fa      	ldr	r2, [r7, #12]
 800c144:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	685a      	ldr	r2, [r3, #4]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	693a      	ldr	r2, [r7, #16]
 800c152:	621a      	str	r2, [r3, #32]
}
 800c154:	bf00      	nop
 800c156:	371c      	adds	r7, #28
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr
 800c160:	fffeff8f 	.word	0xfffeff8f
 800c164:	40010000 	.word	0x40010000
 800c168:	40010400 	.word	0x40010400

0800c16c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b087      	sub	sp, #28
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6a1b      	ldr	r3, [r3, #32]
 800c17a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6a1b      	ldr	r3, [r3, #32]
 800c180:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	4b1c      	ldr	r3, [pc, #112]	@ (800c208 <TIM_OC6_SetConfig+0x9c>)
 800c198:	4013      	ands	r3, r2
 800c19a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	021b      	lsls	r3, r3, #8
 800c1a2:	68fa      	ldr	r2, [r7, #12]
 800c1a4:	4313      	orrs	r3, r2
 800c1a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c1ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	689b      	ldr	r3, [r3, #8]
 800c1b4:	051b      	lsls	r3, r3, #20
 800c1b6:	693a      	ldr	r2, [r7, #16]
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	4a13      	ldr	r2, [pc, #76]	@ (800c20c <TIM_OC6_SetConfig+0xa0>)
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	d003      	beq.n	800c1cc <TIM_OC6_SetConfig+0x60>
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	4a12      	ldr	r2, [pc, #72]	@ (800c210 <TIM_OC6_SetConfig+0xa4>)
 800c1c8:	4293      	cmp	r3, r2
 800c1ca:	d109      	bne.n	800c1e0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c1d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	695b      	ldr	r3, [r3, #20]
 800c1d8:	029b      	lsls	r3, r3, #10
 800c1da:	697a      	ldr	r2, [r7, #20]
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	697a      	ldr	r2, [r7, #20]
 800c1e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	68fa      	ldr	r2, [r7, #12]
 800c1ea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	685a      	ldr	r2, [r3, #4]
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	693a      	ldr	r2, [r7, #16]
 800c1f8:	621a      	str	r2, [r3, #32]
}
 800c1fa:	bf00      	nop
 800c1fc:	371c      	adds	r7, #28
 800c1fe:	46bd      	mov	sp, r7
 800c200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c204:	4770      	bx	lr
 800c206:	bf00      	nop
 800c208:	feff8fff 	.word	0xfeff8fff
 800c20c:	40010000 	.word	0x40010000
 800c210:	40010400 	.word	0x40010400

0800c214 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c214:	b480      	push	{r7}
 800c216:	b087      	sub	sp, #28
 800c218:	af00      	add	r7, sp, #0
 800c21a:	60f8      	str	r0, [r7, #12]
 800c21c:	60b9      	str	r1, [r7, #8]
 800c21e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	6a1b      	ldr	r3, [r3, #32]
 800c224:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	6a1b      	ldr	r3, [r3, #32]
 800c22a:	f023 0201 	bic.w	r2, r3, #1
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	699b      	ldr	r3, [r3, #24]
 800c236:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c23e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	011b      	lsls	r3, r3, #4
 800c244:	693a      	ldr	r2, [r7, #16]
 800c246:	4313      	orrs	r3, r2
 800c248:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	f023 030a 	bic.w	r3, r3, #10
 800c250:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c252:	697a      	ldr	r2, [r7, #20]
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	4313      	orrs	r3, r2
 800c258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	693a      	ldr	r2, [r7, #16]
 800c25e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	697a      	ldr	r2, [r7, #20]
 800c264:	621a      	str	r2, [r3, #32]
}
 800c266:	bf00      	nop
 800c268:	371c      	adds	r7, #28
 800c26a:	46bd      	mov	sp, r7
 800c26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c270:	4770      	bx	lr

0800c272 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c272:	b480      	push	{r7}
 800c274:	b087      	sub	sp, #28
 800c276:	af00      	add	r7, sp, #0
 800c278:	60f8      	str	r0, [r7, #12]
 800c27a:	60b9      	str	r1, [r7, #8]
 800c27c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	6a1b      	ldr	r3, [r3, #32]
 800c282:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	6a1b      	ldr	r3, [r3, #32]
 800c288:	f023 0210 	bic.w	r2, r3, #16
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	699b      	ldr	r3, [r3, #24]
 800c294:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c29c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	031b      	lsls	r3, r3, #12
 800c2a2:	693a      	ldr	r2, [r7, #16]
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c2a8:	697b      	ldr	r3, [r7, #20]
 800c2aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c2ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	011b      	lsls	r3, r3, #4
 800c2b4:	697a      	ldr	r2, [r7, #20]
 800c2b6:	4313      	orrs	r3, r2
 800c2b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	693a      	ldr	r2, [r7, #16]
 800c2be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	697a      	ldr	r2, [r7, #20]
 800c2c4:	621a      	str	r2, [r3, #32]
}
 800c2c6:	bf00      	nop
 800c2c8:	371c      	adds	r7, #28
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d0:	4770      	bx	lr

0800c2d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c2d2:	b480      	push	{r7}
 800c2d4:	b085      	sub	sp, #20
 800c2d6:	af00      	add	r7, sp, #0
 800c2d8:	6078      	str	r0, [r7, #4]
 800c2da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	689b      	ldr	r3, [r3, #8]
 800c2e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c2ea:	683a      	ldr	r2, [r7, #0]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	f043 0307 	orr.w	r3, r3, #7
 800c2f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	68fa      	ldr	r2, [r7, #12]
 800c2fa:	609a      	str	r2, [r3, #8]
}
 800c2fc:	bf00      	nop
 800c2fe:	3714      	adds	r7, #20
 800c300:	46bd      	mov	sp, r7
 800c302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c306:	4770      	bx	lr

0800c308 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c308:	b480      	push	{r7}
 800c30a:	b087      	sub	sp, #28
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	60f8      	str	r0, [r7, #12]
 800c310:	60b9      	str	r1, [r7, #8]
 800c312:	607a      	str	r2, [r7, #4]
 800c314:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	689b      	ldr	r3, [r3, #8]
 800c31a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c322:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	021a      	lsls	r2, r3, #8
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	431a      	orrs	r2, r3
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	4313      	orrs	r3, r2
 800c330:	697a      	ldr	r2, [r7, #20]
 800c332:	4313      	orrs	r3, r2
 800c334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	697a      	ldr	r2, [r7, #20]
 800c33a:	609a      	str	r2, [r3, #8]
}
 800c33c:	bf00      	nop
 800c33e:	371c      	adds	r7, #28
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr

0800c348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c348:	b480      	push	{r7}
 800c34a:	b085      	sub	sp, #20
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c358:	2b01      	cmp	r3, #1
 800c35a:	d101      	bne.n	800c360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c35c:	2302      	movs	r3, #2
 800c35e:	e06d      	b.n	800c43c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2201      	movs	r2, #1
 800c364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2202      	movs	r2, #2
 800c36c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	685b      	ldr	r3, [r3, #4]
 800c376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	689b      	ldr	r3, [r3, #8]
 800c37e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	4a30      	ldr	r2, [pc, #192]	@ (800c448 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d004      	beq.n	800c394 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4a2f      	ldr	r2, [pc, #188]	@ (800c44c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d108      	bne.n	800c3a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c39a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	685b      	ldr	r3, [r3, #4]
 800c3a0:	68fa      	ldr	r2, [r7, #12]
 800c3a2:	4313      	orrs	r3, r2
 800c3a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	68fa      	ldr	r2, [r7, #12]
 800c3b4:	4313      	orrs	r3, r2
 800c3b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	68fa      	ldr	r2, [r7, #12]
 800c3be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	4a20      	ldr	r2, [pc, #128]	@ (800c448 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d022      	beq.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3d2:	d01d      	beq.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	4a1d      	ldr	r2, [pc, #116]	@ (800c450 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c3da:	4293      	cmp	r3, r2
 800c3dc:	d018      	beq.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	4a1c      	ldr	r2, [pc, #112]	@ (800c454 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d013      	beq.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	4a1a      	ldr	r2, [pc, #104]	@ (800c458 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d00e      	beq.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	4a15      	ldr	r2, [pc, #84]	@ (800c44c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d009      	beq.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	4a16      	ldr	r2, [pc, #88]	@ (800c45c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c402:	4293      	cmp	r3, r2
 800c404:	d004      	beq.n	800c410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	4a15      	ldr	r2, [pc, #84]	@ (800c460 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d10c      	bne.n	800c42a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c416:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	689b      	ldr	r3, [r3, #8]
 800c41c:	68ba      	ldr	r2, [r7, #8]
 800c41e:	4313      	orrs	r3, r2
 800c420:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	68ba      	ldr	r2, [r7, #8]
 800c428:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2201      	movs	r2, #1
 800c42e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2200      	movs	r2, #0
 800c436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c43a:	2300      	movs	r3, #0
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3714      	adds	r7, #20
 800c440:	46bd      	mov	sp, r7
 800c442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c446:	4770      	bx	lr
 800c448:	40010000 	.word	0x40010000
 800c44c:	40010400 	.word	0x40010400
 800c450:	40000400 	.word	0x40000400
 800c454:	40000800 	.word	0x40000800
 800c458:	40000c00 	.word	0x40000c00
 800c45c:	40014000 	.word	0x40014000
 800c460:	40001800 	.word	0x40001800

0800c464 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c464:	b480      	push	{r7}
 800c466:	b085      	sub	sp, #20
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
 800c46c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c46e:	2300      	movs	r3, #0
 800c470:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c478:	2b01      	cmp	r3, #1
 800c47a:	d101      	bne.n	800c480 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c47c:	2302      	movs	r3, #2
 800c47e:	e065      	b.n	800c54c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2201      	movs	r2, #1
 800c484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	4313      	orrs	r3, r2
 800c494:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	4313      	orrs	r3, r2
 800c4a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	685b      	ldr	r3, [r3, #4]
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	691b      	ldr	r3, [r3, #16]
 800c4ca:	4313      	orrs	r3, r2
 800c4cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	695b      	ldr	r3, [r3, #20]
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	699b      	ldr	r3, [r3, #24]
 800c4f4:	041b      	lsls	r3, r3, #16
 800c4f6:	4313      	orrs	r3, r2
 800c4f8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	4a16      	ldr	r2, [pc, #88]	@ (800c558 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c500:	4293      	cmp	r3, r2
 800c502:	d004      	beq.n	800c50e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	4a14      	ldr	r2, [pc, #80]	@ (800c55c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d115      	bne.n	800c53a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c518:	051b      	lsls	r3, r3, #20
 800c51a:	4313      	orrs	r3, r2
 800c51c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	69db      	ldr	r3, [r3, #28]
 800c528:	4313      	orrs	r3, r2
 800c52a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	6a1b      	ldr	r3, [r3, #32]
 800c536:	4313      	orrs	r3, r2
 800c538:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	68fa      	ldr	r2, [r7, #12]
 800c540:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2200      	movs	r2, #0
 800c546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c54a:	2300      	movs	r3, #0
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3714      	adds	r7, #20
 800c550:	46bd      	mov	sp, r7
 800c552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c556:	4770      	bx	lr
 800c558:	40010000 	.word	0x40010000
 800c55c:	40010400 	.word	0x40010400

0800c560 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c560:	b480      	push	{r7}
 800c562:	b083      	sub	sp, #12
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c568:	bf00      	nop
 800c56a:	370c      	adds	r7, #12
 800c56c:	46bd      	mov	sp, r7
 800c56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c572:	4770      	bx	lr

0800c574 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c574:	b480      	push	{r7}
 800c576:	b083      	sub	sp, #12
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c57c:	bf00      	nop
 800c57e:	370c      	adds	r7, #12
 800c580:	46bd      	mov	sp, r7
 800c582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c586:	4770      	bx	lr

0800c588 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c588:	b480      	push	{r7}
 800c58a:	b083      	sub	sp, #12
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c590:	bf00      	nop
 800c592:	370c      	adds	r7, #12
 800c594:	46bd      	mov	sp, r7
 800c596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59a:	4770      	bx	lr

0800c59c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b082      	sub	sp, #8
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d101      	bne.n	800c5ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c5aa:	2301      	movs	r3, #1
 800c5ac:	e040      	b.n	800c630 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d106      	bne.n	800c5c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f7f6 f92c 	bl	800281c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2224      	movs	r2, #36	@ 0x24
 800c5c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	681a      	ldr	r2, [r3, #0]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f022 0201 	bic.w	r2, r2, #1
 800c5d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d002      	beq.n	800c5e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f000 fa8c 	bl	800cb00 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f000 f825 	bl	800c638 <UART_SetConfig>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d101      	bne.n	800c5f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c5f4:	2301      	movs	r3, #1
 800c5f6:	e01b      	b.n	800c630 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	685a      	ldr	r2, [r3, #4]
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c606:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	689a      	ldr	r2, [r3, #8]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c616:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	681a      	ldr	r2, [r3, #0]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f042 0201 	orr.w	r2, r2, #1
 800c626:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c628:	6878      	ldr	r0, [r7, #4]
 800c62a:	f000 fb0b 	bl	800cc44 <UART_CheckIdleState>
 800c62e:	4603      	mov	r3, r0
}
 800c630:	4618      	mov	r0, r3
 800c632:	3708      	adds	r7, #8
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}

0800c638 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b088      	sub	sp, #32
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c640:	2300      	movs	r3, #0
 800c642:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	689a      	ldr	r2, [r3, #8]
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	691b      	ldr	r3, [r3, #16]
 800c64c:	431a      	orrs	r2, r3
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	695b      	ldr	r3, [r3, #20]
 800c652:	431a      	orrs	r2, r3
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	69db      	ldr	r3, [r3, #28]
 800c658:	4313      	orrs	r3, r2
 800c65a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	4ba6      	ldr	r3, [pc, #664]	@ (800c8fc <UART_SetConfig+0x2c4>)
 800c664:	4013      	ands	r3, r2
 800c666:	687a      	ldr	r2, [r7, #4]
 800c668:	6812      	ldr	r2, [r2, #0]
 800c66a:	6979      	ldr	r1, [r7, #20]
 800c66c:	430b      	orrs	r3, r1
 800c66e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	685b      	ldr	r3, [r3, #4]
 800c676:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	68da      	ldr	r2, [r3, #12]
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	430a      	orrs	r2, r1
 800c684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	699b      	ldr	r3, [r3, #24]
 800c68a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	6a1b      	ldr	r3, [r3, #32]
 800c690:	697a      	ldr	r2, [r7, #20]
 800c692:	4313      	orrs	r3, r2
 800c694:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	689b      	ldr	r3, [r3, #8]
 800c69c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	697a      	ldr	r2, [r7, #20]
 800c6a6:	430a      	orrs	r2, r1
 800c6a8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	4a94      	ldr	r2, [pc, #592]	@ (800c900 <UART_SetConfig+0x2c8>)
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d120      	bne.n	800c6f6 <UART_SetConfig+0xbe>
 800c6b4:	4b93      	ldr	r3, [pc, #588]	@ (800c904 <UART_SetConfig+0x2cc>)
 800c6b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6ba:	f003 0303 	and.w	r3, r3, #3
 800c6be:	2b03      	cmp	r3, #3
 800c6c0:	d816      	bhi.n	800c6f0 <UART_SetConfig+0xb8>
 800c6c2:	a201      	add	r2, pc, #4	@ (adr r2, 800c6c8 <UART_SetConfig+0x90>)
 800c6c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6c8:	0800c6d9 	.word	0x0800c6d9
 800c6cc:	0800c6e5 	.word	0x0800c6e5
 800c6d0:	0800c6df 	.word	0x0800c6df
 800c6d4:	0800c6eb 	.word	0x0800c6eb
 800c6d8:	2301      	movs	r3, #1
 800c6da:	77fb      	strb	r3, [r7, #31]
 800c6dc:	e150      	b.n	800c980 <UART_SetConfig+0x348>
 800c6de:	2302      	movs	r3, #2
 800c6e0:	77fb      	strb	r3, [r7, #31]
 800c6e2:	e14d      	b.n	800c980 <UART_SetConfig+0x348>
 800c6e4:	2304      	movs	r3, #4
 800c6e6:	77fb      	strb	r3, [r7, #31]
 800c6e8:	e14a      	b.n	800c980 <UART_SetConfig+0x348>
 800c6ea:	2308      	movs	r3, #8
 800c6ec:	77fb      	strb	r3, [r7, #31]
 800c6ee:	e147      	b.n	800c980 <UART_SetConfig+0x348>
 800c6f0:	2310      	movs	r3, #16
 800c6f2:	77fb      	strb	r3, [r7, #31]
 800c6f4:	e144      	b.n	800c980 <UART_SetConfig+0x348>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	4a83      	ldr	r2, [pc, #524]	@ (800c908 <UART_SetConfig+0x2d0>)
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	d132      	bne.n	800c766 <UART_SetConfig+0x12e>
 800c700:	4b80      	ldr	r3, [pc, #512]	@ (800c904 <UART_SetConfig+0x2cc>)
 800c702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c706:	f003 030c 	and.w	r3, r3, #12
 800c70a:	2b0c      	cmp	r3, #12
 800c70c:	d828      	bhi.n	800c760 <UART_SetConfig+0x128>
 800c70e:	a201      	add	r2, pc, #4	@ (adr r2, 800c714 <UART_SetConfig+0xdc>)
 800c710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c714:	0800c749 	.word	0x0800c749
 800c718:	0800c761 	.word	0x0800c761
 800c71c:	0800c761 	.word	0x0800c761
 800c720:	0800c761 	.word	0x0800c761
 800c724:	0800c755 	.word	0x0800c755
 800c728:	0800c761 	.word	0x0800c761
 800c72c:	0800c761 	.word	0x0800c761
 800c730:	0800c761 	.word	0x0800c761
 800c734:	0800c74f 	.word	0x0800c74f
 800c738:	0800c761 	.word	0x0800c761
 800c73c:	0800c761 	.word	0x0800c761
 800c740:	0800c761 	.word	0x0800c761
 800c744:	0800c75b 	.word	0x0800c75b
 800c748:	2300      	movs	r3, #0
 800c74a:	77fb      	strb	r3, [r7, #31]
 800c74c:	e118      	b.n	800c980 <UART_SetConfig+0x348>
 800c74e:	2302      	movs	r3, #2
 800c750:	77fb      	strb	r3, [r7, #31]
 800c752:	e115      	b.n	800c980 <UART_SetConfig+0x348>
 800c754:	2304      	movs	r3, #4
 800c756:	77fb      	strb	r3, [r7, #31]
 800c758:	e112      	b.n	800c980 <UART_SetConfig+0x348>
 800c75a:	2308      	movs	r3, #8
 800c75c:	77fb      	strb	r3, [r7, #31]
 800c75e:	e10f      	b.n	800c980 <UART_SetConfig+0x348>
 800c760:	2310      	movs	r3, #16
 800c762:	77fb      	strb	r3, [r7, #31]
 800c764:	e10c      	b.n	800c980 <UART_SetConfig+0x348>
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	4a68      	ldr	r2, [pc, #416]	@ (800c90c <UART_SetConfig+0x2d4>)
 800c76c:	4293      	cmp	r3, r2
 800c76e:	d120      	bne.n	800c7b2 <UART_SetConfig+0x17a>
 800c770:	4b64      	ldr	r3, [pc, #400]	@ (800c904 <UART_SetConfig+0x2cc>)
 800c772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c776:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c77a:	2b30      	cmp	r3, #48	@ 0x30
 800c77c:	d013      	beq.n	800c7a6 <UART_SetConfig+0x16e>
 800c77e:	2b30      	cmp	r3, #48	@ 0x30
 800c780:	d814      	bhi.n	800c7ac <UART_SetConfig+0x174>
 800c782:	2b20      	cmp	r3, #32
 800c784:	d009      	beq.n	800c79a <UART_SetConfig+0x162>
 800c786:	2b20      	cmp	r3, #32
 800c788:	d810      	bhi.n	800c7ac <UART_SetConfig+0x174>
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d002      	beq.n	800c794 <UART_SetConfig+0x15c>
 800c78e:	2b10      	cmp	r3, #16
 800c790:	d006      	beq.n	800c7a0 <UART_SetConfig+0x168>
 800c792:	e00b      	b.n	800c7ac <UART_SetConfig+0x174>
 800c794:	2300      	movs	r3, #0
 800c796:	77fb      	strb	r3, [r7, #31]
 800c798:	e0f2      	b.n	800c980 <UART_SetConfig+0x348>
 800c79a:	2302      	movs	r3, #2
 800c79c:	77fb      	strb	r3, [r7, #31]
 800c79e:	e0ef      	b.n	800c980 <UART_SetConfig+0x348>
 800c7a0:	2304      	movs	r3, #4
 800c7a2:	77fb      	strb	r3, [r7, #31]
 800c7a4:	e0ec      	b.n	800c980 <UART_SetConfig+0x348>
 800c7a6:	2308      	movs	r3, #8
 800c7a8:	77fb      	strb	r3, [r7, #31]
 800c7aa:	e0e9      	b.n	800c980 <UART_SetConfig+0x348>
 800c7ac:	2310      	movs	r3, #16
 800c7ae:	77fb      	strb	r3, [r7, #31]
 800c7b0:	e0e6      	b.n	800c980 <UART_SetConfig+0x348>
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	4a56      	ldr	r2, [pc, #344]	@ (800c910 <UART_SetConfig+0x2d8>)
 800c7b8:	4293      	cmp	r3, r2
 800c7ba:	d120      	bne.n	800c7fe <UART_SetConfig+0x1c6>
 800c7bc:	4b51      	ldr	r3, [pc, #324]	@ (800c904 <UART_SetConfig+0x2cc>)
 800c7be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c7c6:	2bc0      	cmp	r3, #192	@ 0xc0
 800c7c8:	d013      	beq.n	800c7f2 <UART_SetConfig+0x1ba>
 800c7ca:	2bc0      	cmp	r3, #192	@ 0xc0
 800c7cc:	d814      	bhi.n	800c7f8 <UART_SetConfig+0x1c0>
 800c7ce:	2b80      	cmp	r3, #128	@ 0x80
 800c7d0:	d009      	beq.n	800c7e6 <UART_SetConfig+0x1ae>
 800c7d2:	2b80      	cmp	r3, #128	@ 0x80
 800c7d4:	d810      	bhi.n	800c7f8 <UART_SetConfig+0x1c0>
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d002      	beq.n	800c7e0 <UART_SetConfig+0x1a8>
 800c7da:	2b40      	cmp	r3, #64	@ 0x40
 800c7dc:	d006      	beq.n	800c7ec <UART_SetConfig+0x1b4>
 800c7de:	e00b      	b.n	800c7f8 <UART_SetConfig+0x1c0>
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	77fb      	strb	r3, [r7, #31]
 800c7e4:	e0cc      	b.n	800c980 <UART_SetConfig+0x348>
 800c7e6:	2302      	movs	r3, #2
 800c7e8:	77fb      	strb	r3, [r7, #31]
 800c7ea:	e0c9      	b.n	800c980 <UART_SetConfig+0x348>
 800c7ec:	2304      	movs	r3, #4
 800c7ee:	77fb      	strb	r3, [r7, #31]
 800c7f0:	e0c6      	b.n	800c980 <UART_SetConfig+0x348>
 800c7f2:	2308      	movs	r3, #8
 800c7f4:	77fb      	strb	r3, [r7, #31]
 800c7f6:	e0c3      	b.n	800c980 <UART_SetConfig+0x348>
 800c7f8:	2310      	movs	r3, #16
 800c7fa:	77fb      	strb	r3, [r7, #31]
 800c7fc:	e0c0      	b.n	800c980 <UART_SetConfig+0x348>
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	4a44      	ldr	r2, [pc, #272]	@ (800c914 <UART_SetConfig+0x2dc>)
 800c804:	4293      	cmp	r3, r2
 800c806:	d125      	bne.n	800c854 <UART_SetConfig+0x21c>
 800c808:	4b3e      	ldr	r3, [pc, #248]	@ (800c904 <UART_SetConfig+0x2cc>)
 800c80a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c80e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c812:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c816:	d017      	beq.n	800c848 <UART_SetConfig+0x210>
 800c818:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c81c:	d817      	bhi.n	800c84e <UART_SetConfig+0x216>
 800c81e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c822:	d00b      	beq.n	800c83c <UART_SetConfig+0x204>
 800c824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c828:	d811      	bhi.n	800c84e <UART_SetConfig+0x216>
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d003      	beq.n	800c836 <UART_SetConfig+0x1fe>
 800c82e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c832:	d006      	beq.n	800c842 <UART_SetConfig+0x20a>
 800c834:	e00b      	b.n	800c84e <UART_SetConfig+0x216>
 800c836:	2300      	movs	r3, #0
 800c838:	77fb      	strb	r3, [r7, #31]
 800c83a:	e0a1      	b.n	800c980 <UART_SetConfig+0x348>
 800c83c:	2302      	movs	r3, #2
 800c83e:	77fb      	strb	r3, [r7, #31]
 800c840:	e09e      	b.n	800c980 <UART_SetConfig+0x348>
 800c842:	2304      	movs	r3, #4
 800c844:	77fb      	strb	r3, [r7, #31]
 800c846:	e09b      	b.n	800c980 <UART_SetConfig+0x348>
 800c848:	2308      	movs	r3, #8
 800c84a:	77fb      	strb	r3, [r7, #31]
 800c84c:	e098      	b.n	800c980 <UART_SetConfig+0x348>
 800c84e:	2310      	movs	r3, #16
 800c850:	77fb      	strb	r3, [r7, #31]
 800c852:	e095      	b.n	800c980 <UART_SetConfig+0x348>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	4a2f      	ldr	r2, [pc, #188]	@ (800c918 <UART_SetConfig+0x2e0>)
 800c85a:	4293      	cmp	r3, r2
 800c85c:	d125      	bne.n	800c8aa <UART_SetConfig+0x272>
 800c85e:	4b29      	ldr	r3, [pc, #164]	@ (800c904 <UART_SetConfig+0x2cc>)
 800c860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c864:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c868:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c86c:	d017      	beq.n	800c89e <UART_SetConfig+0x266>
 800c86e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c872:	d817      	bhi.n	800c8a4 <UART_SetConfig+0x26c>
 800c874:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c878:	d00b      	beq.n	800c892 <UART_SetConfig+0x25a>
 800c87a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c87e:	d811      	bhi.n	800c8a4 <UART_SetConfig+0x26c>
 800c880:	2b00      	cmp	r3, #0
 800c882:	d003      	beq.n	800c88c <UART_SetConfig+0x254>
 800c884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c888:	d006      	beq.n	800c898 <UART_SetConfig+0x260>
 800c88a:	e00b      	b.n	800c8a4 <UART_SetConfig+0x26c>
 800c88c:	2301      	movs	r3, #1
 800c88e:	77fb      	strb	r3, [r7, #31]
 800c890:	e076      	b.n	800c980 <UART_SetConfig+0x348>
 800c892:	2302      	movs	r3, #2
 800c894:	77fb      	strb	r3, [r7, #31]
 800c896:	e073      	b.n	800c980 <UART_SetConfig+0x348>
 800c898:	2304      	movs	r3, #4
 800c89a:	77fb      	strb	r3, [r7, #31]
 800c89c:	e070      	b.n	800c980 <UART_SetConfig+0x348>
 800c89e:	2308      	movs	r3, #8
 800c8a0:	77fb      	strb	r3, [r7, #31]
 800c8a2:	e06d      	b.n	800c980 <UART_SetConfig+0x348>
 800c8a4:	2310      	movs	r3, #16
 800c8a6:	77fb      	strb	r3, [r7, #31]
 800c8a8:	e06a      	b.n	800c980 <UART_SetConfig+0x348>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	4a1b      	ldr	r2, [pc, #108]	@ (800c91c <UART_SetConfig+0x2e4>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d138      	bne.n	800c926 <UART_SetConfig+0x2ee>
 800c8b4:	4b13      	ldr	r3, [pc, #76]	@ (800c904 <UART_SetConfig+0x2cc>)
 800c8b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8ba:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c8be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c8c2:	d017      	beq.n	800c8f4 <UART_SetConfig+0x2bc>
 800c8c4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c8c8:	d82a      	bhi.n	800c920 <UART_SetConfig+0x2e8>
 800c8ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8ce:	d00b      	beq.n	800c8e8 <UART_SetConfig+0x2b0>
 800c8d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8d4:	d824      	bhi.n	800c920 <UART_SetConfig+0x2e8>
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d003      	beq.n	800c8e2 <UART_SetConfig+0x2aa>
 800c8da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8de:	d006      	beq.n	800c8ee <UART_SetConfig+0x2b6>
 800c8e0:	e01e      	b.n	800c920 <UART_SetConfig+0x2e8>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	77fb      	strb	r3, [r7, #31]
 800c8e6:	e04b      	b.n	800c980 <UART_SetConfig+0x348>
 800c8e8:	2302      	movs	r3, #2
 800c8ea:	77fb      	strb	r3, [r7, #31]
 800c8ec:	e048      	b.n	800c980 <UART_SetConfig+0x348>
 800c8ee:	2304      	movs	r3, #4
 800c8f0:	77fb      	strb	r3, [r7, #31]
 800c8f2:	e045      	b.n	800c980 <UART_SetConfig+0x348>
 800c8f4:	2308      	movs	r3, #8
 800c8f6:	77fb      	strb	r3, [r7, #31]
 800c8f8:	e042      	b.n	800c980 <UART_SetConfig+0x348>
 800c8fa:	bf00      	nop
 800c8fc:	efff69f3 	.word	0xefff69f3
 800c900:	40011000 	.word	0x40011000
 800c904:	40023800 	.word	0x40023800
 800c908:	40004400 	.word	0x40004400
 800c90c:	40004800 	.word	0x40004800
 800c910:	40004c00 	.word	0x40004c00
 800c914:	40005000 	.word	0x40005000
 800c918:	40011400 	.word	0x40011400
 800c91c:	40007800 	.word	0x40007800
 800c920:	2310      	movs	r3, #16
 800c922:	77fb      	strb	r3, [r7, #31]
 800c924:	e02c      	b.n	800c980 <UART_SetConfig+0x348>
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4a72      	ldr	r2, [pc, #456]	@ (800caf4 <UART_SetConfig+0x4bc>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d125      	bne.n	800c97c <UART_SetConfig+0x344>
 800c930:	4b71      	ldr	r3, [pc, #452]	@ (800caf8 <UART_SetConfig+0x4c0>)
 800c932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c936:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c93a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c93e:	d017      	beq.n	800c970 <UART_SetConfig+0x338>
 800c940:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c944:	d817      	bhi.n	800c976 <UART_SetConfig+0x33e>
 800c946:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c94a:	d00b      	beq.n	800c964 <UART_SetConfig+0x32c>
 800c94c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c950:	d811      	bhi.n	800c976 <UART_SetConfig+0x33e>
 800c952:	2b00      	cmp	r3, #0
 800c954:	d003      	beq.n	800c95e <UART_SetConfig+0x326>
 800c956:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c95a:	d006      	beq.n	800c96a <UART_SetConfig+0x332>
 800c95c:	e00b      	b.n	800c976 <UART_SetConfig+0x33e>
 800c95e:	2300      	movs	r3, #0
 800c960:	77fb      	strb	r3, [r7, #31]
 800c962:	e00d      	b.n	800c980 <UART_SetConfig+0x348>
 800c964:	2302      	movs	r3, #2
 800c966:	77fb      	strb	r3, [r7, #31]
 800c968:	e00a      	b.n	800c980 <UART_SetConfig+0x348>
 800c96a:	2304      	movs	r3, #4
 800c96c:	77fb      	strb	r3, [r7, #31]
 800c96e:	e007      	b.n	800c980 <UART_SetConfig+0x348>
 800c970:	2308      	movs	r3, #8
 800c972:	77fb      	strb	r3, [r7, #31]
 800c974:	e004      	b.n	800c980 <UART_SetConfig+0x348>
 800c976:	2310      	movs	r3, #16
 800c978:	77fb      	strb	r3, [r7, #31]
 800c97a:	e001      	b.n	800c980 <UART_SetConfig+0x348>
 800c97c:	2310      	movs	r3, #16
 800c97e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	69db      	ldr	r3, [r3, #28]
 800c984:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c988:	d15b      	bne.n	800ca42 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c98a:	7ffb      	ldrb	r3, [r7, #31]
 800c98c:	2b08      	cmp	r3, #8
 800c98e:	d828      	bhi.n	800c9e2 <UART_SetConfig+0x3aa>
 800c990:	a201      	add	r2, pc, #4	@ (adr r2, 800c998 <UART_SetConfig+0x360>)
 800c992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c996:	bf00      	nop
 800c998:	0800c9bd 	.word	0x0800c9bd
 800c99c:	0800c9c5 	.word	0x0800c9c5
 800c9a0:	0800c9cd 	.word	0x0800c9cd
 800c9a4:	0800c9e3 	.word	0x0800c9e3
 800c9a8:	0800c9d3 	.word	0x0800c9d3
 800c9ac:	0800c9e3 	.word	0x0800c9e3
 800c9b0:	0800c9e3 	.word	0x0800c9e3
 800c9b4:	0800c9e3 	.word	0x0800c9e3
 800c9b8:	0800c9db 	.word	0x0800c9db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9bc:	f7fb fd60 	bl	8008480 <HAL_RCC_GetPCLK1Freq>
 800c9c0:	61b8      	str	r0, [r7, #24]
        break;
 800c9c2:	e013      	b.n	800c9ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c9c4:	f7fb fd70 	bl	80084a8 <HAL_RCC_GetPCLK2Freq>
 800c9c8:	61b8      	str	r0, [r7, #24]
        break;
 800c9ca:	e00f      	b.n	800c9ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9cc:	4b4b      	ldr	r3, [pc, #300]	@ (800cafc <UART_SetConfig+0x4c4>)
 800c9ce:	61bb      	str	r3, [r7, #24]
        break;
 800c9d0:	e00c      	b.n	800c9ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9d2:	f7fb fc83 	bl	80082dc <HAL_RCC_GetSysClockFreq>
 800c9d6:	61b8      	str	r0, [r7, #24]
        break;
 800c9d8:	e008      	b.n	800c9ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9de:	61bb      	str	r3, [r7, #24]
        break;
 800c9e0:	e004      	b.n	800c9ec <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	77bb      	strb	r3, [r7, #30]
        break;
 800c9ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c9ec:	69bb      	ldr	r3, [r7, #24]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d074      	beq.n	800cadc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c9f2:	69bb      	ldr	r3, [r7, #24]
 800c9f4:	005a      	lsls	r2, r3, #1
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	685b      	ldr	r3, [r3, #4]
 800c9fa:	085b      	lsrs	r3, r3, #1
 800c9fc:	441a      	add	r2, r3
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	685b      	ldr	r3, [r3, #4]
 800ca02:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca06:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	2b0f      	cmp	r3, #15
 800ca0c:	d916      	bls.n	800ca3c <UART_SetConfig+0x404>
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca14:	d212      	bcs.n	800ca3c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	b29b      	uxth	r3, r3
 800ca1a:	f023 030f 	bic.w	r3, r3, #15
 800ca1e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	085b      	lsrs	r3, r3, #1
 800ca24:	b29b      	uxth	r3, r3
 800ca26:	f003 0307 	and.w	r3, r3, #7
 800ca2a:	b29a      	uxth	r2, r3
 800ca2c:	89fb      	ldrh	r3, [r7, #14]
 800ca2e:	4313      	orrs	r3, r2
 800ca30:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	89fa      	ldrh	r2, [r7, #14]
 800ca38:	60da      	str	r2, [r3, #12]
 800ca3a:	e04f      	b.n	800cadc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ca3c:	2301      	movs	r3, #1
 800ca3e:	77bb      	strb	r3, [r7, #30]
 800ca40:	e04c      	b.n	800cadc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca42:	7ffb      	ldrb	r3, [r7, #31]
 800ca44:	2b08      	cmp	r3, #8
 800ca46:	d828      	bhi.n	800ca9a <UART_SetConfig+0x462>
 800ca48:	a201      	add	r2, pc, #4	@ (adr r2, 800ca50 <UART_SetConfig+0x418>)
 800ca4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca4e:	bf00      	nop
 800ca50:	0800ca75 	.word	0x0800ca75
 800ca54:	0800ca7d 	.word	0x0800ca7d
 800ca58:	0800ca85 	.word	0x0800ca85
 800ca5c:	0800ca9b 	.word	0x0800ca9b
 800ca60:	0800ca8b 	.word	0x0800ca8b
 800ca64:	0800ca9b 	.word	0x0800ca9b
 800ca68:	0800ca9b 	.word	0x0800ca9b
 800ca6c:	0800ca9b 	.word	0x0800ca9b
 800ca70:	0800ca93 	.word	0x0800ca93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca74:	f7fb fd04 	bl	8008480 <HAL_RCC_GetPCLK1Freq>
 800ca78:	61b8      	str	r0, [r7, #24]
        break;
 800ca7a:	e013      	b.n	800caa4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca7c:	f7fb fd14 	bl	80084a8 <HAL_RCC_GetPCLK2Freq>
 800ca80:	61b8      	str	r0, [r7, #24]
        break;
 800ca82:	e00f      	b.n	800caa4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca84:	4b1d      	ldr	r3, [pc, #116]	@ (800cafc <UART_SetConfig+0x4c4>)
 800ca86:	61bb      	str	r3, [r7, #24]
        break;
 800ca88:	e00c      	b.n	800caa4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca8a:	f7fb fc27 	bl	80082dc <HAL_RCC_GetSysClockFreq>
 800ca8e:	61b8      	str	r0, [r7, #24]
        break;
 800ca90:	e008      	b.n	800caa4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca96:	61bb      	str	r3, [r7, #24]
        break;
 800ca98:	e004      	b.n	800caa4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ca9e:	2301      	movs	r3, #1
 800caa0:	77bb      	strb	r3, [r7, #30]
        break;
 800caa2:	bf00      	nop
    }

    if (pclk != 0U)
 800caa4:	69bb      	ldr	r3, [r7, #24]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d018      	beq.n	800cadc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	685b      	ldr	r3, [r3, #4]
 800caae:	085a      	lsrs	r2, r3, #1
 800cab0:	69bb      	ldr	r3, [r7, #24]
 800cab2:	441a      	add	r2, r3
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	685b      	ldr	r3, [r3, #4]
 800cab8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cabc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	2b0f      	cmp	r3, #15
 800cac2:	d909      	bls.n	800cad8 <UART_SetConfig+0x4a0>
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800caca:	d205      	bcs.n	800cad8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	b29a      	uxth	r2, r3
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	60da      	str	r2, [r3, #12]
 800cad6:	e001      	b.n	800cadc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800cad8:	2301      	movs	r3, #1
 800cada:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2200      	movs	r2, #0
 800cae0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	2200      	movs	r2, #0
 800cae6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800cae8:	7fbb      	ldrb	r3, [r7, #30]
}
 800caea:	4618      	mov	r0, r3
 800caec:	3720      	adds	r7, #32
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}
 800caf2:	bf00      	nop
 800caf4:	40007c00 	.word	0x40007c00
 800caf8:	40023800 	.word	0x40023800
 800cafc:	00f42400 	.word	0x00f42400

0800cb00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b083      	sub	sp, #12
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb0c:	f003 0308 	and.w	r3, r3, #8
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d00a      	beq.n	800cb2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	685b      	ldr	r3, [r3, #4]
 800cb1a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	430a      	orrs	r2, r1
 800cb28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb2e:	f003 0301 	and.w	r3, r3, #1
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d00a      	beq.n	800cb4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	685b      	ldr	r3, [r3, #4]
 800cb3c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	430a      	orrs	r2, r1
 800cb4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb50:	f003 0302 	and.w	r3, r3, #2
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d00a      	beq.n	800cb6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	685b      	ldr	r3, [r3, #4]
 800cb5e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	430a      	orrs	r2, r1
 800cb6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb72:	f003 0304 	and.w	r3, r3, #4
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d00a      	beq.n	800cb90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	685b      	ldr	r3, [r3, #4]
 800cb80:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	430a      	orrs	r2, r1
 800cb8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb94:	f003 0310 	and.w	r3, r3, #16
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d00a      	beq.n	800cbb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	689b      	ldr	r3, [r3, #8]
 800cba2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	430a      	orrs	r2, r1
 800cbb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbb6:	f003 0320 	and.w	r3, r3, #32
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d00a      	beq.n	800cbd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	689b      	ldr	r3, [r3, #8]
 800cbc4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	430a      	orrs	r2, r1
 800cbd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d01a      	beq.n	800cc16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	430a      	orrs	r2, r1
 800cbf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cbfe:	d10a      	bne.n	800cc16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	685b      	ldr	r3, [r3, #4]
 800cc06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	430a      	orrs	r2, r1
 800cc14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d00a      	beq.n	800cc38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	685b      	ldr	r3, [r3, #4]
 800cc28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	430a      	orrs	r2, r1
 800cc36:	605a      	str	r2, [r3, #4]
  }
}
 800cc38:	bf00      	nop
 800cc3a:	370c      	adds	r7, #12
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc42:	4770      	bx	lr

0800cc44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b08c      	sub	sp, #48	@ 0x30
 800cc48:	af02      	add	r7, sp, #8
 800cc4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2200      	movs	r2, #0
 800cc50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc54:	f7f6 f988 	bl	8002f68 <HAL_GetTick>
 800cc58:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f003 0308 	and.w	r3, r3, #8
 800cc64:	2b08      	cmp	r3, #8
 800cc66:	d12e      	bne.n	800ccc6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cc6c:	9300      	str	r3, [sp, #0]
 800cc6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc70:	2200      	movs	r2, #0
 800cc72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 f83b 	bl	800ccf2 <UART_WaitOnFlagUntilTimeout>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d021      	beq.n	800ccc6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc88:	693b      	ldr	r3, [r7, #16]
 800cc8a:	e853 3f00 	ldrex	r3, [r3]
 800cc8e:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc96:	623b      	str	r3, [r7, #32]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	461a      	mov	r2, r3
 800cc9e:	6a3b      	ldr	r3, [r7, #32]
 800cca0:	61fb      	str	r3, [r7, #28]
 800cca2:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca4:	69b9      	ldr	r1, [r7, #24]
 800cca6:	69fa      	ldr	r2, [r7, #28]
 800cca8:	e841 2300 	strex	r3, r2, [r1]
 800ccac:	617b      	str	r3, [r7, #20]
   return(result);
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d1e6      	bne.n	800cc82 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2220      	movs	r2, #32
 800ccb8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccc2:	2303      	movs	r3, #3
 800ccc4:	e011      	b.n	800ccea <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2220      	movs	r2, #32
 800ccca:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2220      	movs	r2, #32
 800ccd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	2200      	movs	r2, #0
 800ccde:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2200      	movs	r2, #0
 800cce4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cce8:	2300      	movs	r3, #0
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3728      	adds	r7, #40	@ 0x28
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}

0800ccf2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ccf2:	b580      	push	{r7, lr}
 800ccf4:	b084      	sub	sp, #16
 800ccf6:	af00      	add	r7, sp, #0
 800ccf8:	60f8      	str	r0, [r7, #12]
 800ccfa:	60b9      	str	r1, [r7, #8]
 800ccfc:	603b      	str	r3, [r7, #0]
 800ccfe:	4613      	mov	r3, r2
 800cd00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd02:	e04f      	b.n	800cda4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd04:	69bb      	ldr	r3, [r7, #24]
 800cd06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cd0a:	d04b      	beq.n	800cda4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd0c:	f7f6 f92c 	bl	8002f68 <HAL_GetTick>
 800cd10:	4602      	mov	r2, r0
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	1ad3      	subs	r3, r2, r3
 800cd16:	69ba      	ldr	r2, [r7, #24]
 800cd18:	429a      	cmp	r2, r3
 800cd1a:	d302      	bcc.n	800cd22 <UART_WaitOnFlagUntilTimeout+0x30>
 800cd1c:	69bb      	ldr	r3, [r7, #24]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d101      	bne.n	800cd26 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cd22:	2303      	movs	r3, #3
 800cd24:	e04e      	b.n	800cdc4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	f003 0304 	and.w	r3, r3, #4
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d037      	beq.n	800cda4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	2b80      	cmp	r3, #128	@ 0x80
 800cd38:	d034      	beq.n	800cda4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	2b40      	cmp	r3, #64	@ 0x40
 800cd3e:	d031      	beq.n	800cda4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	69db      	ldr	r3, [r3, #28]
 800cd46:	f003 0308 	and.w	r3, r3, #8
 800cd4a:	2b08      	cmp	r3, #8
 800cd4c:	d110      	bne.n	800cd70 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	2208      	movs	r2, #8
 800cd54:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd56:	68f8      	ldr	r0, [r7, #12]
 800cd58:	f000 f838 	bl	800cdcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	2208      	movs	r2, #8
 800cd60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	2200      	movs	r2, #0
 800cd68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	e029      	b.n	800cdc4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	69db      	ldr	r3, [r3, #28]
 800cd76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd7e:	d111      	bne.n	800cda4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cd88:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd8a:	68f8      	ldr	r0, [r7, #12]
 800cd8c:	f000 f81e 	bl	800cdcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	2220      	movs	r2, #32
 800cd94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cda0:	2303      	movs	r3, #3
 800cda2:	e00f      	b.n	800cdc4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	69da      	ldr	r2, [r3, #28]
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	4013      	ands	r3, r2
 800cdae:	68ba      	ldr	r2, [r7, #8]
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	bf0c      	ite	eq
 800cdb4:	2301      	moveq	r3, #1
 800cdb6:	2300      	movne	r3, #0
 800cdb8:	b2db      	uxtb	r3, r3
 800cdba:	461a      	mov	r2, r3
 800cdbc:	79fb      	ldrb	r3, [r7, #7]
 800cdbe:	429a      	cmp	r2, r3
 800cdc0:	d0a0      	beq.n	800cd04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cdc2:	2300      	movs	r3, #0
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3710      	adds	r7, #16
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cdcc:	b480      	push	{r7}
 800cdce:	b095      	sub	sp, #84	@ 0x54
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cddc:	e853 3f00 	ldrex	r3, [r3]
 800cde0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cde2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cde8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	461a      	mov	r2, r3
 800cdf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdf2:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdf4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdf6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cdf8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cdfa:	e841 2300 	strex	r3, r2, [r1]
 800cdfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d1e6      	bne.n	800cdd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	3308      	adds	r3, #8
 800ce0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce0e:	6a3b      	ldr	r3, [r7, #32]
 800ce10:	e853 3f00 	ldrex	r3, [r3]
 800ce14:	61fb      	str	r3, [r7, #28]
   return(result);
 800ce16:	69fb      	ldr	r3, [r7, #28]
 800ce18:	f023 0301 	bic.w	r3, r3, #1
 800ce1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	3308      	adds	r3, #8
 800ce24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ce26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ce28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ce2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce2e:	e841 2300 	strex	r3, r2, [r1]
 800ce32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ce34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d1e5      	bne.n	800ce06 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ce3e:	2b01      	cmp	r3, #1
 800ce40:	d118      	bne.n	800ce74 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	e853 3f00 	ldrex	r3, [r3]
 800ce4e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	f023 0310 	bic.w	r3, r3, #16
 800ce56:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce60:	61bb      	str	r3, [r7, #24]
 800ce62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce64:	6979      	ldr	r1, [r7, #20]
 800ce66:	69ba      	ldr	r2, [r7, #24]
 800ce68:	e841 2300 	strex	r3, r2, [r1]
 800ce6c:	613b      	str	r3, [r7, #16]
   return(result);
 800ce6e:	693b      	ldr	r3, [r7, #16]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d1e6      	bne.n	800ce42 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2220      	movs	r2, #32
 800ce78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2200      	movs	r2, #0
 800ce86:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ce88:	bf00      	nop
 800ce8a:	3754      	adds	r7, #84	@ 0x54
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b083      	sub	sp, #12
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d121      	bne.n	800ceea <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	4b27      	ldr	r3, [pc, #156]	@ (800cf48 <FMC_SDRAM_Init+0xb4>)
 800ceac:	4013      	ands	r3, r2
 800ceae:	683a      	ldr	r2, [r7, #0]
 800ceb0:	6851      	ldr	r1, [r2, #4]
 800ceb2:	683a      	ldr	r2, [r7, #0]
 800ceb4:	6892      	ldr	r2, [r2, #8]
 800ceb6:	4311      	orrs	r1, r2
 800ceb8:	683a      	ldr	r2, [r7, #0]
 800ceba:	68d2      	ldr	r2, [r2, #12]
 800cebc:	4311      	orrs	r1, r2
 800cebe:	683a      	ldr	r2, [r7, #0]
 800cec0:	6912      	ldr	r2, [r2, #16]
 800cec2:	4311      	orrs	r1, r2
 800cec4:	683a      	ldr	r2, [r7, #0]
 800cec6:	6952      	ldr	r2, [r2, #20]
 800cec8:	4311      	orrs	r1, r2
 800ceca:	683a      	ldr	r2, [r7, #0]
 800cecc:	6992      	ldr	r2, [r2, #24]
 800cece:	4311      	orrs	r1, r2
 800ced0:	683a      	ldr	r2, [r7, #0]
 800ced2:	69d2      	ldr	r2, [r2, #28]
 800ced4:	4311      	orrs	r1, r2
 800ced6:	683a      	ldr	r2, [r7, #0]
 800ced8:	6a12      	ldr	r2, [r2, #32]
 800ceda:	4311      	orrs	r1, r2
 800cedc:	683a      	ldr	r2, [r7, #0]
 800cede:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800cee0:	430a      	orrs	r2, r1
 800cee2:	431a      	orrs	r2, r3
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	601a      	str	r2, [r3, #0]
 800cee8:	e026      	b.n	800cf38 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	69d9      	ldr	r1, [r3, #28]
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	6a1b      	ldr	r3, [r3, #32]
 800cefa:	4319      	orrs	r1, r3
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf00:	430b      	orrs	r3, r1
 800cf02:	431a      	orrs	r2, r3
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	685a      	ldr	r2, [r3, #4]
 800cf0c:	4b0e      	ldr	r3, [pc, #56]	@ (800cf48 <FMC_SDRAM_Init+0xb4>)
 800cf0e:	4013      	ands	r3, r2
 800cf10:	683a      	ldr	r2, [r7, #0]
 800cf12:	6851      	ldr	r1, [r2, #4]
 800cf14:	683a      	ldr	r2, [r7, #0]
 800cf16:	6892      	ldr	r2, [r2, #8]
 800cf18:	4311      	orrs	r1, r2
 800cf1a:	683a      	ldr	r2, [r7, #0]
 800cf1c:	68d2      	ldr	r2, [r2, #12]
 800cf1e:	4311      	orrs	r1, r2
 800cf20:	683a      	ldr	r2, [r7, #0]
 800cf22:	6912      	ldr	r2, [r2, #16]
 800cf24:	4311      	orrs	r1, r2
 800cf26:	683a      	ldr	r2, [r7, #0]
 800cf28:	6952      	ldr	r2, [r2, #20]
 800cf2a:	4311      	orrs	r1, r2
 800cf2c:	683a      	ldr	r2, [r7, #0]
 800cf2e:	6992      	ldr	r2, [r2, #24]
 800cf30:	430a      	orrs	r2, r1
 800cf32:	431a      	orrs	r2, r3
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800cf38:	2300      	movs	r3, #0
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	370c      	adds	r7, #12
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf44:	4770      	bx	lr
 800cf46:	bf00      	nop
 800cf48:	ffff8000 	.word	0xffff8000

0800cf4c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800cf4c:	b480      	push	{r7}
 800cf4e:	b085      	sub	sp, #20
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	60f8      	str	r0, [r7, #12]
 800cf54:	60b9      	str	r1, [r7, #8]
 800cf56:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d128      	bne.n	800cfb0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	689b      	ldr	r3, [r3, #8]
 800cf62:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	1e59      	subs	r1, r3, #1
 800cf6c:	68bb      	ldr	r3, [r7, #8]
 800cf6e:	685b      	ldr	r3, [r3, #4]
 800cf70:	3b01      	subs	r3, #1
 800cf72:	011b      	lsls	r3, r3, #4
 800cf74:	4319      	orrs	r1, r3
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	689b      	ldr	r3, [r3, #8]
 800cf7a:	3b01      	subs	r3, #1
 800cf7c:	021b      	lsls	r3, r3, #8
 800cf7e:	4319      	orrs	r1, r3
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	68db      	ldr	r3, [r3, #12]
 800cf84:	3b01      	subs	r3, #1
 800cf86:	031b      	lsls	r3, r3, #12
 800cf88:	4319      	orrs	r1, r3
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	691b      	ldr	r3, [r3, #16]
 800cf8e:	3b01      	subs	r3, #1
 800cf90:	041b      	lsls	r3, r3, #16
 800cf92:	4319      	orrs	r1, r3
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	695b      	ldr	r3, [r3, #20]
 800cf98:	3b01      	subs	r3, #1
 800cf9a:	051b      	lsls	r3, r3, #20
 800cf9c:	4319      	orrs	r1, r3
 800cf9e:	68bb      	ldr	r3, [r7, #8]
 800cfa0:	699b      	ldr	r3, [r3, #24]
 800cfa2:	3b01      	subs	r3, #1
 800cfa4:	061b      	lsls	r3, r3, #24
 800cfa6:	430b      	orrs	r3, r1
 800cfa8:	431a      	orrs	r2, r3
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	609a      	str	r2, [r3, #8]
 800cfae:	e02d      	b.n	800d00c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	689a      	ldr	r2, [r3, #8]
 800cfb4:	4b19      	ldr	r3, [pc, #100]	@ (800d01c <FMC_SDRAM_Timing_Init+0xd0>)
 800cfb6:	4013      	ands	r3, r2
 800cfb8:	68ba      	ldr	r2, [r7, #8]
 800cfba:	68d2      	ldr	r2, [r2, #12]
 800cfbc:	3a01      	subs	r2, #1
 800cfbe:	0311      	lsls	r1, r2, #12
 800cfc0:	68ba      	ldr	r2, [r7, #8]
 800cfc2:	6952      	ldr	r2, [r2, #20]
 800cfc4:	3a01      	subs	r2, #1
 800cfc6:	0512      	lsls	r2, r2, #20
 800cfc8:	430a      	orrs	r2, r1
 800cfca:	431a      	orrs	r2, r3
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	68db      	ldr	r3, [r3, #12]
 800cfd4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800cfd8:	68bb      	ldr	r3, [r7, #8]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	1e59      	subs	r1, r3, #1
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	685b      	ldr	r3, [r3, #4]
 800cfe2:	3b01      	subs	r3, #1
 800cfe4:	011b      	lsls	r3, r3, #4
 800cfe6:	4319      	orrs	r1, r3
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	689b      	ldr	r3, [r3, #8]
 800cfec:	3b01      	subs	r3, #1
 800cfee:	021b      	lsls	r3, r3, #8
 800cff0:	4319      	orrs	r1, r3
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	691b      	ldr	r3, [r3, #16]
 800cff6:	3b01      	subs	r3, #1
 800cff8:	041b      	lsls	r3, r3, #16
 800cffa:	4319      	orrs	r1, r3
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	699b      	ldr	r3, [r3, #24]
 800d000:	3b01      	subs	r3, #1
 800d002:	061b      	lsls	r3, r3, #24
 800d004:	430b      	orrs	r3, r1
 800d006:	431a      	orrs	r2, r3
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3714      	adds	r7, #20
 800d012:	46bd      	mov	sp, r7
 800d014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d018:	4770      	bx	lr
 800d01a:	bf00      	nop
 800d01c:	ff0f0fff 	.word	0xff0f0fff

0800d020 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800d020:	b084      	sub	sp, #16
 800d022:	b480      	push	{r7}
 800d024:	b085      	sub	sp, #20
 800d026:	af00      	add	r7, sp, #0
 800d028:	6078      	str	r0, [r7, #4]
 800d02a:	f107 001c 	add.w	r0, r7, #28
 800d02e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d032:	2300      	movs	r3, #0
 800d034:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d036:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d038:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d03a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800d03e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800d042:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800d046:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800d04a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d04c:	68fa      	ldr	r2, [r7, #12]
 800d04e:	4313      	orrs	r3, r2
 800d050:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	685a      	ldr	r2, [r3, #4]
 800d056:	4b07      	ldr	r3, [pc, #28]	@ (800d074 <SDMMC_Init+0x54>)
 800d058:	4013      	ands	r3, r2
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	431a      	orrs	r2, r3
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d062:	2300      	movs	r3, #0
}
 800d064:	4618      	mov	r0, r3
 800d066:	3714      	adds	r7, #20
 800d068:	46bd      	mov	sp, r7
 800d06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06e:	b004      	add	sp, #16
 800d070:	4770      	bx	lr
 800d072:	bf00      	nop
 800d074:	ffff8100 	.word	0xffff8100

0800d078 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800d078:	b480      	push	{r7}
 800d07a:	b083      	sub	sp, #12
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800d086:	4618      	mov	r0, r3
 800d088:	370c      	adds	r7, #12
 800d08a:	46bd      	mov	sp, r7
 800d08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d090:	4770      	bx	lr

0800d092 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800d092:	b480      	push	{r7}
 800d094:	b083      	sub	sp, #12
 800d096:	af00      	add	r7, sp, #0
 800d098:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2203      	movs	r2, #3
 800d09e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800d0a0:	2300      	movs	r3, #0
}
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	370c      	adds	r7, #12
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ac:	4770      	bx	lr

0800d0ae <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800d0ae:	b480      	push	{r7}
 800d0b0:	b083      	sub	sp, #12
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f003 0303 	and.w	r3, r3, #3
}
 800d0be:	4618      	mov	r0, r3
 800d0c0:	370c      	adds	r7, #12
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c8:	4770      	bx	lr
	...

0800d0cc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800d0cc:	b480      	push	{r7}
 800d0ce:	b085      	sub	sp, #20
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
 800d0d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	681a      	ldr	r2, [r3, #0]
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d0ea:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d0f0:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d0f6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d0f8:	68fa      	ldr	r2, [r7, #12]
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	68da      	ldr	r2, [r3, #12]
 800d102:	4b06      	ldr	r3, [pc, #24]	@ (800d11c <SDMMC_SendCommand+0x50>)
 800d104:	4013      	ands	r3, r2
 800d106:	68fa      	ldr	r2, [r7, #12]
 800d108:	431a      	orrs	r2, r3
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d10e:	2300      	movs	r3, #0
}
 800d110:	4618      	mov	r0, r3
 800d112:	3714      	adds	r7, #20
 800d114:	46bd      	mov	sp, r7
 800d116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11a:	4770      	bx	lr
 800d11c:	fffff000 	.word	0xfffff000

0800d120 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800d120:	b480      	push	{r7}
 800d122:	b083      	sub	sp, #12
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	691b      	ldr	r3, [r3, #16]
 800d12c:	b2db      	uxtb	r3, r3
}
 800d12e:	4618      	mov	r0, r3
 800d130:	370c      	adds	r7, #12
 800d132:	46bd      	mov	sp, r7
 800d134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d138:	4770      	bx	lr

0800d13a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800d13a:	b480      	push	{r7}
 800d13c:	b085      	sub	sp, #20
 800d13e:	af00      	add	r7, sp, #0
 800d140:	6078      	str	r0, [r7, #4]
 800d142:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	3314      	adds	r3, #20
 800d148:	461a      	mov	r2, r3
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	4413      	add	r3, r2
 800d14e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	681b      	ldr	r3, [r3, #0]
}  
 800d154:	4618      	mov	r0, r3
 800d156:	3714      	adds	r7, #20
 800d158:	46bd      	mov	sp, r7
 800d15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800d160:	b480      	push	{r7}
 800d162:	b085      	sub	sp, #20
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
 800d168:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d16a:	2300      	movs	r3, #0
 800d16c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	681a      	ldr	r2, [r3, #0]
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	685a      	ldr	r2, [r3, #4]
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d186:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d18c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d192:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d194:	68fa      	ldr	r2, [r7, #12]
 800d196:	4313      	orrs	r3, r2
 800d198:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d19e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	431a      	orrs	r2, r3
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d1aa:	2300      	movs	r3, #0

}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	3714      	adds	r7, #20
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b6:	4770      	bx	lr

0800d1b8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b088      	sub	sp, #32
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d1c6:	2310      	movs	r3, #16
 800d1c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d1ca:	2340      	movs	r3, #64	@ 0x40
 800d1cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1d8:	f107 0308 	add.w	r3, r7, #8
 800d1dc:	4619      	mov	r1, r3
 800d1de:	6878      	ldr	r0, [r7, #4]
 800d1e0:	f7ff ff74 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800d1e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d1e8:	2110      	movs	r1, #16
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	f000 fa1a 	bl	800d624 <SDMMC_GetCmdResp1>
 800d1f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d1f2:	69fb      	ldr	r3, [r7, #28]
}
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	3720      	adds	r7, #32
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	bd80      	pop	{r7, pc}

0800d1fc <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b088      	sub	sp, #32
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
 800d204:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d20a:	2311      	movs	r3, #17
 800d20c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d20e:	2340      	movs	r3, #64	@ 0x40
 800d210:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d212:	2300      	movs	r3, #0
 800d214:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d21a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d21c:	f107 0308 	add.w	r3, r7, #8
 800d220:	4619      	mov	r1, r3
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f7ff ff52 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d22c:	2111      	movs	r1, #17
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f000 f9f8 	bl	800d624 <SDMMC_GetCmdResp1>
 800d234:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d236:	69fb      	ldr	r3, [r7, #28]
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3720      	adds	r7, #32
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b088      	sub	sp, #32
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d24e:	2312      	movs	r3, #18
 800d250:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d252:	2340      	movs	r3, #64	@ 0x40
 800d254:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d256:	2300      	movs	r3, #0
 800d258:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d25a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d25e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d260:	f107 0308 	add.w	r3, r7, #8
 800d264:	4619      	mov	r1, r3
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f7ff ff30 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d26c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d270:	2112      	movs	r1, #18
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f000 f9d6 	bl	800d624 <SDMMC_GetCmdResp1>
 800d278:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d27a:	69fb      	ldr	r3, [r7, #28]
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3720      	adds	r7, #32
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}

0800d284 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b088      	sub	sp, #32
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
 800d28c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d292:	2318      	movs	r3, #24
 800d294:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d296:	2340      	movs	r3, #64	@ 0x40
 800d298:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d29a:	2300      	movs	r3, #0
 800d29c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d29e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2a4:	f107 0308 	add.w	r3, r7, #8
 800d2a8:	4619      	mov	r1, r3
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f7ff ff0e 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d2b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d2b4:	2118      	movs	r1, #24
 800d2b6:	6878      	ldr	r0, [r7, #4]
 800d2b8:	f000 f9b4 	bl	800d624 <SDMMC_GetCmdResp1>
 800d2bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d2be:	69fb      	ldr	r3, [r7, #28]
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3720      	adds	r7, #32
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}

0800d2c8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b088      	sub	sp, #32
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
 800d2d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d2d6:	2319      	movs	r3, #25
 800d2d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d2da:	2340      	movs	r3, #64	@ 0x40
 800d2dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d2e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2e8:	f107 0308 	add.w	r3, r7, #8
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	f7ff feec 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d2f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d2f8:	2119      	movs	r1, #25
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f000 f992 	bl	800d624 <SDMMC_GetCmdResp1>
 800d300:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d302:	69fb      	ldr	r3, [r7, #28]
}
 800d304:	4618      	mov	r0, r3
 800d306:	3720      	adds	r7, #32
 800d308:	46bd      	mov	sp, r7
 800d30a:	bd80      	pop	{r7, pc}

0800d30c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b088      	sub	sp, #32
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d314:	2300      	movs	r3, #0
 800d316:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d318:	230c      	movs	r3, #12
 800d31a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d31c:	2340      	movs	r3, #64	@ 0x40
 800d31e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d320:	2300      	movs	r3, #0
 800d322:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d324:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d328:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d32a:	f107 0308 	add.w	r3, r7, #8
 800d32e:	4619      	mov	r1, r3
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f7ff fecb 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800d336:	4a05      	ldr	r2, [pc, #20]	@ (800d34c <SDMMC_CmdStopTransfer+0x40>)
 800d338:	210c      	movs	r1, #12
 800d33a:	6878      	ldr	r0, [r7, #4]
 800d33c:	f000 f972 	bl	800d624 <SDMMC_GetCmdResp1>
 800d340:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d342:	69fb      	ldr	r3, [r7, #28]
}
 800d344:	4618      	mov	r0, r3
 800d346:	3720      	adds	r7, #32
 800d348:	46bd      	mov	sp, r7
 800d34a:	bd80      	pop	{r7, pc}
 800d34c:	05f5e100 	.word	0x05f5e100

0800d350 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b08a      	sub	sp, #40	@ 0x28
 800d354:	af00      	add	r7, sp, #0
 800d356:	60f8      	str	r0, [r7, #12]
 800d358:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d360:	2307      	movs	r3, #7
 800d362:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d364:	2340      	movs	r3, #64	@ 0x40
 800d366:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d368:	2300      	movs	r3, #0
 800d36a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d36c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d370:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d372:	f107 0310 	add.w	r3, r7, #16
 800d376:	4619      	mov	r1, r3
 800d378:	68f8      	ldr	r0, [r7, #12]
 800d37a:	f7ff fea7 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800d37e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d382:	2107      	movs	r1, #7
 800d384:	68f8      	ldr	r0, [r7, #12]
 800d386:	f000 f94d 	bl	800d624 <SDMMC_GetCmdResp1>
 800d38a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800d38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d38e:	4618      	mov	r0, r3
 800d390:	3728      	adds	r7, #40	@ 0x28
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}

0800d396 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b088      	sub	sp, #32
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3b4:	f107 0308 	add.w	r3, r7, #8
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	f7ff fe86 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f000 fb67 	bl	800da94 <SDMMC_GetCmdError>
 800d3c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d3c8:	69fb      	ldr	r3, [r7, #28]
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3720      	adds	r7, #32
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	bd80      	pop	{r7, pc}

0800d3d2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800d3d2:	b580      	push	{r7, lr}
 800d3d4:	b088      	sub	sp, #32
 800d3d6:	af00      	add	r7, sp, #0
 800d3d8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d3da:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800d3de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d3e0:	2308      	movs	r3, #8
 800d3e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d3e4:	2340      	movs	r3, #64	@ 0x40
 800d3e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3f2:	f107 0308 	add.w	r3, r7, #8
 800d3f6:	4619      	mov	r1, r3
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f7ff fe67 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f000 fafa 	bl	800d9f8 <SDMMC_GetCmdResp7>
 800d404:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d406:	69fb      	ldr	r3, [r7, #28]
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3720      	adds	r7, #32
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b088      	sub	sp, #32
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
 800d418:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d41e:	2337      	movs	r3, #55	@ 0x37
 800d420:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d422:	2340      	movs	r3, #64	@ 0x40
 800d424:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d426:	2300      	movs	r3, #0
 800d428:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d42a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d42e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d430:	f107 0308 	add.w	r3, r7, #8
 800d434:	4619      	mov	r1, r3
 800d436:	6878      	ldr	r0, [r7, #4]
 800d438:	f7ff fe48 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800d43c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d440:	2137      	movs	r1, #55	@ 0x37
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f000 f8ee 	bl	800d624 <SDMMC_GetCmdResp1>
 800d448:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d44a:	69fb      	ldr	r3, [r7, #28]
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3720      	adds	r7, #32
 800d450:	46bd      	mov	sp, r7
 800d452:	bd80      	pop	{r7, pc}

0800d454 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b088      	sub	sp, #32
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
 800d45c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d45e:	683a      	ldr	r2, [r7, #0]
 800d460:	4b0d      	ldr	r3, [pc, #52]	@ (800d498 <SDMMC_CmdAppOperCommand+0x44>)
 800d462:	4313      	orrs	r3, r2
 800d464:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d466:	2329      	movs	r3, #41	@ 0x29
 800d468:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d46a:	2340      	movs	r3, #64	@ 0x40
 800d46c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d46e:	2300      	movs	r3, #0
 800d470:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d476:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d478:	f107 0308 	add.w	r3, r7, #8
 800d47c:	4619      	mov	r1, r3
 800d47e:	6878      	ldr	r0, [r7, #4]
 800d480:	f7ff fe24 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800d484:	6878      	ldr	r0, [r7, #4]
 800d486:	f000 fa03 	bl	800d890 <SDMMC_GetCmdResp3>
 800d48a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d48c:	69fb      	ldr	r3, [r7, #28]
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3720      	adds	r7, #32
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}
 800d496:	bf00      	nop
 800d498:	80100000 	.word	0x80100000

0800d49c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b088      	sub	sp, #32
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
 800d4a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d4aa:	2306      	movs	r3, #6
 800d4ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d4ae:	2340      	movs	r3, #64	@ 0x40
 800d4b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d4b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d4ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d4bc:	f107 0308 	add.w	r3, r7, #8
 800d4c0:	4619      	mov	r1, r3
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f7ff fe02 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800d4c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d4cc:	2106      	movs	r1, #6
 800d4ce:	6878      	ldr	r0, [r7, #4]
 800d4d0:	f000 f8a8 	bl	800d624 <SDMMC_GetCmdResp1>
 800d4d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d4d6:	69fb      	ldr	r3, [r7, #28]
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3720      	adds	r7, #32
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b088      	sub	sp, #32
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d4ec:	2333      	movs	r3, #51	@ 0x33
 800d4ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d4f0:	2340      	movs	r3, #64	@ 0x40
 800d4f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d4f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d4fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d4fe:	f107 0308 	add.w	r3, r7, #8
 800d502:	4619      	mov	r1, r3
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	f7ff fde1 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800d50a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d50e:	2133      	movs	r1, #51	@ 0x33
 800d510:	6878      	ldr	r0, [r7, #4]
 800d512:	f000 f887 	bl	800d624 <SDMMC_GetCmdResp1>
 800d516:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d518:	69fb      	ldr	r3, [r7, #28]
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3720      	adds	r7, #32
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}

0800d522 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800d522:	b580      	push	{r7, lr}
 800d524:	b088      	sub	sp, #32
 800d526:	af00      	add	r7, sp, #0
 800d528:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d52a:	2300      	movs	r3, #0
 800d52c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d52e:	2302      	movs	r3, #2
 800d530:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d532:	23c0      	movs	r3, #192	@ 0xc0
 800d534:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d536:	2300      	movs	r3, #0
 800d538:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d53a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d53e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d540:	f107 0308 	add.w	r3, r7, #8
 800d544:	4619      	mov	r1, r3
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f7ff fdc0 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f000 f957 	bl	800d800 <SDMMC_GetCmdResp2>
 800d552:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d554:	69fb      	ldr	r3, [r7, #28]
}
 800d556:	4618      	mov	r0, r3
 800d558:	3720      	adds	r7, #32
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}

0800d55e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d55e:	b580      	push	{r7, lr}
 800d560:	b088      	sub	sp, #32
 800d562:	af00      	add	r7, sp, #0
 800d564:	6078      	str	r0, [r7, #4]
 800d566:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d56c:	2309      	movs	r3, #9
 800d56e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d570:	23c0      	movs	r3, #192	@ 0xc0
 800d572:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d574:	2300      	movs	r3, #0
 800d576:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d578:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d57c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d57e:	f107 0308 	add.w	r3, r7, #8
 800d582:	4619      	mov	r1, r3
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f7ff fda1 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f000 f938 	bl	800d800 <SDMMC_GetCmdResp2>
 800d590:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d592:	69fb      	ldr	r3, [r7, #28]
}
 800d594:	4618      	mov	r0, r3
 800d596:	3720      	adds	r7, #32
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}

0800d59c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b088      	sub	sp, #32
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
 800d5a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d5aa:	2303      	movs	r3, #3
 800d5ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d5ae:	2340      	movs	r3, #64	@ 0x40
 800d5b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d5b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d5bc:	f107 0308 	add.w	r3, r7, #8
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f7ff fd82 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d5c8:	683a      	ldr	r2, [r7, #0]
 800d5ca:	2103      	movs	r1, #3
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	f000 f99d 	bl	800d90c <SDMMC_GetCmdResp6>
 800d5d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d5d4:	69fb      	ldr	r3, [r7, #28]
}
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	3720      	adds	r7, #32
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}

0800d5de <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d5de:	b580      	push	{r7, lr}
 800d5e0:	b088      	sub	sp, #32
 800d5e2:	af00      	add	r7, sp, #0
 800d5e4:	6078      	str	r0, [r7, #4]
 800d5e6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d5ec:	230d      	movs	r3, #13
 800d5ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d5f0:	2340      	movs	r3, #64	@ 0x40
 800d5f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d5f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d5fe:	f107 0308 	add.w	r3, r7, #8
 800d602:	4619      	mov	r1, r3
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f7ff fd61 	bl	800d0cc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800d60a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d60e:	210d      	movs	r1, #13
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f000 f807 	bl	800d624 <SDMMC_GetCmdResp1>
 800d616:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d618:	69fb      	ldr	r3, [r7, #28]
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3720      	adds	r7, #32
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
	...

0800d624 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b088      	sub	sp, #32
 800d628:	af00      	add	r7, sp, #0
 800d62a:	60f8      	str	r0, [r7, #12]
 800d62c:	460b      	mov	r3, r1
 800d62e:	607a      	str	r2, [r7, #4]
 800d630:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800d632:	4b70      	ldr	r3, [pc, #448]	@ (800d7f4 <SDMMC_GetCmdResp1+0x1d0>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	4a70      	ldr	r2, [pc, #448]	@ (800d7f8 <SDMMC_GetCmdResp1+0x1d4>)
 800d638:	fba2 2303 	umull	r2, r3, r2, r3
 800d63c:	0a5a      	lsrs	r2, r3, #9
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	fb02 f303 	mul.w	r3, r2, r3
 800d644:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d646:	69fb      	ldr	r3, [r7, #28]
 800d648:	1e5a      	subs	r2, r3, #1
 800d64a:	61fa      	str	r2, [r7, #28]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d102      	bne.n	800d656 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d650:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d654:	e0c9      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d65a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d65c:	69bb      	ldr	r3, [r7, #24]
 800d65e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d662:	2b00      	cmp	r3, #0
 800d664:	d0ef      	beq.n	800d646 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d666:	69bb      	ldr	r3, [r7, #24]
 800d668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d1ea      	bne.n	800d646 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d674:	f003 0304 	and.w	r3, r3, #4
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d004      	beq.n	800d686 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	2204      	movs	r2, #4
 800d680:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d682:	2304      	movs	r3, #4
 800d684:	e0b1      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d68a:	f003 0301 	and.w	r3, r3, #1
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d004      	beq.n	800d69c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	2201      	movs	r2, #1
 800d696:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d698:	2301      	movs	r3, #1
 800d69a:	e0a6      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	22c5      	movs	r2, #197	@ 0xc5
 800d6a0:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d6a2:	68f8      	ldr	r0, [r7, #12]
 800d6a4:	f7ff fd3c 	bl	800d120 <SDMMC_GetCommandResponse>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	7afb      	ldrb	r3, [r7, #11]
 800d6ae:	4293      	cmp	r3, r2
 800d6b0:	d001      	beq.n	800d6b6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	e099      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800d6b6:	2100      	movs	r1, #0
 800d6b8:	68f8      	ldr	r0, [r7, #12]
 800d6ba:	f7ff fd3e 	bl	800d13a <SDMMC_GetResponse>
 800d6be:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d6c0:	697a      	ldr	r2, [r7, #20]
 800d6c2:	4b4e      	ldr	r3, [pc, #312]	@ (800d7fc <SDMMC_GetCmdResp1+0x1d8>)
 800d6c4:	4013      	ands	r3, r2
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d101      	bne.n	800d6ce <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	e08d      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d6ce:	697b      	ldr	r3, [r7, #20]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	da02      	bge.n	800d6da <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d6d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d6d8:	e087      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d001      	beq.n	800d6e8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d6e4:	2340      	movs	r3, #64	@ 0x40
 800d6e6:	e080      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d6e8:	697b      	ldr	r3, [r7, #20]
 800d6ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d001      	beq.n	800d6f6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d6f2:	2380      	movs	r3, #128	@ 0x80
 800d6f4:	e079      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d002      	beq.n	800d706 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d700:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d704:	e071      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d706:	697b      	ldr	r3, [r7, #20]
 800d708:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d002      	beq.n	800d716 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d710:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d714:	e069      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d716:	697b      	ldr	r3, [r7, #20]
 800d718:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d002      	beq.n	800d726 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d720:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d724:	e061      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d002      	beq.n	800d736 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d730:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d734:	e059      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d002      	beq.n	800d746 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d740:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d744:	e051      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d002      	beq.n	800d756 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d750:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d754:	e049      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d756:	697b      	ldr	r3, [r7, #20]
 800d758:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d002      	beq.n	800d766 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d760:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d764:	e041      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d002      	beq.n	800d776 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800d770:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d774:	e039      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d002      	beq.n	800d786 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d780:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800d784:	e031      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d786:	697b      	ldr	r3, [r7, #20]
 800d788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d002      	beq.n	800d796 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d790:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800d794:	e029      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d002      	beq.n	800d7a6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d7a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d7a4:	e021      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d7a6:	697b      	ldr	r3, [r7, #20]
 800d7a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d002      	beq.n	800d7b6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d7b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800d7b4:	e019      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d7b6:	697b      	ldr	r3, [r7, #20]
 800d7b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d002      	beq.n	800d7c6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d7c0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d7c4:	e011      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d002      	beq.n	800d7d6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800d7d0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800d7d4:	e009      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	f003 0308 	and.w	r3, r3, #8
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d002      	beq.n	800d7e6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d7e0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800d7e4:	e001      	b.n	800d7ea <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d7e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	3720      	adds	r7, #32
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	bd80      	pop	{r7, pc}
 800d7f2:	bf00      	nop
 800d7f4:	20000000 	.word	0x20000000
 800d7f8:	10624dd3 	.word	0x10624dd3
 800d7fc:	fdffe008 	.word	0xfdffe008

0800d800 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800d800:	b480      	push	{r7}
 800d802:	b085      	sub	sp, #20
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d808:	4b1f      	ldr	r3, [pc, #124]	@ (800d888 <SDMMC_GetCmdResp2+0x88>)
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	4a1f      	ldr	r2, [pc, #124]	@ (800d88c <SDMMC_GetCmdResp2+0x8c>)
 800d80e:	fba2 2303 	umull	r2, r3, r2, r3
 800d812:	0a5b      	lsrs	r3, r3, #9
 800d814:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d818:	fb02 f303 	mul.w	r3, r2, r3
 800d81c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	1e5a      	subs	r2, r3, #1
 800d822:	60fa      	str	r2, [r7, #12]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d102      	bne.n	800d82e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d828:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d82c:	e026      	b.n	800d87c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d832:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d0ef      	beq.n	800d81e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d83e:	68bb      	ldr	r3, [r7, #8]
 800d840:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d844:	2b00      	cmp	r3, #0
 800d846:	d1ea      	bne.n	800d81e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d84c:	f003 0304 	and.w	r3, r3, #4
 800d850:	2b00      	cmp	r3, #0
 800d852:	d004      	beq.n	800d85e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2204      	movs	r2, #4
 800d858:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d85a:	2304      	movs	r3, #4
 800d85c:	e00e      	b.n	800d87c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d862:	f003 0301 	and.w	r3, r3, #1
 800d866:	2b00      	cmp	r3, #0
 800d868:	d004      	beq.n	800d874 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2201      	movs	r2, #1
 800d86e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d870:	2301      	movs	r3, #1
 800d872:	e003      	b.n	800d87c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	22c5      	movs	r2, #197	@ 0xc5
 800d878:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800d87a:	2300      	movs	r3, #0
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	3714      	adds	r7, #20
 800d880:	46bd      	mov	sp, r7
 800d882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d886:	4770      	bx	lr
 800d888:	20000000 	.word	0x20000000
 800d88c:	10624dd3 	.word	0x10624dd3

0800d890 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800d890:	b480      	push	{r7}
 800d892:	b085      	sub	sp, #20
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d898:	4b1a      	ldr	r3, [pc, #104]	@ (800d904 <SDMMC_GetCmdResp3+0x74>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	4a1a      	ldr	r2, [pc, #104]	@ (800d908 <SDMMC_GetCmdResp3+0x78>)
 800d89e:	fba2 2303 	umull	r2, r3, r2, r3
 800d8a2:	0a5b      	lsrs	r3, r3, #9
 800d8a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8a8:	fb02 f303 	mul.w	r3, r2, r3
 800d8ac:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	1e5a      	subs	r2, r3, #1
 800d8b2:	60fa      	str	r2, [r7, #12]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d102      	bne.n	800d8be <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d8b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d8bc:	e01b      	b.n	800d8f6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8c2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d0ef      	beq.n	800d8ae <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d8ce:	68bb      	ldr	r3, [r7, #8]
 800d8d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d1ea      	bne.n	800d8ae <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8dc:	f003 0304 	and.w	r3, r3, #4
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d004      	beq.n	800d8ee <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2204      	movs	r2, #4
 800d8e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d8ea:	2304      	movs	r3, #4
 800d8ec:	e003      	b.n	800d8f6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	22c5      	movs	r2, #197	@ 0xc5
 800d8f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d8f4:	2300      	movs	r3, #0
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3714      	adds	r7, #20
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d900:	4770      	bx	lr
 800d902:	bf00      	nop
 800d904:	20000000 	.word	0x20000000
 800d908:	10624dd3 	.word	0x10624dd3

0800d90c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b088      	sub	sp, #32
 800d910:	af00      	add	r7, sp, #0
 800d912:	60f8      	str	r0, [r7, #12]
 800d914:	460b      	mov	r3, r1
 800d916:	607a      	str	r2, [r7, #4]
 800d918:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d91a:	4b35      	ldr	r3, [pc, #212]	@ (800d9f0 <SDMMC_GetCmdResp6+0xe4>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	4a35      	ldr	r2, [pc, #212]	@ (800d9f4 <SDMMC_GetCmdResp6+0xe8>)
 800d920:	fba2 2303 	umull	r2, r3, r2, r3
 800d924:	0a5b      	lsrs	r3, r3, #9
 800d926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d92a:	fb02 f303 	mul.w	r3, r2, r3
 800d92e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d930:	69fb      	ldr	r3, [r7, #28]
 800d932:	1e5a      	subs	r2, r3, #1
 800d934:	61fa      	str	r2, [r7, #28]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d102      	bne.n	800d940 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d93a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d93e:	e052      	b.n	800d9e6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d944:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d946:	69bb      	ldr	r3, [r7, #24]
 800d948:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d0ef      	beq.n	800d930 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d950:	69bb      	ldr	r3, [r7, #24]
 800d952:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d956:	2b00      	cmp	r3, #0
 800d958:	d1ea      	bne.n	800d930 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d95e:	f003 0304 	and.w	r3, r3, #4
 800d962:	2b00      	cmp	r3, #0
 800d964:	d004      	beq.n	800d970 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	2204      	movs	r2, #4
 800d96a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d96c:	2304      	movs	r3, #4
 800d96e:	e03a      	b.n	800d9e6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d974:	f003 0301 	and.w	r3, r3, #1
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d004      	beq.n	800d986 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	2201      	movs	r2, #1
 800d980:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d982:	2301      	movs	r3, #1
 800d984:	e02f      	b.n	800d9e6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d986:	68f8      	ldr	r0, [r7, #12]
 800d988:	f7ff fbca 	bl	800d120 <SDMMC_GetCommandResponse>
 800d98c:	4603      	mov	r3, r0
 800d98e:	461a      	mov	r2, r3
 800d990:	7afb      	ldrb	r3, [r7, #11]
 800d992:	4293      	cmp	r3, r2
 800d994:	d001      	beq.n	800d99a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d996:	2301      	movs	r3, #1
 800d998:	e025      	b.n	800d9e6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	22c5      	movs	r2, #197	@ 0xc5
 800d99e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800d9a0:	2100      	movs	r1, #0
 800d9a2:	68f8      	ldr	r0, [r7, #12]
 800d9a4:	f7ff fbc9 	bl	800d13a <SDMMC_GetResponse>
 800d9a8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d106      	bne.n	800d9c2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800d9b4:	697b      	ldr	r3, [r7, #20]
 800d9b6:	0c1b      	lsrs	r3, r3, #16
 800d9b8:	b29a      	uxth	r2, r3
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	e011      	b.n	800d9e6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d002      	beq.n	800d9d2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d9cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d9d0:	e009      	b.n	800d9e6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800d9d2:	697b      	ldr	r3, [r7, #20]
 800d9d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d002      	beq.n	800d9e2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d9dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d9e0:	e001      	b.n	800d9e6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d9e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3720      	adds	r7, #32
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
 800d9ee:	bf00      	nop
 800d9f0:	20000000 	.word	0x20000000
 800d9f4:	10624dd3 	.word	0x10624dd3

0800d9f8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	b085      	sub	sp, #20
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800da00:	4b22      	ldr	r3, [pc, #136]	@ (800da8c <SDMMC_GetCmdResp7+0x94>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	4a22      	ldr	r2, [pc, #136]	@ (800da90 <SDMMC_GetCmdResp7+0x98>)
 800da06:	fba2 2303 	umull	r2, r3, r2, r3
 800da0a:	0a5b      	lsrs	r3, r3, #9
 800da0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da10:	fb02 f303 	mul.w	r3, r2, r3
 800da14:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	1e5a      	subs	r2, r3, #1
 800da1a:	60fa      	str	r2, [r7, #12]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d102      	bne.n	800da26 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800da20:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800da24:	e02c      	b.n	800da80 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da2a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800da32:	2b00      	cmp	r3, #0
 800da34:	d0ef      	beq.n	800da16 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800da36:	68bb      	ldr	r3, [r7, #8]
 800da38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d1ea      	bne.n	800da16 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da44:	f003 0304 	and.w	r3, r3, #4
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d004      	beq.n	800da56 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2204      	movs	r2, #4
 800da50:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800da52:	2304      	movs	r3, #4
 800da54:	e014      	b.n	800da80 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da5a:	f003 0301 	and.w	r3, r3, #1
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d004      	beq.n	800da6c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	2201      	movs	r2, #1
 800da66:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800da68:	2301      	movs	r3, #1
 800da6a:	e009      	b.n	800da80 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da74:	2b00      	cmp	r3, #0
 800da76:	d002      	beq.n	800da7e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2240      	movs	r2, #64	@ 0x40
 800da7c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800da7e:	2300      	movs	r3, #0
  
}
 800da80:	4618      	mov	r0, r3
 800da82:	3714      	adds	r7, #20
 800da84:	46bd      	mov	sp, r7
 800da86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8a:	4770      	bx	lr
 800da8c:	20000000 	.word	0x20000000
 800da90:	10624dd3 	.word	0x10624dd3

0800da94 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800da94:	b480      	push	{r7}
 800da96:	b085      	sub	sp, #20
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800da9c:	4b11      	ldr	r3, [pc, #68]	@ (800dae4 <SDMMC_GetCmdError+0x50>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	4a11      	ldr	r2, [pc, #68]	@ (800dae8 <SDMMC_GetCmdError+0x54>)
 800daa2:	fba2 2303 	umull	r2, r3, r2, r3
 800daa6:	0a5b      	lsrs	r3, r3, #9
 800daa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800daac:	fb02 f303 	mul.w	r3, r2, r3
 800dab0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	1e5a      	subs	r2, r3, #1
 800dab6:	60fa      	str	r2, [r7, #12]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d102      	bne.n	800dac2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dabc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dac0:	e009      	b.n	800dad6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d0f1      	beq.n	800dab2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	22c5      	movs	r2, #197	@ 0xc5
 800dad2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800dad4:	2300      	movs	r3, #0
}
 800dad6:	4618      	mov	r0, r3
 800dad8:	3714      	adds	r7, #20
 800dada:	46bd      	mov	sp, r7
 800dadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae0:	4770      	bx	lr
 800dae2:	bf00      	nop
 800dae4:	20000000 	.word	0x20000000
 800dae8:	10624dd3 	.word	0x10624dd3

0800daec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800daec:	b084      	sub	sp, #16
 800daee:	b580      	push	{r7, lr}
 800daf0:	b084      	sub	sp, #16
 800daf2:	af00      	add	r7, sp, #0
 800daf4:	6078      	str	r0, [r7, #4]
 800daf6:	f107 001c 	add.w	r0, r7, #28
 800dafa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dafe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800db02:	2b01      	cmp	r3, #1
 800db04:	d121      	bne.n	800db4a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db0a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	68da      	ldr	r2, [r3, #12]
 800db16:	4b21      	ldr	r3, [pc, #132]	@ (800db9c <USB_CoreInit+0xb0>)
 800db18:	4013      	ands	r3, r2
 800db1a:	687a      	ldr	r2, [r7, #4]
 800db1c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	68db      	ldr	r3, [r3, #12]
 800db22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800db2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800db2e:	2b01      	cmp	r3, #1
 800db30:	d105      	bne.n	800db3e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	68db      	ldr	r3, [r3, #12]
 800db36:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f000 f9d4 	bl	800deec <USB_CoreReset>
 800db44:	4603      	mov	r3, r0
 800db46:	73fb      	strb	r3, [r7, #15]
 800db48:	e010      	b.n	800db6c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	68db      	ldr	r3, [r3, #12]
 800db4e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f000 f9c8 	bl	800deec <USB_CoreReset>
 800db5c:	4603      	mov	r3, r0
 800db5e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db64:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800db6c:	7fbb      	ldrb	r3, [r7, #30]
 800db6e:	2b01      	cmp	r3, #1
 800db70:	d10b      	bne.n	800db8a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	689b      	ldr	r3, [r3, #8]
 800db76:	f043 0206 	orr.w	r2, r3, #6
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	689b      	ldr	r3, [r3, #8]
 800db82:	f043 0220 	orr.w	r2, r3, #32
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800db8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800db8c:	4618      	mov	r0, r3
 800db8e:	3710      	adds	r7, #16
 800db90:	46bd      	mov	sp, r7
 800db92:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800db96:	b004      	add	sp, #16
 800db98:	4770      	bx	lr
 800db9a:	bf00      	nop
 800db9c:	ffbdffbf 	.word	0xffbdffbf

0800dba0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b083      	sub	sp, #12
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	689b      	ldr	r3, [r3, #8]
 800dbac:	f043 0201 	orr.w	r2, r3, #1
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dbb4:	2300      	movs	r3, #0
}
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	370c      	adds	r7, #12
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc0:	4770      	bx	lr

0800dbc2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dbc2:	b480      	push	{r7}
 800dbc4:	b083      	sub	sp, #12
 800dbc6:	af00      	add	r7, sp, #0
 800dbc8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	689b      	ldr	r3, [r3, #8]
 800dbce:	f023 0201 	bic.w	r2, r3, #1
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dbd6:	2300      	movs	r3, #0
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	370c      	adds	r7, #12
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe2:	4770      	bx	lr

0800dbe4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b084      	sub	sp, #16
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
 800dbec:	460b      	mov	r3, r1
 800dbee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	68db      	ldr	r3, [r3, #12]
 800dbf8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800dc00:	78fb      	ldrb	r3, [r7, #3]
 800dc02:	2b01      	cmp	r3, #1
 800dc04:	d115      	bne.n	800dc32 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	68db      	ldr	r3, [r3, #12]
 800dc0a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800dc12:	200a      	movs	r0, #10
 800dc14:	f7f5 f9b4 	bl	8002f80 <HAL_Delay>
      ms += 10U;
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	330a      	adds	r3, #10
 800dc1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f000 f956 	bl	800ded0 <USB_GetMode>
 800dc24:	4603      	mov	r3, r0
 800dc26:	2b01      	cmp	r3, #1
 800dc28:	d01e      	beq.n	800dc68 <USB_SetCurrentMode+0x84>
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	2bc7      	cmp	r3, #199	@ 0xc7
 800dc2e:	d9f0      	bls.n	800dc12 <USB_SetCurrentMode+0x2e>
 800dc30:	e01a      	b.n	800dc68 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800dc32:	78fb      	ldrb	r3, [r7, #3]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d115      	bne.n	800dc64 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	68db      	ldr	r3, [r3, #12]
 800dc3c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800dc44:	200a      	movs	r0, #10
 800dc46:	f7f5 f99b 	bl	8002f80 <HAL_Delay>
      ms += 10U;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	330a      	adds	r3, #10
 800dc4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f000 f93d 	bl	800ded0 <USB_GetMode>
 800dc56:	4603      	mov	r3, r0
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d005      	beq.n	800dc68 <USB_SetCurrentMode+0x84>
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	2bc7      	cmp	r3, #199	@ 0xc7
 800dc60:	d9f0      	bls.n	800dc44 <USB_SetCurrentMode+0x60>
 800dc62:	e001      	b.n	800dc68 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800dc64:	2301      	movs	r3, #1
 800dc66:	e005      	b.n	800dc74 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	2bc8      	cmp	r3, #200	@ 0xc8
 800dc6c:	d101      	bne.n	800dc72 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800dc6e:	2301      	movs	r3, #1
 800dc70:	e000      	b.n	800dc74 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800dc72:	2300      	movs	r3, #0
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3710      	adds	r7, #16
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dc7c:	b480      	push	{r7}
 800dc7e:	b085      	sub	sp, #20
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dc86:	2300      	movs	r3, #0
 800dc88:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	3301      	adds	r3, #1
 800dc8e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dc96:	d901      	bls.n	800dc9c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800dc98:	2303      	movs	r3, #3
 800dc9a:	e01b      	b.n	800dcd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	691b      	ldr	r3, [r3, #16]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	daf2      	bge.n	800dc8a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800dca4:	2300      	movs	r3, #0
 800dca6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	019b      	lsls	r3, r3, #6
 800dcac:	f043 0220 	orr.w	r2, r3, #32
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dcc0:	d901      	bls.n	800dcc6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800dcc2:	2303      	movs	r3, #3
 800dcc4:	e006      	b.n	800dcd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	691b      	ldr	r3, [r3, #16]
 800dcca:	f003 0320 	and.w	r3, r3, #32
 800dcce:	2b20      	cmp	r3, #32
 800dcd0:	d0f0      	beq.n	800dcb4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800dcd2:	2300      	movs	r3, #0
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3714      	adds	r7, #20
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcde:	4770      	bx	lr

0800dce0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b085      	sub	sp, #20
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dce8:	2300      	movs	r3, #0
 800dcea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	3301      	adds	r3, #1
 800dcf0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dcf8:	d901      	bls.n	800dcfe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800dcfa:	2303      	movs	r3, #3
 800dcfc:	e018      	b.n	800dd30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	691b      	ldr	r3, [r3, #16]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	daf2      	bge.n	800dcec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800dd06:	2300      	movs	r3, #0
 800dd08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2210      	movs	r2, #16
 800dd0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	3301      	adds	r3, #1
 800dd14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dd1c:	d901      	bls.n	800dd22 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800dd1e:	2303      	movs	r3, #3
 800dd20:	e006      	b.n	800dd30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	691b      	ldr	r3, [r3, #16]
 800dd26:	f003 0310 	and.w	r3, r3, #16
 800dd2a:	2b10      	cmp	r3, #16
 800dd2c:	d0f0      	beq.n	800dd10 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800dd2e:	2300      	movs	r3, #0
}
 800dd30:	4618      	mov	r0, r3
 800dd32:	3714      	adds	r7, #20
 800dd34:	46bd      	mov	sp, r7
 800dd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3a:	4770      	bx	lr

0800dd3c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800dd3c:	b480      	push	{r7}
 800dd3e:	b089      	sub	sp, #36	@ 0x24
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	60f8      	str	r0, [r7, #12]
 800dd44:	60b9      	str	r1, [r7, #8]
 800dd46:	4611      	mov	r1, r2
 800dd48:	461a      	mov	r2, r3
 800dd4a:	460b      	mov	r3, r1
 800dd4c:	71fb      	strb	r3, [r7, #7]
 800dd4e:	4613      	mov	r3, r2
 800dd50:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dd56:	68bb      	ldr	r3, [r7, #8]
 800dd58:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800dd5a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d123      	bne.n	800ddaa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800dd62:	88bb      	ldrh	r3, [r7, #4]
 800dd64:	3303      	adds	r3, #3
 800dd66:	089b      	lsrs	r3, r3, #2
 800dd68:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	61bb      	str	r3, [r7, #24]
 800dd6e:	e018      	b.n	800dda2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800dd70:	79fb      	ldrb	r3, [r7, #7]
 800dd72:	031a      	lsls	r2, r3, #12
 800dd74:	697b      	ldr	r3, [r7, #20]
 800dd76:	4413      	add	r3, r2
 800dd78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	69fb      	ldr	r3, [r7, #28]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	6013      	str	r3, [r2, #0]
      pSrc++;
 800dd84:	69fb      	ldr	r3, [r7, #28]
 800dd86:	3301      	adds	r3, #1
 800dd88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dd8a:	69fb      	ldr	r3, [r7, #28]
 800dd8c:	3301      	adds	r3, #1
 800dd8e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dd90:	69fb      	ldr	r3, [r7, #28]
 800dd92:	3301      	adds	r3, #1
 800dd94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dd96:	69fb      	ldr	r3, [r7, #28]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800dd9c:	69bb      	ldr	r3, [r7, #24]
 800dd9e:	3301      	adds	r3, #1
 800dda0:	61bb      	str	r3, [r7, #24]
 800dda2:	69ba      	ldr	r2, [r7, #24]
 800dda4:	693b      	ldr	r3, [r7, #16]
 800dda6:	429a      	cmp	r2, r3
 800dda8:	d3e2      	bcc.n	800dd70 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ddaa:	2300      	movs	r3, #0
}
 800ddac:	4618      	mov	r0, r3
 800ddae:	3724      	adds	r7, #36	@ 0x24
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb6:	4770      	bx	lr

0800ddb8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ddb8:	b480      	push	{r7}
 800ddba:	b08b      	sub	sp, #44	@ 0x2c
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	60f8      	str	r0, [r7, #12]
 800ddc0:	60b9      	str	r1, [r7, #8]
 800ddc2:	4613      	mov	r3, r2
 800ddc4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ddce:	88fb      	ldrh	r3, [r7, #6]
 800ddd0:	089b      	lsrs	r3, r3, #2
 800ddd2:	b29b      	uxth	r3, r3
 800ddd4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ddd6:	88fb      	ldrh	r3, [r7, #6]
 800ddd8:	f003 0303 	and.w	r3, r3, #3
 800dddc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ddde:	2300      	movs	r3, #0
 800dde0:	623b      	str	r3, [r7, #32]
 800dde2:	e014      	b.n	800de0e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800dde4:	69bb      	ldr	r3, [r7, #24]
 800dde6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ddea:	681a      	ldr	r2, [r3, #0]
 800ddec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddee:	601a      	str	r2, [r3, #0]
    pDest++;
 800ddf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ddf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ddfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddfe:	3301      	adds	r3, #1
 800de00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800de02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de04:	3301      	adds	r3, #1
 800de06:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800de08:	6a3b      	ldr	r3, [r7, #32]
 800de0a:	3301      	adds	r3, #1
 800de0c:	623b      	str	r3, [r7, #32]
 800de0e:	6a3a      	ldr	r2, [r7, #32]
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	429a      	cmp	r2, r3
 800de14:	d3e6      	bcc.n	800dde4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800de16:	8bfb      	ldrh	r3, [r7, #30]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d01e      	beq.n	800de5a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800de1c:	2300      	movs	r3, #0
 800de1e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800de20:	69bb      	ldr	r3, [r7, #24]
 800de22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800de26:	461a      	mov	r2, r3
 800de28:	f107 0310 	add.w	r3, r7, #16
 800de2c:	6812      	ldr	r2, [r2, #0]
 800de2e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800de30:	693a      	ldr	r2, [r7, #16]
 800de32:	6a3b      	ldr	r3, [r7, #32]
 800de34:	b2db      	uxtb	r3, r3
 800de36:	00db      	lsls	r3, r3, #3
 800de38:	fa22 f303 	lsr.w	r3, r2, r3
 800de3c:	b2da      	uxtb	r2, r3
 800de3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de40:	701a      	strb	r2, [r3, #0]
      i++;
 800de42:	6a3b      	ldr	r3, [r7, #32]
 800de44:	3301      	adds	r3, #1
 800de46:	623b      	str	r3, [r7, #32]
      pDest++;
 800de48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de4a:	3301      	adds	r3, #1
 800de4c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800de4e:	8bfb      	ldrh	r3, [r7, #30]
 800de50:	3b01      	subs	r3, #1
 800de52:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800de54:	8bfb      	ldrh	r3, [r7, #30]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d1ea      	bne.n	800de30 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800de5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800de5c:	4618      	mov	r0, r3
 800de5e:	372c      	adds	r7, #44	@ 0x2c
 800de60:	46bd      	mov	sp, r7
 800de62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de66:	4770      	bx	lr

0800de68 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800de68:	b480      	push	{r7}
 800de6a:	b085      	sub	sp, #20
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	695b      	ldr	r3, [r3, #20]
 800de74:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	699b      	ldr	r3, [r3, #24]
 800de7a:	68fa      	ldr	r2, [r7, #12]
 800de7c:	4013      	ands	r3, r2
 800de7e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800de80:	68fb      	ldr	r3, [r7, #12]
}
 800de82:	4618      	mov	r0, r3
 800de84:	3714      	adds	r7, #20
 800de86:	46bd      	mov	sp, r7
 800de88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de8c:	4770      	bx	lr

0800de8e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800de8e:	b480      	push	{r7}
 800de90:	b085      	sub	sp, #20
 800de92:	af00      	add	r7, sp, #0
 800de94:	6078      	str	r0, [r7, #4]
 800de96:	460b      	mov	r3, r1
 800de98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800de9e:	78fb      	ldrb	r3, [r7, #3]
 800dea0:	015a      	lsls	r2, r3, #5
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	4413      	add	r3, r2
 800dea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800deaa:	689b      	ldr	r3, [r3, #8]
 800deac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800deae:	78fb      	ldrb	r3, [r7, #3]
 800deb0:	015a      	lsls	r2, r3, #5
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	4413      	add	r3, r2
 800deb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800deba:	68db      	ldr	r3, [r3, #12]
 800debc:	68ba      	ldr	r2, [r7, #8]
 800debe:	4013      	ands	r3, r2
 800dec0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dec2:	68bb      	ldr	r3, [r7, #8]
}
 800dec4:	4618      	mov	r0, r3
 800dec6:	3714      	adds	r7, #20
 800dec8:	46bd      	mov	sp, r7
 800deca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dece:	4770      	bx	lr

0800ded0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ded0:	b480      	push	{r7}
 800ded2:	b083      	sub	sp, #12
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	695b      	ldr	r3, [r3, #20]
 800dedc:	f003 0301 	and.w	r3, r3, #1
}
 800dee0:	4618      	mov	r0, r3
 800dee2:	370c      	adds	r7, #12
 800dee4:	46bd      	mov	sp, r7
 800dee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deea:	4770      	bx	lr

0800deec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800deec:	b480      	push	{r7}
 800deee:	b085      	sub	sp, #20
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800def4:	2300      	movs	r3, #0
 800def6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	3301      	adds	r3, #1
 800defc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800df04:	d901      	bls.n	800df0a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800df06:	2303      	movs	r3, #3
 800df08:	e022      	b.n	800df50 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	691b      	ldr	r3, [r3, #16]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	daf2      	bge.n	800def8 <USB_CoreReset+0xc>

  count = 10U;
 800df12:	230a      	movs	r3, #10
 800df14:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800df16:	e002      	b.n	800df1e <USB_CoreReset+0x32>
  {
    count--;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	3b01      	subs	r3, #1
 800df1c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d1f9      	bne.n	800df18 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	691b      	ldr	r3, [r3, #16]
 800df28:	f043 0201 	orr.w	r2, r3, #1
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	3301      	adds	r3, #1
 800df34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800df3c:	d901      	bls.n	800df42 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800df3e:	2303      	movs	r3, #3
 800df40:	e006      	b.n	800df50 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	691b      	ldr	r3, [r3, #16]
 800df46:	f003 0301 	and.w	r3, r3, #1
 800df4a:	2b01      	cmp	r3, #1
 800df4c:	d0f0      	beq.n	800df30 <USB_CoreReset+0x44>

  return HAL_OK;
 800df4e:	2300      	movs	r3, #0
}
 800df50:	4618      	mov	r0, r3
 800df52:	3714      	adds	r7, #20
 800df54:	46bd      	mov	sp, r7
 800df56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5a:	4770      	bx	lr

0800df5c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800df5c:	b084      	sub	sp, #16
 800df5e:	b580      	push	{r7, lr}
 800df60:	b086      	sub	sp, #24
 800df62:	af00      	add	r7, sp, #0
 800df64:	6078      	str	r0, [r7, #4]
 800df66:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800df6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800df6e:	2300      	movs	r3, #0
 800df70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df7c:	461a      	mov	r2, r3
 800df7e:	2300      	movs	r3, #0
 800df80:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df86:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	68db      	ldr	r3, [r3, #12]
 800df92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df96:	2b00      	cmp	r3, #0
 800df98:	d119      	bne.n	800dfce <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800df9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df9e:	2b01      	cmp	r3, #1
 800dfa0:	d10a      	bne.n	800dfb8 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	68fa      	ldr	r2, [r7, #12]
 800dfac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800dfb0:	f043 0304 	orr.w	r3, r3, #4
 800dfb4:	6013      	str	r3, [r2, #0]
 800dfb6:	e014      	b.n	800dfe2 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	68fa      	ldr	r2, [r7, #12]
 800dfc2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800dfc6:	f023 0304 	bic.w	r3, r3, #4
 800dfca:	6013      	str	r3, [r2, #0]
 800dfcc:	e009      	b.n	800dfe2 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	68fa      	ldr	r2, [r7, #12]
 800dfd8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800dfdc:	f023 0304 	bic.w	r3, r3, #4
 800dfe0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800dfe2:	2110      	movs	r1, #16
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	f7ff fe49 	bl	800dc7c <USB_FlushTxFifo>
 800dfea:	4603      	mov	r3, r0
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d001      	beq.n	800dff4 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 800dff0:	2301      	movs	r3, #1
 800dff2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	f7ff fe73 	bl	800dce0 <USB_FlushRxFifo>
 800dffa:	4603      	mov	r3, r0
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d001      	beq.n	800e004 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 800e000:	2301      	movs	r3, #1
 800e002:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800e004:	2300      	movs	r3, #0
 800e006:	613b      	str	r3, [r7, #16]
 800e008:	e015      	b.n	800e036 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	015a      	lsls	r2, r3, #5
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	4413      	add	r3, r2
 800e012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e016:	461a      	mov	r2, r3
 800e018:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e01c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	015a      	lsls	r2, r3, #5
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	4413      	add	r3, r2
 800e026:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e02a:	461a      	mov	r2, r3
 800e02c:	2300      	movs	r3, #0
 800e02e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800e030:	693b      	ldr	r3, [r7, #16]
 800e032:	3301      	adds	r3, #1
 800e034:	613b      	str	r3, [r7, #16]
 800e036:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e03a:	461a      	mov	r2, r3
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	4293      	cmp	r3, r2
 800e040:	d3e3      	bcc.n	800e00a <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	2200      	movs	r2, #0
 800e046:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e04e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	4a18      	ldr	r2, [pc, #96]	@ (800e0b4 <USB_HostInit+0x158>)
 800e054:	4293      	cmp	r3, r2
 800e056:	d10b      	bne.n	800e070 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e05e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	4a15      	ldr	r2, [pc, #84]	@ (800e0b8 <USB_HostInit+0x15c>)
 800e064:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	4a14      	ldr	r2, [pc, #80]	@ (800e0bc <USB_HostInit+0x160>)
 800e06a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800e06e:	e009      	b.n	800e084 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	2280      	movs	r2, #128	@ 0x80
 800e074:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	4a11      	ldr	r2, [pc, #68]	@ (800e0c0 <USB_HostInit+0x164>)
 800e07a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	4a11      	ldr	r2, [pc, #68]	@ (800e0c4 <USB_HostInit+0x168>)
 800e080:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e084:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d105      	bne.n	800e098 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	699b      	ldr	r3, [r3, #24]
 800e090:	f043 0210 	orr.w	r2, r3, #16
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	699a      	ldr	r2, [r3, #24]
 800e09c:	4b0a      	ldr	r3, [pc, #40]	@ (800e0c8 <USB_HostInit+0x16c>)
 800e09e:	4313      	orrs	r3, r2
 800e0a0:	687a      	ldr	r2, [r7, #4]
 800e0a2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800e0a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	3718      	adds	r7, #24
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e0b0:	b004      	add	sp, #16
 800e0b2:	4770      	bx	lr
 800e0b4:	40040000 	.word	0x40040000
 800e0b8:	01000200 	.word	0x01000200
 800e0bc:	00e00300 	.word	0x00e00300
 800e0c0:	00600080 	.word	0x00600080
 800e0c4:	004000e0 	.word	0x004000e0
 800e0c8:	a3200008 	.word	0xa3200008

0800e0cc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	b085      	sub	sp, #20
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
 800e0d4:	460b      	mov	r3, r1
 800e0d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	68fa      	ldr	r2, [r7, #12]
 800e0e6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e0ea:	f023 0303 	bic.w	r3, r3, #3
 800e0ee:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e0f6:	681a      	ldr	r2, [r3, #0]
 800e0f8:	78fb      	ldrb	r3, [r7, #3]
 800e0fa:	f003 0303 	and.w	r3, r3, #3
 800e0fe:	68f9      	ldr	r1, [r7, #12]
 800e100:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e104:	4313      	orrs	r3, r2
 800e106:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800e108:	78fb      	ldrb	r3, [r7, #3]
 800e10a:	2b01      	cmp	r3, #1
 800e10c:	d107      	bne.n	800e11e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e114:	461a      	mov	r2, r3
 800e116:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800e11a:	6053      	str	r3, [r2, #4]
 800e11c:	e00c      	b.n	800e138 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800e11e:	78fb      	ldrb	r3, [r7, #3]
 800e120:	2b02      	cmp	r3, #2
 800e122:	d107      	bne.n	800e134 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e12a:	461a      	mov	r2, r3
 800e12c:	f241 7370 	movw	r3, #6000	@ 0x1770
 800e130:	6053      	str	r3, [r2, #4]
 800e132:	e001      	b.n	800e138 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800e134:	2301      	movs	r3, #1
 800e136:	e000      	b.n	800e13a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800e138:	2300      	movs	r3, #0
}
 800e13a:	4618      	mov	r0, r3
 800e13c:	3714      	adds	r7, #20
 800e13e:	46bd      	mov	sp, r7
 800e140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e144:	4770      	bx	lr

0800e146 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800e146:	b580      	push	{r7, lr}
 800e148:	b084      	sub	sp, #16
 800e14a:	af00      	add	r7, sp, #0
 800e14c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800e152:	2300      	movs	r3, #0
 800e154:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800e166:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800e168:	68bb      	ldr	r3, [r7, #8]
 800e16a:	68fa      	ldr	r2, [r7, #12]
 800e16c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e174:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800e176:	2064      	movs	r0, #100	@ 0x64
 800e178:	f7f4 ff02 	bl	8002f80 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800e17c:	68bb      	ldr	r3, [r7, #8]
 800e17e:	68fa      	ldr	r2, [r7, #12]
 800e180:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e188:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800e18a:	200a      	movs	r0, #10
 800e18c:	f7f4 fef8 	bl	8002f80 <HAL_Delay>

  return HAL_OK;
 800e190:	2300      	movs	r3, #0
}
 800e192:	4618      	mov	r0, r3
 800e194:	3710      	adds	r7, #16
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}

0800e19a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800e19a:	b480      	push	{r7}
 800e19c:	b085      	sub	sp, #20
 800e19e:	af00      	add	r7, sp, #0
 800e1a0:	6078      	str	r0, [r7, #4]
 800e1a2:	460b      	mov	r3, r1
 800e1a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800e1b8:	68bb      	ldr	r3, [r7, #8]
 800e1ba:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800e1be:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d109      	bne.n	800e1de <USB_DriveVbus+0x44>
 800e1ca:	78fb      	ldrb	r3, [r7, #3]
 800e1cc:	2b01      	cmp	r3, #1
 800e1ce:	d106      	bne.n	800e1de <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	68fa      	ldr	r2, [r7, #12]
 800e1d4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e1d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e1dc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e1e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e1e8:	d109      	bne.n	800e1fe <USB_DriveVbus+0x64>
 800e1ea:	78fb      	ldrb	r3, [r7, #3]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d106      	bne.n	800e1fe <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800e1f0:	68bb      	ldr	r3, [r7, #8]
 800e1f2:	68fa      	ldr	r2, [r7, #12]
 800e1f4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e1f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e1fc:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800e1fe:	2300      	movs	r3, #0
}
 800e200:	4618      	mov	r0, r3
 800e202:	3714      	adds	r7, #20
 800e204:	46bd      	mov	sp, r7
 800e206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20a:	4770      	bx	lr

0800e20c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800e20c:	b480      	push	{r7}
 800e20e:	b085      	sub	sp, #20
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e218:	2300      	movs	r3, #0
 800e21a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800e226:	68bb      	ldr	r3, [r7, #8]
 800e228:	0c5b      	lsrs	r3, r3, #17
 800e22a:	f003 0303 	and.w	r3, r3, #3
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3714      	adds	r7, #20
 800e232:	46bd      	mov	sp, r7
 800e234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e238:	4770      	bx	lr

0800e23a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800e23a:	b480      	push	{r7}
 800e23c:	b085      	sub	sp, #20
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e24c:	689b      	ldr	r3, [r3, #8]
 800e24e:	b29b      	uxth	r3, r3
}
 800e250:	4618      	mov	r0, r3
 800e252:	3714      	adds	r7, #20
 800e254:	46bd      	mov	sp, r7
 800e256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25a:	4770      	bx	lr

0800e25c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b088      	sub	sp, #32
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
 800e264:	4608      	mov	r0, r1
 800e266:	4611      	mov	r1, r2
 800e268:	461a      	mov	r2, r3
 800e26a:	4603      	mov	r3, r0
 800e26c:	70fb      	strb	r3, [r7, #3]
 800e26e:	460b      	mov	r3, r1
 800e270:	70bb      	strb	r3, [r7, #2]
 800e272:	4613      	mov	r3, r2
 800e274:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800e276:	2300      	movs	r3, #0
 800e278:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800e27e:	78fb      	ldrb	r3, [r7, #3]
 800e280:	015a      	lsls	r2, r3, #5
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	4413      	add	r3, r2
 800e286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e28a:	461a      	mov	r2, r3
 800e28c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e290:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800e292:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e296:	2b03      	cmp	r3, #3
 800e298:	d87c      	bhi.n	800e394 <USB_HC_Init+0x138>
 800e29a:	a201      	add	r2, pc, #4	@ (adr r2, 800e2a0 <USB_HC_Init+0x44>)
 800e29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2a0:	0800e2b1 	.word	0x0800e2b1
 800e2a4:	0800e357 	.word	0x0800e357
 800e2a8:	0800e2b1 	.word	0x0800e2b1
 800e2ac:	0800e319 	.word	0x0800e319
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e2b0:	78fb      	ldrb	r3, [r7, #3]
 800e2b2:	015a      	lsls	r2, r3, #5
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	4413      	add	r3, r2
 800e2b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e2bc:	461a      	mov	r2, r3
 800e2be:	f240 439d 	movw	r3, #1181	@ 0x49d
 800e2c2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800e2c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	da10      	bge.n	800e2ee <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e2cc:	78fb      	ldrb	r3, [r7, #3]
 800e2ce:	015a      	lsls	r2, r3, #5
 800e2d0:	693b      	ldr	r3, [r7, #16]
 800e2d2:	4413      	add	r3, r2
 800e2d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e2d8:	68db      	ldr	r3, [r3, #12]
 800e2da:	78fa      	ldrb	r2, [r7, #3]
 800e2dc:	0151      	lsls	r1, r2, #5
 800e2de:	693a      	ldr	r2, [r7, #16]
 800e2e0:	440a      	add	r2, r1
 800e2e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e2e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e2ea:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800e2ec:	e055      	b.n	800e39a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	4a6f      	ldr	r2, [pc, #444]	@ (800e4b0 <USB_HC_Init+0x254>)
 800e2f2:	4293      	cmp	r3, r2
 800e2f4:	d151      	bne.n	800e39a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800e2f6:	78fb      	ldrb	r3, [r7, #3]
 800e2f8:	015a      	lsls	r2, r3, #5
 800e2fa:	693b      	ldr	r3, [r7, #16]
 800e2fc:	4413      	add	r3, r2
 800e2fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e302:	68db      	ldr	r3, [r3, #12]
 800e304:	78fa      	ldrb	r2, [r7, #3]
 800e306:	0151      	lsls	r1, r2, #5
 800e308:	693a      	ldr	r2, [r7, #16]
 800e30a:	440a      	add	r2, r1
 800e30c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e310:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800e314:	60d3      	str	r3, [r2, #12]
      break;
 800e316:	e040      	b.n	800e39a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e318:	78fb      	ldrb	r3, [r7, #3]
 800e31a:	015a      	lsls	r2, r3, #5
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	4413      	add	r3, r2
 800e320:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e324:	461a      	mov	r2, r3
 800e326:	f240 639d 	movw	r3, #1693	@ 0x69d
 800e32a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e32c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e330:	2b00      	cmp	r3, #0
 800e332:	da34      	bge.n	800e39e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e334:	78fb      	ldrb	r3, [r7, #3]
 800e336:	015a      	lsls	r2, r3, #5
 800e338:	693b      	ldr	r3, [r7, #16]
 800e33a:	4413      	add	r3, r2
 800e33c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e340:	68db      	ldr	r3, [r3, #12]
 800e342:	78fa      	ldrb	r2, [r7, #3]
 800e344:	0151      	lsls	r1, r2, #5
 800e346:	693a      	ldr	r2, [r7, #16]
 800e348:	440a      	add	r2, r1
 800e34a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e34e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e352:	60d3      	str	r3, [r2, #12]
      }

      break;
 800e354:	e023      	b.n	800e39e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e356:	78fb      	ldrb	r3, [r7, #3]
 800e358:	015a      	lsls	r2, r3, #5
 800e35a:	693b      	ldr	r3, [r7, #16]
 800e35c:	4413      	add	r3, r2
 800e35e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e362:	461a      	mov	r2, r3
 800e364:	f240 2325 	movw	r3, #549	@ 0x225
 800e368:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e36a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	da17      	bge.n	800e3a2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800e372:	78fb      	ldrb	r3, [r7, #3]
 800e374:	015a      	lsls	r2, r3, #5
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	4413      	add	r3, r2
 800e37a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e37e:	68db      	ldr	r3, [r3, #12]
 800e380:	78fa      	ldrb	r2, [r7, #3]
 800e382:	0151      	lsls	r1, r2, #5
 800e384:	693a      	ldr	r2, [r7, #16]
 800e386:	440a      	add	r2, r1
 800e388:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e38c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800e390:	60d3      	str	r3, [r2, #12]
      }
      break;
 800e392:	e006      	b.n	800e3a2 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800e394:	2301      	movs	r3, #1
 800e396:	77fb      	strb	r3, [r7, #31]
      break;
 800e398:	e004      	b.n	800e3a4 <USB_HC_Init+0x148>
      break;
 800e39a:	bf00      	nop
 800e39c:	e002      	b.n	800e3a4 <USB_HC_Init+0x148>
      break;
 800e39e:	bf00      	nop
 800e3a0:	e000      	b.n	800e3a4 <USB_HC_Init+0x148>
      break;
 800e3a2:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800e3a4:	78fb      	ldrb	r3, [r7, #3]
 800e3a6:	015a      	lsls	r2, r3, #5
 800e3a8:	693b      	ldr	r3, [r7, #16]
 800e3aa:	4413      	add	r3, r2
 800e3ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800e3b6:	78fb      	ldrb	r3, [r7, #3]
 800e3b8:	015a      	lsls	r2, r3, #5
 800e3ba:	693b      	ldr	r3, [r7, #16]
 800e3bc:	4413      	add	r3, r2
 800e3be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e3c2:	68db      	ldr	r3, [r3, #12]
 800e3c4:	78fa      	ldrb	r2, [r7, #3]
 800e3c6:	0151      	lsls	r1, r2, #5
 800e3c8:	693a      	ldr	r2, [r7, #16]
 800e3ca:	440a      	add	r2, r1
 800e3cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e3d0:	f043 0302 	orr.w	r3, r3, #2
 800e3d4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800e3d6:	693b      	ldr	r3, [r7, #16]
 800e3d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3dc:	699a      	ldr	r2, [r3, #24]
 800e3de:	78fb      	ldrb	r3, [r7, #3]
 800e3e0:	f003 030f 	and.w	r3, r3, #15
 800e3e4:	2101      	movs	r1, #1
 800e3e6:	fa01 f303 	lsl.w	r3, r1, r3
 800e3ea:	6939      	ldr	r1, [r7, #16]
 800e3ec:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e3f0:	4313      	orrs	r3, r2
 800e3f2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	699b      	ldr	r3, [r3, #24]
 800e3f8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800e400:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e404:	2b00      	cmp	r3, #0
 800e406:	da03      	bge.n	800e410 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800e408:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e40c:	61bb      	str	r3, [r7, #24]
 800e40e:	e001      	b.n	800e414 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800e410:	2300      	movs	r3, #0
 800e412:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800e414:	6878      	ldr	r0, [r7, #4]
 800e416:	f7ff fef9 	bl	800e20c <USB_GetHostSpeed>
 800e41a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800e41c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e420:	2b02      	cmp	r3, #2
 800e422:	d106      	bne.n	800e432 <USB_HC_Init+0x1d6>
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	2b02      	cmp	r3, #2
 800e428:	d003      	beq.n	800e432 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800e42a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e42e:	617b      	str	r3, [r7, #20]
 800e430:	e001      	b.n	800e436 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800e432:	2300      	movs	r3, #0
 800e434:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e436:	787b      	ldrb	r3, [r7, #1]
 800e438:	059b      	lsls	r3, r3, #22
 800e43a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e43e:	78bb      	ldrb	r3, [r7, #2]
 800e440:	02db      	lsls	r3, r3, #11
 800e442:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e446:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e448:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e44c:	049b      	lsls	r3, r3, #18
 800e44e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e452:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800e454:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800e456:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e45a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e45c:	69bb      	ldr	r3, [r7, #24]
 800e45e:	431a      	orrs	r2, r3
 800e460:	697b      	ldr	r3, [r7, #20]
 800e462:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e464:	78fa      	ldrb	r2, [r7, #3]
 800e466:	0151      	lsls	r1, r2, #5
 800e468:	693a      	ldr	r2, [r7, #16]
 800e46a:	440a      	add	r2, r1
 800e46c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e470:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e474:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800e476:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e47a:	2b03      	cmp	r3, #3
 800e47c:	d003      	beq.n	800e486 <USB_HC_Init+0x22a>
 800e47e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e482:	2b01      	cmp	r3, #1
 800e484:	d10f      	bne.n	800e4a6 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800e486:	78fb      	ldrb	r3, [r7, #3]
 800e488:	015a      	lsls	r2, r3, #5
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	4413      	add	r3, r2
 800e48e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	78fa      	ldrb	r2, [r7, #3]
 800e496:	0151      	lsls	r1, r2, #5
 800e498:	693a      	ldr	r2, [r7, #16]
 800e49a:	440a      	add	r2, r1
 800e49c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e4a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e4a4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800e4a6:	7ffb      	ldrb	r3, [r7, #31]
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3720      	adds	r7, #32
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}
 800e4b0:	40040000 	.word	0x40040000

0800e4b4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b08c      	sub	sp, #48	@ 0x30
 800e4b8:	af02      	add	r7, sp, #8
 800e4ba:	60f8      	str	r0, [r7, #12]
 800e4bc:	60b9      	str	r1, [r7, #8]
 800e4be:	4613      	mov	r3, r2
 800e4c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	785b      	ldrb	r3, [r3, #1]
 800e4ca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800e4cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e4d0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	4a5d      	ldr	r2, [pc, #372]	@ (800e64c <USB_HC_StartXfer+0x198>)
 800e4d6:	4293      	cmp	r3, r2
 800e4d8:	d12f      	bne.n	800e53a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800e4da:	79fb      	ldrb	r3, [r7, #7]
 800e4dc:	2b01      	cmp	r3, #1
 800e4de:	d11c      	bne.n	800e51a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800e4e0:	68bb      	ldr	r3, [r7, #8]
 800e4e2:	7c9b      	ldrb	r3, [r3, #18]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d003      	beq.n	800e4f0 <USB_HC_StartXfer+0x3c>
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	7c9b      	ldrb	r3, [r3, #18]
 800e4ec:	2b02      	cmp	r3, #2
 800e4ee:	d124      	bne.n	800e53a <USB_HC_StartXfer+0x86>
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	799b      	ldrb	r3, [r3, #6]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d120      	bne.n	800e53a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800e4f8:	69fb      	ldr	r3, [r7, #28]
 800e4fa:	015a      	lsls	r2, r3, #5
 800e4fc:	6a3b      	ldr	r3, [r7, #32]
 800e4fe:	4413      	add	r3, r2
 800e500:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e504:	68db      	ldr	r3, [r3, #12]
 800e506:	69fa      	ldr	r2, [r7, #28]
 800e508:	0151      	lsls	r1, r2, #5
 800e50a:	6a3a      	ldr	r2, [r7, #32]
 800e50c:	440a      	add	r2, r1
 800e50e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e516:	60d3      	str	r3, [r2, #12]
 800e518:	e00f      	b.n	800e53a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	791b      	ldrb	r3, [r3, #4]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d10b      	bne.n	800e53a <USB_HC_StartXfer+0x86>
 800e522:	68bb      	ldr	r3, [r7, #8]
 800e524:	795b      	ldrb	r3, [r3, #5]
 800e526:	2b01      	cmp	r3, #1
 800e528:	d107      	bne.n	800e53a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	785b      	ldrb	r3, [r3, #1]
 800e52e:	4619      	mov	r1, r3
 800e530:	68f8      	ldr	r0, [r7, #12]
 800e532:	f000 fb6b 	bl	800ec0c <USB_DoPing>
        return HAL_OK;
 800e536:	2300      	movs	r3, #0
 800e538:	e232      	b.n	800e9a0 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800e53a:	68bb      	ldr	r3, [r7, #8]
 800e53c:	799b      	ldrb	r3, [r3, #6]
 800e53e:	2b01      	cmp	r3, #1
 800e540:	d158      	bne.n	800e5f4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800e542:	2301      	movs	r3, #1
 800e544:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800e546:	68bb      	ldr	r3, [r7, #8]
 800e548:	78db      	ldrb	r3, [r3, #3]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d007      	beq.n	800e55e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e54e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e550:	68ba      	ldr	r2, [r7, #8]
 800e552:	8a92      	ldrh	r2, [r2, #20]
 800e554:	fb03 f202 	mul.w	r2, r3, r2
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	61da      	str	r2, [r3, #28]
 800e55c:	e07c      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800e55e:	68bb      	ldr	r3, [r7, #8]
 800e560:	7c9b      	ldrb	r3, [r3, #18]
 800e562:	2b01      	cmp	r3, #1
 800e564:	d130      	bne.n	800e5c8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800e566:	68bb      	ldr	r3, [r7, #8]
 800e568:	6a1b      	ldr	r3, [r3, #32]
 800e56a:	2bbc      	cmp	r3, #188	@ 0xbc
 800e56c:	d918      	bls.n	800e5a0 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800e56e:	68bb      	ldr	r3, [r7, #8]
 800e570:	8a9b      	ldrh	r3, [r3, #20]
 800e572:	461a      	mov	r2, r3
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	69da      	ldr	r2, [r3, #28]
 800e57c:	68bb      	ldr	r3, [r7, #8]
 800e57e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800e580:	68bb      	ldr	r3, [r7, #8]
 800e582:	68db      	ldr	r3, [r3, #12]
 800e584:	2b01      	cmp	r3, #1
 800e586:	d003      	beq.n	800e590 <USB_HC_StartXfer+0xdc>
 800e588:	68bb      	ldr	r3, [r7, #8]
 800e58a:	68db      	ldr	r3, [r3, #12]
 800e58c:	2b02      	cmp	r3, #2
 800e58e:	d103      	bne.n	800e598 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800e590:	68bb      	ldr	r3, [r7, #8]
 800e592:	2202      	movs	r2, #2
 800e594:	60da      	str	r2, [r3, #12]
 800e596:	e05f      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800e598:	68bb      	ldr	r3, [r7, #8]
 800e59a:	2201      	movs	r2, #1
 800e59c:	60da      	str	r2, [r3, #12]
 800e59e:	e05b      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e5a0:	68bb      	ldr	r3, [r7, #8]
 800e5a2:	6a1a      	ldr	r2, [r3, #32]
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	68db      	ldr	r3, [r3, #12]
 800e5ac:	2b01      	cmp	r3, #1
 800e5ae:	d007      	beq.n	800e5c0 <USB_HC_StartXfer+0x10c>
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	68db      	ldr	r3, [r3, #12]
 800e5b4:	2b02      	cmp	r3, #2
 800e5b6:	d003      	beq.n	800e5c0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	2204      	movs	r2, #4
 800e5bc:	60da      	str	r2, [r3, #12]
 800e5be:	e04b      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	2203      	movs	r2, #3
 800e5c4:	60da      	str	r2, [r3, #12]
 800e5c6:	e047      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800e5c8:	79fb      	ldrb	r3, [r7, #7]
 800e5ca:	2b01      	cmp	r3, #1
 800e5cc:	d10d      	bne.n	800e5ea <USB_HC_StartXfer+0x136>
 800e5ce:	68bb      	ldr	r3, [r7, #8]
 800e5d0:	6a1b      	ldr	r3, [r3, #32]
 800e5d2:	68ba      	ldr	r2, [r7, #8]
 800e5d4:	8a92      	ldrh	r2, [r2, #20]
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d907      	bls.n	800e5ea <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e5da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e5dc:	68ba      	ldr	r2, [r7, #8]
 800e5de:	8a92      	ldrh	r2, [r2, #20]
 800e5e0:	fb03 f202 	mul.w	r2, r3, r2
 800e5e4:	68bb      	ldr	r3, [r7, #8]
 800e5e6:	61da      	str	r2, [r3, #28]
 800e5e8:	e036      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e5ea:	68bb      	ldr	r3, [r7, #8]
 800e5ec:	6a1a      	ldr	r2, [r3, #32]
 800e5ee:	68bb      	ldr	r3, [r7, #8]
 800e5f0:	61da      	str	r2, [r3, #28]
 800e5f2:	e031      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800e5f4:	68bb      	ldr	r3, [r7, #8]
 800e5f6:	6a1b      	ldr	r3, [r3, #32]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d018      	beq.n	800e62e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800e5fc:	68bb      	ldr	r3, [r7, #8]
 800e5fe:	6a1b      	ldr	r3, [r3, #32]
 800e600:	68ba      	ldr	r2, [r7, #8]
 800e602:	8a92      	ldrh	r2, [r2, #20]
 800e604:	4413      	add	r3, r2
 800e606:	3b01      	subs	r3, #1
 800e608:	68ba      	ldr	r2, [r7, #8]
 800e60a:	8a92      	ldrh	r2, [r2, #20]
 800e60c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e610:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800e612:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800e614:	8b7b      	ldrh	r3, [r7, #26]
 800e616:	429a      	cmp	r2, r3
 800e618:	d90b      	bls.n	800e632 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800e61a:	8b7b      	ldrh	r3, [r7, #26]
 800e61c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e61e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e620:	68ba      	ldr	r2, [r7, #8]
 800e622:	8a92      	ldrh	r2, [r2, #20]
 800e624:	fb03 f202 	mul.w	r2, r3, r2
 800e628:	68bb      	ldr	r3, [r7, #8]
 800e62a:	61da      	str	r2, [r3, #28]
 800e62c:	e001      	b.n	800e632 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800e62e:	2301      	movs	r3, #1
 800e630:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800e632:	68bb      	ldr	r3, [r7, #8]
 800e634:	78db      	ldrb	r3, [r3, #3]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d00a      	beq.n	800e650 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e63a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e63c:	68ba      	ldr	r2, [r7, #8]
 800e63e:	8a92      	ldrh	r2, [r2, #20]
 800e640:	fb03 f202 	mul.w	r2, r3, r2
 800e644:	68bb      	ldr	r3, [r7, #8]
 800e646:	61da      	str	r2, [r3, #28]
 800e648:	e006      	b.n	800e658 <USB_HC_StartXfer+0x1a4>
 800e64a:	bf00      	nop
 800e64c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	6a1a      	ldr	r2, [r3, #32]
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e658:	68bb      	ldr	r3, [r7, #8]
 800e65a:	69db      	ldr	r3, [r3, #28]
 800e65c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e660:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e662:	04d9      	lsls	r1, r3, #19
 800e664:	4ba3      	ldr	r3, [pc, #652]	@ (800e8f4 <USB_HC_StartXfer+0x440>)
 800e666:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e668:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800e66a:	68bb      	ldr	r3, [r7, #8]
 800e66c:	7d9b      	ldrb	r3, [r3, #22]
 800e66e:	075b      	lsls	r3, r3, #29
 800e670:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e674:	69f9      	ldr	r1, [r7, #28]
 800e676:	0148      	lsls	r0, r1, #5
 800e678:	6a39      	ldr	r1, [r7, #32]
 800e67a:	4401      	add	r1, r0
 800e67c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e680:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e682:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800e684:	79fb      	ldrb	r3, [r7, #7]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d009      	beq.n	800e69e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	6999      	ldr	r1, [r3, #24]
 800e68e:	69fb      	ldr	r3, [r7, #28]
 800e690:	015a      	lsls	r2, r3, #5
 800e692:	6a3b      	ldr	r3, [r7, #32]
 800e694:	4413      	add	r3, r2
 800e696:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e69a:	460a      	mov	r2, r1
 800e69c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800e69e:	6a3b      	ldr	r3, [r7, #32]
 800e6a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e6a4:	689b      	ldr	r3, [r3, #8]
 800e6a6:	f003 0301 	and.w	r3, r3, #1
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	bf0c      	ite	eq
 800e6ae:	2301      	moveq	r3, #1
 800e6b0:	2300      	movne	r3, #0
 800e6b2:	b2db      	uxtb	r3, r3
 800e6b4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800e6b6:	69fb      	ldr	r3, [r7, #28]
 800e6b8:	015a      	lsls	r2, r3, #5
 800e6ba:	6a3b      	ldr	r3, [r7, #32]
 800e6bc:	4413      	add	r3, r2
 800e6be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	69fa      	ldr	r2, [r7, #28]
 800e6c6:	0151      	lsls	r1, r2, #5
 800e6c8:	6a3a      	ldr	r2, [r7, #32]
 800e6ca:	440a      	add	r2, r1
 800e6cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e6d0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e6d4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800e6d6:	69fb      	ldr	r3, [r7, #28]
 800e6d8:	015a      	lsls	r2, r3, #5
 800e6da:	6a3b      	ldr	r3, [r7, #32]
 800e6dc:	4413      	add	r3, r2
 800e6de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6e2:	681a      	ldr	r2, [r3, #0]
 800e6e4:	7e7b      	ldrb	r3, [r7, #25]
 800e6e6:	075b      	lsls	r3, r3, #29
 800e6e8:	69f9      	ldr	r1, [r7, #28]
 800e6ea:	0148      	lsls	r0, r1, #5
 800e6ec:	6a39      	ldr	r1, [r7, #32]
 800e6ee:	4401      	add	r1, r0
 800e6f0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800e6f4:	4313      	orrs	r3, r2
 800e6f6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	799b      	ldrb	r3, [r3, #6]
 800e6fc:	2b01      	cmp	r3, #1
 800e6fe:	f040 80c3 	bne.w	800e888 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	7c5b      	ldrb	r3, [r3, #17]
 800e706:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800e708:	68ba      	ldr	r2, [r7, #8]
 800e70a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800e70c:	4313      	orrs	r3, r2
 800e70e:	69fa      	ldr	r2, [r7, #28]
 800e710:	0151      	lsls	r1, r2, #5
 800e712:	6a3a      	ldr	r2, [r7, #32]
 800e714:	440a      	add	r2, r1
 800e716:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800e71a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800e71e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800e720:	69fb      	ldr	r3, [r7, #28]
 800e722:	015a      	lsls	r2, r3, #5
 800e724:	6a3b      	ldr	r3, [r7, #32]
 800e726:	4413      	add	r3, r2
 800e728:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e72c:	68db      	ldr	r3, [r3, #12]
 800e72e:	69fa      	ldr	r2, [r7, #28]
 800e730:	0151      	lsls	r1, r2, #5
 800e732:	6a3a      	ldr	r2, [r7, #32]
 800e734:	440a      	add	r2, r1
 800e736:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e73a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800e73e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800e740:	68bb      	ldr	r3, [r7, #8]
 800e742:	79db      	ldrb	r3, [r3, #7]
 800e744:	2b01      	cmp	r3, #1
 800e746:	d123      	bne.n	800e790 <USB_HC_StartXfer+0x2dc>
 800e748:	68bb      	ldr	r3, [r7, #8]
 800e74a:	78db      	ldrb	r3, [r3, #3]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d11f      	bne.n	800e790 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800e750:	69fb      	ldr	r3, [r7, #28]
 800e752:	015a      	lsls	r2, r3, #5
 800e754:	6a3b      	ldr	r3, [r7, #32]
 800e756:	4413      	add	r3, r2
 800e758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e75c:	685b      	ldr	r3, [r3, #4]
 800e75e:	69fa      	ldr	r2, [r7, #28]
 800e760:	0151      	lsls	r1, r2, #5
 800e762:	6a3a      	ldr	r2, [r7, #32]
 800e764:	440a      	add	r2, r1
 800e766:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e76a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e76e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800e770:	69fb      	ldr	r3, [r7, #28]
 800e772:	015a      	lsls	r2, r3, #5
 800e774:	6a3b      	ldr	r3, [r7, #32]
 800e776:	4413      	add	r3, r2
 800e778:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e77c:	68db      	ldr	r3, [r3, #12]
 800e77e:	69fa      	ldr	r2, [r7, #28]
 800e780:	0151      	lsls	r1, r2, #5
 800e782:	6a3a      	ldr	r2, [r7, #32]
 800e784:	440a      	add	r2, r1
 800e786:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e78a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e78e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	7c9b      	ldrb	r3, [r3, #18]
 800e794:	2b01      	cmp	r3, #1
 800e796:	d003      	beq.n	800e7a0 <USB_HC_StartXfer+0x2ec>
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	7c9b      	ldrb	r3, [r3, #18]
 800e79c:	2b03      	cmp	r3, #3
 800e79e:	d117      	bne.n	800e7d0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800e7a4:	2b01      	cmp	r3, #1
 800e7a6:	d113      	bne.n	800e7d0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800e7a8:	68bb      	ldr	r3, [r7, #8]
 800e7aa:	78db      	ldrb	r3, [r3, #3]
 800e7ac:	2b01      	cmp	r3, #1
 800e7ae:	d10f      	bne.n	800e7d0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800e7b0:	69fb      	ldr	r3, [r7, #28]
 800e7b2:	015a      	lsls	r2, r3, #5
 800e7b4:	6a3b      	ldr	r3, [r7, #32]
 800e7b6:	4413      	add	r3, r2
 800e7b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e7bc:	685b      	ldr	r3, [r3, #4]
 800e7be:	69fa      	ldr	r2, [r7, #28]
 800e7c0:	0151      	lsls	r1, r2, #5
 800e7c2:	6a3a      	ldr	r2, [r7, #32]
 800e7c4:	440a      	add	r2, r1
 800e7c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e7ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e7ce:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800e7d0:	68bb      	ldr	r3, [r7, #8]
 800e7d2:	7c9b      	ldrb	r3, [r3, #18]
 800e7d4:	2b01      	cmp	r3, #1
 800e7d6:	d162      	bne.n	800e89e <USB_HC_StartXfer+0x3ea>
 800e7d8:	68bb      	ldr	r3, [r7, #8]
 800e7da:	78db      	ldrb	r3, [r3, #3]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d15e      	bne.n	800e89e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800e7e0:	68bb      	ldr	r3, [r7, #8]
 800e7e2:	68db      	ldr	r3, [r3, #12]
 800e7e4:	3b01      	subs	r3, #1
 800e7e6:	2b03      	cmp	r3, #3
 800e7e8:	d858      	bhi.n	800e89c <USB_HC_StartXfer+0x3e8>
 800e7ea:	a201      	add	r2, pc, #4	@ (adr r2, 800e7f0 <USB_HC_StartXfer+0x33c>)
 800e7ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7f0:	0800e801 	.word	0x0800e801
 800e7f4:	0800e823 	.word	0x0800e823
 800e7f8:	0800e845 	.word	0x0800e845
 800e7fc:	0800e867 	.word	0x0800e867
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800e800:	69fb      	ldr	r3, [r7, #28]
 800e802:	015a      	lsls	r2, r3, #5
 800e804:	6a3b      	ldr	r3, [r7, #32]
 800e806:	4413      	add	r3, r2
 800e808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e80c:	685b      	ldr	r3, [r3, #4]
 800e80e:	69fa      	ldr	r2, [r7, #28]
 800e810:	0151      	lsls	r1, r2, #5
 800e812:	6a3a      	ldr	r2, [r7, #32]
 800e814:	440a      	add	r2, r1
 800e816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e81a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e81e:	6053      	str	r3, [r2, #4]
          break;
 800e820:	e03d      	b.n	800e89e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800e822:	69fb      	ldr	r3, [r7, #28]
 800e824:	015a      	lsls	r2, r3, #5
 800e826:	6a3b      	ldr	r3, [r7, #32]
 800e828:	4413      	add	r3, r2
 800e82a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e82e:	685b      	ldr	r3, [r3, #4]
 800e830:	69fa      	ldr	r2, [r7, #28]
 800e832:	0151      	lsls	r1, r2, #5
 800e834:	6a3a      	ldr	r2, [r7, #32]
 800e836:	440a      	add	r2, r1
 800e838:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e83c:	f043 030e 	orr.w	r3, r3, #14
 800e840:	6053      	str	r3, [r2, #4]
          break;
 800e842:	e02c      	b.n	800e89e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800e844:	69fb      	ldr	r3, [r7, #28]
 800e846:	015a      	lsls	r2, r3, #5
 800e848:	6a3b      	ldr	r3, [r7, #32]
 800e84a:	4413      	add	r3, r2
 800e84c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	69fa      	ldr	r2, [r7, #28]
 800e854:	0151      	lsls	r1, r2, #5
 800e856:	6a3a      	ldr	r2, [r7, #32]
 800e858:	440a      	add	r2, r1
 800e85a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e85e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e862:	6053      	str	r3, [r2, #4]
          break;
 800e864:	e01b      	b.n	800e89e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800e866:	69fb      	ldr	r3, [r7, #28]
 800e868:	015a      	lsls	r2, r3, #5
 800e86a:	6a3b      	ldr	r3, [r7, #32]
 800e86c:	4413      	add	r3, r2
 800e86e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e872:	685b      	ldr	r3, [r3, #4]
 800e874:	69fa      	ldr	r2, [r7, #28]
 800e876:	0151      	lsls	r1, r2, #5
 800e878:	6a3a      	ldr	r2, [r7, #32]
 800e87a:	440a      	add	r2, r1
 800e87c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e880:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e884:	6053      	str	r3, [r2, #4]
          break;
 800e886:	e00a      	b.n	800e89e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800e888:	69fb      	ldr	r3, [r7, #28]
 800e88a:	015a      	lsls	r2, r3, #5
 800e88c:	6a3b      	ldr	r3, [r7, #32]
 800e88e:	4413      	add	r3, r2
 800e890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e894:	461a      	mov	r2, r3
 800e896:	2300      	movs	r3, #0
 800e898:	6053      	str	r3, [r2, #4]
 800e89a:	e000      	b.n	800e89e <USB_HC_StartXfer+0x3ea>
          break;
 800e89c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800e89e:	69fb      	ldr	r3, [r7, #28]
 800e8a0:	015a      	lsls	r2, r3, #5
 800e8a2:	6a3b      	ldr	r3, [r7, #32]
 800e8a4:	4413      	add	r3, r2
 800e8a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800e8ae:	693b      	ldr	r3, [r7, #16]
 800e8b0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800e8b4:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800e8b6:	68bb      	ldr	r3, [r7, #8]
 800e8b8:	78db      	ldrb	r3, [r3, #3]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d004      	beq.n	800e8c8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800e8be:	693b      	ldr	r3, [r7, #16]
 800e8c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8c4:	613b      	str	r3, [r7, #16]
 800e8c6:	e003      	b.n	800e8d0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800e8c8:	693b      	ldr	r3, [r7, #16]
 800e8ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e8ce:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800e8d0:	693b      	ldr	r3, [r7, #16]
 800e8d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e8d6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800e8d8:	69fb      	ldr	r3, [r7, #28]
 800e8da:	015a      	lsls	r2, r3, #5
 800e8dc:	6a3b      	ldr	r3, [r7, #32]
 800e8de:	4413      	add	r3, r2
 800e8e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e8e4:	461a      	mov	r2, r3
 800e8e6:	693b      	ldr	r3, [r7, #16]
 800e8e8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800e8ea:	79fb      	ldrb	r3, [r7, #7]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d003      	beq.n	800e8f8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	e055      	b.n	800e9a0 <USB_HC_StartXfer+0x4ec>
 800e8f4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	78db      	ldrb	r3, [r3, #3]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d14e      	bne.n	800e99e <USB_HC_StartXfer+0x4ea>
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	6a1b      	ldr	r3, [r3, #32]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d04a      	beq.n	800e99e <USB_HC_StartXfer+0x4ea>
 800e908:	68bb      	ldr	r3, [r7, #8]
 800e90a:	79db      	ldrb	r3, [r3, #7]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d146      	bne.n	800e99e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	7c9b      	ldrb	r3, [r3, #18]
 800e914:	2b03      	cmp	r3, #3
 800e916:	d831      	bhi.n	800e97c <USB_HC_StartXfer+0x4c8>
 800e918:	a201      	add	r2, pc, #4	@ (adr r2, 800e920 <USB_HC_StartXfer+0x46c>)
 800e91a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e91e:	bf00      	nop
 800e920:	0800e931 	.word	0x0800e931
 800e924:	0800e955 	.word	0x0800e955
 800e928:	0800e931 	.word	0x0800e931
 800e92c:	0800e955 	.word	0x0800e955
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800e930:	68bb      	ldr	r3, [r7, #8]
 800e932:	6a1b      	ldr	r3, [r3, #32]
 800e934:	3303      	adds	r3, #3
 800e936:	089b      	lsrs	r3, r3, #2
 800e938:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800e93a:	8afa      	ldrh	r2, [r7, #22]
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e940:	b29b      	uxth	r3, r3
 800e942:	429a      	cmp	r2, r3
 800e944:	d91c      	bls.n	800e980 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	699b      	ldr	r3, [r3, #24]
 800e94a:	f043 0220 	orr.w	r2, r3, #32
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	619a      	str	r2, [r3, #24]
        }
        break;
 800e952:	e015      	b.n	800e980 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800e954:	68bb      	ldr	r3, [r7, #8]
 800e956:	6a1b      	ldr	r3, [r3, #32]
 800e958:	3303      	adds	r3, #3
 800e95a:	089b      	lsrs	r3, r3, #2
 800e95c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800e95e:	8afa      	ldrh	r2, [r7, #22]
 800e960:	6a3b      	ldr	r3, [r7, #32]
 800e962:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e966:	691b      	ldr	r3, [r3, #16]
 800e968:	b29b      	uxth	r3, r3
 800e96a:	429a      	cmp	r2, r3
 800e96c:	d90a      	bls.n	800e984 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	699b      	ldr	r3, [r3, #24]
 800e972:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	619a      	str	r2, [r3, #24]
        }
        break;
 800e97a:	e003      	b.n	800e984 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800e97c:	bf00      	nop
 800e97e:	e002      	b.n	800e986 <USB_HC_StartXfer+0x4d2>
        break;
 800e980:	bf00      	nop
 800e982:	e000      	b.n	800e986 <USB_HC_StartXfer+0x4d2>
        break;
 800e984:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800e986:	68bb      	ldr	r3, [r7, #8]
 800e988:	6999      	ldr	r1, [r3, #24]
 800e98a:	68bb      	ldr	r3, [r7, #8]
 800e98c:	785a      	ldrb	r2, [r3, #1]
 800e98e:	68bb      	ldr	r3, [r7, #8]
 800e990:	6a1b      	ldr	r3, [r3, #32]
 800e992:	b29b      	uxth	r3, r3
 800e994:	2000      	movs	r0, #0
 800e996:	9000      	str	r0, [sp, #0]
 800e998:	68f8      	ldr	r0, [r7, #12]
 800e99a:	f7ff f9cf 	bl	800dd3c <USB_WritePacket>
  }

  return HAL_OK;
 800e99e:	2300      	movs	r3, #0
}
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	3728      	adds	r7, #40	@ 0x28
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800e9a8:	b480      	push	{r7}
 800e9aa:	b085      	sub	sp, #20
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e9ba:	695b      	ldr	r3, [r3, #20]
 800e9bc:	b29b      	uxth	r3, r3
}
 800e9be:	4618      	mov	r0, r3
 800e9c0:	3714      	adds	r7, #20
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c8:	4770      	bx	lr

0800e9ca <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800e9ca:	b480      	push	{r7}
 800e9cc:	b089      	sub	sp, #36	@ 0x24
 800e9ce:	af00      	add	r7, sp, #0
 800e9d0:	6078      	str	r0, [r7, #4]
 800e9d2:	460b      	mov	r3, r1
 800e9d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800e9da:	78fb      	ldrb	r3, [r7, #3]
 800e9dc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800e9e2:	69bb      	ldr	r3, [r7, #24]
 800e9e4:	015a      	lsls	r2, r3, #5
 800e9e6:	69fb      	ldr	r3, [r7, #28]
 800e9e8:	4413      	add	r3, r2
 800e9ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	0c9b      	lsrs	r3, r3, #18
 800e9f2:	f003 0303 	and.w	r3, r3, #3
 800e9f6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800e9f8:	69bb      	ldr	r3, [r7, #24]
 800e9fa:	015a      	lsls	r2, r3, #5
 800e9fc:	69fb      	ldr	r3, [r7, #28]
 800e9fe:	4413      	add	r3, r2
 800ea00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	0fdb      	lsrs	r3, r3, #31
 800ea08:	f003 0301 	and.w	r3, r3, #1
 800ea0c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800ea0e:	69bb      	ldr	r3, [r7, #24]
 800ea10:	015a      	lsls	r2, r3, #5
 800ea12:	69fb      	ldr	r3, [r7, #28]
 800ea14:	4413      	add	r3, r2
 800ea16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea1a:	685b      	ldr	r3, [r3, #4]
 800ea1c:	0fdb      	lsrs	r3, r3, #31
 800ea1e:	f003 0301 	and.w	r3, r3, #1
 800ea22:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	689b      	ldr	r3, [r3, #8]
 800ea28:	f003 0320 	and.w	r3, r3, #32
 800ea2c:	2b20      	cmp	r3, #32
 800ea2e:	d10d      	bne.n	800ea4c <USB_HC_Halt+0x82>
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d10a      	bne.n	800ea4c <USB_HC_Halt+0x82>
 800ea36:	693b      	ldr	r3, [r7, #16]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d005      	beq.n	800ea48 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800ea3c:	697b      	ldr	r3, [r7, #20]
 800ea3e:	2b01      	cmp	r3, #1
 800ea40:	d002      	beq.n	800ea48 <USB_HC_Halt+0x7e>
 800ea42:	697b      	ldr	r3, [r7, #20]
 800ea44:	2b03      	cmp	r3, #3
 800ea46:	d101      	bne.n	800ea4c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800ea48:	2300      	movs	r3, #0
 800ea4a:	e0d8      	b.n	800ebfe <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ea4c:	697b      	ldr	r3, [r7, #20]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d002      	beq.n	800ea58 <USB_HC_Halt+0x8e>
 800ea52:	697b      	ldr	r3, [r7, #20]
 800ea54:	2b02      	cmp	r3, #2
 800ea56:	d173      	bne.n	800eb40 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ea58:	69bb      	ldr	r3, [r7, #24]
 800ea5a:	015a      	lsls	r2, r3, #5
 800ea5c:	69fb      	ldr	r3, [r7, #28]
 800ea5e:	4413      	add	r3, r2
 800ea60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	69ba      	ldr	r2, [r7, #24]
 800ea68:	0151      	lsls	r1, r2, #5
 800ea6a:	69fa      	ldr	r2, [r7, #28]
 800ea6c:	440a      	add	r2, r1
 800ea6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ea72:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ea76:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	689b      	ldr	r3, [r3, #8]
 800ea7c:	f003 0320 	and.w	r3, r3, #32
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d14a      	bne.n	800eb1a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea88:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d133      	bne.n	800eaf8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ea90:	69bb      	ldr	r3, [r7, #24]
 800ea92:	015a      	lsls	r2, r3, #5
 800ea94:	69fb      	ldr	r3, [r7, #28]
 800ea96:	4413      	add	r3, r2
 800ea98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	69ba      	ldr	r2, [r7, #24]
 800eaa0:	0151      	lsls	r1, r2, #5
 800eaa2:	69fa      	ldr	r2, [r7, #28]
 800eaa4:	440a      	add	r2, r1
 800eaa6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eaaa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eaae:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800eab0:	69bb      	ldr	r3, [r7, #24]
 800eab2:	015a      	lsls	r2, r3, #5
 800eab4:	69fb      	ldr	r3, [r7, #28]
 800eab6:	4413      	add	r3, r2
 800eab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	69ba      	ldr	r2, [r7, #24]
 800eac0:	0151      	lsls	r1, r2, #5
 800eac2:	69fa      	ldr	r2, [r7, #28]
 800eac4:	440a      	add	r2, r1
 800eac6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eaca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eace:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800ead0:	68bb      	ldr	r3, [r7, #8]
 800ead2:	3301      	adds	r3, #1
 800ead4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eadc:	d82e      	bhi.n	800eb3c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800eade:	69bb      	ldr	r3, [r7, #24]
 800eae0:	015a      	lsls	r2, r3, #5
 800eae2:	69fb      	ldr	r3, [r7, #28]
 800eae4:	4413      	add	r3, r2
 800eae6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eaf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eaf4:	d0ec      	beq.n	800ead0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800eaf6:	e081      	b.n	800ebfc <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800eaf8:	69bb      	ldr	r3, [r7, #24]
 800eafa:	015a      	lsls	r2, r3, #5
 800eafc:	69fb      	ldr	r3, [r7, #28]
 800eafe:	4413      	add	r3, r2
 800eb00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	69ba      	ldr	r2, [r7, #24]
 800eb08:	0151      	lsls	r1, r2, #5
 800eb0a:	69fa      	ldr	r2, [r7, #28]
 800eb0c:	440a      	add	r2, r1
 800eb0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eb16:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800eb18:	e070      	b.n	800ebfc <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800eb1a:	69bb      	ldr	r3, [r7, #24]
 800eb1c:	015a      	lsls	r2, r3, #5
 800eb1e:	69fb      	ldr	r3, [r7, #28]
 800eb20:	4413      	add	r3, r2
 800eb22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	69ba      	ldr	r2, [r7, #24]
 800eb2a:	0151      	lsls	r1, r2, #5
 800eb2c:	69fa      	ldr	r2, [r7, #28]
 800eb2e:	440a      	add	r2, r1
 800eb30:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eb38:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800eb3a:	e05f      	b.n	800ebfc <USB_HC_Halt+0x232>
            break;
 800eb3c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800eb3e:	e05d      	b.n	800ebfc <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800eb40:	69bb      	ldr	r3, [r7, #24]
 800eb42:	015a      	lsls	r2, r3, #5
 800eb44:	69fb      	ldr	r3, [r7, #28]
 800eb46:	4413      	add	r3, r2
 800eb48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	69ba      	ldr	r2, [r7, #24]
 800eb50:	0151      	lsls	r1, r2, #5
 800eb52:	69fa      	ldr	r2, [r7, #28]
 800eb54:	440a      	add	r2, r1
 800eb56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eb5e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eb66:	691b      	ldr	r3, [r3, #16]
 800eb68:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d133      	bne.n	800ebd8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800eb70:	69bb      	ldr	r3, [r7, #24]
 800eb72:	015a      	lsls	r2, r3, #5
 800eb74:	69fb      	ldr	r3, [r7, #28]
 800eb76:	4413      	add	r3, r2
 800eb78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	69ba      	ldr	r2, [r7, #24]
 800eb80:	0151      	lsls	r1, r2, #5
 800eb82:	69fa      	ldr	r2, [r7, #28]
 800eb84:	440a      	add	r2, r1
 800eb86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eb8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb8e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800eb90:	69bb      	ldr	r3, [r7, #24]
 800eb92:	015a      	lsls	r2, r3, #5
 800eb94:	69fb      	ldr	r3, [r7, #28]
 800eb96:	4413      	add	r3, r2
 800eb98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	69ba      	ldr	r2, [r7, #24]
 800eba0:	0151      	lsls	r1, r2, #5
 800eba2:	69fa      	ldr	r2, [r7, #28]
 800eba4:	440a      	add	r2, r1
 800eba6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ebaa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ebae:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	3301      	adds	r3, #1
 800ebb4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ebbc:	d81d      	bhi.n	800ebfa <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ebbe:	69bb      	ldr	r3, [r7, #24]
 800ebc0:	015a      	lsls	r2, r3, #5
 800ebc2:	69fb      	ldr	r3, [r7, #28]
 800ebc4:	4413      	add	r3, r2
 800ebc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ebd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ebd4:	d0ec      	beq.n	800ebb0 <USB_HC_Halt+0x1e6>
 800ebd6:	e011      	b.n	800ebfc <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ebd8:	69bb      	ldr	r3, [r7, #24]
 800ebda:	015a      	lsls	r2, r3, #5
 800ebdc:	69fb      	ldr	r3, [r7, #28]
 800ebde:	4413      	add	r3, r2
 800ebe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	69ba      	ldr	r2, [r7, #24]
 800ebe8:	0151      	lsls	r1, r2, #5
 800ebea:	69fa      	ldr	r2, [r7, #28]
 800ebec:	440a      	add	r2, r1
 800ebee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ebf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ebf6:	6013      	str	r3, [r2, #0]
 800ebf8:	e000      	b.n	800ebfc <USB_HC_Halt+0x232>
          break;
 800ebfa:	bf00      	nop
    }
  }

  return HAL_OK;
 800ebfc:	2300      	movs	r3, #0
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	3724      	adds	r7, #36	@ 0x24
 800ec02:	46bd      	mov	sp, r7
 800ec04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec08:	4770      	bx	lr
	...

0800ec0c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b087      	sub	sp, #28
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
 800ec14:	460b      	mov	r3, r1
 800ec16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800ec1c:	78fb      	ldrb	r3, [r7, #3]
 800ec1e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800ec20:	2301      	movs	r3, #1
 800ec22:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	04da      	lsls	r2, r3, #19
 800ec28:	4b15      	ldr	r3, [pc, #84]	@ (800ec80 <USB_DoPing+0x74>)
 800ec2a:	4013      	ands	r3, r2
 800ec2c:	693a      	ldr	r2, [r7, #16]
 800ec2e:	0151      	lsls	r1, r2, #5
 800ec30:	697a      	ldr	r2, [r7, #20]
 800ec32:	440a      	add	r2, r1
 800ec34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ec38:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ec3c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800ec3e:	693b      	ldr	r3, [r7, #16]
 800ec40:	015a      	lsls	r2, r3, #5
 800ec42:	697b      	ldr	r3, [r7, #20]
 800ec44:	4413      	add	r3, r2
 800ec46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ec4e:	68bb      	ldr	r3, [r7, #8]
 800ec50:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ec54:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ec56:	68bb      	ldr	r3, [r7, #8]
 800ec58:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ec5c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800ec5e:	693b      	ldr	r3, [r7, #16]
 800ec60:	015a      	lsls	r2, r3, #5
 800ec62:	697b      	ldr	r3, [r7, #20]
 800ec64:	4413      	add	r3, r2
 800ec66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	68bb      	ldr	r3, [r7, #8]
 800ec6e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ec70:	2300      	movs	r3, #0
}
 800ec72:	4618      	mov	r0, r3
 800ec74:	371c      	adds	r7, #28
 800ec76:	46bd      	mov	sp, r7
 800ec78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7c:	4770      	bx	lr
 800ec7e:	bf00      	nop
 800ec80:	1ff80000 	.word	0x1ff80000

0800ec84 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b088      	sub	sp, #32
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800ec94:	2300      	movs	r3, #0
 800ec96:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f7fe ff92 	bl	800dbc2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ec9e:	2110      	movs	r1, #16
 800eca0:	6878      	ldr	r0, [r7, #4]
 800eca2:	f7fe ffeb 	bl	800dc7c <USB_FlushTxFifo>
 800eca6:	4603      	mov	r3, r0
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d001      	beq.n	800ecb0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800ecac:	2301      	movs	r3, #1
 800ecae:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ecb0:	6878      	ldr	r0, [r7, #4]
 800ecb2:	f7ff f815 	bl	800dce0 <USB_FlushRxFifo>
 800ecb6:	4603      	mov	r3, r0
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d001      	beq.n	800ecc0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	61bb      	str	r3, [r7, #24]
 800ecc4:	e01f      	b.n	800ed06 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800ecc6:	69bb      	ldr	r3, [r7, #24]
 800ecc8:	015a      	lsls	r2, r3, #5
 800ecca:	697b      	ldr	r3, [r7, #20]
 800eccc:	4413      	add	r3, r2
 800ecce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ecd6:	693b      	ldr	r3, [r7, #16]
 800ecd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ecdc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ecde:	693b      	ldr	r3, [r7, #16]
 800ece0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ece4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ece6:	693b      	ldr	r3, [r7, #16]
 800ece8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ecec:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ecee:	69bb      	ldr	r3, [r7, #24]
 800ecf0:	015a      	lsls	r2, r3, #5
 800ecf2:	697b      	ldr	r3, [r7, #20]
 800ecf4:	4413      	add	r3, r2
 800ecf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ecfa:	461a      	mov	r2, r3
 800ecfc:	693b      	ldr	r3, [r7, #16]
 800ecfe:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ed00:	69bb      	ldr	r3, [r7, #24]
 800ed02:	3301      	adds	r3, #1
 800ed04:	61bb      	str	r3, [r7, #24]
 800ed06:	69bb      	ldr	r3, [r7, #24]
 800ed08:	2b0f      	cmp	r3, #15
 800ed0a:	d9dc      	bls.n	800ecc6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	61bb      	str	r3, [r7, #24]
 800ed10:	e034      	b.n	800ed7c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800ed12:	69bb      	ldr	r3, [r7, #24]
 800ed14:	015a      	lsls	r2, r3, #5
 800ed16:	697b      	ldr	r3, [r7, #20]
 800ed18:	4413      	add	r3, r2
 800ed1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ed22:	693b      	ldr	r3, [r7, #16]
 800ed24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ed28:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800ed2a:	693b      	ldr	r3, [r7, #16]
 800ed2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ed30:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ed32:	693b      	ldr	r3, [r7, #16]
 800ed34:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ed38:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ed3a:	69bb      	ldr	r3, [r7, #24]
 800ed3c:	015a      	lsls	r2, r3, #5
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	4413      	add	r3, r2
 800ed42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ed46:	461a      	mov	r2, r3
 800ed48:	693b      	ldr	r3, [r7, #16]
 800ed4a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	3301      	adds	r3, #1
 800ed50:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ed58:	d80c      	bhi.n	800ed74 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ed5a:	69bb      	ldr	r3, [r7, #24]
 800ed5c:	015a      	lsls	r2, r3, #5
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	4413      	add	r3, r2
 800ed62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ed6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ed70:	d0ec      	beq.n	800ed4c <USB_StopHost+0xc8>
 800ed72:	e000      	b.n	800ed76 <USB_StopHost+0xf2>
        break;
 800ed74:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ed76:	69bb      	ldr	r3, [r7, #24]
 800ed78:	3301      	adds	r3, #1
 800ed7a:	61bb      	str	r3, [r7, #24]
 800ed7c:	69bb      	ldr	r3, [r7, #24]
 800ed7e:	2b0f      	cmp	r3, #15
 800ed80:	d9c7      	bls.n	800ed12 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ed88:	461a      	mov	r2, r3
 800ed8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ed8e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ed96:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ed98:	6878      	ldr	r0, [r7, #4]
 800ed9a:	f7fe ff01 	bl	800dba0 <USB_EnableGlobalInt>

  return ret;
 800ed9e:	7ffb      	ldrb	r3, [r7, #31]
}
 800eda0:	4618      	mov	r0, r3
 800eda2:	3720      	adds	r7, #32
 800eda4:	46bd      	mov	sp, r7
 800eda6:	bd80      	pop	{r7, pc}

0800eda8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800edac:	4904      	ldr	r1, [pc, #16]	@ (800edc0 <MX_FATFS_Init+0x18>)
 800edae:	4805      	ldr	r0, [pc, #20]	@ (800edc4 <MX_FATFS_Init+0x1c>)
 800edb0:	f002 fc64 	bl	801167c <FATFS_LinkDriver>
 800edb4:	4603      	mov	r3, r0
 800edb6:	461a      	mov	r2, r3
 800edb8:	4b03      	ldr	r3, [pc, #12]	@ (800edc8 <MX_FATFS_Init+0x20>)
 800edba:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800edbc:	bf00      	nop
 800edbe:	bd80      	pop	{r7, pc}
 800edc0:	2000204c 	.word	0x2000204c
 800edc4:	08014708 	.word	0x08014708
 800edc8:	20002048 	.word	0x20002048

0800edcc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	b082      	sub	sp, #8
 800edd0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800edd2:	2300      	movs	r3, #0
 800edd4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800edd6:	f000 f87b 	bl	800eed0 <BSP_SD_IsDetected>
 800edda:	4603      	mov	r3, r0
 800eddc:	2b01      	cmp	r3, #1
 800edde:	d001      	beq.n	800ede4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800ede0:	2302      	movs	r3, #2
 800ede2:	e012      	b.n	800ee0a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800ede4:	480b      	ldr	r0, [pc, #44]	@ (800ee14 <BSP_SD_Init+0x48>)
 800ede6:	f7fb f908 	bl	8009ffa <HAL_SD_Init>
 800edea:	4603      	mov	r3, r0
 800edec:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800edee:	79fb      	ldrb	r3, [r7, #7]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d109      	bne.n	800ee08 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800edf4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800edf8:	4806      	ldr	r0, [pc, #24]	@ (800ee14 <BSP_SD_Init+0x48>)
 800edfa:	f7fb fd51 	bl	800a8a0 <HAL_SD_ConfigWideBusOperation>
 800edfe:	4603      	mov	r3, r0
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d001      	beq.n	800ee08 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ee04:	2301      	movs	r3, #1
 800ee06:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ee08:	79fb      	ldrb	r3, [r7, #7]
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3708      	adds	r7, #8
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}
 800ee12:	bf00      	nop
 800ee14:	20000b9c 	.word	0x20000b9c

0800ee18 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b086      	sub	sp, #24
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	60f8      	str	r0, [r7, #12]
 800ee20:	60b9      	str	r1, [r7, #8]
 800ee22:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ee24:	2300      	movs	r3, #0
 800ee26:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	68ba      	ldr	r2, [r7, #8]
 800ee2c:	68f9      	ldr	r1, [r7, #12]
 800ee2e:	4806      	ldr	r0, [pc, #24]	@ (800ee48 <BSP_SD_ReadBlocks_DMA+0x30>)
 800ee30:	f7fb f994 	bl	800a15c <HAL_SD_ReadBlocks_DMA>
 800ee34:	4603      	mov	r3, r0
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d001      	beq.n	800ee3e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ee3a:	2301      	movs	r3, #1
 800ee3c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ee3e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee40:	4618      	mov	r0, r3
 800ee42:	3718      	adds	r7, #24
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bd80      	pop	{r7, pc}
 800ee48:	20000b9c 	.word	0x20000b9c

0800ee4c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b086      	sub	sp, #24
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	60f8      	str	r0, [r7, #12]
 800ee54:	60b9      	str	r1, [r7, #8]
 800ee56:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	68ba      	ldr	r2, [r7, #8]
 800ee60:	68f9      	ldr	r1, [r7, #12]
 800ee62:	4806      	ldr	r0, [pc, #24]	@ (800ee7c <BSP_SD_WriteBlocks_DMA+0x30>)
 800ee64:	f7fb fa5c 	bl	800a320 <HAL_SD_WriteBlocks_DMA>
 800ee68:	4603      	mov	r3, r0
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d001      	beq.n	800ee72 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ee6e:	2301      	movs	r3, #1
 800ee70:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ee72:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee74:	4618      	mov	r0, r3
 800ee76:	3718      	adds	r7, #24
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	bd80      	pop	{r7, pc}
 800ee7c:	20000b9c 	.word	0x20000b9c

0800ee80 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ee84:	4805      	ldr	r0, [pc, #20]	@ (800ee9c <BSP_SD_GetCardState+0x1c>)
 800ee86:	f7fb fda5 	bl	800a9d4 <HAL_SD_GetCardState>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	2b04      	cmp	r3, #4
 800ee8e:	bf14      	ite	ne
 800ee90:	2301      	movne	r3, #1
 800ee92:	2300      	moveq	r3, #0
 800ee94:	b2db      	uxtb	r3, r3
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	20000b9c 	.word	0x20000b9c

0800eea0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b082      	sub	sp, #8
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800eea8:	6879      	ldr	r1, [r7, #4]
 800eeaa:	4803      	ldr	r0, [pc, #12]	@ (800eeb8 <BSP_SD_GetCardInfo+0x18>)
 800eeac:	f7fb fccc 	bl	800a848 <HAL_SD_GetCardInfo>
}
 800eeb0:	bf00      	nop
 800eeb2:	3708      	adds	r7, #8
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	bd80      	pop	{r7, pc}
 800eeb8:	20000b9c 	.word	0x20000b9c

0800eebc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b082      	sub	sp, #8
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800eec4:	f000 f9b2 	bl	800f22c <BSP_SD_ReadCpltCallback>
}
 800eec8:	bf00      	nop
 800eeca:	3708      	adds	r7, #8
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}

0800eed0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b082      	sub	sp, #8
 800eed4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800eed6:	2301      	movs	r3, #1
 800eed8:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800eeda:	f000 f80b 	bl	800eef4 <BSP_PlatformIsDetected>
 800eede:	4603      	mov	r3, r0
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d101      	bne.n	800eee8 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800eee4:	2300      	movs	r3, #0
 800eee6:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800eee8:	79fb      	ldrb	r3, [r7, #7]
 800eeea:	b2db      	uxtb	r3, r3
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3708      	adds	r7, #8
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b082      	sub	sp, #8
 800eef8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800eefa:	2301      	movs	r3, #1
 800eefc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800eefe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ef02:	4806      	ldr	r0, [pc, #24]	@ (800ef1c <BSP_PlatformIsDetected+0x28>)
 800ef04:	f7f5 ffb0 	bl	8004e68 <HAL_GPIO_ReadPin>
 800ef08:	4603      	mov	r3, r0
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d001      	beq.n	800ef12 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ef0e:	2300      	movs	r3, #0
 800ef10:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ef12:	79fb      	ldrb	r3, [r7, #7]
}
 800ef14:	4618      	mov	r0, r3
 800ef16:	3708      	adds	r7, #8
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}
 800ef1c:	40020800 	.word	0x40020800

0800ef20 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b084      	sub	sp, #16
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800ef28:	f002 fbf4 	bl	8011714 <osKernelSysTick>
 800ef2c:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800ef2e:	e006      	b.n	800ef3e <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ef30:	f7ff ffa6 	bl	800ee80 <BSP_SD_GetCardState>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d101      	bne.n	800ef3e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ef3a:	2300      	movs	r3, #0
 800ef3c:	e009      	b.n	800ef52 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800ef3e:	f002 fbe9 	bl	8011714 <osKernelSysTick>
 800ef42:	4602      	mov	r2, r0
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	1ad3      	subs	r3, r2, r3
 800ef48:	687a      	ldr	r2, [r7, #4]
 800ef4a:	429a      	cmp	r2, r3
 800ef4c:	d8f0      	bhi.n	800ef30 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ef4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ef52:	4618      	mov	r0, r3
 800ef54:	3710      	adds	r7, #16
 800ef56:	46bd      	mov	sp, r7
 800ef58:	bd80      	pop	{r7, pc}
	...

0800ef5c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b082      	sub	sp, #8
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	4603      	mov	r3, r0
 800ef64:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ef66:	4b0b      	ldr	r3, [pc, #44]	@ (800ef94 <SD_CheckStatus+0x38>)
 800ef68:	2201      	movs	r2, #1
 800ef6a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ef6c:	f7ff ff88 	bl	800ee80 <BSP_SD_GetCardState>
 800ef70:	4603      	mov	r3, r0
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d107      	bne.n	800ef86 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ef76:	4b07      	ldr	r3, [pc, #28]	@ (800ef94 <SD_CheckStatus+0x38>)
 800ef78:	781b      	ldrb	r3, [r3, #0]
 800ef7a:	b2db      	uxtb	r3, r3
 800ef7c:	f023 0301 	bic.w	r3, r3, #1
 800ef80:	b2da      	uxtb	r2, r3
 800ef82:	4b04      	ldr	r3, [pc, #16]	@ (800ef94 <SD_CheckStatus+0x38>)
 800ef84:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ef86:	4b03      	ldr	r3, [pc, #12]	@ (800ef94 <SD_CheckStatus+0x38>)
 800ef88:	781b      	ldrb	r3, [r3, #0]
 800ef8a:	b2db      	uxtb	r3, r3
}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	3708      	adds	r7, #8
 800ef90:	46bd      	mov	sp, r7
 800ef92:	bd80      	pop	{r7, pc}
 800ef94:	20000009 	.word	0x20000009

0800ef98 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ef98:	b590      	push	{r4, r7, lr}
 800ef9a:	b087      	sub	sp, #28
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	4603      	mov	r3, r0
 800efa0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800efa2:	4b20      	ldr	r3, [pc, #128]	@ (800f024 <SD_initialize+0x8c>)
 800efa4:	2201      	movs	r2, #1
 800efa6:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800efa8:	f002 fba8 	bl	80116fc <osKernelRunning>
 800efac:	4603      	mov	r3, r0
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d030      	beq.n	800f014 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800efb2:	f7ff ff0b 	bl	800edcc <BSP_SD_Init>
 800efb6:	4603      	mov	r3, r0
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d107      	bne.n	800efcc <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800efbc:	79fb      	ldrb	r3, [r7, #7]
 800efbe:	4618      	mov	r0, r3
 800efc0:	f7ff ffcc 	bl	800ef5c <SD_CheckStatus>
 800efc4:	4603      	mov	r3, r0
 800efc6:	461a      	mov	r2, r3
 800efc8:	4b16      	ldr	r3, [pc, #88]	@ (800f024 <SD_initialize+0x8c>)
 800efca:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800efcc:	4b15      	ldr	r3, [pc, #84]	@ (800f024 <SD_initialize+0x8c>)
 800efce:	781b      	ldrb	r3, [r3, #0]
 800efd0:	b2db      	uxtb	r3, r3
 800efd2:	2b01      	cmp	r3, #1
 800efd4:	d01e      	beq.n	800f014 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800efd6:	4b14      	ldr	r3, [pc, #80]	@ (800f028 <SD_initialize+0x90>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d10e      	bne.n	800effc <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800efde:	4b13      	ldr	r3, [pc, #76]	@ (800f02c <SD_initialize+0x94>)
 800efe0:	f107 0408 	add.w	r4, r7, #8
 800efe4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800efe6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800efea:	f107 0308 	add.w	r3, r7, #8
 800efee:	2100      	movs	r1, #0
 800eff0:	4618      	mov	r0, r3
 800eff2:	f002 fbff 	bl	80117f4 <osMessageCreate>
 800eff6:	4603      	mov	r3, r0
 800eff8:	4a0b      	ldr	r2, [pc, #44]	@ (800f028 <SD_initialize+0x90>)
 800effa:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800effc:	4b0a      	ldr	r3, [pc, #40]	@ (800f028 <SD_initialize+0x90>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d107      	bne.n	800f014 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800f004:	4b07      	ldr	r3, [pc, #28]	@ (800f024 <SD_initialize+0x8c>)
 800f006:	781b      	ldrb	r3, [r3, #0]
 800f008:	b2db      	uxtb	r3, r3
 800f00a:	f043 0301 	orr.w	r3, r3, #1
 800f00e:	b2da      	uxtb	r2, r3
 800f010:	4b04      	ldr	r3, [pc, #16]	@ (800f024 <SD_initialize+0x8c>)
 800f012:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800f014:	4b03      	ldr	r3, [pc, #12]	@ (800f024 <SD_initialize+0x8c>)
 800f016:	781b      	ldrb	r3, [r3, #0]
 800f018:	b2db      	uxtb	r3, r3
}
 800f01a:	4618      	mov	r0, r3
 800f01c:	371c      	adds	r7, #28
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd90      	pop	{r4, r7, pc}
 800f022:	bf00      	nop
 800f024:	20000009 	.word	0x20000009
 800f028:	20002050 	.word	0x20002050
 800f02c:	08014694 	.word	0x08014694

0800f030 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b082      	sub	sp, #8
 800f034:	af00      	add	r7, sp, #0
 800f036:	4603      	mov	r3, r0
 800f038:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800f03a:	79fb      	ldrb	r3, [r7, #7]
 800f03c:	4618      	mov	r0, r3
 800f03e:	f7ff ff8d 	bl	800ef5c <SD_CheckStatus>
 800f042:	4603      	mov	r3, r0
}
 800f044:	4618      	mov	r0, r3
 800f046:	3708      	adds	r7, #8
 800f048:	46bd      	mov	sp, r7
 800f04a:	bd80      	pop	{r7, pc}

0800f04c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b08a      	sub	sp, #40	@ 0x28
 800f050:	af00      	add	r7, sp, #0
 800f052:	60b9      	str	r1, [r7, #8]
 800f054:	607a      	str	r2, [r7, #4]
 800f056:	603b      	str	r3, [r7, #0]
 800f058:	4603      	mov	r3, r0
 800f05a:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800f05c:	2301      	movs	r3, #1
 800f05e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f062:	f247 5030 	movw	r0, #30000	@ 0x7530
 800f066:	f7ff ff5b 	bl	800ef20 <SD_CheckStatusWithTimeout>
 800f06a:	4603      	mov	r3, r0
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	da02      	bge.n	800f076 <SD_read+0x2a>
  {
    return res;
 800f070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f074:	e032      	b.n	800f0dc <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800f076:	683a      	ldr	r2, [r7, #0]
 800f078:	6879      	ldr	r1, [r7, #4]
 800f07a:	68b8      	ldr	r0, [r7, #8]
 800f07c:	f7ff fecc 	bl	800ee18 <BSP_SD_ReadBlocks_DMA>
 800f080:	4603      	mov	r3, r0
 800f082:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800f086:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d124      	bne.n	800f0d8 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800f08e:	4b15      	ldr	r3, [pc, #84]	@ (800f0e4 <SD_read+0x98>)
 800f090:	6819      	ldr	r1, [r3, #0]
 800f092:	f107 0314 	add.w	r3, r7, #20
 800f096:	f247 5230 	movw	r2, #30000	@ 0x7530
 800f09a:	4618      	mov	r0, r3
 800f09c:	f002 fc12 	bl	80118c4 <osMessageGet>

    if (event.status == osEventMessage)
 800f0a0:	697b      	ldr	r3, [r7, #20]
 800f0a2:	2b10      	cmp	r3, #16
 800f0a4:	d118      	bne.n	800f0d8 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800f0a6:	69bb      	ldr	r3, [r7, #24]
 800f0a8:	2b01      	cmp	r3, #1
 800f0aa:	d115      	bne.n	800f0d8 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800f0ac:	f002 fb32 	bl	8011714 <osKernelSysTick>
 800f0b0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800f0b2:	e008      	b.n	800f0c6 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f0b4:	f7ff fee4 	bl	800ee80 <BSP_SD_GetCardState>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d103      	bne.n	800f0c6 <SD_read+0x7a>
              {
                res = RES_OK;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800f0c4:	e008      	b.n	800f0d8 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800f0c6:	f002 fb25 	bl	8011714 <osKernelSysTick>
 800f0ca:	4602      	mov	r2, r0
 800f0cc:	6a3b      	ldr	r3, [r7, #32]
 800f0ce:	1ad3      	subs	r3, r2, r3
 800f0d0:	f247 522f 	movw	r2, #29999	@ 0x752f
 800f0d4:	4293      	cmp	r3, r2
 800f0d6:	d9ed      	bls.n	800f0b4 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800f0d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f0dc:	4618      	mov	r0, r3
 800f0de:	3728      	adds	r7, #40	@ 0x28
 800f0e0:	46bd      	mov	sp, r7
 800f0e2:	bd80      	pop	{r7, pc}
 800f0e4:	20002050 	.word	0x20002050

0800f0e8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b08a      	sub	sp, #40	@ 0x28
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	60b9      	str	r1, [r7, #8]
 800f0f0:	607a      	str	r2, [r7, #4]
 800f0f2:	603b      	str	r3, [r7, #0]
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f0fe:	f247 5030 	movw	r0, #30000	@ 0x7530
 800f102:	f7ff ff0d 	bl	800ef20 <SD_CheckStatusWithTimeout>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	da02      	bge.n	800f112 <SD_write+0x2a>
  {
    return res;
 800f10c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f110:	e02e      	b.n	800f170 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800f112:	683a      	ldr	r2, [r7, #0]
 800f114:	6879      	ldr	r1, [r7, #4]
 800f116:	68b8      	ldr	r0, [r7, #8]
 800f118:	f7ff fe98 	bl	800ee4c <BSP_SD_WriteBlocks_DMA>
 800f11c:	4603      	mov	r3, r0
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d124      	bne.n	800f16c <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800f122:	4b15      	ldr	r3, [pc, #84]	@ (800f178 <SD_write+0x90>)
 800f124:	6819      	ldr	r1, [r3, #0]
 800f126:	f107 0314 	add.w	r3, r7, #20
 800f12a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800f12e:	4618      	mov	r0, r3
 800f130:	f002 fbc8 	bl	80118c4 <osMessageGet>

    if (event.status == osEventMessage)
 800f134:	697b      	ldr	r3, [r7, #20]
 800f136:	2b10      	cmp	r3, #16
 800f138:	d118      	bne.n	800f16c <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800f13a:	69bb      	ldr	r3, [r7, #24]
 800f13c:	2b02      	cmp	r3, #2
 800f13e:	d115      	bne.n	800f16c <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800f140:	f002 fae8 	bl	8011714 <osKernelSysTick>
 800f144:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800f146:	e008      	b.n	800f15a <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f148:	f7ff fe9a 	bl	800ee80 <BSP_SD_GetCardState>
 800f14c:	4603      	mov	r3, r0
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d103      	bne.n	800f15a <SD_write+0x72>
          {
            res = RES_OK;
 800f152:	2300      	movs	r3, #0
 800f154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800f158:	e008      	b.n	800f16c <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800f15a:	f002 fadb 	bl	8011714 <osKernelSysTick>
 800f15e:	4602      	mov	r2, r0
 800f160:	6a3b      	ldr	r3, [r7, #32]
 800f162:	1ad3      	subs	r3, r2, r3
 800f164:	f247 522f 	movw	r2, #29999	@ 0x752f
 800f168:	4293      	cmp	r3, r2
 800f16a:	d9ed      	bls.n	800f148 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 800f16c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f170:	4618      	mov	r0, r3
 800f172:	3728      	adds	r7, #40	@ 0x28
 800f174:	46bd      	mov	sp, r7
 800f176:	bd80      	pop	{r7, pc}
 800f178:	20002050 	.word	0x20002050

0800f17c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b08c      	sub	sp, #48	@ 0x30
 800f180:	af00      	add	r7, sp, #0
 800f182:	4603      	mov	r3, r0
 800f184:	603a      	str	r2, [r7, #0]
 800f186:	71fb      	strb	r3, [r7, #7]
 800f188:	460b      	mov	r3, r1
 800f18a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f18c:	2301      	movs	r3, #1
 800f18e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f192:	4b25      	ldr	r3, [pc, #148]	@ (800f228 <SD_ioctl+0xac>)
 800f194:	781b      	ldrb	r3, [r3, #0]
 800f196:	b2db      	uxtb	r3, r3
 800f198:	f003 0301 	and.w	r3, r3, #1
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d001      	beq.n	800f1a4 <SD_ioctl+0x28>
 800f1a0:	2303      	movs	r3, #3
 800f1a2:	e03c      	b.n	800f21e <SD_ioctl+0xa2>

  switch (cmd)
 800f1a4:	79bb      	ldrb	r3, [r7, #6]
 800f1a6:	2b03      	cmp	r3, #3
 800f1a8:	d834      	bhi.n	800f214 <SD_ioctl+0x98>
 800f1aa:	a201      	add	r2, pc, #4	@ (adr r2, 800f1b0 <SD_ioctl+0x34>)
 800f1ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b0:	0800f1c1 	.word	0x0800f1c1
 800f1b4:	0800f1c9 	.word	0x0800f1c9
 800f1b8:	0800f1e1 	.word	0x0800f1e1
 800f1bc:	0800f1fb 	.word	0x0800f1fb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f1c6:	e028      	b.n	800f21a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f1c8:	f107 030c 	add.w	r3, r7, #12
 800f1cc:	4618      	mov	r0, r3
 800f1ce:	f7ff fe67 	bl	800eea0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f1d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f1d8:	2300      	movs	r3, #0
 800f1da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f1de:	e01c      	b.n	800f21a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f1e0:	f107 030c 	add.w	r3, r7, #12
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f7ff fe5b 	bl	800eea0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1ec:	b29a      	uxth	r2, r3
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f1f8:	e00f      	b.n	800f21a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f1fa:	f107 030c 	add.w	r3, r7, #12
 800f1fe:	4618      	mov	r0, r3
 800f200:	f7ff fe4e 	bl	800eea0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f206:	0a5a      	lsrs	r2, r3, #9
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f20c:	2300      	movs	r3, #0
 800f20e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f212:	e002      	b.n	800f21a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f214:	2304      	movs	r3, #4
 800f216:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800f21a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800f21e:	4618      	mov	r0, r3
 800f220:	3730      	adds	r7, #48	@ 0x30
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	20000009 	.word	0x20000009

0800f22c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800f230:	4b04      	ldr	r3, [pc, #16]	@ (800f244 <BSP_SD_ReadCpltCallback+0x18>)
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	2200      	movs	r2, #0
 800f236:	2101      	movs	r1, #1
 800f238:	4618      	mov	r0, r3
 800f23a:	f002 fb03 	bl	8011844 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800f23e:	bf00      	nop
 800f240:	bd80      	pop	{r7, pc}
 800f242:	bf00      	nop
 800f244:	20002050 	.word	0x20002050

0800f248 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800f248:	b590      	push	{r4, r7, lr}
 800f24a:	b089      	sub	sp, #36	@ 0x24
 800f24c:	af04      	add	r7, sp, #16
 800f24e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800f250:	2301      	movs	r3, #1
 800f252:	2202      	movs	r2, #2
 800f254:	2102      	movs	r1, #2
 800f256:	6878      	ldr	r0, [r7, #4]
 800f258:	f000 fcbd 	bl	800fbd6 <USBH_FindInterface>
 800f25c:	4603      	mov	r3, r0
 800f25e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f260:	7bfb      	ldrb	r3, [r7, #15]
 800f262:	2bff      	cmp	r3, #255	@ 0xff
 800f264:	d002      	beq.n	800f26c <USBH_CDC_InterfaceInit+0x24>
 800f266:	7bfb      	ldrb	r3, [r7, #15]
 800f268:	2b01      	cmp	r3, #1
 800f26a:	d901      	bls.n	800f270 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f26c:	2302      	movs	r3, #2
 800f26e:	e13d      	b.n	800f4ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800f270:	7bfb      	ldrb	r3, [r7, #15]
 800f272:	4619      	mov	r1, r3
 800f274:	6878      	ldr	r0, [r7, #4]
 800f276:	f000 fc92 	bl	800fb9e <USBH_SelectInterface>
 800f27a:	4603      	mov	r3, r0
 800f27c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800f27e:	7bbb      	ldrb	r3, [r7, #14]
 800f280:	2b00      	cmp	r3, #0
 800f282:	d001      	beq.n	800f288 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800f284:	2302      	movs	r3, #2
 800f286:	e131      	b.n	800f4ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800f28e:	2050      	movs	r0, #80	@ 0x50
 800f290:	f005 f886 	bl	80143a0 <malloc>
 800f294:	4603      	mov	r3, r0
 800f296:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f29e:	69db      	ldr	r3, [r3, #28]
 800f2a0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800f2a2:	68bb      	ldr	r3, [r7, #8]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d101      	bne.n	800f2ac <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800f2a8:	2302      	movs	r3, #2
 800f2aa:	e11f      	b.n	800f4ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800f2ac:	2250      	movs	r2, #80	@ 0x50
 800f2ae:	2100      	movs	r1, #0
 800f2b0:	68b8      	ldr	r0, [r7, #8]
 800f2b2:	f005 f933 	bl	801451c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f2b6:	7bfb      	ldrb	r3, [r7, #15]
 800f2b8:	687a      	ldr	r2, [r7, #4]
 800f2ba:	211a      	movs	r1, #26
 800f2bc:	fb01 f303 	mul.w	r3, r1, r3
 800f2c0:	4413      	add	r3, r2
 800f2c2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f2c6:	781b      	ldrb	r3, [r3, #0]
 800f2c8:	b25b      	sxtb	r3, r3
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	da15      	bge.n	800f2fa <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f2ce:	7bfb      	ldrb	r3, [r7, #15]
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	211a      	movs	r1, #26
 800f2d4:	fb01 f303 	mul.w	r3, r1, r3
 800f2d8:	4413      	add	r3, r2
 800f2da:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f2de:	781a      	ldrb	r2, [r3, #0]
 800f2e0:	68bb      	ldr	r3, [r7, #8]
 800f2e2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f2e4:	7bfb      	ldrb	r3, [r7, #15]
 800f2e6:	687a      	ldr	r2, [r7, #4]
 800f2e8:	211a      	movs	r1, #26
 800f2ea:	fb01 f303 	mul.w	r3, r1, r3
 800f2ee:	4413      	add	r3, r2
 800f2f0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f2f4:	881a      	ldrh	r2, [r3, #0]
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800f2fa:	68bb      	ldr	r3, [r7, #8]
 800f2fc:	785b      	ldrb	r3, [r3, #1]
 800f2fe:	4619      	mov	r1, r3
 800f300:	6878      	ldr	r0, [r7, #4]
 800f302:	f002 f90c 	bl	801151e <USBH_AllocPipe>
 800f306:	4603      	mov	r3, r0
 800f308:	461a      	mov	r2, r3
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800f30e:	68bb      	ldr	r3, [r7, #8]
 800f310:	7819      	ldrb	r1, [r3, #0]
 800f312:	68bb      	ldr	r3, [r7, #8]
 800f314:	7858      	ldrb	r0, [r3, #1]
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f322:	68ba      	ldr	r2, [r7, #8]
 800f324:	8952      	ldrh	r2, [r2, #10]
 800f326:	9202      	str	r2, [sp, #8]
 800f328:	2203      	movs	r2, #3
 800f32a:	9201      	str	r2, [sp, #4]
 800f32c:	9300      	str	r3, [sp, #0]
 800f32e:	4623      	mov	r3, r4
 800f330:	4602      	mov	r2, r0
 800f332:	6878      	ldr	r0, [r7, #4]
 800f334:	f002 f8c4 	bl	80114c0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	781b      	ldrb	r3, [r3, #0]
 800f33c:	2200      	movs	r2, #0
 800f33e:	4619      	mov	r1, r3
 800f340:	6878      	ldr	r0, [r7, #4]
 800f342:	f004 ffa7 	bl	8014294 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800f346:	2300      	movs	r3, #0
 800f348:	2200      	movs	r2, #0
 800f34a:	210a      	movs	r1, #10
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f000 fc42 	bl	800fbd6 <USBH_FindInterface>
 800f352:	4603      	mov	r3, r0
 800f354:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f356:	7bfb      	ldrb	r3, [r7, #15]
 800f358:	2bff      	cmp	r3, #255	@ 0xff
 800f35a:	d002      	beq.n	800f362 <USBH_CDC_InterfaceInit+0x11a>
 800f35c:	7bfb      	ldrb	r3, [r7, #15]
 800f35e:	2b01      	cmp	r3, #1
 800f360:	d901      	bls.n	800f366 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f362:	2302      	movs	r3, #2
 800f364:	e0c2      	b.n	800f4ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f366:	7bfb      	ldrb	r3, [r7, #15]
 800f368:	687a      	ldr	r2, [r7, #4]
 800f36a:	211a      	movs	r1, #26
 800f36c:	fb01 f303 	mul.w	r3, r1, r3
 800f370:	4413      	add	r3, r2
 800f372:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f376:	781b      	ldrb	r3, [r3, #0]
 800f378:	b25b      	sxtb	r3, r3
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	da16      	bge.n	800f3ac <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f37e:	7bfb      	ldrb	r3, [r7, #15]
 800f380:	687a      	ldr	r2, [r7, #4]
 800f382:	211a      	movs	r1, #26
 800f384:	fb01 f303 	mul.w	r3, r1, r3
 800f388:	4413      	add	r3, r2
 800f38a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f38e:	781a      	ldrb	r2, [r3, #0]
 800f390:	68bb      	ldr	r3, [r7, #8]
 800f392:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f394:	7bfb      	ldrb	r3, [r7, #15]
 800f396:	687a      	ldr	r2, [r7, #4]
 800f398:	211a      	movs	r1, #26
 800f39a:	fb01 f303 	mul.w	r3, r1, r3
 800f39e:	4413      	add	r3, r2
 800f3a0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f3a4:	881a      	ldrh	r2, [r3, #0]
 800f3a6:	68bb      	ldr	r3, [r7, #8]
 800f3a8:	835a      	strh	r2, [r3, #26]
 800f3aa:	e015      	b.n	800f3d8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f3ac:	7bfb      	ldrb	r3, [r7, #15]
 800f3ae:	687a      	ldr	r2, [r7, #4]
 800f3b0:	211a      	movs	r1, #26
 800f3b2:	fb01 f303 	mul.w	r3, r1, r3
 800f3b6:	4413      	add	r3, r2
 800f3b8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f3bc:	781a      	ldrb	r2, [r3, #0]
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f3c2:	7bfb      	ldrb	r3, [r7, #15]
 800f3c4:	687a      	ldr	r2, [r7, #4]
 800f3c6:	211a      	movs	r1, #26
 800f3c8:	fb01 f303 	mul.w	r3, r1, r3
 800f3cc:	4413      	add	r3, r2
 800f3ce:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f3d2:	881a      	ldrh	r2, [r3, #0]
 800f3d4:	68bb      	ldr	r3, [r7, #8]
 800f3d6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800f3d8:	7bfb      	ldrb	r3, [r7, #15]
 800f3da:	687a      	ldr	r2, [r7, #4]
 800f3dc:	211a      	movs	r1, #26
 800f3de:	fb01 f303 	mul.w	r3, r1, r3
 800f3e2:	4413      	add	r3, r2
 800f3e4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f3e8:	781b      	ldrb	r3, [r3, #0]
 800f3ea:	b25b      	sxtb	r3, r3
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	da16      	bge.n	800f41e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f3f0:	7bfb      	ldrb	r3, [r7, #15]
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	211a      	movs	r1, #26
 800f3f6:	fb01 f303 	mul.w	r3, r1, r3
 800f3fa:	4413      	add	r3, r2
 800f3fc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f400:	781a      	ldrb	r2, [r3, #0]
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f406:	7bfb      	ldrb	r3, [r7, #15]
 800f408:	687a      	ldr	r2, [r7, #4]
 800f40a:	211a      	movs	r1, #26
 800f40c:	fb01 f303 	mul.w	r3, r1, r3
 800f410:	4413      	add	r3, r2
 800f412:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f416:	881a      	ldrh	r2, [r3, #0]
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	835a      	strh	r2, [r3, #26]
 800f41c:	e015      	b.n	800f44a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f41e:	7bfb      	ldrb	r3, [r7, #15]
 800f420:	687a      	ldr	r2, [r7, #4]
 800f422:	211a      	movs	r1, #26
 800f424:	fb01 f303 	mul.w	r3, r1, r3
 800f428:	4413      	add	r3, r2
 800f42a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f42e:	781a      	ldrb	r2, [r3, #0]
 800f430:	68bb      	ldr	r3, [r7, #8]
 800f432:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f434:	7bfb      	ldrb	r3, [r7, #15]
 800f436:	687a      	ldr	r2, [r7, #4]
 800f438:	211a      	movs	r1, #26
 800f43a:	fb01 f303 	mul.w	r3, r1, r3
 800f43e:	4413      	add	r3, r2
 800f440:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f444:	881a      	ldrh	r2, [r3, #0]
 800f446:	68bb      	ldr	r3, [r7, #8]
 800f448:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800f44a:	68bb      	ldr	r3, [r7, #8]
 800f44c:	7b9b      	ldrb	r3, [r3, #14]
 800f44e:	4619      	mov	r1, r3
 800f450:	6878      	ldr	r0, [r7, #4]
 800f452:	f002 f864 	bl	801151e <USBH_AllocPipe>
 800f456:	4603      	mov	r3, r0
 800f458:	461a      	mov	r2, r3
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800f45e:	68bb      	ldr	r3, [r7, #8]
 800f460:	7bdb      	ldrb	r3, [r3, #15]
 800f462:	4619      	mov	r1, r3
 800f464:	6878      	ldr	r0, [r7, #4]
 800f466:	f002 f85a 	bl	801151e <USBH_AllocPipe>
 800f46a:	4603      	mov	r3, r0
 800f46c:	461a      	mov	r2, r3
 800f46e:	68bb      	ldr	r3, [r7, #8]
 800f470:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800f472:	68bb      	ldr	r3, [r7, #8]
 800f474:	7b59      	ldrb	r1, [r3, #13]
 800f476:	68bb      	ldr	r3, [r7, #8]
 800f478:	7b98      	ldrb	r0, [r3, #14]
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f486:	68ba      	ldr	r2, [r7, #8]
 800f488:	8b12      	ldrh	r2, [r2, #24]
 800f48a:	9202      	str	r2, [sp, #8]
 800f48c:	2202      	movs	r2, #2
 800f48e:	9201      	str	r2, [sp, #4]
 800f490:	9300      	str	r3, [sp, #0]
 800f492:	4623      	mov	r3, r4
 800f494:	4602      	mov	r2, r0
 800f496:	6878      	ldr	r0, [r7, #4]
 800f498:	f002 f812 	bl	80114c0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	7b19      	ldrb	r1, [r3, #12]
 800f4a0:	68bb      	ldr	r3, [r7, #8]
 800f4a2:	7bd8      	ldrb	r0, [r3, #15]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f4b0:	68ba      	ldr	r2, [r7, #8]
 800f4b2:	8b52      	ldrh	r2, [r2, #26]
 800f4b4:	9202      	str	r2, [sp, #8]
 800f4b6:	2202      	movs	r2, #2
 800f4b8:	9201      	str	r2, [sp, #4]
 800f4ba:	9300      	str	r3, [sp, #0]
 800f4bc:	4623      	mov	r3, r4
 800f4be:	4602      	mov	r2, r0
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f001 fffd 	bl	80114c0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800f4c6:	68bb      	ldr	r3, [r7, #8]
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	7b5b      	ldrb	r3, [r3, #13]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	4619      	mov	r1, r3
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f004 fedc 	bl	8014294 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800f4dc:	68bb      	ldr	r3, [r7, #8]
 800f4de:	7b1b      	ldrb	r3, [r3, #12]
 800f4e0:	2200      	movs	r2, #0
 800f4e2:	4619      	mov	r1, r3
 800f4e4:	6878      	ldr	r0, [r7, #4]
 800f4e6:	f004 fed5 	bl	8014294 <USBH_LL_SetToggle>

  return USBH_OK;
 800f4ea:	2300      	movs	r3, #0
}
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	3714      	adds	r7, #20
 800f4f0:	46bd      	mov	sp, r7
 800f4f2:	bd90      	pop	{r4, r7, pc}

0800f4f4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b084      	sub	sp, #16
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f502:	69db      	ldr	r3, [r3, #28]
 800f504:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	781b      	ldrb	r3, [r3, #0]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d00e      	beq.n	800f52c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	781b      	ldrb	r3, [r3, #0]
 800f512:	4619      	mov	r1, r3
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f001 fff2 	bl	80114fe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	781b      	ldrb	r3, [r3, #0]
 800f51e:	4619      	mov	r1, r3
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f002 f81d 	bl	8011560 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	2200      	movs	r2, #0
 800f52a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	7b1b      	ldrb	r3, [r3, #12]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d00e      	beq.n	800f552 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	7b1b      	ldrb	r3, [r3, #12]
 800f538:	4619      	mov	r1, r3
 800f53a:	6878      	ldr	r0, [r7, #4]
 800f53c:	f001 ffdf 	bl	80114fe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	7b1b      	ldrb	r3, [r3, #12]
 800f544:	4619      	mov	r1, r3
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f002 f80a 	bl	8011560 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	2200      	movs	r2, #0
 800f550:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	7b5b      	ldrb	r3, [r3, #13]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d00e      	beq.n	800f578 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	7b5b      	ldrb	r3, [r3, #13]
 800f55e:	4619      	mov	r1, r3
 800f560:	6878      	ldr	r0, [r7, #4]
 800f562:	f001 ffcc 	bl	80114fe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	7b5b      	ldrb	r3, [r3, #13]
 800f56a:	4619      	mov	r1, r3
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f001 fff7 	bl	8011560 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	2200      	movs	r2, #0
 800f576:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f57e:	69db      	ldr	r3, [r3, #28]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d00b      	beq.n	800f59c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f58a:	69db      	ldr	r3, [r3, #28]
 800f58c:	4618      	mov	r0, r3
 800f58e:	f004 ff0f 	bl	80143b0 <free>
    phost->pActiveClass->pData = 0U;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f598:	2200      	movs	r2, #0
 800f59a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800f59c:	2300      	movs	r3, #0
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	3710      	adds	r7, #16
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}

0800f5a6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800f5a6:	b580      	push	{r7, lr}
 800f5a8:	b084      	sub	sp, #16
 800f5aa:	af00      	add	r7, sp, #0
 800f5ac:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f5b4:	69db      	ldr	r3, [r3, #28]
 800f5b6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	3340      	adds	r3, #64	@ 0x40
 800f5bc:	4619      	mov	r1, r3
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	f000 f8b1 	bl	800f726 <GetLineCoding>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800f5c8:	7afb      	ldrb	r3, [r7, #11]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d105      	bne.n	800f5da <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800f5d4:	2102      	movs	r1, #2
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800f5da:	7afb      	ldrb	r3, [r7, #11]
}
 800f5dc:	4618      	mov	r0, r3
 800f5de:	3710      	adds	r7, #16
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	bd80      	pop	{r7, pc}

0800f5e4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b084      	sub	sp, #16
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800f5ec:	2301      	movs	r3, #1
 800f5ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f5fa:	69db      	ldr	r3, [r3, #28]
 800f5fc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800f604:	2b04      	cmp	r3, #4
 800f606:	d877      	bhi.n	800f6f8 <USBH_CDC_Process+0x114>
 800f608:	a201      	add	r2, pc, #4	@ (adr r2, 800f610 <USBH_CDC_Process+0x2c>)
 800f60a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f60e:	bf00      	nop
 800f610:	0800f625 	.word	0x0800f625
 800f614:	0800f62b 	.word	0x0800f62b
 800f618:	0800f65b 	.word	0x0800f65b
 800f61c:	0800f6cf 	.word	0x0800f6cf
 800f620:	0800f6dd 	.word	0x0800f6dd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800f624:	2300      	movs	r3, #0
 800f626:	73fb      	strb	r3, [r7, #15]
      break;
 800f628:	e06d      	b.n	800f706 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800f62a:	68bb      	ldr	r3, [r7, #8]
 800f62c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f62e:	4619      	mov	r1, r3
 800f630:	6878      	ldr	r0, [r7, #4]
 800f632:	f000 f897 	bl	800f764 <SetLineCoding>
 800f636:	4603      	mov	r3, r0
 800f638:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f63a:	7bbb      	ldrb	r3, [r7, #14]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d104      	bne.n	800f64a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800f640:	68bb      	ldr	r3, [r7, #8]
 800f642:	2202      	movs	r2, #2
 800f644:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800f648:	e058      	b.n	800f6fc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800f64a:	7bbb      	ldrb	r3, [r7, #14]
 800f64c:	2b01      	cmp	r3, #1
 800f64e:	d055      	beq.n	800f6fc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800f650:	68bb      	ldr	r3, [r7, #8]
 800f652:	2204      	movs	r2, #4
 800f654:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800f658:	e050      	b.n	800f6fc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800f65a:	68bb      	ldr	r3, [r7, #8]
 800f65c:	3340      	adds	r3, #64	@ 0x40
 800f65e:	4619      	mov	r1, r3
 800f660:	6878      	ldr	r0, [r7, #4]
 800f662:	f000 f860 	bl	800f726 <GetLineCoding>
 800f666:	4603      	mov	r3, r0
 800f668:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f66a:	7bbb      	ldrb	r3, [r7, #14]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d126      	bne.n	800f6be <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	2200      	movs	r2, #0
 800f674:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800f678:	68bb      	ldr	r3, [r7, #8]
 800f67a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f67e:	68bb      	ldr	r3, [r7, #8]
 800f680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f682:	791b      	ldrb	r3, [r3, #4]
 800f684:	429a      	cmp	r2, r3
 800f686:	d13b      	bne.n	800f700 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800f688:	68bb      	ldr	r3, [r7, #8]
 800f68a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f692:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800f694:	429a      	cmp	r2, r3
 800f696:	d133      	bne.n	800f700 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800f69e:	68bb      	ldr	r3, [r7, #8]
 800f6a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f6a2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800f6a4:	429a      	cmp	r2, r3
 800f6a6:	d12b      	bne.n	800f700 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f6ac:	68bb      	ldr	r3, [r7, #8]
 800f6ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f6b0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800f6b2:	429a      	cmp	r2, r3
 800f6b4:	d124      	bne.n	800f700 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	f000 f96a 	bl	800f990 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800f6bc:	e020      	b.n	800f700 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800f6be:	7bbb      	ldrb	r3, [r7, #14]
 800f6c0:	2b01      	cmp	r3, #1
 800f6c2:	d01d      	beq.n	800f700 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800f6c4:	68bb      	ldr	r3, [r7, #8]
 800f6c6:	2204      	movs	r2, #4
 800f6c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800f6cc:	e018      	b.n	800f700 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800f6ce:	6878      	ldr	r0, [r7, #4]
 800f6d0:	f000 f867 	bl	800f7a2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800f6d4:	6878      	ldr	r0, [r7, #4]
 800f6d6:	f000 f8e6 	bl	800f8a6 <CDC_ProcessReception>
      break;
 800f6da:	e014      	b.n	800f706 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800f6dc:	2100      	movs	r1, #0
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	f001 f8ff 	bl	80108e2 <USBH_ClrFeature>
 800f6e4:	4603      	mov	r3, r0
 800f6e6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f6e8:	7bbb      	ldrb	r3, [r7, #14]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d10a      	bne.n	800f704 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800f6ee:	68bb      	ldr	r3, [r7, #8]
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800f6f6:	e005      	b.n	800f704 <USBH_CDC_Process+0x120>

    default:
      break;
 800f6f8:	bf00      	nop
 800f6fa:	e004      	b.n	800f706 <USBH_CDC_Process+0x122>
      break;
 800f6fc:	bf00      	nop
 800f6fe:	e002      	b.n	800f706 <USBH_CDC_Process+0x122>
      break;
 800f700:	bf00      	nop
 800f702:	e000      	b.n	800f706 <USBH_CDC_Process+0x122>
      break;
 800f704:	bf00      	nop

  }

  return status;
 800f706:	7bfb      	ldrb	r3, [r7, #15]
}
 800f708:	4618      	mov	r0, r3
 800f70a:	3710      	adds	r7, #16
 800f70c:	46bd      	mov	sp, r7
 800f70e:	bd80      	pop	{r7, pc}

0800f710 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800f710:	b480      	push	{r7}
 800f712:	b083      	sub	sp, #12
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800f718:	2300      	movs	r3, #0
}
 800f71a:	4618      	mov	r0, r3
 800f71c:	370c      	adds	r7, #12
 800f71e:	46bd      	mov	sp, r7
 800f720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f724:	4770      	bx	lr

0800f726 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800f726:	b580      	push	{r7, lr}
 800f728:	b082      	sub	sp, #8
 800f72a:	af00      	add	r7, sp, #0
 800f72c:	6078      	str	r0, [r7, #4]
 800f72e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	22a1      	movs	r2, #161	@ 0xa1
 800f734:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2221      	movs	r2, #33	@ 0x21
 800f73a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2200      	movs	r2, #0
 800f740:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	2200      	movs	r2, #0
 800f746:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2207      	movs	r2, #7
 800f74c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800f74e:	683b      	ldr	r3, [r7, #0]
 800f750:	2207      	movs	r2, #7
 800f752:	4619      	mov	r1, r3
 800f754:	6878      	ldr	r0, [r7, #4]
 800f756:	f001 fbf9 	bl	8010f4c <USBH_CtlReq>
 800f75a:	4603      	mov	r3, r0
}
 800f75c:	4618      	mov	r0, r3
 800f75e:	3708      	adds	r7, #8
 800f760:	46bd      	mov	sp, r7
 800f762:	bd80      	pop	{r7, pc}

0800f764 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b082      	sub	sp, #8
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
 800f76c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	2221      	movs	r2, #33	@ 0x21
 800f772:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	2220      	movs	r2, #32
 800f778:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	2200      	movs	r2, #0
 800f77e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2200      	movs	r2, #0
 800f784:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	2207      	movs	r2, #7
 800f78a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	2207      	movs	r2, #7
 800f790:	4619      	mov	r1, r3
 800f792:	6878      	ldr	r0, [r7, #4]
 800f794:	f001 fbda 	bl	8010f4c <USBH_CtlReq>
 800f798:	4603      	mov	r3, r0
}
 800f79a:	4618      	mov	r0, r3
 800f79c:	3708      	adds	r7, #8
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	bd80      	pop	{r7, pc}

0800f7a2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800f7a2:	b580      	push	{r7, lr}
 800f7a4:	b086      	sub	sp, #24
 800f7a6:	af02      	add	r7, sp, #8
 800f7a8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f7b0:	69db      	ldr	r3, [r3, #28]
 800f7b2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800f7be:	2b01      	cmp	r3, #1
 800f7c0:	d002      	beq.n	800f7c8 <CDC_ProcessTransmission+0x26>
 800f7c2:	2b02      	cmp	r3, #2
 800f7c4:	d023      	beq.n	800f80e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800f7c6:	e06a      	b.n	800f89e <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7cc:	68fa      	ldr	r2, [r7, #12]
 800f7ce:	8b12      	ldrh	r2, [r2, #24]
 800f7d0:	4293      	cmp	r3, r2
 800f7d2:	d90b      	bls.n	800f7ec <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	69d9      	ldr	r1, [r3, #28]
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	8b1a      	ldrh	r2, [r3, #24]
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	7b5b      	ldrb	r3, [r3, #13]
 800f7e0:	2001      	movs	r0, #1
 800f7e2:	9000      	str	r0, [sp, #0]
 800f7e4:	6878      	ldr	r0, [r7, #4]
 800f7e6:	f001 fe28 	bl	801143a <USBH_BulkSendData>
 800f7ea:	e00b      	b.n	800f804 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800f7f4:	b29a      	uxth	r2, r3
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	7b5b      	ldrb	r3, [r3, #13]
 800f7fa:	2001      	movs	r0, #1
 800f7fc:	9000      	str	r0, [sp, #0]
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	f001 fe1b 	bl	801143a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	2202      	movs	r2, #2
 800f808:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800f80c:	e047      	b.n	800f89e <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	7b5b      	ldrb	r3, [r3, #13]
 800f812:	4619      	mov	r1, r3
 800f814:	6878      	ldr	r0, [r7, #4]
 800f816:	f004 fd13 	bl	8014240 <USBH_LL_GetURBState>
 800f81a:	4603      	mov	r3, r0
 800f81c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800f81e:	7afb      	ldrb	r3, [r7, #11]
 800f820:	2b01      	cmp	r3, #1
 800f822:	d12e      	bne.n	800f882 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f828:	68fa      	ldr	r2, [r7, #12]
 800f82a:	8b12      	ldrh	r2, [r2, #24]
 800f82c:	4293      	cmp	r3, r2
 800f82e:	d90e      	bls.n	800f84e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f834:	68fa      	ldr	r2, [r7, #12]
 800f836:	8b12      	ldrh	r2, [r2, #24]
 800f838:	1a9a      	subs	r2, r3, r2
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	69db      	ldr	r3, [r3, #28]
 800f842:	68fa      	ldr	r2, [r7, #12]
 800f844:	8b12      	ldrh	r2, [r2, #24]
 800f846:	441a      	add	r2, r3
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	61da      	str	r2, [r3, #28]
 800f84c:	e002      	b.n	800f854 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	2200      	movs	r2, #0
 800f852:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d004      	beq.n	800f866 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	2201      	movs	r2, #1
 800f860:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800f864:	e006      	b.n	800f874 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	2200      	movs	r2, #0
 800f86a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800f86e:	6878      	ldr	r0, [r7, #4]
 800f870:	f000 f87a 	bl	800f968 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800f874:	2300      	movs	r3, #0
 800f876:	2200      	movs	r2, #0
 800f878:	2104      	movs	r1, #4
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	f000 febc 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 800f880:	e00c      	b.n	800f89c <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800f882:	7afb      	ldrb	r3, [r7, #11]
 800f884:	2b02      	cmp	r3, #2
 800f886:	d109      	bne.n	800f89c <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	2201      	movs	r2, #1
 800f88c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800f890:	2300      	movs	r3, #0
 800f892:	2200      	movs	r2, #0
 800f894:	2104      	movs	r1, #4
 800f896:	6878      	ldr	r0, [r7, #4]
 800f898:	f000 feae 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 800f89c:	bf00      	nop
  }
}
 800f89e:	bf00      	nop
 800f8a0:	3710      	adds	r7, #16
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	bd80      	pop	{r7, pc}

0800f8a6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800f8a6:	b580      	push	{r7, lr}
 800f8a8:	b086      	sub	sp, #24
 800f8aa:	af00      	add	r7, sp, #0
 800f8ac:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f8b4:	69db      	ldr	r3, [r3, #28]
 800f8b6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800f8bc:	697b      	ldr	r3, [r7, #20]
 800f8be:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800f8c2:	2b03      	cmp	r3, #3
 800f8c4:	d002      	beq.n	800f8cc <CDC_ProcessReception+0x26>
 800f8c6:	2b04      	cmp	r3, #4
 800f8c8:	d00e      	beq.n	800f8e8 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800f8ca:	e049      	b.n	800f960 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800f8cc:	697b      	ldr	r3, [r7, #20]
 800f8ce:	6a19      	ldr	r1, [r3, #32]
 800f8d0:	697b      	ldr	r3, [r7, #20]
 800f8d2:	8b5a      	ldrh	r2, [r3, #26]
 800f8d4:	697b      	ldr	r3, [r7, #20]
 800f8d6:	7b1b      	ldrb	r3, [r3, #12]
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f001 fdd3 	bl	8011484 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800f8de:	697b      	ldr	r3, [r7, #20]
 800f8e0:	2204      	movs	r2, #4
 800f8e2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800f8e6:	e03b      	b.n	800f960 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800f8e8:	697b      	ldr	r3, [r7, #20]
 800f8ea:	7b1b      	ldrb	r3, [r3, #12]
 800f8ec:	4619      	mov	r1, r3
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f004 fca6 	bl	8014240 <USBH_LL_GetURBState>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800f8f8:	7cfb      	ldrb	r3, [r7, #19]
 800f8fa:	2b01      	cmp	r3, #1
 800f8fc:	d12f      	bne.n	800f95e <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800f8fe:	697b      	ldr	r3, [r7, #20]
 800f900:	7b1b      	ldrb	r3, [r3, #12]
 800f902:	4619      	mov	r1, r3
 800f904:	6878      	ldr	r0, [r7, #4]
 800f906:	f004 fc1b 	bl	8014140 <USBH_LL_GetLastXferSize>
 800f90a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800f90c:	697b      	ldr	r3, [r7, #20]
 800f90e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f910:	68fa      	ldr	r2, [r7, #12]
 800f912:	429a      	cmp	r2, r3
 800f914:	d016      	beq.n	800f944 <CDC_ProcessReception+0x9e>
 800f916:	697b      	ldr	r3, [r7, #20]
 800f918:	8b5b      	ldrh	r3, [r3, #26]
 800f91a:	461a      	mov	r2, r3
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	4293      	cmp	r3, r2
 800f920:	d110      	bne.n	800f944 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	1ad2      	subs	r2, r2, r3
 800f92a:	697b      	ldr	r3, [r7, #20]
 800f92c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800f92e:	697b      	ldr	r3, [r7, #20]
 800f930:	6a1a      	ldr	r2, [r3, #32]
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	441a      	add	r2, r3
 800f936:	697b      	ldr	r3, [r7, #20]
 800f938:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	2203      	movs	r2, #3
 800f93e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800f942:	e006      	b.n	800f952 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800f944:	697b      	ldr	r3, [r7, #20]
 800f946:	2200      	movs	r2, #0
 800f948:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f000 f815 	bl	800f97c <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800f952:	2300      	movs	r3, #0
 800f954:	2200      	movs	r2, #0
 800f956:	2104      	movs	r1, #4
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f000 fe4d 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 800f95e:	bf00      	nop
  }
}
 800f960:	bf00      	nop
 800f962:	3718      	adds	r7, #24
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}

0800f968 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800f968:	b480      	push	{r7}
 800f96a:	b083      	sub	sp, #12
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800f970:	bf00      	nop
 800f972:	370c      	adds	r7, #12
 800f974:	46bd      	mov	sp, r7
 800f976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97a:	4770      	bx	lr

0800f97c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800f97c:	b480      	push	{r7}
 800f97e:	b083      	sub	sp, #12
 800f980:	af00      	add	r7, sp, #0
 800f982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800f984:	bf00      	nop
 800f986:	370c      	adds	r7, #12
 800f988:	46bd      	mov	sp, r7
 800f98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98e:	4770      	bx	lr

0800f990 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800f990:	b480      	push	{r7}
 800f992:	b083      	sub	sp, #12
 800f994:	af00      	add	r7, sp, #0
 800f996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800f998:	bf00      	nop
 800f99a:	370c      	adds	r7, #12
 800f99c:	46bd      	mov	sp, r7
 800f99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a2:	4770      	bx	lr

0800f9a4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800f9a4:	b5b0      	push	{r4, r5, r7, lr}
 800f9a6:	b090      	sub	sp, #64	@ 0x40
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	60f8      	str	r0, [r7, #12]
 800f9ac:	60b9      	str	r1, [r7, #8]
 800f9ae:	4613      	mov	r3, r2
 800f9b0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d101      	bne.n	800f9bc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800f9b8:	2302      	movs	r3, #2
 800f9ba:	e04d      	b.n	800fa58 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	79fa      	ldrb	r2, [r7, #7]
 800f9c0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800f9d4:	68f8      	ldr	r0, [r7, #12]
 800f9d6:	f000 f847 	bl	800fa68 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	2200      	movs	r2, #0
 800f9de:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	2200      	movs	r2, #0
 800f9ee:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800f9fa:	68bb      	ldr	r3, [r7, #8]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d003      	beq.n	800fa08 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	68ba      	ldr	r2, [r7, #8]
 800fa04:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800fa08:	4b15      	ldr	r3, [pc, #84]	@ (800fa60 <USBH_Init+0xbc>)
 800fa0a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800fa0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fa10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800fa14:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800fa18:	2100      	movs	r1, #0
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	f001 feea 	bl	80117f4 <osMessageCreate>
 800fa20:	4602      	mov	r2, r0
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800fa28:	4b0e      	ldr	r3, [pc, #56]	@ (800fa64 <USBH_Init+0xc0>)
 800fa2a:	f107 0414 	add.w	r4, r7, #20
 800fa2e:	461d      	mov	r5, r3
 800fa30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fa32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fa34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800fa38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800fa3c:	f107 0314 	add.w	r3, r7, #20
 800fa40:	68f9      	ldr	r1, [r7, #12]
 800fa42:	4618      	mov	r0, r3
 800fa44:	f001 fe76 	bl	8011734 <osThreadCreate>
 800fa48:	4602      	mov	r2, r0
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800fa50:	68f8      	ldr	r0, [r7, #12]
 800fa52:	f004 fac1 	bl	8013fd8 <USBH_LL_Init>

  return USBH_OK;
 800fa56:	2300      	movs	r3, #0
}
 800fa58:	4618      	mov	r0, r3
 800fa5a:	3740      	adds	r7, #64	@ 0x40
 800fa5c:	46bd      	mov	sp, r7
 800fa5e:	bdb0      	pop	{r4, r5, r7, pc}
 800fa60:	080146a8 	.word	0x080146a8
 800fa64:	080146c4 	.word	0x080146c4

0800fa68 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b084      	sub	sp, #16
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800fa70:	2300      	movs	r3, #0
 800fa72:	60fb      	str	r3, [r7, #12]
 800fa74:	e009      	b.n	800fa8a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800fa76:	687a      	ldr	r2, [r7, #4]
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	33e0      	adds	r3, #224	@ 0xe0
 800fa7c:	009b      	lsls	r3, r3, #2
 800fa7e:	4413      	add	r3, r2
 800fa80:	2200      	movs	r2, #0
 800fa82:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	3301      	adds	r3, #1
 800fa88:	60fb      	str	r3, [r7, #12]
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	2b0f      	cmp	r3, #15
 800fa8e:	d9f2      	bls.n	800fa76 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800fa90:	2300      	movs	r3, #0
 800fa92:	60fb      	str	r3, [r7, #12]
 800fa94:	e009      	b.n	800faaa <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800fa96:	687a      	ldr	r2, [r7, #4]
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	4413      	add	r3, r2
 800fa9c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800faa0:	2200      	movs	r2, #0
 800faa2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	3301      	adds	r3, #1
 800faa8:	60fb      	str	r3, [r7, #12]
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fab0:	d3f1      	bcc.n	800fa96 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	2200      	movs	r2, #0
 800fab6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	2200      	movs	r2, #0
 800fabc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	2201      	movs	r2, #1
 800fac2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	2200      	movs	r2, #0
 800fac8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	2201      	movs	r2, #1
 800fad0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	2240      	movs	r2, #64	@ 0x40
 800fad6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	2200      	movs	r2, #0
 800fadc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	2200      	movs	r2, #0
 800fae2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	2201      	movs	r2, #1
 800faea:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	2200      	movs	r2, #0
 800faf2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	2200      	movs	r2, #0
 800fafa:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	331c      	adds	r3, #28
 800fb02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fb06:	2100      	movs	r1, #0
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f004 fd07 	bl	801451c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800fb14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fb18:	2100      	movs	r1, #0
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f004 fcfe 	bl	801451c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800fb26:	2212      	movs	r2, #18
 800fb28:	2100      	movs	r1, #0
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	f004 fcf6 	bl	801451c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800fb36:	223e      	movs	r2, #62	@ 0x3e
 800fb38:	2100      	movs	r1, #0
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	f004 fcee 	bl	801451c <memset>

  return USBH_OK;
 800fb40:	2300      	movs	r3, #0
}
 800fb42:	4618      	mov	r0, r3
 800fb44:	3710      	adds	r7, #16
 800fb46:	46bd      	mov	sp, r7
 800fb48:	bd80      	pop	{r7, pc}

0800fb4a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800fb4a:	b480      	push	{r7}
 800fb4c:	b085      	sub	sp, #20
 800fb4e:	af00      	add	r7, sp, #0
 800fb50:	6078      	str	r0, [r7, #4]
 800fb52:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800fb54:	2300      	movs	r3, #0
 800fb56:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d016      	beq.n	800fb8c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d10e      	bne.n	800fb86 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800fb6e:	1c59      	adds	r1, r3, #1
 800fb70:	687a      	ldr	r2, [r7, #4]
 800fb72:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800fb76:	687a      	ldr	r2, [r7, #4]
 800fb78:	33de      	adds	r3, #222	@ 0xde
 800fb7a:	6839      	ldr	r1, [r7, #0]
 800fb7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800fb80:	2300      	movs	r3, #0
 800fb82:	73fb      	strb	r3, [r7, #15]
 800fb84:	e004      	b.n	800fb90 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800fb86:	2302      	movs	r3, #2
 800fb88:	73fb      	strb	r3, [r7, #15]
 800fb8a:	e001      	b.n	800fb90 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800fb8c:	2302      	movs	r3, #2
 800fb8e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800fb90:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	3714      	adds	r7, #20
 800fb96:	46bd      	mov	sp, r7
 800fb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9c:	4770      	bx	lr

0800fb9e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800fb9e:	b480      	push	{r7}
 800fba0:	b085      	sub	sp, #20
 800fba2:	af00      	add	r7, sp, #0
 800fba4:	6078      	str	r0, [r7, #4]
 800fba6:	460b      	mov	r3, r1
 800fba8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800fbaa:	2300      	movs	r3, #0
 800fbac:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800fbb4:	78fa      	ldrb	r2, [r7, #3]
 800fbb6:	429a      	cmp	r2, r3
 800fbb8:	d204      	bcs.n	800fbc4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	78fa      	ldrb	r2, [r7, #3]
 800fbbe:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800fbc2:	e001      	b.n	800fbc8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800fbc4:	2302      	movs	r3, #2
 800fbc6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800fbc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbca:	4618      	mov	r0, r3
 800fbcc:	3714      	adds	r7, #20
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd4:	4770      	bx	lr

0800fbd6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800fbd6:	b480      	push	{r7}
 800fbd8:	b087      	sub	sp, #28
 800fbda:	af00      	add	r7, sp, #0
 800fbdc:	6078      	str	r0, [r7, #4]
 800fbde:	4608      	mov	r0, r1
 800fbe0:	4611      	mov	r1, r2
 800fbe2:	461a      	mov	r2, r3
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	70fb      	strb	r3, [r7, #3]
 800fbe8:	460b      	mov	r3, r1
 800fbea:	70bb      	strb	r3, [r7, #2]
 800fbec:	4613      	mov	r3, r2
 800fbee:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800fbfe:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800fc00:	e025      	b.n	800fc4e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800fc02:	7dfb      	ldrb	r3, [r7, #23]
 800fc04:	221a      	movs	r2, #26
 800fc06:	fb02 f303 	mul.w	r3, r2, r3
 800fc0a:	3308      	adds	r3, #8
 800fc0c:	68fa      	ldr	r2, [r7, #12]
 800fc0e:	4413      	add	r3, r2
 800fc10:	3302      	adds	r3, #2
 800fc12:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800fc14:	693b      	ldr	r3, [r7, #16]
 800fc16:	795b      	ldrb	r3, [r3, #5]
 800fc18:	78fa      	ldrb	r2, [r7, #3]
 800fc1a:	429a      	cmp	r2, r3
 800fc1c:	d002      	beq.n	800fc24 <USBH_FindInterface+0x4e>
 800fc1e:	78fb      	ldrb	r3, [r7, #3]
 800fc20:	2bff      	cmp	r3, #255	@ 0xff
 800fc22:	d111      	bne.n	800fc48 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800fc24:	693b      	ldr	r3, [r7, #16]
 800fc26:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800fc28:	78ba      	ldrb	r2, [r7, #2]
 800fc2a:	429a      	cmp	r2, r3
 800fc2c:	d002      	beq.n	800fc34 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800fc2e:	78bb      	ldrb	r3, [r7, #2]
 800fc30:	2bff      	cmp	r3, #255	@ 0xff
 800fc32:	d109      	bne.n	800fc48 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800fc34:	693b      	ldr	r3, [r7, #16]
 800fc36:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800fc38:	787a      	ldrb	r2, [r7, #1]
 800fc3a:	429a      	cmp	r2, r3
 800fc3c:	d002      	beq.n	800fc44 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800fc3e:	787b      	ldrb	r3, [r7, #1]
 800fc40:	2bff      	cmp	r3, #255	@ 0xff
 800fc42:	d101      	bne.n	800fc48 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800fc44:	7dfb      	ldrb	r3, [r7, #23]
 800fc46:	e006      	b.n	800fc56 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800fc48:	7dfb      	ldrb	r3, [r7, #23]
 800fc4a:	3301      	adds	r3, #1
 800fc4c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800fc4e:	7dfb      	ldrb	r3, [r7, #23]
 800fc50:	2b01      	cmp	r3, #1
 800fc52:	d9d6      	bls.n	800fc02 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800fc54:	23ff      	movs	r3, #255	@ 0xff
}
 800fc56:	4618      	mov	r0, r3
 800fc58:	371c      	adds	r7, #28
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc60:	4770      	bx	lr

0800fc62 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800fc62:	b580      	push	{r7, lr}
 800fc64:	b082      	sub	sp, #8
 800fc66:	af00      	add	r7, sp, #0
 800fc68:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800fc6a:	6878      	ldr	r0, [r7, #4]
 800fc6c:	f004 f9f0 	bl	8014050 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800fc70:	2101      	movs	r1, #1
 800fc72:	6878      	ldr	r0, [r7, #4]
 800fc74:	f004 faf7 	bl	8014266 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800fc78:	2300      	movs	r3, #0
}
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	3708      	adds	r7, #8
 800fc7e:	46bd      	mov	sp, r7
 800fc80:	bd80      	pop	{r7, pc}
	...

0800fc84 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b088      	sub	sp, #32
 800fc88:	af04      	add	r7, sp, #16
 800fc8a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800fc8c:	2302      	movs	r3, #2
 800fc8e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800fc90:	2300      	movs	r3, #0
 800fc92:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800fc9a:	b2db      	uxtb	r3, r3
 800fc9c:	2b01      	cmp	r3, #1
 800fc9e:	d102      	bne.n	800fca6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	2203      	movs	r2, #3
 800fca4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	781b      	ldrb	r3, [r3, #0]
 800fcaa:	b2db      	uxtb	r3, r3
 800fcac:	2b0b      	cmp	r3, #11
 800fcae:	f200 81f5 	bhi.w	801009c <USBH_Process+0x418>
 800fcb2:	a201      	add	r2, pc, #4	@ (adr r2, 800fcb8 <USBH_Process+0x34>)
 800fcb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcb8:	0800fce9 	.word	0x0800fce9
 800fcbc:	0800fd27 	.word	0x0800fd27
 800fcc0:	0800fd9d 	.word	0x0800fd9d
 800fcc4:	0801002b 	.word	0x0801002b
 800fcc8:	0801009d 	.word	0x0801009d
 800fccc:	0800fe49 	.word	0x0800fe49
 800fcd0:	0800ffc5 	.word	0x0800ffc5
 800fcd4:	0800fe8b 	.word	0x0800fe8b
 800fcd8:	0800feb7 	.word	0x0800feb7
 800fcdc:	0800fedf 	.word	0x0800fedf
 800fce0:	0800ff2d 	.word	0x0800ff2d
 800fce4:	08010013 	.word	0x08010013
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800fcee:	b2db      	uxtb	r3, r3
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	f000 81d5 	beq.w	80100a0 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2201      	movs	r2, #1
 800fcfa:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800fcfc:	20c8      	movs	r0, #200	@ 0xc8
 800fcfe:	f004 fafc 	bl	80142fa <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800fd02:	6878      	ldr	r0, [r7, #4]
 800fd04:	f004 fa01 	bl	801410a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	2200      	movs	r2, #0
 800fd14:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fd18:	2300      	movs	r3, #0
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	2101      	movs	r1, #1
 800fd1e:	6878      	ldr	r0, [r7, #4]
 800fd20:	f000 fc6a 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800fd24:	e1bc      	b.n	80100a0 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800fd2c:	b2db      	uxtb	r3, r3
 800fd2e:	2b01      	cmp	r3, #1
 800fd30:	d107      	bne.n	800fd42 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	2200      	movs	r2, #0
 800fd36:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	2202      	movs	r2, #2
 800fd3e:	701a      	strb	r2, [r3, #0]
 800fd40:	e025      	b.n	800fd8e <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800fd48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fd4c:	d914      	bls.n	800fd78 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800fd54:	3301      	adds	r3, #1
 800fd56:	b2da      	uxtb	r2, r3
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800fd64:	2b03      	cmp	r3, #3
 800fd66:	d903      	bls.n	800fd70 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	220d      	movs	r2, #13
 800fd6c:	701a      	strb	r2, [r3, #0]
 800fd6e:	e00e      	b.n	800fd8e <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	2200      	movs	r2, #0
 800fd74:	701a      	strb	r2, [r3, #0]
 800fd76:	e00a      	b.n	800fd8e <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800fd7e:	f103 020a 	add.w	r2, r3, #10
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800fd88:	200a      	movs	r0, #10
 800fd8a:	f004 fab6 	bl	80142fa <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fd8e:	2300      	movs	r3, #0
 800fd90:	2200      	movs	r2, #0
 800fd92:	2101      	movs	r1, #1
 800fd94:	6878      	ldr	r0, [r7, #4]
 800fd96:	f000 fc2f 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fd9a:	e188      	b.n	80100ae <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d005      	beq.n	800fdb2 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fdac:	2104      	movs	r1, #4
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800fdb2:	2064      	movs	r0, #100	@ 0x64
 800fdb4:	f004 faa1 	bl	80142fa <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f004 f97f 	bl	80140bc <USBH_LL_GetSpeed>
 800fdbe:	4603      	mov	r3, r0
 800fdc0:	461a      	mov	r2, r3
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2205      	movs	r2, #5
 800fdcc:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800fdce:	2100      	movs	r1, #0
 800fdd0:	6878      	ldr	r0, [r7, #4]
 800fdd2:	f001 fba4 	bl	801151e <USBH_AllocPipe>
 800fdd6:	4603      	mov	r3, r0
 800fdd8:	461a      	mov	r2, r3
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800fdde:	2180      	movs	r1, #128	@ 0x80
 800fde0:	6878      	ldr	r0, [r7, #4]
 800fde2:	f001 fb9c 	bl	801151e <USBH_AllocPipe>
 800fde6:	4603      	mov	r3, r0
 800fde8:	461a      	mov	r2, r3
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	7919      	ldrb	r1, [r3, #4]
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800fdfe:	687a      	ldr	r2, [r7, #4]
 800fe00:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800fe02:	9202      	str	r2, [sp, #8]
 800fe04:	2200      	movs	r2, #0
 800fe06:	9201      	str	r2, [sp, #4]
 800fe08:	9300      	str	r3, [sp, #0]
 800fe0a:	4603      	mov	r3, r0
 800fe0c:	2280      	movs	r2, #128	@ 0x80
 800fe0e:	6878      	ldr	r0, [r7, #4]
 800fe10:	f001 fb56 	bl	80114c0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	7959      	ldrb	r1, [r3, #5]
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800fe24:	687a      	ldr	r2, [r7, #4]
 800fe26:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800fe28:	9202      	str	r2, [sp, #8]
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	9201      	str	r2, [sp, #4]
 800fe2e:	9300      	str	r3, [sp, #0]
 800fe30:	4603      	mov	r3, r0
 800fe32:	2200      	movs	r2, #0
 800fe34:	6878      	ldr	r0, [r7, #4]
 800fe36:	f001 fb43 	bl	80114c0 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	2200      	movs	r2, #0
 800fe3e:	2101      	movs	r1, #1
 800fe40:	6878      	ldr	r0, [r7, #4]
 800fe42:	f000 fbd9 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fe46:	e132      	b.n	80100ae <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800fe48:	6878      	ldr	r0, [r7, #4]
 800fe4a:	f000 f935 	bl	80100b8 <USBH_HandleEnum>
 800fe4e:	4603      	mov	r3, r0
 800fe50:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800fe52:	7bbb      	ldrb	r3, [r7, #14]
 800fe54:	b2db      	uxtb	r3, r3
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	f040 8124 	bne.w	80100a4 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800fe6a:	2b01      	cmp	r3, #1
 800fe6c:	d103      	bne.n	800fe76 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	2208      	movs	r2, #8
 800fe72:	701a      	strb	r2, [r3, #0]
 800fe74:	e002      	b.n	800fe7c <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	2207      	movs	r2, #7
 800fe7a:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	2200      	movs	r2, #0
 800fe80:	2105      	movs	r1, #5
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f000 fbb8 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800fe88:	e10c      	b.n	80100a4 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	f000 8109 	beq.w	80100a8 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fe9c:	2101      	movs	r1, #1
 800fe9e:	6878      	ldr	r0, [r7, #4]
 800fea0:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	2208      	movs	r2, #8
 800fea6:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800fea8:	2300      	movs	r3, #0
 800feaa:	2200      	movs	r2, #0
 800feac:	2105      	movs	r1, #5
 800feae:	6878      	ldr	r0, [r7, #4]
 800feb0:	f000 fba2 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800feb4:	e0f8      	b.n	80100a8 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800febc:	4619      	mov	r1, r3
 800febe:	6878      	ldr	r0, [r7, #4]
 800fec0:	f000 fcc8 	bl	8010854 <USBH_SetCfg>
 800fec4:	4603      	mov	r3, r0
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d102      	bne.n	800fed0 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	2209      	movs	r2, #9
 800fece:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fed0:	2300      	movs	r3, #0
 800fed2:	2200      	movs	r2, #0
 800fed4:	2101      	movs	r1, #1
 800fed6:	6878      	ldr	r0, [r7, #4]
 800fed8:	f000 fb8e 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fedc:	e0e7      	b.n	80100ae <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800fee4:	f003 0320 	and.w	r3, r3, #32
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d015      	beq.n	800ff18 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800feec:	2101      	movs	r1, #1
 800feee:	6878      	ldr	r0, [r7, #4]
 800fef0:	f000 fcd3 	bl	801089a <USBH_SetFeature>
 800fef4:	4603      	mov	r3, r0
 800fef6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800fef8:	7bbb      	ldrb	r3, [r7, #14]
 800fefa:	b2db      	uxtb	r3, r3
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d103      	bne.n	800ff08 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	220a      	movs	r2, #10
 800ff04:	701a      	strb	r2, [r3, #0]
 800ff06:	e00a      	b.n	800ff1e <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800ff08:	7bbb      	ldrb	r3, [r7, #14]
 800ff0a:	b2db      	uxtb	r3, r3
 800ff0c:	2b03      	cmp	r3, #3
 800ff0e:	d106      	bne.n	800ff1e <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	220a      	movs	r2, #10
 800ff14:	701a      	strb	r2, [r3, #0]
 800ff16:	e002      	b.n	800ff1e <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	220a      	movs	r2, #10
 800ff1c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800ff1e:	2300      	movs	r3, #0
 800ff20:	2200      	movs	r2, #0
 800ff22:	2101      	movs	r1, #1
 800ff24:	6878      	ldr	r0, [r7, #4]
 800ff26:	f000 fb67 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ff2a:	e0c0      	b.n	80100ae <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d03f      	beq.n	800ffb6 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	2200      	movs	r2, #0
 800ff3a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ff3e:	2300      	movs	r3, #0
 800ff40:	73fb      	strb	r3, [r7, #15]
 800ff42:	e016      	b.n	800ff72 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800ff44:	7bfa      	ldrb	r2, [r7, #15]
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	32de      	adds	r2, #222	@ 0xde
 800ff4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff4e:	791a      	ldrb	r2, [r3, #4]
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800ff56:	429a      	cmp	r2, r3
 800ff58:	d108      	bne.n	800ff6c <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800ff5a:	7bfa      	ldrb	r2, [r7, #15]
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	32de      	adds	r2, #222	@ 0xde
 800ff60:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800ff6a:	e005      	b.n	800ff78 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ff6c:	7bfb      	ldrb	r3, [r7, #15]
 800ff6e:	3301      	adds	r3, #1
 800ff70:	73fb      	strb	r3, [r7, #15]
 800ff72:	7bfb      	ldrb	r3, [r7, #15]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d0e5      	beq.n	800ff44 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d016      	beq.n	800ffb0 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ff88:	689b      	ldr	r3, [r3, #8]
 800ff8a:	6878      	ldr	r0, [r7, #4]
 800ff8c:	4798      	blx	r3
 800ff8e:	4603      	mov	r3, r0
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d109      	bne.n	800ffa8 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	2206      	movs	r2, #6
 800ff98:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ffa0:	2103      	movs	r1, #3
 800ffa2:	6878      	ldr	r0, [r7, #4]
 800ffa4:	4798      	blx	r3
 800ffa6:	e006      	b.n	800ffb6 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	220d      	movs	r2, #13
 800ffac:	701a      	strb	r2, [r3, #0]
 800ffae:	e002      	b.n	800ffb6 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	220d      	movs	r2, #13
 800ffb4:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800ffb6:	2300      	movs	r3, #0
 800ffb8:	2200      	movs	r2, #0
 800ffba:	2105      	movs	r1, #5
 800ffbc:	6878      	ldr	r0, [r7, #4]
 800ffbe:	f000 fb1b 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ffc2:	e074      	b.n	80100ae <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d017      	beq.n	800fffe <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ffd4:	691b      	ldr	r3, [r3, #16]
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	4798      	blx	r3
 800ffda:	4603      	mov	r3, r0
 800ffdc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ffde:	7bbb      	ldrb	r3, [r7, #14]
 800ffe0:	b2db      	uxtb	r3, r3
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d103      	bne.n	800ffee <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	220b      	movs	r2, #11
 800ffea:	701a      	strb	r2, [r3, #0]
 800ffec:	e00a      	b.n	8010004 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800ffee:	7bbb      	ldrb	r3, [r7, #14]
 800fff0:	b2db      	uxtb	r3, r3
 800fff2:	2b02      	cmp	r3, #2
 800fff4:	d106      	bne.n	8010004 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	220d      	movs	r2, #13
 800fffa:	701a      	strb	r2, [r3, #0]
 800fffc:	e002      	b.n	8010004 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	220d      	movs	r2, #13
 8010002:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010004:	2300      	movs	r3, #0
 8010006:	2200      	movs	r2, #0
 8010008:	2105      	movs	r1, #5
 801000a:	6878      	ldr	r0, [r7, #4]
 801000c:	f000 faf4 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010010:	e04d      	b.n	80100ae <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010018:	2b00      	cmp	r3, #0
 801001a:	d047      	beq.n	80100ac <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010022:	695b      	ldr	r3, [r3, #20]
 8010024:	6878      	ldr	r0, [r7, #4]
 8010026:	4798      	blx	r3
      }
      break;
 8010028:	e040      	b.n	80100ac <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2200      	movs	r2, #0
 801002e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8010032:	6878      	ldr	r0, [r7, #4]
 8010034:	f7ff fd18 	bl	800fa68 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801003e:	2b00      	cmp	r3, #0
 8010040:	d009      	beq.n	8010056 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010048:	68db      	ldr	r3, [r3, #12]
 801004a:	6878      	ldr	r0, [r7, #4]
 801004c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	2200      	movs	r2, #0
 8010052:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801005c:	2b00      	cmp	r3, #0
 801005e:	d005      	beq.n	801006c <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010066:	2105      	movs	r1, #5
 8010068:	6878      	ldr	r0, [r7, #4]
 801006a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8010072:	b2db      	uxtb	r3, r3
 8010074:	2b01      	cmp	r3, #1
 8010076:	d107      	bne.n	8010088 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2200      	movs	r2, #0
 801007c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8010080:	6878      	ldr	r0, [r7, #4]
 8010082:	f7ff fdee 	bl	800fc62 <USBH_Start>
 8010086:	e002      	b.n	801008e <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f003 ffe1 	bl	8014050 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801008e:	2300      	movs	r3, #0
 8010090:	2200      	movs	r2, #0
 8010092:	2101      	movs	r1, #1
 8010094:	6878      	ldr	r0, [r7, #4]
 8010096:	f000 faaf 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801009a:	e008      	b.n	80100ae <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 801009c:	bf00      	nop
 801009e:	e006      	b.n	80100ae <USBH_Process+0x42a>
      break;
 80100a0:	bf00      	nop
 80100a2:	e004      	b.n	80100ae <USBH_Process+0x42a>
      break;
 80100a4:	bf00      	nop
 80100a6:	e002      	b.n	80100ae <USBH_Process+0x42a>
    break;
 80100a8:	bf00      	nop
 80100aa:	e000      	b.n	80100ae <USBH_Process+0x42a>
      break;
 80100ac:	bf00      	nop
  }
  return USBH_OK;
 80100ae:	2300      	movs	r3, #0
}
 80100b0:	4618      	mov	r0, r3
 80100b2:	3710      	adds	r7, #16
 80100b4:	46bd      	mov	sp, r7
 80100b6:	bd80      	pop	{r7, pc}

080100b8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b088      	sub	sp, #32
 80100bc:	af04      	add	r7, sp, #16
 80100be:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80100c0:	2301      	movs	r3, #1
 80100c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80100c4:	2301      	movs	r3, #1
 80100c6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	785b      	ldrb	r3, [r3, #1]
 80100cc:	2b07      	cmp	r3, #7
 80100ce:	f200 81db 	bhi.w	8010488 <USBH_HandleEnum+0x3d0>
 80100d2:	a201      	add	r2, pc, #4	@ (adr r2, 80100d8 <USBH_HandleEnum+0x20>)
 80100d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100d8:	080100f9 	.word	0x080100f9
 80100dc:	080101b3 	.word	0x080101b3
 80100e0:	0801021d 	.word	0x0801021d
 80100e4:	080102a7 	.word	0x080102a7
 80100e8:	08010311 	.word	0x08010311
 80100ec:	08010381 	.word	0x08010381
 80100f0:	080103eb 	.word	0x080103eb
 80100f4:	08010449 	.word	0x08010449
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80100f8:	2108      	movs	r1, #8
 80100fa:	6878      	ldr	r0, [r7, #4]
 80100fc:	f000 fac7 	bl	801068e <USBH_Get_DevDesc>
 8010100:	4603      	mov	r3, r0
 8010102:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010104:	7bbb      	ldrb	r3, [r7, #14]
 8010106:	2b00      	cmp	r3, #0
 8010108:	d12e      	bne.n	8010168 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	2201      	movs	r2, #1
 8010118:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	7919      	ldrb	r1, [r3, #4]
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801012a:	687a      	ldr	r2, [r7, #4]
 801012c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 801012e:	9202      	str	r2, [sp, #8]
 8010130:	2200      	movs	r2, #0
 8010132:	9201      	str	r2, [sp, #4]
 8010134:	9300      	str	r3, [sp, #0]
 8010136:	4603      	mov	r3, r0
 8010138:	2280      	movs	r2, #128	@ 0x80
 801013a:	6878      	ldr	r0, [r7, #4]
 801013c:	f001 f9c0 	bl	80114c0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	7959      	ldrb	r1, [r3, #5]
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010150:	687a      	ldr	r2, [r7, #4]
 8010152:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010154:	9202      	str	r2, [sp, #8]
 8010156:	2200      	movs	r2, #0
 8010158:	9201      	str	r2, [sp, #4]
 801015a:	9300      	str	r3, [sp, #0]
 801015c:	4603      	mov	r3, r0
 801015e:	2200      	movs	r2, #0
 8010160:	6878      	ldr	r0, [r7, #4]
 8010162:	f001 f9ad 	bl	80114c0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8010166:	e191      	b.n	801048c <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010168:	7bbb      	ldrb	r3, [r7, #14]
 801016a:	2b03      	cmp	r3, #3
 801016c:	f040 818e 	bne.w	801048c <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010176:	3301      	adds	r3, #1
 8010178:	b2da      	uxtb	r2, r3
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010186:	2b03      	cmp	r3, #3
 8010188:	d903      	bls.n	8010192 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	220d      	movs	r2, #13
 801018e:	701a      	strb	r2, [r3, #0]
      break;
 8010190:	e17c      	b.n	801048c <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	795b      	ldrb	r3, [r3, #5]
 8010196:	4619      	mov	r1, r3
 8010198:	6878      	ldr	r0, [r7, #4]
 801019a:	f001 f9e1 	bl	8011560 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	791b      	ldrb	r3, [r3, #4]
 80101a2:	4619      	mov	r1, r3
 80101a4:	6878      	ldr	r0, [r7, #4]
 80101a6:	f001 f9db 	bl	8011560 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	2200      	movs	r2, #0
 80101ae:	701a      	strb	r2, [r3, #0]
      break;
 80101b0:	e16c      	b.n	801048c <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80101b2:	2112      	movs	r1, #18
 80101b4:	6878      	ldr	r0, [r7, #4]
 80101b6:	f000 fa6a 	bl	801068e <USBH_Get_DevDesc>
 80101ba:	4603      	mov	r3, r0
 80101bc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80101be:	7bbb      	ldrb	r3, [r7, #14]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d103      	bne.n	80101cc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	2202      	movs	r2, #2
 80101c8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80101ca:	e161      	b.n	8010490 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80101cc:	7bbb      	ldrb	r3, [r7, #14]
 80101ce:	2b03      	cmp	r3, #3
 80101d0:	f040 815e 	bne.w	8010490 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80101da:	3301      	adds	r3, #1
 80101dc:	b2da      	uxtb	r2, r3
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80101ea:	2b03      	cmp	r3, #3
 80101ec:	d903      	bls.n	80101f6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	220d      	movs	r2, #13
 80101f2:	701a      	strb	r2, [r3, #0]
      break;
 80101f4:	e14c      	b.n	8010490 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	795b      	ldrb	r3, [r3, #5]
 80101fa:	4619      	mov	r1, r3
 80101fc:	6878      	ldr	r0, [r7, #4]
 80101fe:	f001 f9af 	bl	8011560 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	791b      	ldrb	r3, [r3, #4]
 8010206:	4619      	mov	r1, r3
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f001 f9a9 	bl	8011560 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	2200      	movs	r2, #0
 8010212:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	2200      	movs	r2, #0
 8010218:	701a      	strb	r2, [r3, #0]
      break;
 801021a:	e139      	b.n	8010490 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 801021c:	2101      	movs	r1, #1
 801021e:	6878      	ldr	r0, [r7, #4]
 8010220:	f000 faf4 	bl	801080c <USBH_SetAddress>
 8010224:	4603      	mov	r3, r0
 8010226:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010228:	7bbb      	ldrb	r3, [r7, #14]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d130      	bne.n	8010290 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 801022e:	2002      	movs	r0, #2
 8010230:	f004 f863 	bl	80142fa <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	2201      	movs	r2, #1
 8010238:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	2203      	movs	r2, #3
 8010240:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	7919      	ldrb	r1, [r3, #4]
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010252:	687a      	ldr	r2, [r7, #4]
 8010254:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8010256:	9202      	str	r2, [sp, #8]
 8010258:	2200      	movs	r2, #0
 801025a:	9201      	str	r2, [sp, #4]
 801025c:	9300      	str	r3, [sp, #0]
 801025e:	4603      	mov	r3, r0
 8010260:	2280      	movs	r2, #128	@ 0x80
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f001 f92c 	bl	80114c0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	7959      	ldrb	r1, [r3, #5]
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010278:	687a      	ldr	r2, [r7, #4]
 801027a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801027c:	9202      	str	r2, [sp, #8]
 801027e:	2200      	movs	r2, #0
 8010280:	9201      	str	r2, [sp, #4]
 8010282:	9300      	str	r3, [sp, #0]
 8010284:	4603      	mov	r3, r0
 8010286:	2200      	movs	r2, #0
 8010288:	6878      	ldr	r0, [r7, #4]
 801028a:	f001 f919 	bl	80114c0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801028e:	e101      	b.n	8010494 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010290:	7bbb      	ldrb	r3, [r7, #14]
 8010292:	2b03      	cmp	r3, #3
 8010294:	f040 80fe 	bne.w	8010494 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	220d      	movs	r2, #13
 801029c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	2200      	movs	r2, #0
 80102a2:	705a      	strb	r2, [r3, #1]
      break;
 80102a4:	e0f6      	b.n	8010494 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80102a6:	2109      	movs	r1, #9
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f000 fa1c 	bl	80106e6 <USBH_Get_CfgDesc>
 80102ae:	4603      	mov	r3, r0
 80102b0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80102b2:	7bbb      	ldrb	r3, [r7, #14]
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d103      	bne.n	80102c0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	2204      	movs	r2, #4
 80102bc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80102be:	e0eb      	b.n	8010498 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80102c0:	7bbb      	ldrb	r3, [r7, #14]
 80102c2:	2b03      	cmp	r3, #3
 80102c4:	f040 80e8 	bne.w	8010498 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80102ce:	3301      	adds	r3, #1
 80102d0:	b2da      	uxtb	r2, r3
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80102de:	2b03      	cmp	r3, #3
 80102e0:	d903      	bls.n	80102ea <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	220d      	movs	r2, #13
 80102e6:	701a      	strb	r2, [r3, #0]
      break;
 80102e8:	e0d6      	b.n	8010498 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	795b      	ldrb	r3, [r3, #5]
 80102ee:	4619      	mov	r1, r3
 80102f0:	6878      	ldr	r0, [r7, #4]
 80102f2:	f001 f935 	bl	8011560 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	791b      	ldrb	r3, [r3, #4]
 80102fa:	4619      	mov	r1, r3
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	f001 f92f 	bl	8011560 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	2200      	movs	r2, #0
 8010306:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	2200      	movs	r2, #0
 801030c:	701a      	strb	r2, [r3, #0]
      break;
 801030e:	e0c3      	b.n	8010498 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8010316:	4619      	mov	r1, r3
 8010318:	6878      	ldr	r0, [r7, #4]
 801031a:	f000 f9e4 	bl	80106e6 <USBH_Get_CfgDesc>
 801031e:	4603      	mov	r3, r0
 8010320:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010322:	7bbb      	ldrb	r3, [r7, #14]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d103      	bne.n	8010330 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	2205      	movs	r2, #5
 801032c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 801032e:	e0b5      	b.n	801049c <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010330:	7bbb      	ldrb	r3, [r7, #14]
 8010332:	2b03      	cmp	r3, #3
 8010334:	f040 80b2 	bne.w	801049c <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801033e:	3301      	adds	r3, #1
 8010340:	b2da      	uxtb	r2, r3
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801034e:	2b03      	cmp	r3, #3
 8010350:	d903      	bls.n	801035a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	220d      	movs	r2, #13
 8010356:	701a      	strb	r2, [r3, #0]
      break;
 8010358:	e0a0      	b.n	801049c <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	795b      	ldrb	r3, [r3, #5]
 801035e:	4619      	mov	r1, r3
 8010360:	6878      	ldr	r0, [r7, #4]
 8010362:	f001 f8fd 	bl	8011560 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	791b      	ldrb	r3, [r3, #4]
 801036a:	4619      	mov	r1, r3
 801036c:	6878      	ldr	r0, [r7, #4]
 801036e:	f001 f8f7 	bl	8011560 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	2200      	movs	r2, #0
 8010376:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	2200      	movs	r2, #0
 801037c:	701a      	strb	r2, [r3, #0]
      break;
 801037e:	e08d      	b.n	801049c <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8010386:	2b00      	cmp	r3, #0
 8010388:	d025      	beq.n	80103d6 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8010396:	23ff      	movs	r3, #255	@ 0xff
 8010398:	6878      	ldr	r0, [r7, #4]
 801039a:	f000 f9ce 	bl	801073a <USBH_Get_StringDesc>
 801039e:	4603      	mov	r3, r0
 80103a0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80103a2:	7bbb      	ldrb	r3, [r7, #14]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d109      	bne.n	80103bc <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2206      	movs	r2, #6
 80103ac:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80103ae:	2300      	movs	r3, #0
 80103b0:	2200      	movs	r2, #0
 80103b2:	2105      	movs	r1, #5
 80103b4:	6878      	ldr	r0, [r7, #4]
 80103b6:	f000 f91f 	bl	80105f8 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80103ba:	e071      	b.n	80104a0 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80103bc:	7bbb      	ldrb	r3, [r7, #14]
 80103be:	2b03      	cmp	r3, #3
 80103c0:	d16e      	bne.n	80104a0 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2206      	movs	r2, #6
 80103c6:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80103c8:	2300      	movs	r3, #0
 80103ca:	2200      	movs	r2, #0
 80103cc:	2105      	movs	r1, #5
 80103ce:	6878      	ldr	r0, [r7, #4]
 80103d0:	f000 f912 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 80103d4:	e064      	b.n	80104a0 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	2206      	movs	r2, #6
 80103da:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80103dc:	2300      	movs	r3, #0
 80103de:	2200      	movs	r2, #0
 80103e0:	2105      	movs	r1, #5
 80103e2:	6878      	ldr	r0, [r7, #4]
 80103e4:	f000 f908 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 80103e8:	e05a      	b.n	80104a0 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d01f      	beq.n	8010434 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8010400:	23ff      	movs	r3, #255	@ 0xff
 8010402:	6878      	ldr	r0, [r7, #4]
 8010404:	f000 f999 	bl	801073a <USBH_Get_StringDesc>
 8010408:	4603      	mov	r3, r0
 801040a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801040c:	7bbb      	ldrb	r3, [r7, #14]
 801040e:	2b00      	cmp	r3, #0
 8010410:	d103      	bne.n	801041a <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	2207      	movs	r2, #7
 8010416:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010418:	e044      	b.n	80104a4 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801041a:	7bbb      	ldrb	r3, [r7, #14]
 801041c:	2b03      	cmp	r3, #3
 801041e:	d141      	bne.n	80104a4 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	2207      	movs	r2, #7
 8010424:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010426:	2300      	movs	r3, #0
 8010428:	2200      	movs	r2, #0
 801042a:	2105      	movs	r1, #5
 801042c:	6878      	ldr	r0, [r7, #4]
 801042e:	f000 f8e3 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 8010432:	e037      	b.n	80104a4 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	2207      	movs	r2, #7
 8010438:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801043a:	2300      	movs	r3, #0
 801043c:	2200      	movs	r2, #0
 801043e:	2105      	movs	r1, #5
 8010440:	6878      	ldr	r0, [r7, #4]
 8010442:	f000 f8d9 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 8010446:	e02d      	b.n	80104a4 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 801044e:	2b00      	cmp	r3, #0
 8010450:	d017      	beq.n	8010482 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801045e:	23ff      	movs	r3, #255	@ 0xff
 8010460:	6878      	ldr	r0, [r7, #4]
 8010462:	f000 f96a 	bl	801073a <USBH_Get_StringDesc>
 8010466:	4603      	mov	r3, r0
 8010468:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801046a:	7bbb      	ldrb	r3, [r7, #14]
 801046c:	2b00      	cmp	r3, #0
 801046e:	d102      	bne.n	8010476 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8010470:	2300      	movs	r3, #0
 8010472:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8010474:	e018      	b.n	80104a8 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010476:	7bbb      	ldrb	r3, [r7, #14]
 8010478:	2b03      	cmp	r3, #3
 801047a:	d115      	bne.n	80104a8 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 801047c:	2300      	movs	r3, #0
 801047e:	73fb      	strb	r3, [r7, #15]
      break;
 8010480:	e012      	b.n	80104a8 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8010482:	2300      	movs	r3, #0
 8010484:	73fb      	strb	r3, [r7, #15]
      break;
 8010486:	e00f      	b.n	80104a8 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8010488:	bf00      	nop
 801048a:	e00e      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 801048c:	bf00      	nop
 801048e:	e00c      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 8010490:	bf00      	nop
 8010492:	e00a      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 8010494:	bf00      	nop
 8010496:	e008      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 8010498:	bf00      	nop
 801049a:	e006      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 801049c:	bf00      	nop
 801049e:	e004      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 80104a0:	bf00      	nop
 80104a2:	e002      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 80104a4:	bf00      	nop
 80104a6:	e000      	b.n	80104aa <USBH_HandleEnum+0x3f2>
      break;
 80104a8:	bf00      	nop
  }
  return Status;
 80104aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80104ac:	4618      	mov	r0, r3
 80104ae:	3710      	adds	r7, #16
 80104b0:	46bd      	mov	sp, r7
 80104b2:	bd80      	pop	{r7, pc}

080104b4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80104b4:	b480      	push	{r7}
 80104b6:	b083      	sub	sp, #12
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
 80104bc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	683a      	ldr	r2, [r7, #0]
 80104c2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80104c6:	bf00      	nop
 80104c8:	370c      	adds	r7, #12
 80104ca:	46bd      	mov	sp, r7
 80104cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d0:	4770      	bx	lr

080104d2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80104d2:	b580      	push	{r7, lr}
 80104d4:	b082      	sub	sp, #8
 80104d6:	af00      	add	r7, sp, #0
 80104d8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80104e0:	1c5a      	adds	r2, r3, #1
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80104e8:	6878      	ldr	r0, [r7, #4]
 80104ea:	f000 f804 	bl	80104f6 <USBH_HandleSof>
}
 80104ee:	bf00      	nop
 80104f0:	3708      	adds	r7, #8
 80104f2:	46bd      	mov	sp, r7
 80104f4:	bd80      	pop	{r7, pc}

080104f6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80104f6:	b580      	push	{r7, lr}
 80104f8:	b082      	sub	sp, #8
 80104fa:	af00      	add	r7, sp, #0
 80104fc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	781b      	ldrb	r3, [r3, #0]
 8010502:	b2db      	uxtb	r3, r3
 8010504:	2b0b      	cmp	r3, #11
 8010506:	d10a      	bne.n	801051e <USBH_HandleSof+0x28>
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801050e:	2b00      	cmp	r3, #0
 8010510:	d005      	beq.n	801051e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010518:	699b      	ldr	r3, [r3, #24]
 801051a:	6878      	ldr	r0, [r7, #4]
 801051c:	4798      	blx	r3
  }
}
 801051e:	bf00      	nop
 8010520:	3708      	adds	r7, #8
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}

08010526 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8010526:	b580      	push	{r7, lr}
 8010528:	b082      	sub	sp, #8
 801052a:	af00      	add	r7, sp, #0
 801052c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	2201      	movs	r2, #1
 8010532:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010536:	2300      	movs	r3, #0
 8010538:	2200      	movs	r2, #0
 801053a:	2101      	movs	r1, #1
 801053c:	6878      	ldr	r0, [r7, #4]
 801053e:	f000 f85b 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8010542:	bf00      	nop
}
 8010544:	3708      	adds	r7, #8
 8010546:	46bd      	mov	sp, r7
 8010548:	bd80      	pop	{r7, pc}

0801054a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 801054a:	b480      	push	{r7}
 801054c:	b083      	sub	sp, #12
 801054e:	af00      	add	r7, sp, #0
 8010550:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	2200      	movs	r2, #0
 8010556:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	2201      	movs	r2, #1
 801055e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8010562:	bf00      	nop
}
 8010564:	370c      	adds	r7, #12
 8010566:	46bd      	mov	sp, r7
 8010568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801056c:	4770      	bx	lr

0801056e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 801056e:	b580      	push	{r7, lr}
 8010570:	b082      	sub	sp, #8
 8010572:	af00      	add	r7, sp, #0
 8010574:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	2201      	movs	r2, #1
 801057a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	2200      	movs	r2, #0
 8010582:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	2200      	movs	r2, #0
 801058a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801058e:	2300      	movs	r3, #0
 8010590:	2200      	movs	r2, #0
 8010592:	2101      	movs	r1, #1
 8010594:	6878      	ldr	r0, [r7, #4]
 8010596:	f000 f82f 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 801059a:	2300      	movs	r3, #0
}
 801059c:	4618      	mov	r0, r3
 801059e:	3708      	adds	r7, #8
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}

080105a4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b082      	sub	sp, #8
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2201      	movs	r2, #1
 80105b0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	2200      	movs	r2, #0
 80105b8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	2200      	movs	r2, #0
 80105c0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80105c4:	6878      	ldr	r0, [r7, #4]
 80105c6:	f003 fd5e 	bl	8014086 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	791b      	ldrb	r3, [r3, #4]
 80105ce:	4619      	mov	r1, r3
 80105d0:	6878      	ldr	r0, [r7, #4]
 80105d2:	f000 ffc5 	bl	8011560 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	795b      	ldrb	r3, [r3, #5]
 80105da:	4619      	mov	r1, r3
 80105dc:	6878      	ldr	r0, [r7, #4]
 80105de:	f000 ffbf 	bl	8011560 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80105e2:	2300      	movs	r3, #0
 80105e4:	2200      	movs	r2, #0
 80105e6:	2101      	movs	r1, #1
 80105e8:	6878      	ldr	r0, [r7, #4]
 80105ea:	f000 f805 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80105ee:	2300      	movs	r3, #0
}
 80105f0:	4618      	mov	r0, r3
 80105f2:	3708      	adds	r7, #8
 80105f4:	46bd      	mov	sp, r7
 80105f6:	bd80      	pop	{r7, pc}

080105f8 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b086      	sub	sp, #24
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	60f8      	str	r0, [r7, #12]
 8010600:	607a      	str	r2, [r7, #4]
 8010602:	603b      	str	r3, [r7, #0]
 8010604:	460b      	mov	r3, r1
 8010606:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8010608:	7afa      	ldrb	r2, [r7, #11]
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8010616:	4618      	mov	r0, r3
 8010618:	f001 f9c8 	bl	80119ac <osMessageWaiting>
 801061c:	4603      	mov	r3, r0
 801061e:	f1c3 0310 	rsb	r3, r3, #16
 8010622:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8010624:	697b      	ldr	r3, [r7, #20]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d009      	beq.n	801063e <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8010636:	687a      	ldr	r2, [r7, #4]
 8010638:	4619      	mov	r1, r3
 801063a:	f001 f903 	bl	8011844 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 801063e:	bf00      	nop
 8010640:	3718      	adds	r7, #24
 8010642:	46bd      	mov	sp, r7
 8010644:	bd80      	pop	{r7, pc}

08010646 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8010646:	b580      	push	{r7, lr}
 8010648:	b086      	sub	sp, #24
 801064a:	af00      	add	r7, sp, #0
 801064c:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8010654:	f107 030c 	add.w	r3, r7, #12
 8010658:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801065c:	4618      	mov	r0, r3
 801065e:	f001 f931 	bl	80118c4 <osMessageGet>
    if (event.status == osEventMessage)
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	2b10      	cmp	r3, #16
 8010666:	d1f2      	bne.n	801064e <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8010668:	6878      	ldr	r0, [r7, #4]
 801066a:	f7ff fb0b 	bl	800fc84 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 801066e:	e7ee      	b.n	801064e <USBH_Process_OS+0x8>

08010670 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8010670:	b580      	push	{r7, lr}
 8010672:	b082      	sub	sp, #8
 8010674:	af00      	add	r7, sp, #0
 8010676:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8010678:	2300      	movs	r3, #0
 801067a:	2200      	movs	r2, #0
 801067c:	2101      	movs	r1, #1
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f7ff ffba 	bl	80105f8 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8010684:	2300      	movs	r3, #0
}
 8010686:	4618      	mov	r0, r3
 8010688:	3708      	adds	r7, #8
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}

0801068e <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 801068e:	b580      	push	{r7, lr}
 8010690:	b086      	sub	sp, #24
 8010692:	af02      	add	r7, sp, #8
 8010694:	6078      	str	r0, [r7, #4]
 8010696:	460b      	mov	r3, r1
 8010698:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 801069a:	887b      	ldrh	r3, [r7, #2]
 801069c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80106a0:	d901      	bls.n	80106a6 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80106a2:	2303      	movs	r3, #3
 80106a4:	e01b      	b.n	80106de <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80106ac:	887b      	ldrh	r3, [r7, #2]
 80106ae:	9300      	str	r3, [sp, #0]
 80106b0:	4613      	mov	r3, r2
 80106b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80106b6:	2100      	movs	r1, #0
 80106b8:	6878      	ldr	r0, [r7, #4]
 80106ba:	f000 f872 	bl	80107a2 <USBH_GetDescriptor>
 80106be:	4603      	mov	r3, r0
 80106c0:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80106c2:	7bfb      	ldrb	r3, [r7, #15]
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d109      	bne.n	80106dc <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80106ce:	887a      	ldrh	r2, [r7, #2]
 80106d0:	4619      	mov	r1, r3
 80106d2:	6878      	ldr	r0, [r7, #4]
 80106d4:	f000 f92a 	bl	801092c <USBH_ParseDevDesc>
 80106d8:	4603      	mov	r3, r0
 80106da:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80106dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80106de:	4618      	mov	r0, r3
 80106e0:	3710      	adds	r7, #16
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}

080106e6 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80106e6:	b580      	push	{r7, lr}
 80106e8:	b086      	sub	sp, #24
 80106ea:	af02      	add	r7, sp, #8
 80106ec:	6078      	str	r0, [r7, #4]
 80106ee:	460b      	mov	r3, r1
 80106f0:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	331c      	adds	r3, #28
 80106f6:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80106f8:	887b      	ldrh	r3, [r7, #2]
 80106fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106fe:	d901      	bls.n	8010704 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010700:	2303      	movs	r3, #3
 8010702:	e016      	b.n	8010732 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8010704:	887b      	ldrh	r3, [r7, #2]
 8010706:	9300      	str	r3, [sp, #0]
 8010708:	68bb      	ldr	r3, [r7, #8]
 801070a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801070e:	2100      	movs	r1, #0
 8010710:	6878      	ldr	r0, [r7, #4]
 8010712:	f000 f846 	bl	80107a2 <USBH_GetDescriptor>
 8010716:	4603      	mov	r3, r0
 8010718:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 801071a:	7bfb      	ldrb	r3, [r7, #15]
 801071c:	2b00      	cmp	r3, #0
 801071e:	d107      	bne.n	8010730 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8010720:	887b      	ldrh	r3, [r7, #2]
 8010722:	461a      	mov	r2, r3
 8010724:	68b9      	ldr	r1, [r7, #8]
 8010726:	6878      	ldr	r0, [r7, #4]
 8010728:	f000 f9b0 	bl	8010a8c <USBH_ParseCfgDesc>
 801072c:	4603      	mov	r3, r0
 801072e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010730:	7bfb      	ldrb	r3, [r7, #15]
}
 8010732:	4618      	mov	r0, r3
 8010734:	3710      	adds	r7, #16
 8010736:	46bd      	mov	sp, r7
 8010738:	bd80      	pop	{r7, pc}

0801073a <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 801073a:	b580      	push	{r7, lr}
 801073c:	b088      	sub	sp, #32
 801073e:	af02      	add	r7, sp, #8
 8010740:	60f8      	str	r0, [r7, #12]
 8010742:	607a      	str	r2, [r7, #4]
 8010744:	461a      	mov	r2, r3
 8010746:	460b      	mov	r3, r1
 8010748:	72fb      	strb	r3, [r7, #11]
 801074a:	4613      	mov	r3, r2
 801074c:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 801074e:	893b      	ldrh	r3, [r7, #8]
 8010750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010754:	d802      	bhi.n	801075c <USBH_Get_StringDesc+0x22>
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d101      	bne.n	8010760 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801075c:	2303      	movs	r3, #3
 801075e:	e01c      	b.n	801079a <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8010760:	7afb      	ldrb	r3, [r7, #11]
 8010762:	b29b      	uxth	r3, r3
 8010764:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8010768:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8010770:	893b      	ldrh	r3, [r7, #8]
 8010772:	9300      	str	r3, [sp, #0]
 8010774:	460b      	mov	r3, r1
 8010776:	2100      	movs	r1, #0
 8010778:	68f8      	ldr	r0, [r7, #12]
 801077a:	f000 f812 	bl	80107a2 <USBH_GetDescriptor>
 801077e:	4603      	mov	r3, r0
 8010780:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8010782:	7dfb      	ldrb	r3, [r7, #23]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d107      	bne.n	8010798 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801078e:	893a      	ldrh	r2, [r7, #8]
 8010790:	6879      	ldr	r1, [r7, #4]
 8010792:	4618      	mov	r0, r3
 8010794:	f000 fb8d 	bl	8010eb2 <USBH_ParseStringDesc>
  }

  return status;
 8010798:	7dfb      	ldrb	r3, [r7, #23]
}
 801079a:	4618      	mov	r0, r3
 801079c:	3718      	adds	r7, #24
 801079e:	46bd      	mov	sp, r7
 80107a0:	bd80      	pop	{r7, pc}

080107a2 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80107a2:	b580      	push	{r7, lr}
 80107a4:	b084      	sub	sp, #16
 80107a6:	af00      	add	r7, sp, #0
 80107a8:	60f8      	str	r0, [r7, #12]
 80107aa:	607b      	str	r3, [r7, #4]
 80107ac:	460b      	mov	r3, r1
 80107ae:	72fb      	strb	r3, [r7, #11]
 80107b0:	4613      	mov	r3, r2
 80107b2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	789b      	ldrb	r3, [r3, #2]
 80107b8:	2b01      	cmp	r3, #1
 80107ba:	d11c      	bne.n	80107f6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80107bc:	7afb      	ldrb	r3, [r7, #11]
 80107be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80107c2:	b2da      	uxtb	r2, r3
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	2206      	movs	r2, #6
 80107cc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	893a      	ldrh	r2, [r7, #8]
 80107d2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80107d4:	893b      	ldrh	r3, [r7, #8]
 80107d6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80107da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80107de:	d104      	bne.n	80107ea <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	f240 4209 	movw	r2, #1033	@ 0x409
 80107e6:	829a      	strh	r2, [r3, #20]
 80107e8:	e002      	b.n	80107f0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	2200      	movs	r2, #0
 80107ee:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	8b3a      	ldrh	r2, [r7, #24]
 80107f4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80107f6:	8b3b      	ldrh	r3, [r7, #24]
 80107f8:	461a      	mov	r2, r3
 80107fa:	6879      	ldr	r1, [r7, #4]
 80107fc:	68f8      	ldr	r0, [r7, #12]
 80107fe:	f000 fba5 	bl	8010f4c <USBH_CtlReq>
 8010802:	4603      	mov	r3, r0
}
 8010804:	4618      	mov	r0, r3
 8010806:	3710      	adds	r7, #16
 8010808:	46bd      	mov	sp, r7
 801080a:	bd80      	pop	{r7, pc}

0801080c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b082      	sub	sp, #8
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
 8010814:	460b      	mov	r3, r1
 8010816:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	789b      	ldrb	r3, [r3, #2]
 801081c:	2b01      	cmp	r3, #1
 801081e:	d10f      	bne.n	8010840 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2200      	movs	r2, #0
 8010824:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2205      	movs	r2, #5
 801082a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 801082c:	78fb      	ldrb	r3, [r7, #3]
 801082e:	b29a      	uxth	r2, r3
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	2200      	movs	r2, #0
 8010838:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	2200      	movs	r2, #0
 801083e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010840:	2200      	movs	r2, #0
 8010842:	2100      	movs	r1, #0
 8010844:	6878      	ldr	r0, [r7, #4]
 8010846:	f000 fb81 	bl	8010f4c <USBH_CtlReq>
 801084a:	4603      	mov	r3, r0
}
 801084c:	4618      	mov	r0, r3
 801084e:	3708      	adds	r7, #8
 8010850:	46bd      	mov	sp, r7
 8010852:	bd80      	pop	{r7, pc}

08010854 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8010854:	b580      	push	{r7, lr}
 8010856:	b082      	sub	sp, #8
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
 801085c:	460b      	mov	r3, r1
 801085e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	789b      	ldrb	r3, [r3, #2]
 8010864:	2b01      	cmp	r3, #1
 8010866:	d10e      	bne.n	8010886 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2200      	movs	r2, #0
 801086c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2209      	movs	r2, #9
 8010872:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	887a      	ldrh	r2, [r7, #2]
 8010878:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	2200      	movs	r2, #0
 801087e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	2200      	movs	r2, #0
 8010884:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010886:	2200      	movs	r2, #0
 8010888:	2100      	movs	r1, #0
 801088a:	6878      	ldr	r0, [r7, #4]
 801088c:	f000 fb5e 	bl	8010f4c <USBH_CtlReq>
 8010890:	4603      	mov	r3, r0
}
 8010892:	4618      	mov	r0, r3
 8010894:	3708      	adds	r7, #8
 8010896:	46bd      	mov	sp, r7
 8010898:	bd80      	pop	{r7, pc}

0801089a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801089a:	b580      	push	{r7, lr}
 801089c:	b082      	sub	sp, #8
 801089e:	af00      	add	r7, sp, #0
 80108a0:	6078      	str	r0, [r7, #4]
 80108a2:	460b      	mov	r3, r1
 80108a4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	789b      	ldrb	r3, [r3, #2]
 80108aa:	2b01      	cmp	r3, #1
 80108ac:	d10f      	bne.n	80108ce <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	2200      	movs	r2, #0
 80108b2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	2203      	movs	r2, #3
 80108b8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80108ba:	78fb      	ldrb	r3, [r7, #3]
 80108bc:	b29a      	uxth	r2, r3
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	2200      	movs	r2, #0
 80108c6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2200      	movs	r2, #0
 80108cc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80108ce:	2200      	movs	r2, #0
 80108d0:	2100      	movs	r1, #0
 80108d2:	6878      	ldr	r0, [r7, #4]
 80108d4:	f000 fb3a 	bl	8010f4c <USBH_CtlReq>
 80108d8:	4603      	mov	r3, r0
}
 80108da:	4618      	mov	r0, r3
 80108dc:	3708      	adds	r7, #8
 80108de:	46bd      	mov	sp, r7
 80108e0:	bd80      	pop	{r7, pc}

080108e2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80108e2:	b580      	push	{r7, lr}
 80108e4:	b082      	sub	sp, #8
 80108e6:	af00      	add	r7, sp, #0
 80108e8:	6078      	str	r0, [r7, #4]
 80108ea:	460b      	mov	r3, r1
 80108ec:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	789b      	ldrb	r3, [r3, #2]
 80108f2:	2b01      	cmp	r3, #1
 80108f4:	d10f      	bne.n	8010916 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	2202      	movs	r2, #2
 80108fa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	2201      	movs	r2, #1
 8010900:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	2200      	movs	r2, #0
 8010906:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8010908:	78fb      	ldrb	r3, [r7, #3]
 801090a:	b29a      	uxth	r2, r3
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	2200      	movs	r2, #0
 8010914:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010916:	2200      	movs	r2, #0
 8010918:	2100      	movs	r1, #0
 801091a:	6878      	ldr	r0, [r7, #4]
 801091c:	f000 fb16 	bl	8010f4c <USBH_CtlReq>
 8010920:	4603      	mov	r3, r0
}
 8010922:	4618      	mov	r0, r3
 8010924:	3708      	adds	r7, #8
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}
	...

0801092c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 801092c:	b480      	push	{r7}
 801092e:	b087      	sub	sp, #28
 8010930:	af00      	add	r7, sp, #0
 8010932:	60f8      	str	r0, [r7, #12]
 8010934:	60b9      	str	r1, [r7, #8]
 8010936:	4613      	mov	r3, r2
 8010938:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8010940:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8010942:	2300      	movs	r3, #0
 8010944:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8010946:	68bb      	ldr	r3, [r7, #8]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d101      	bne.n	8010950 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 801094c:	2302      	movs	r3, #2
 801094e:	e094      	b.n	8010a7a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8010950:	68bb      	ldr	r3, [r7, #8]
 8010952:	781a      	ldrb	r2, [r3, #0]
 8010954:	693b      	ldr	r3, [r7, #16]
 8010956:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	785a      	ldrb	r2, [r3, #1]
 801095c:	693b      	ldr	r3, [r7, #16]
 801095e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8010960:	68bb      	ldr	r3, [r7, #8]
 8010962:	3302      	adds	r3, #2
 8010964:	781b      	ldrb	r3, [r3, #0]
 8010966:	461a      	mov	r2, r3
 8010968:	68bb      	ldr	r3, [r7, #8]
 801096a:	3303      	adds	r3, #3
 801096c:	781b      	ldrb	r3, [r3, #0]
 801096e:	021b      	lsls	r3, r3, #8
 8010970:	b29b      	uxth	r3, r3
 8010972:	4313      	orrs	r3, r2
 8010974:	b29a      	uxth	r2, r3
 8010976:	693b      	ldr	r3, [r7, #16]
 8010978:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 801097a:	68bb      	ldr	r3, [r7, #8]
 801097c:	791a      	ldrb	r2, [r3, #4]
 801097e:	693b      	ldr	r3, [r7, #16]
 8010980:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8010982:	68bb      	ldr	r3, [r7, #8]
 8010984:	795a      	ldrb	r2, [r3, #5]
 8010986:	693b      	ldr	r3, [r7, #16]
 8010988:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 801098a:	68bb      	ldr	r3, [r7, #8]
 801098c:	799a      	ldrb	r2, [r3, #6]
 801098e:	693b      	ldr	r3, [r7, #16]
 8010990:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8010992:	68bb      	ldr	r3, [r7, #8]
 8010994:	79da      	ldrb	r2, [r3, #7]
 8010996:	693b      	ldr	r3, [r7, #16]
 8010998:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d004      	beq.n	80109ae <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80109aa:	2b01      	cmp	r3, #1
 80109ac:	d11b      	bne.n	80109e6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80109ae:	693b      	ldr	r3, [r7, #16]
 80109b0:	79db      	ldrb	r3, [r3, #7]
 80109b2:	2b20      	cmp	r3, #32
 80109b4:	dc0f      	bgt.n	80109d6 <USBH_ParseDevDesc+0xaa>
 80109b6:	2b08      	cmp	r3, #8
 80109b8:	db0f      	blt.n	80109da <USBH_ParseDevDesc+0xae>
 80109ba:	3b08      	subs	r3, #8
 80109bc:	4a32      	ldr	r2, [pc, #200]	@ (8010a88 <USBH_ParseDevDesc+0x15c>)
 80109be:	fa22 f303 	lsr.w	r3, r2, r3
 80109c2:	f003 0301 	and.w	r3, r3, #1
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	bf14      	ite	ne
 80109ca:	2301      	movne	r3, #1
 80109cc:	2300      	moveq	r3, #0
 80109ce:	b2db      	uxtb	r3, r3
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d106      	bne.n	80109e2 <USBH_ParseDevDesc+0xb6>
 80109d4:	e001      	b.n	80109da <USBH_ParseDevDesc+0xae>
 80109d6:	2b40      	cmp	r3, #64	@ 0x40
 80109d8:	d003      	beq.n	80109e2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80109da:	693b      	ldr	r3, [r7, #16]
 80109dc:	2208      	movs	r2, #8
 80109de:	71da      	strb	r2, [r3, #7]
        break;
 80109e0:	e000      	b.n	80109e4 <USBH_ParseDevDesc+0xb8>
        break;
 80109e2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80109e4:	e00e      	b.n	8010a04 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80109ec:	2b02      	cmp	r3, #2
 80109ee:	d107      	bne.n	8010a00 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80109f0:	693b      	ldr	r3, [r7, #16]
 80109f2:	79db      	ldrb	r3, [r3, #7]
 80109f4:	2b08      	cmp	r3, #8
 80109f6:	d005      	beq.n	8010a04 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80109f8:	693b      	ldr	r3, [r7, #16]
 80109fa:	2208      	movs	r2, #8
 80109fc:	71da      	strb	r2, [r3, #7]
 80109fe:	e001      	b.n	8010a04 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8010a00:	2303      	movs	r3, #3
 8010a02:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8010a04:	88fb      	ldrh	r3, [r7, #6]
 8010a06:	2b08      	cmp	r3, #8
 8010a08:	d936      	bls.n	8010a78 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8010a0a:	68bb      	ldr	r3, [r7, #8]
 8010a0c:	3308      	adds	r3, #8
 8010a0e:	781b      	ldrb	r3, [r3, #0]
 8010a10:	461a      	mov	r2, r3
 8010a12:	68bb      	ldr	r3, [r7, #8]
 8010a14:	3309      	adds	r3, #9
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	021b      	lsls	r3, r3, #8
 8010a1a:	b29b      	uxth	r3, r3
 8010a1c:	4313      	orrs	r3, r2
 8010a1e:	b29a      	uxth	r2, r3
 8010a20:	693b      	ldr	r3, [r7, #16]
 8010a22:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8010a24:	68bb      	ldr	r3, [r7, #8]
 8010a26:	330a      	adds	r3, #10
 8010a28:	781b      	ldrb	r3, [r3, #0]
 8010a2a:	461a      	mov	r2, r3
 8010a2c:	68bb      	ldr	r3, [r7, #8]
 8010a2e:	330b      	adds	r3, #11
 8010a30:	781b      	ldrb	r3, [r3, #0]
 8010a32:	021b      	lsls	r3, r3, #8
 8010a34:	b29b      	uxth	r3, r3
 8010a36:	4313      	orrs	r3, r2
 8010a38:	b29a      	uxth	r2, r3
 8010a3a:	693b      	ldr	r3, [r7, #16]
 8010a3c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8010a3e:	68bb      	ldr	r3, [r7, #8]
 8010a40:	330c      	adds	r3, #12
 8010a42:	781b      	ldrb	r3, [r3, #0]
 8010a44:	461a      	mov	r2, r3
 8010a46:	68bb      	ldr	r3, [r7, #8]
 8010a48:	330d      	adds	r3, #13
 8010a4a:	781b      	ldrb	r3, [r3, #0]
 8010a4c:	021b      	lsls	r3, r3, #8
 8010a4e:	b29b      	uxth	r3, r3
 8010a50:	4313      	orrs	r3, r2
 8010a52:	b29a      	uxth	r2, r3
 8010a54:	693b      	ldr	r3, [r7, #16]
 8010a56:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8010a58:	68bb      	ldr	r3, [r7, #8]
 8010a5a:	7b9a      	ldrb	r2, [r3, #14]
 8010a5c:	693b      	ldr	r3, [r7, #16]
 8010a5e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8010a60:	68bb      	ldr	r3, [r7, #8]
 8010a62:	7bda      	ldrb	r2, [r3, #15]
 8010a64:	693b      	ldr	r3, [r7, #16]
 8010a66:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	7c1a      	ldrb	r2, [r3, #16]
 8010a6c:	693b      	ldr	r3, [r7, #16]
 8010a6e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	7c5a      	ldrb	r2, [r3, #17]
 8010a74:	693b      	ldr	r3, [r7, #16]
 8010a76:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8010a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	371c      	adds	r7, #28
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a84:	4770      	bx	lr
 8010a86:	bf00      	nop
 8010a88:	01000101 	.word	0x01000101

08010a8c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b08c      	sub	sp, #48	@ 0x30
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	60f8      	str	r0, [r7, #12]
 8010a94:	60b9      	str	r1, [r7, #8]
 8010a96:	4613      	mov	r3, r2
 8010a98:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010aa0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8010aae:	2300      	movs	r3, #0
 8010ab0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8010ab4:	68bb      	ldr	r3, [r7, #8]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d101      	bne.n	8010abe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8010aba:	2302      	movs	r3, #2
 8010abc:	e0de      	b.n	8010c7c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8010abe:	68bb      	ldr	r3, [r7, #8]
 8010ac0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8010ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ac4:	781b      	ldrb	r3, [r3, #0]
 8010ac6:	2b09      	cmp	r3, #9
 8010ac8:	d002      	beq.n	8010ad0 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8010aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010acc:	2209      	movs	r2, #9
 8010ace:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8010ad0:	68bb      	ldr	r3, [r7, #8]
 8010ad2:	781a      	ldrb	r2, [r3, #0]
 8010ad4:	6a3b      	ldr	r3, [r7, #32]
 8010ad6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8010ad8:	68bb      	ldr	r3, [r7, #8]
 8010ada:	785a      	ldrb	r2, [r3, #1]
 8010adc:	6a3b      	ldr	r3, [r7, #32]
 8010ade:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8010ae0:	68bb      	ldr	r3, [r7, #8]
 8010ae2:	3302      	adds	r3, #2
 8010ae4:	781b      	ldrb	r3, [r3, #0]
 8010ae6:	461a      	mov	r2, r3
 8010ae8:	68bb      	ldr	r3, [r7, #8]
 8010aea:	3303      	adds	r3, #3
 8010aec:	781b      	ldrb	r3, [r3, #0]
 8010aee:	021b      	lsls	r3, r3, #8
 8010af0:	b29b      	uxth	r3, r3
 8010af2:	4313      	orrs	r3, r2
 8010af4:	b29b      	uxth	r3, r3
 8010af6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010afa:	bf28      	it	cs
 8010afc:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8010b00:	b29a      	uxth	r2, r3
 8010b02:	6a3b      	ldr	r3, [r7, #32]
 8010b04:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8010b06:	68bb      	ldr	r3, [r7, #8]
 8010b08:	791a      	ldrb	r2, [r3, #4]
 8010b0a:	6a3b      	ldr	r3, [r7, #32]
 8010b0c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8010b0e:	68bb      	ldr	r3, [r7, #8]
 8010b10:	795a      	ldrb	r2, [r3, #5]
 8010b12:	6a3b      	ldr	r3, [r7, #32]
 8010b14:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8010b16:	68bb      	ldr	r3, [r7, #8]
 8010b18:	799a      	ldrb	r2, [r3, #6]
 8010b1a:	6a3b      	ldr	r3, [r7, #32]
 8010b1c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8010b1e:	68bb      	ldr	r3, [r7, #8]
 8010b20:	79da      	ldrb	r2, [r3, #7]
 8010b22:	6a3b      	ldr	r3, [r7, #32]
 8010b24:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8010b26:	68bb      	ldr	r3, [r7, #8]
 8010b28:	7a1a      	ldrb	r2, [r3, #8]
 8010b2a:	6a3b      	ldr	r3, [r7, #32]
 8010b2c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8010b2e:	88fb      	ldrh	r3, [r7, #6]
 8010b30:	2b09      	cmp	r3, #9
 8010b32:	f240 80a1 	bls.w	8010c78 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8010b36:	2309      	movs	r3, #9
 8010b38:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010b3e:	e085      	b.n	8010c4c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010b40:	f107 0316 	add.w	r3, r7, #22
 8010b44:	4619      	mov	r1, r3
 8010b46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b48:	f000 f9e6 	bl	8010f18 <USBH_GetNextDesc>
 8010b4c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8010b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b50:	785b      	ldrb	r3, [r3, #1]
 8010b52:	2b04      	cmp	r3, #4
 8010b54:	d17a      	bne.n	8010c4c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8010b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b58:	781b      	ldrb	r3, [r3, #0]
 8010b5a:	2b09      	cmp	r3, #9
 8010b5c:	d002      	beq.n	8010b64 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8010b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b60:	2209      	movs	r2, #9
 8010b62:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8010b64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010b68:	221a      	movs	r2, #26
 8010b6a:	fb02 f303 	mul.w	r3, r2, r3
 8010b6e:	3308      	adds	r3, #8
 8010b70:	6a3a      	ldr	r2, [r7, #32]
 8010b72:	4413      	add	r3, r2
 8010b74:	3302      	adds	r3, #2
 8010b76:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8010b78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010b7a:	69f8      	ldr	r0, [r7, #28]
 8010b7c:	f000 f882 	bl	8010c84 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8010b80:	2300      	movs	r3, #0
 8010b82:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8010b86:	2300      	movs	r3, #0
 8010b88:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010b8a:	e043      	b.n	8010c14 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010b8c:	f107 0316 	add.w	r3, r7, #22
 8010b90:	4619      	mov	r1, r3
 8010b92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b94:	f000 f9c0 	bl	8010f18 <USBH_GetNextDesc>
 8010b98:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b9c:	785b      	ldrb	r3, [r3, #1]
 8010b9e:	2b05      	cmp	r3, #5
 8010ba0:	d138      	bne.n	8010c14 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8010ba2:	69fb      	ldr	r3, [r7, #28]
 8010ba4:	795b      	ldrb	r3, [r3, #5]
 8010ba6:	2b01      	cmp	r3, #1
 8010ba8:	d113      	bne.n	8010bd2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010baa:	69fb      	ldr	r3, [r7, #28]
 8010bac:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8010bae:	2b02      	cmp	r3, #2
 8010bb0:	d003      	beq.n	8010bba <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010bb2:	69fb      	ldr	r3, [r7, #28]
 8010bb4:	799b      	ldrb	r3, [r3, #6]
 8010bb6:	2b03      	cmp	r3, #3
 8010bb8:	d10b      	bne.n	8010bd2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010bba:	69fb      	ldr	r3, [r7, #28]
 8010bbc:	79db      	ldrb	r3, [r3, #7]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d10b      	bne.n	8010bda <USBH_ParseCfgDesc+0x14e>
 8010bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bc4:	781b      	ldrb	r3, [r3, #0]
 8010bc6:	2b09      	cmp	r3, #9
 8010bc8:	d007      	beq.n	8010bda <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8010bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bcc:	2209      	movs	r2, #9
 8010bce:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010bd0:	e003      	b.n	8010bda <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8010bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd4:	2207      	movs	r2, #7
 8010bd6:	701a      	strb	r2, [r3, #0]
 8010bd8:	e000      	b.n	8010bdc <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010bda:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8010bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010be0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010be4:	3201      	adds	r2, #1
 8010be6:	00d2      	lsls	r2, r2, #3
 8010be8:	211a      	movs	r1, #26
 8010bea:	fb01 f303 	mul.w	r3, r1, r3
 8010bee:	4413      	add	r3, r2
 8010bf0:	3308      	adds	r3, #8
 8010bf2:	6a3a      	ldr	r2, [r7, #32]
 8010bf4:	4413      	add	r3, r2
 8010bf6:	3304      	adds	r3, #4
 8010bf8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8010bfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010bfc:	69b9      	ldr	r1, [r7, #24]
 8010bfe:	68f8      	ldr	r0, [r7, #12]
 8010c00:	f000 f86f 	bl	8010ce2 <USBH_ParseEPDesc>
 8010c04:	4603      	mov	r3, r0
 8010c06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8010c0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010c0e:	3301      	adds	r3, #1
 8010c10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010c14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010c18:	2b01      	cmp	r3, #1
 8010c1a:	d80a      	bhi.n	8010c32 <USBH_ParseCfgDesc+0x1a6>
 8010c1c:	69fb      	ldr	r3, [r7, #28]
 8010c1e:	791b      	ldrb	r3, [r3, #4]
 8010c20:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010c24:	429a      	cmp	r2, r3
 8010c26:	d204      	bcs.n	8010c32 <USBH_ParseCfgDesc+0x1a6>
 8010c28:	6a3b      	ldr	r3, [r7, #32]
 8010c2a:	885a      	ldrh	r2, [r3, #2]
 8010c2c:	8afb      	ldrh	r3, [r7, #22]
 8010c2e:	429a      	cmp	r2, r3
 8010c30:	d8ac      	bhi.n	8010b8c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8010c32:	69fb      	ldr	r3, [r7, #28]
 8010c34:	791b      	ldrb	r3, [r3, #4]
 8010c36:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010c3a:	429a      	cmp	r2, r3
 8010c3c:	d201      	bcs.n	8010c42 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8010c3e:	2303      	movs	r3, #3
 8010c40:	e01c      	b.n	8010c7c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8010c42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010c46:	3301      	adds	r3, #1
 8010c48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010c4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010c50:	2b01      	cmp	r3, #1
 8010c52:	d805      	bhi.n	8010c60 <USBH_ParseCfgDesc+0x1d4>
 8010c54:	6a3b      	ldr	r3, [r7, #32]
 8010c56:	885a      	ldrh	r2, [r3, #2]
 8010c58:	8afb      	ldrh	r3, [r7, #22]
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	f63f af70 	bhi.w	8010b40 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8010c60:	6a3b      	ldr	r3, [r7, #32]
 8010c62:	791b      	ldrb	r3, [r3, #4]
 8010c64:	2b02      	cmp	r3, #2
 8010c66:	bf28      	it	cs
 8010c68:	2302      	movcs	r3, #2
 8010c6a:	b2db      	uxtb	r3, r3
 8010c6c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8010c70:	429a      	cmp	r2, r3
 8010c72:	d201      	bcs.n	8010c78 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8010c74:	2303      	movs	r3, #3
 8010c76:	e001      	b.n	8010c7c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8010c78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	3730      	adds	r7, #48	@ 0x30
 8010c80:	46bd      	mov	sp, r7
 8010c82:	bd80      	pop	{r7, pc}

08010c84 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8010c84:	b480      	push	{r7}
 8010c86:	b083      	sub	sp, #12
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	6078      	str	r0, [r7, #4]
 8010c8c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8010c8e:	683b      	ldr	r3, [r7, #0]
 8010c90:	781a      	ldrb	r2, [r3, #0]
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8010c96:	683b      	ldr	r3, [r7, #0]
 8010c98:	785a      	ldrb	r2, [r3, #1]
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8010c9e:	683b      	ldr	r3, [r7, #0]
 8010ca0:	789a      	ldrb	r2, [r3, #2]
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8010ca6:	683b      	ldr	r3, [r7, #0]
 8010ca8:	78da      	ldrb	r2, [r3, #3]
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	791a      	ldrb	r2, [r3, #4]
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	795a      	ldrb	r2, [r3, #5]
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8010cbe:	683b      	ldr	r3, [r7, #0]
 8010cc0:	799a      	ldrb	r2, [r3, #6]
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8010cc6:	683b      	ldr	r3, [r7, #0]
 8010cc8:	79da      	ldrb	r2, [r3, #7]
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8010cce:	683b      	ldr	r3, [r7, #0]
 8010cd0:	7a1a      	ldrb	r2, [r3, #8]
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	721a      	strb	r2, [r3, #8]
}
 8010cd6:	bf00      	nop
 8010cd8:	370c      	adds	r7, #12
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce0:	4770      	bx	lr

08010ce2 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8010ce2:	b480      	push	{r7}
 8010ce4:	b087      	sub	sp, #28
 8010ce6:	af00      	add	r7, sp, #0
 8010ce8:	60f8      	str	r0, [r7, #12]
 8010cea:	60b9      	str	r1, [r7, #8]
 8010cec:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8010cee:	2300      	movs	r3, #0
 8010cf0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	781a      	ldrb	r2, [r3, #0]
 8010cf6:	68bb      	ldr	r3, [r7, #8]
 8010cf8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	785a      	ldrb	r2, [r3, #1]
 8010cfe:	68bb      	ldr	r3, [r7, #8]
 8010d00:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	789a      	ldrb	r2, [r3, #2]
 8010d06:	68bb      	ldr	r3, [r7, #8]
 8010d08:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	78da      	ldrb	r2, [r3, #3]
 8010d0e:	68bb      	ldr	r3, [r7, #8]
 8010d10:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	3304      	adds	r3, #4
 8010d16:	781b      	ldrb	r3, [r3, #0]
 8010d18:	461a      	mov	r2, r3
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	3305      	adds	r3, #5
 8010d1e:	781b      	ldrb	r3, [r3, #0]
 8010d20:	021b      	lsls	r3, r3, #8
 8010d22:	b29b      	uxth	r3, r3
 8010d24:	4313      	orrs	r3, r2
 8010d26:	b29a      	uxth	r2, r3
 8010d28:	68bb      	ldr	r3, [r7, #8]
 8010d2a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	799a      	ldrb	r2, [r3, #6]
 8010d30:	68bb      	ldr	r3, [r7, #8]
 8010d32:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8010d34:	68bb      	ldr	r3, [r7, #8]
 8010d36:	889b      	ldrh	r3, [r3, #4]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d009      	beq.n	8010d50 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8010d3c:	68bb      	ldr	r3, [r7, #8]
 8010d3e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8010d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010d44:	d804      	bhi.n	8010d50 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8010d46:	68bb      	ldr	r3, [r7, #8]
 8010d48:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8010d4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d4e:	d901      	bls.n	8010d54 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8010d50:	2303      	movs	r3, #3
 8010d52:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d136      	bne.n	8010dcc <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8010d5e:	68bb      	ldr	r3, [r7, #8]
 8010d60:	78db      	ldrb	r3, [r3, #3]
 8010d62:	f003 0303 	and.w	r3, r3, #3
 8010d66:	2b02      	cmp	r3, #2
 8010d68:	d108      	bne.n	8010d7c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8010d6a:	68bb      	ldr	r3, [r7, #8]
 8010d6c:	889b      	ldrh	r3, [r3, #4]
 8010d6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d72:	f240 8097 	bls.w	8010ea4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010d76:	2303      	movs	r3, #3
 8010d78:	75fb      	strb	r3, [r7, #23]
 8010d7a:	e093      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	78db      	ldrb	r3, [r3, #3]
 8010d80:	f003 0303 	and.w	r3, r3, #3
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d107      	bne.n	8010d98 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8010d88:	68bb      	ldr	r3, [r7, #8]
 8010d8a:	889b      	ldrh	r3, [r3, #4]
 8010d8c:	2b40      	cmp	r3, #64	@ 0x40
 8010d8e:	f240 8089 	bls.w	8010ea4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010d92:	2303      	movs	r3, #3
 8010d94:	75fb      	strb	r3, [r7, #23]
 8010d96:	e085      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8010d98:	68bb      	ldr	r3, [r7, #8]
 8010d9a:	78db      	ldrb	r3, [r3, #3]
 8010d9c:	f003 0303 	and.w	r3, r3, #3
 8010da0:	2b01      	cmp	r3, #1
 8010da2:	d005      	beq.n	8010db0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8010da4:	68bb      	ldr	r3, [r7, #8]
 8010da6:	78db      	ldrb	r3, [r3, #3]
 8010da8:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8010dac:	2b03      	cmp	r3, #3
 8010dae:	d10a      	bne.n	8010dc6 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8010db0:	68bb      	ldr	r3, [r7, #8]
 8010db2:	799b      	ldrb	r3, [r3, #6]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d003      	beq.n	8010dc0 <USBH_ParseEPDesc+0xde>
 8010db8:	68bb      	ldr	r3, [r7, #8]
 8010dba:	799b      	ldrb	r3, [r3, #6]
 8010dbc:	2b10      	cmp	r3, #16
 8010dbe:	d970      	bls.n	8010ea2 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8010dc0:	2303      	movs	r3, #3
 8010dc2:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8010dc4:	e06d      	b.n	8010ea2 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8010dc6:	2303      	movs	r3, #3
 8010dc8:	75fb      	strb	r3, [r7, #23]
 8010dca:	e06b      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010dd2:	2b01      	cmp	r3, #1
 8010dd4:	d13c      	bne.n	8010e50 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	78db      	ldrb	r3, [r3, #3]
 8010dda:	f003 0303 	and.w	r3, r3, #3
 8010dde:	2b02      	cmp	r3, #2
 8010de0:	d005      	beq.n	8010dee <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8010de2:	68bb      	ldr	r3, [r7, #8]
 8010de4:	78db      	ldrb	r3, [r3, #3]
 8010de6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d106      	bne.n	8010dfc <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	889b      	ldrh	r3, [r3, #4]
 8010df2:	2b40      	cmp	r3, #64	@ 0x40
 8010df4:	d956      	bls.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010df6:	2303      	movs	r3, #3
 8010df8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8010dfa:	e053      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8010dfc:	68bb      	ldr	r3, [r7, #8]
 8010dfe:	78db      	ldrb	r3, [r3, #3]
 8010e00:	f003 0303 	and.w	r3, r3, #3
 8010e04:	2b01      	cmp	r3, #1
 8010e06:	d10e      	bne.n	8010e26 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8010e08:	68bb      	ldr	r3, [r7, #8]
 8010e0a:	799b      	ldrb	r3, [r3, #6]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d007      	beq.n	8010e20 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8010e10:	68bb      	ldr	r3, [r7, #8]
 8010e12:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8010e14:	2b10      	cmp	r3, #16
 8010e16:	d803      	bhi.n	8010e20 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8010e18:	68bb      	ldr	r3, [r7, #8]
 8010e1a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8010e1c:	2b40      	cmp	r3, #64	@ 0x40
 8010e1e:	d941      	bls.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010e20:	2303      	movs	r3, #3
 8010e22:	75fb      	strb	r3, [r7, #23]
 8010e24:	e03e      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8010e26:	68bb      	ldr	r3, [r7, #8]
 8010e28:	78db      	ldrb	r3, [r3, #3]
 8010e2a:	f003 0303 	and.w	r3, r3, #3
 8010e2e:	2b03      	cmp	r3, #3
 8010e30:	d10b      	bne.n	8010e4a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8010e32:	68bb      	ldr	r3, [r7, #8]
 8010e34:	799b      	ldrb	r3, [r3, #6]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d004      	beq.n	8010e44 <USBH_ParseEPDesc+0x162>
 8010e3a:	68bb      	ldr	r3, [r7, #8]
 8010e3c:	889b      	ldrh	r3, [r3, #4]
 8010e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010e42:	d32f      	bcc.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010e44:	2303      	movs	r3, #3
 8010e46:	75fb      	strb	r3, [r7, #23]
 8010e48:	e02c      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8010e4a:	2303      	movs	r3, #3
 8010e4c:	75fb      	strb	r3, [r7, #23]
 8010e4e:	e029      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010e56:	2b02      	cmp	r3, #2
 8010e58:	d120      	bne.n	8010e9c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8010e5a:	68bb      	ldr	r3, [r7, #8]
 8010e5c:	78db      	ldrb	r3, [r3, #3]
 8010e5e:	f003 0303 	and.w	r3, r3, #3
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d106      	bne.n	8010e74 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8010e66:	68bb      	ldr	r3, [r7, #8]
 8010e68:	889b      	ldrh	r3, [r3, #4]
 8010e6a:	2b08      	cmp	r3, #8
 8010e6c:	d01a      	beq.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010e6e:	2303      	movs	r3, #3
 8010e70:	75fb      	strb	r3, [r7, #23]
 8010e72:	e017      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	78db      	ldrb	r3, [r3, #3]
 8010e78:	f003 0303 	and.w	r3, r3, #3
 8010e7c:	2b03      	cmp	r3, #3
 8010e7e:	d10a      	bne.n	8010e96 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8010e80:	68bb      	ldr	r3, [r7, #8]
 8010e82:	799b      	ldrb	r3, [r3, #6]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d003      	beq.n	8010e90 <USBH_ParseEPDesc+0x1ae>
 8010e88:	68bb      	ldr	r3, [r7, #8]
 8010e8a:	889b      	ldrh	r3, [r3, #4]
 8010e8c:	2b08      	cmp	r3, #8
 8010e8e:	d909      	bls.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010e90:	2303      	movs	r3, #3
 8010e92:	75fb      	strb	r3, [r7, #23]
 8010e94:	e006      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8010e96:	2303      	movs	r3, #3
 8010e98:	75fb      	strb	r3, [r7, #23]
 8010e9a:	e003      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8010e9c:	2303      	movs	r3, #3
 8010e9e:	75fb      	strb	r3, [r7, #23]
 8010ea0:	e000      	b.n	8010ea4 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8010ea2:	bf00      	nop
  }

  return status;
 8010ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	371c      	adds	r7, #28
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb0:	4770      	bx	lr

08010eb2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8010eb2:	b480      	push	{r7}
 8010eb4:	b087      	sub	sp, #28
 8010eb6:	af00      	add	r7, sp, #0
 8010eb8:	60f8      	str	r0, [r7, #12]
 8010eba:	60b9      	str	r1, [r7, #8]
 8010ebc:	4613      	mov	r3, r2
 8010ebe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	3301      	adds	r3, #1
 8010ec4:	781b      	ldrb	r3, [r3, #0]
 8010ec6:	2b03      	cmp	r3, #3
 8010ec8:	d120      	bne.n	8010f0c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	781b      	ldrb	r3, [r3, #0]
 8010ece:	1e9a      	subs	r2, r3, #2
 8010ed0:	88fb      	ldrh	r3, [r7, #6]
 8010ed2:	4293      	cmp	r3, r2
 8010ed4:	bf28      	it	cs
 8010ed6:	4613      	movcs	r3, r2
 8010ed8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	3302      	adds	r3, #2
 8010ede:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	82fb      	strh	r3, [r7, #22]
 8010ee4:	e00b      	b.n	8010efe <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8010ee6:	8afb      	ldrh	r3, [r7, #22]
 8010ee8:	68fa      	ldr	r2, [r7, #12]
 8010eea:	4413      	add	r3, r2
 8010eec:	781a      	ldrb	r2, [r3, #0]
 8010eee:	68bb      	ldr	r3, [r7, #8]
 8010ef0:	701a      	strb	r2, [r3, #0]
      pdest++;
 8010ef2:	68bb      	ldr	r3, [r7, #8]
 8010ef4:	3301      	adds	r3, #1
 8010ef6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8010ef8:	8afb      	ldrh	r3, [r7, #22]
 8010efa:	3302      	adds	r3, #2
 8010efc:	82fb      	strh	r3, [r7, #22]
 8010efe:	8afa      	ldrh	r2, [r7, #22]
 8010f00:	8abb      	ldrh	r3, [r7, #20]
 8010f02:	429a      	cmp	r2, r3
 8010f04:	d3ef      	bcc.n	8010ee6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8010f06:	68bb      	ldr	r3, [r7, #8]
 8010f08:	2200      	movs	r2, #0
 8010f0a:	701a      	strb	r2, [r3, #0]
  }
}
 8010f0c:	bf00      	nop
 8010f0e:	371c      	adds	r7, #28
 8010f10:	46bd      	mov	sp, r7
 8010f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f16:	4770      	bx	lr

08010f18 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010f18:	b480      	push	{r7}
 8010f1a:	b085      	sub	sp, #20
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	6078      	str	r0, [r7, #4]
 8010f20:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8010f22:	683b      	ldr	r3, [r7, #0]
 8010f24:	881b      	ldrh	r3, [r3, #0]
 8010f26:	687a      	ldr	r2, [r7, #4]
 8010f28:	7812      	ldrb	r2, [r2, #0]
 8010f2a:	4413      	add	r3, r2
 8010f2c:	b29a      	uxth	r2, r3
 8010f2e:	683b      	ldr	r3, [r7, #0]
 8010f30:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	781b      	ldrb	r3, [r3, #0]
 8010f36:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	4413      	add	r3, r2
 8010f3c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010f3e:	68fb      	ldr	r3, [r7, #12]
}
 8010f40:	4618      	mov	r0, r3
 8010f42:	3714      	adds	r7, #20
 8010f44:	46bd      	mov	sp, r7
 8010f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f4a:	4770      	bx	lr

08010f4c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8010f4c:	b580      	push	{r7, lr}
 8010f4e:	b086      	sub	sp, #24
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	60f8      	str	r0, [r7, #12]
 8010f54:	60b9      	str	r1, [r7, #8]
 8010f56:	4613      	mov	r3, r2
 8010f58:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	789b      	ldrb	r3, [r3, #2]
 8010f62:	2b01      	cmp	r3, #1
 8010f64:	d002      	beq.n	8010f6c <USBH_CtlReq+0x20>
 8010f66:	2b02      	cmp	r3, #2
 8010f68:	d015      	beq.n	8010f96 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8010f6a:	e033      	b.n	8010fd4 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	68ba      	ldr	r2, [r7, #8]
 8010f70:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	88fa      	ldrh	r2, [r7, #6]
 8010f76:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	2201      	movs	r2, #1
 8010f7c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	2202      	movs	r2, #2
 8010f82:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8010f84:	2301      	movs	r3, #1
 8010f86:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010f88:	2300      	movs	r3, #0
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	2103      	movs	r1, #3
 8010f8e:	68f8      	ldr	r0, [r7, #12]
 8010f90:	f7ff fb32 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 8010f94:	e01e      	b.n	8010fd4 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8010f96:	68f8      	ldr	r0, [r7, #12]
 8010f98:	f000 f822 	bl	8010fe0 <USBH_HandleControl>
 8010f9c:	4603      	mov	r3, r0
 8010f9e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8010fa0:	7dfb      	ldrb	r3, [r7, #23]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d002      	beq.n	8010fac <USBH_CtlReq+0x60>
 8010fa6:	7dfb      	ldrb	r3, [r7, #23]
 8010fa8:	2b03      	cmp	r3, #3
 8010faa:	d106      	bne.n	8010fba <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	2201      	movs	r2, #1
 8010fb0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	2200      	movs	r2, #0
 8010fb6:	761a      	strb	r2, [r3, #24]
 8010fb8:	e005      	b.n	8010fc6 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8010fba:	7dfb      	ldrb	r3, [r7, #23]
 8010fbc:	2b02      	cmp	r3, #2
 8010fbe:	d102      	bne.n	8010fc6 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	2201      	movs	r2, #1
 8010fc4:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	2200      	movs	r2, #0
 8010fca:	2103      	movs	r1, #3
 8010fcc:	68f8      	ldr	r0, [r7, #12]
 8010fce:	f7ff fb13 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 8010fd2:	bf00      	nop
  }
  return status;
 8010fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	3718      	adds	r7, #24
 8010fda:	46bd      	mov	sp, r7
 8010fdc:	bd80      	pop	{r7, pc}
	...

08010fe0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	b086      	sub	sp, #24
 8010fe4:	af02      	add	r7, sp, #8
 8010fe6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8010fe8:	2301      	movs	r3, #1
 8010fea:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8010fec:	2300      	movs	r3, #0
 8010fee:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	7e1b      	ldrb	r3, [r3, #24]
 8010ff4:	3b01      	subs	r3, #1
 8010ff6:	2b0a      	cmp	r3, #10
 8010ff8:	f200 81b2 	bhi.w	8011360 <USBH_HandleControl+0x380>
 8010ffc:	a201      	add	r2, pc, #4	@ (adr r2, 8011004 <USBH_HandleControl+0x24>)
 8010ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011002:	bf00      	nop
 8011004:	08011031 	.word	0x08011031
 8011008:	0801104b 	.word	0x0801104b
 801100c:	080110cd 	.word	0x080110cd
 8011010:	080110f3 	.word	0x080110f3
 8011014:	08011151 	.word	0x08011151
 8011018:	0801117b 	.word	0x0801117b
 801101c:	080111fd 	.word	0x080111fd
 8011020:	0801121f 	.word	0x0801121f
 8011024:	08011281 	.word	0x08011281
 8011028:	080112a7 	.word	0x080112a7
 801102c:	08011309 	.word	0x08011309
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	f103 0110 	add.w	r1, r3, #16
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	795b      	ldrb	r3, [r3, #5]
 801103a:	461a      	mov	r2, r3
 801103c:	6878      	ldr	r0, [r7, #4]
 801103e:	f000 f99f 	bl	8011380 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	2202      	movs	r2, #2
 8011046:	761a      	strb	r2, [r3, #24]
      break;
 8011048:	e195      	b.n	8011376 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	795b      	ldrb	r3, [r3, #5]
 801104e:	4619      	mov	r1, r3
 8011050:	6878      	ldr	r0, [r7, #4]
 8011052:	f003 f8f5 	bl	8014240 <USBH_LL_GetURBState>
 8011056:	4603      	mov	r3, r0
 8011058:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 801105a:	7bbb      	ldrb	r3, [r7, #14]
 801105c:	2b01      	cmp	r3, #1
 801105e:	d124      	bne.n	80110aa <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	7c1b      	ldrb	r3, [r3, #16]
 8011064:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011068:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	8adb      	ldrh	r3, [r3, #22]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d00a      	beq.n	8011088 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8011072:	7b7b      	ldrb	r3, [r7, #13]
 8011074:	2b80      	cmp	r3, #128	@ 0x80
 8011076:	d103      	bne.n	8011080 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2203      	movs	r2, #3
 801107c:	761a      	strb	r2, [r3, #24]
 801107e:	e00d      	b.n	801109c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	2205      	movs	r2, #5
 8011084:	761a      	strb	r2, [r3, #24]
 8011086:	e009      	b.n	801109c <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8011088:	7b7b      	ldrb	r3, [r7, #13]
 801108a:	2b80      	cmp	r3, #128	@ 0x80
 801108c:	d103      	bne.n	8011096 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	2209      	movs	r2, #9
 8011092:	761a      	strb	r2, [r3, #24]
 8011094:	e002      	b.n	801109c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	2207      	movs	r2, #7
 801109a:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801109c:	2300      	movs	r3, #0
 801109e:	2200      	movs	r2, #0
 80110a0:	2103      	movs	r1, #3
 80110a2:	6878      	ldr	r0, [r7, #4]
 80110a4:	f7ff faa8 	bl	80105f8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80110a8:	e15c      	b.n	8011364 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80110aa:	7bbb      	ldrb	r3, [r7, #14]
 80110ac:	2b04      	cmp	r3, #4
 80110ae:	d003      	beq.n	80110b8 <USBH_HandleControl+0xd8>
 80110b0:	7bbb      	ldrb	r3, [r7, #14]
 80110b2:	2b02      	cmp	r3, #2
 80110b4:	f040 8156 	bne.w	8011364 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	220b      	movs	r2, #11
 80110bc:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80110be:	2300      	movs	r3, #0
 80110c0:	2200      	movs	r2, #0
 80110c2:	2103      	movs	r1, #3
 80110c4:	6878      	ldr	r0, [r7, #4]
 80110c6:	f7ff fa97 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 80110ca:	e14b      	b.n	8011364 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80110d2:	b29a      	uxth	r2, r3
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	6899      	ldr	r1, [r3, #8]
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	899a      	ldrh	r2, [r3, #12]
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	791b      	ldrb	r3, [r3, #4]
 80110e4:	6878      	ldr	r0, [r7, #4]
 80110e6:	f000 f98a 	bl	80113fe <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	2204      	movs	r2, #4
 80110ee:	761a      	strb	r2, [r3, #24]
      break;
 80110f0:	e141      	b.n	8011376 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	791b      	ldrb	r3, [r3, #4]
 80110f6:	4619      	mov	r1, r3
 80110f8:	6878      	ldr	r0, [r7, #4]
 80110fa:	f003 f8a1 	bl	8014240 <USBH_LL_GetURBState>
 80110fe:	4603      	mov	r3, r0
 8011100:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8011102:	7bbb      	ldrb	r3, [r7, #14]
 8011104:	2b01      	cmp	r3, #1
 8011106:	d109      	bne.n	801111c <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2209      	movs	r2, #9
 801110c:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801110e:	2300      	movs	r3, #0
 8011110:	2200      	movs	r2, #0
 8011112:	2103      	movs	r1, #3
 8011114:	6878      	ldr	r0, [r7, #4]
 8011116:	f7ff fa6f 	bl	80105f8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801111a:	e125      	b.n	8011368 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 801111c:	7bbb      	ldrb	r3, [r7, #14]
 801111e:	2b05      	cmp	r3, #5
 8011120:	d108      	bne.n	8011134 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8011122:	2303      	movs	r3, #3
 8011124:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011126:	2300      	movs	r3, #0
 8011128:	2200      	movs	r2, #0
 801112a:	2103      	movs	r1, #3
 801112c:	6878      	ldr	r0, [r7, #4]
 801112e:	f7ff fa63 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 8011132:	e119      	b.n	8011368 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8011134:	7bbb      	ldrb	r3, [r7, #14]
 8011136:	2b04      	cmp	r3, #4
 8011138:	f040 8116 	bne.w	8011368 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	220b      	movs	r2, #11
 8011140:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011142:	2300      	movs	r3, #0
 8011144:	2200      	movs	r2, #0
 8011146:	2103      	movs	r1, #3
 8011148:	6878      	ldr	r0, [r7, #4]
 801114a:	f7ff fa55 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 801114e:	e10b      	b.n	8011368 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6899      	ldr	r1, [r3, #8]
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	899a      	ldrh	r2, [r3, #12]
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	795b      	ldrb	r3, [r3, #5]
 801115c:	2001      	movs	r0, #1
 801115e:	9000      	str	r0, [sp, #0]
 8011160:	6878      	ldr	r0, [r7, #4]
 8011162:	f000 f927 	bl	80113b4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801116c:	b29a      	uxth	r2, r3
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	2206      	movs	r2, #6
 8011176:	761a      	strb	r2, [r3, #24]
      break;
 8011178:	e0fd      	b.n	8011376 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	795b      	ldrb	r3, [r3, #5]
 801117e:	4619      	mov	r1, r3
 8011180:	6878      	ldr	r0, [r7, #4]
 8011182:	f003 f85d 	bl	8014240 <USBH_LL_GetURBState>
 8011186:	4603      	mov	r3, r0
 8011188:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801118a:	7bbb      	ldrb	r3, [r7, #14]
 801118c:	2b01      	cmp	r3, #1
 801118e:	d109      	bne.n	80111a4 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	2207      	movs	r2, #7
 8011194:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011196:	2300      	movs	r3, #0
 8011198:	2200      	movs	r2, #0
 801119a:	2103      	movs	r1, #3
 801119c:	6878      	ldr	r0, [r7, #4]
 801119e:	f7ff fa2b 	bl	80105f8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80111a2:	e0e3      	b.n	801136c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 80111a4:	7bbb      	ldrb	r3, [r7, #14]
 80111a6:	2b05      	cmp	r3, #5
 80111a8:	d10b      	bne.n	80111c2 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	220c      	movs	r2, #12
 80111ae:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80111b0:	2303      	movs	r3, #3
 80111b2:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80111b4:	2300      	movs	r3, #0
 80111b6:	2200      	movs	r2, #0
 80111b8:	2103      	movs	r1, #3
 80111ba:	6878      	ldr	r0, [r7, #4]
 80111bc:	f7ff fa1c 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 80111c0:	e0d4      	b.n	801136c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 80111c2:	7bbb      	ldrb	r3, [r7, #14]
 80111c4:	2b02      	cmp	r3, #2
 80111c6:	d109      	bne.n	80111dc <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	2205      	movs	r2, #5
 80111cc:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80111ce:	2300      	movs	r3, #0
 80111d0:	2200      	movs	r2, #0
 80111d2:	2103      	movs	r1, #3
 80111d4:	6878      	ldr	r0, [r7, #4]
 80111d6:	f7ff fa0f 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 80111da:	e0c7      	b.n	801136c <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 80111dc:	7bbb      	ldrb	r3, [r7, #14]
 80111de:	2b04      	cmp	r3, #4
 80111e0:	f040 80c4 	bne.w	801136c <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	220b      	movs	r2, #11
 80111e8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80111ea:	2302      	movs	r3, #2
 80111ec:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80111ee:	2300      	movs	r3, #0
 80111f0:	2200      	movs	r2, #0
 80111f2:	2103      	movs	r1, #3
 80111f4:	6878      	ldr	r0, [r7, #4]
 80111f6:	f7ff f9ff 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 80111fa:	e0b7      	b.n	801136c <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	791b      	ldrb	r3, [r3, #4]
 8011200:	2200      	movs	r2, #0
 8011202:	2100      	movs	r1, #0
 8011204:	6878      	ldr	r0, [r7, #4]
 8011206:	f000 f8fa 	bl	80113fe <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011210:	b29a      	uxth	r2, r3
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	2208      	movs	r2, #8
 801121a:	761a      	strb	r2, [r3, #24]

      break;
 801121c:	e0ab      	b.n	8011376 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	791b      	ldrb	r3, [r3, #4]
 8011222:	4619      	mov	r1, r3
 8011224:	6878      	ldr	r0, [r7, #4]
 8011226:	f003 f80b 	bl	8014240 <USBH_LL_GetURBState>
 801122a:	4603      	mov	r3, r0
 801122c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801122e:	7bbb      	ldrb	r3, [r7, #14]
 8011230:	2b01      	cmp	r3, #1
 8011232:	d10b      	bne.n	801124c <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	220d      	movs	r2, #13
 8011238:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 801123a:	2300      	movs	r3, #0
 801123c:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801123e:	2300      	movs	r3, #0
 8011240:	2200      	movs	r2, #0
 8011242:	2103      	movs	r1, #3
 8011244:	6878      	ldr	r0, [r7, #4]
 8011246:	f7ff f9d7 	bl	80105f8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801124a:	e091      	b.n	8011370 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 801124c:	7bbb      	ldrb	r3, [r7, #14]
 801124e:	2b04      	cmp	r3, #4
 8011250:	d109      	bne.n	8011266 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	220b      	movs	r2, #11
 8011256:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011258:	2300      	movs	r3, #0
 801125a:	2200      	movs	r2, #0
 801125c:	2103      	movs	r1, #3
 801125e:	6878      	ldr	r0, [r7, #4]
 8011260:	f7ff f9ca 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 8011264:	e084      	b.n	8011370 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8011266:	7bbb      	ldrb	r3, [r7, #14]
 8011268:	2b05      	cmp	r3, #5
 801126a:	f040 8081 	bne.w	8011370 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 801126e:	2303      	movs	r3, #3
 8011270:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011272:	2300      	movs	r3, #0
 8011274:	2200      	movs	r2, #0
 8011276:	2103      	movs	r1, #3
 8011278:	6878      	ldr	r0, [r7, #4]
 801127a:	f7ff f9bd 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 801127e:	e077      	b.n	8011370 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	795b      	ldrb	r3, [r3, #5]
 8011284:	2201      	movs	r2, #1
 8011286:	9200      	str	r2, [sp, #0]
 8011288:	2200      	movs	r2, #0
 801128a:	2100      	movs	r1, #0
 801128c:	6878      	ldr	r0, [r7, #4]
 801128e:	f000 f891 	bl	80113b4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011298:	b29a      	uxth	r2, r3
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	220a      	movs	r2, #10
 80112a2:	761a      	strb	r2, [r3, #24]
      break;
 80112a4:	e067      	b.n	8011376 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	795b      	ldrb	r3, [r3, #5]
 80112aa:	4619      	mov	r1, r3
 80112ac:	6878      	ldr	r0, [r7, #4]
 80112ae:	f002 ffc7 	bl	8014240 <USBH_LL_GetURBState>
 80112b2:	4603      	mov	r3, r0
 80112b4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80112b6:	7bbb      	ldrb	r3, [r7, #14]
 80112b8:	2b01      	cmp	r3, #1
 80112ba:	d10b      	bne.n	80112d4 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 80112bc:	2300      	movs	r3, #0
 80112be:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	220d      	movs	r2, #13
 80112c4:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80112c6:	2300      	movs	r3, #0
 80112c8:	2200      	movs	r2, #0
 80112ca:	2103      	movs	r1, #3
 80112cc:	6878      	ldr	r0, [r7, #4]
 80112ce:	f7ff f993 	bl	80105f8 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80112d2:	e04f      	b.n	8011374 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 80112d4:	7bbb      	ldrb	r3, [r7, #14]
 80112d6:	2b02      	cmp	r3, #2
 80112d8:	d109      	bne.n	80112ee <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	2209      	movs	r2, #9
 80112de:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80112e0:	2300      	movs	r3, #0
 80112e2:	2200      	movs	r2, #0
 80112e4:	2103      	movs	r1, #3
 80112e6:	6878      	ldr	r0, [r7, #4]
 80112e8:	f7ff f986 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 80112ec:	e042      	b.n	8011374 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 80112ee:	7bbb      	ldrb	r3, [r7, #14]
 80112f0:	2b04      	cmp	r3, #4
 80112f2:	d13f      	bne.n	8011374 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	220b      	movs	r2, #11
 80112f8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80112fa:	2300      	movs	r3, #0
 80112fc:	2200      	movs	r2, #0
 80112fe:	2103      	movs	r1, #3
 8011300:	6878      	ldr	r0, [r7, #4]
 8011302:	f7ff f979 	bl	80105f8 <USBH_OS_PutMessage>
      break;
 8011306:	e035      	b.n	8011374 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	7e5b      	ldrb	r3, [r3, #25]
 801130c:	3301      	adds	r3, #1
 801130e:	b2da      	uxtb	r2, r3
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	765a      	strb	r2, [r3, #25]
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	7e5b      	ldrb	r3, [r3, #25]
 8011318:	2b02      	cmp	r3, #2
 801131a:	d806      	bhi.n	801132a <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	2201      	movs	r2, #1
 8011320:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	2201      	movs	r2, #1
 8011326:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8011328:	e025      	b.n	8011376 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8011330:	2106      	movs	r1, #6
 8011332:	6878      	ldr	r0, [r7, #4]
 8011334:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	2200      	movs	r2, #0
 801133a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	795b      	ldrb	r3, [r3, #5]
 8011340:	4619      	mov	r1, r3
 8011342:	6878      	ldr	r0, [r7, #4]
 8011344:	f000 f90c 	bl	8011560 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	791b      	ldrb	r3, [r3, #4]
 801134c:	4619      	mov	r1, r3
 801134e:	6878      	ldr	r0, [r7, #4]
 8011350:	f000 f906 	bl	8011560 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2200      	movs	r2, #0
 8011358:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 801135a:	2302      	movs	r3, #2
 801135c:	73fb      	strb	r3, [r7, #15]
      break;
 801135e:	e00a      	b.n	8011376 <USBH_HandleControl+0x396>

    default:
      break;
 8011360:	bf00      	nop
 8011362:	e008      	b.n	8011376 <USBH_HandleControl+0x396>
      break;
 8011364:	bf00      	nop
 8011366:	e006      	b.n	8011376 <USBH_HandleControl+0x396>
      break;
 8011368:	bf00      	nop
 801136a:	e004      	b.n	8011376 <USBH_HandleControl+0x396>
      break;
 801136c:	bf00      	nop
 801136e:	e002      	b.n	8011376 <USBH_HandleControl+0x396>
      break;
 8011370:	bf00      	nop
 8011372:	e000      	b.n	8011376 <USBH_HandleControl+0x396>
      break;
 8011374:	bf00      	nop
  }

  return status;
 8011376:	7bfb      	ldrb	r3, [r7, #15]
}
 8011378:	4618      	mov	r0, r3
 801137a:	3710      	adds	r7, #16
 801137c:	46bd      	mov	sp, r7
 801137e:	bd80      	pop	{r7, pc}

08011380 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b088      	sub	sp, #32
 8011384:	af04      	add	r7, sp, #16
 8011386:	60f8      	str	r0, [r7, #12]
 8011388:	60b9      	str	r1, [r7, #8]
 801138a:	4613      	mov	r3, r2
 801138c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801138e:	79f9      	ldrb	r1, [r7, #7]
 8011390:	2300      	movs	r3, #0
 8011392:	9303      	str	r3, [sp, #12]
 8011394:	2308      	movs	r3, #8
 8011396:	9302      	str	r3, [sp, #8]
 8011398:	68bb      	ldr	r3, [r7, #8]
 801139a:	9301      	str	r3, [sp, #4]
 801139c:	2300      	movs	r3, #0
 801139e:	9300      	str	r3, [sp, #0]
 80113a0:	2300      	movs	r3, #0
 80113a2:	2200      	movs	r2, #0
 80113a4:	68f8      	ldr	r0, [r7, #12]
 80113a6:	f002 ff1a 	bl	80141de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80113aa:	2300      	movs	r3, #0
}
 80113ac:	4618      	mov	r0, r3
 80113ae:	3710      	adds	r7, #16
 80113b0:	46bd      	mov	sp, r7
 80113b2:	bd80      	pop	{r7, pc}

080113b4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b088      	sub	sp, #32
 80113b8:	af04      	add	r7, sp, #16
 80113ba:	60f8      	str	r0, [r7, #12]
 80113bc:	60b9      	str	r1, [r7, #8]
 80113be:	4611      	mov	r1, r2
 80113c0:	461a      	mov	r2, r3
 80113c2:	460b      	mov	r3, r1
 80113c4:	80fb      	strh	r3, [r7, #6]
 80113c6:	4613      	mov	r3, r2
 80113c8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d001      	beq.n	80113d8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80113d4:	2300      	movs	r3, #0
 80113d6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80113d8:	7979      	ldrb	r1, [r7, #5]
 80113da:	7e3b      	ldrb	r3, [r7, #24]
 80113dc:	9303      	str	r3, [sp, #12]
 80113de:	88fb      	ldrh	r3, [r7, #6]
 80113e0:	9302      	str	r3, [sp, #8]
 80113e2:	68bb      	ldr	r3, [r7, #8]
 80113e4:	9301      	str	r3, [sp, #4]
 80113e6:	2301      	movs	r3, #1
 80113e8:	9300      	str	r3, [sp, #0]
 80113ea:	2300      	movs	r3, #0
 80113ec:	2200      	movs	r2, #0
 80113ee:	68f8      	ldr	r0, [r7, #12]
 80113f0:	f002 fef5 	bl	80141de <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80113f4:	2300      	movs	r3, #0
}
 80113f6:	4618      	mov	r0, r3
 80113f8:	3710      	adds	r7, #16
 80113fa:	46bd      	mov	sp, r7
 80113fc:	bd80      	pop	{r7, pc}

080113fe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80113fe:	b580      	push	{r7, lr}
 8011400:	b088      	sub	sp, #32
 8011402:	af04      	add	r7, sp, #16
 8011404:	60f8      	str	r0, [r7, #12]
 8011406:	60b9      	str	r1, [r7, #8]
 8011408:	4611      	mov	r1, r2
 801140a:	461a      	mov	r2, r3
 801140c:	460b      	mov	r3, r1
 801140e:	80fb      	strh	r3, [r7, #6]
 8011410:	4613      	mov	r3, r2
 8011412:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011414:	7979      	ldrb	r1, [r7, #5]
 8011416:	2300      	movs	r3, #0
 8011418:	9303      	str	r3, [sp, #12]
 801141a:	88fb      	ldrh	r3, [r7, #6]
 801141c:	9302      	str	r3, [sp, #8]
 801141e:	68bb      	ldr	r3, [r7, #8]
 8011420:	9301      	str	r3, [sp, #4]
 8011422:	2301      	movs	r3, #1
 8011424:	9300      	str	r3, [sp, #0]
 8011426:	2300      	movs	r3, #0
 8011428:	2201      	movs	r2, #1
 801142a:	68f8      	ldr	r0, [r7, #12]
 801142c:	f002 fed7 	bl	80141de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8011430:	2300      	movs	r3, #0

}
 8011432:	4618      	mov	r0, r3
 8011434:	3710      	adds	r7, #16
 8011436:	46bd      	mov	sp, r7
 8011438:	bd80      	pop	{r7, pc}

0801143a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 801143a:	b580      	push	{r7, lr}
 801143c:	b088      	sub	sp, #32
 801143e:	af04      	add	r7, sp, #16
 8011440:	60f8      	str	r0, [r7, #12]
 8011442:	60b9      	str	r1, [r7, #8]
 8011444:	4611      	mov	r1, r2
 8011446:	461a      	mov	r2, r3
 8011448:	460b      	mov	r3, r1
 801144a:	80fb      	strh	r3, [r7, #6]
 801144c:	4613      	mov	r3, r2
 801144e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011456:	2b00      	cmp	r3, #0
 8011458:	d001      	beq.n	801145e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 801145a:	2300      	movs	r3, #0
 801145c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801145e:	7979      	ldrb	r1, [r7, #5]
 8011460:	7e3b      	ldrb	r3, [r7, #24]
 8011462:	9303      	str	r3, [sp, #12]
 8011464:	88fb      	ldrh	r3, [r7, #6]
 8011466:	9302      	str	r3, [sp, #8]
 8011468:	68bb      	ldr	r3, [r7, #8]
 801146a:	9301      	str	r3, [sp, #4]
 801146c:	2301      	movs	r3, #1
 801146e:	9300      	str	r3, [sp, #0]
 8011470:	2302      	movs	r3, #2
 8011472:	2200      	movs	r2, #0
 8011474:	68f8      	ldr	r0, [r7, #12]
 8011476:	f002 feb2 	bl	80141de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 801147a:	2300      	movs	r3, #0
}
 801147c:	4618      	mov	r0, r3
 801147e:	3710      	adds	r7, #16
 8011480:	46bd      	mov	sp, r7
 8011482:	bd80      	pop	{r7, pc}

08011484 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8011484:	b580      	push	{r7, lr}
 8011486:	b088      	sub	sp, #32
 8011488:	af04      	add	r7, sp, #16
 801148a:	60f8      	str	r0, [r7, #12]
 801148c:	60b9      	str	r1, [r7, #8]
 801148e:	4611      	mov	r1, r2
 8011490:	461a      	mov	r2, r3
 8011492:	460b      	mov	r3, r1
 8011494:	80fb      	strh	r3, [r7, #6]
 8011496:	4613      	mov	r3, r2
 8011498:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801149a:	7979      	ldrb	r1, [r7, #5]
 801149c:	2300      	movs	r3, #0
 801149e:	9303      	str	r3, [sp, #12]
 80114a0:	88fb      	ldrh	r3, [r7, #6]
 80114a2:	9302      	str	r3, [sp, #8]
 80114a4:	68bb      	ldr	r3, [r7, #8]
 80114a6:	9301      	str	r3, [sp, #4]
 80114a8:	2301      	movs	r3, #1
 80114aa:	9300      	str	r3, [sp, #0]
 80114ac:	2302      	movs	r3, #2
 80114ae:	2201      	movs	r2, #1
 80114b0:	68f8      	ldr	r0, [r7, #12]
 80114b2:	f002 fe94 	bl	80141de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80114b6:	2300      	movs	r3, #0
}
 80114b8:	4618      	mov	r0, r3
 80114ba:	3710      	adds	r7, #16
 80114bc:	46bd      	mov	sp, r7
 80114be:	bd80      	pop	{r7, pc}

080114c0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b086      	sub	sp, #24
 80114c4:	af04      	add	r7, sp, #16
 80114c6:	6078      	str	r0, [r7, #4]
 80114c8:	4608      	mov	r0, r1
 80114ca:	4611      	mov	r1, r2
 80114cc:	461a      	mov	r2, r3
 80114ce:	4603      	mov	r3, r0
 80114d0:	70fb      	strb	r3, [r7, #3]
 80114d2:	460b      	mov	r3, r1
 80114d4:	70bb      	strb	r3, [r7, #2]
 80114d6:	4613      	mov	r3, r2
 80114d8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80114da:	7878      	ldrb	r0, [r7, #1]
 80114dc:	78ba      	ldrb	r2, [r7, #2]
 80114de:	78f9      	ldrb	r1, [r7, #3]
 80114e0:	8b3b      	ldrh	r3, [r7, #24]
 80114e2:	9302      	str	r3, [sp, #8]
 80114e4:	7d3b      	ldrb	r3, [r7, #20]
 80114e6:	9301      	str	r3, [sp, #4]
 80114e8:	7c3b      	ldrb	r3, [r7, #16]
 80114ea:	9300      	str	r3, [sp, #0]
 80114ec:	4603      	mov	r3, r0
 80114ee:	6878      	ldr	r0, [r7, #4]
 80114f0:	f002 fe39 	bl	8014166 <USBH_LL_OpenPipe>

  return USBH_OK;
 80114f4:	2300      	movs	r3, #0
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3708      	adds	r7, #8
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}

080114fe <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80114fe:	b580      	push	{r7, lr}
 8011500:	b082      	sub	sp, #8
 8011502:	af00      	add	r7, sp, #0
 8011504:	6078      	str	r0, [r7, #4]
 8011506:	460b      	mov	r3, r1
 8011508:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 801150a:	78fb      	ldrb	r3, [r7, #3]
 801150c:	4619      	mov	r1, r3
 801150e:	6878      	ldr	r0, [r7, #4]
 8011510:	f002 fe58 	bl	80141c4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8011514:	2300      	movs	r3, #0
}
 8011516:	4618      	mov	r0, r3
 8011518:	3708      	adds	r7, #8
 801151a:	46bd      	mov	sp, r7
 801151c:	bd80      	pop	{r7, pc}

0801151e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 801151e:	b580      	push	{r7, lr}
 8011520:	b084      	sub	sp, #16
 8011522:	af00      	add	r7, sp, #0
 8011524:	6078      	str	r0, [r7, #4]
 8011526:	460b      	mov	r3, r1
 8011528:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 801152a:	6878      	ldr	r0, [r7, #4]
 801152c:	f000 f836 	bl	801159c <USBH_GetFreePipe>
 8011530:	4603      	mov	r3, r0
 8011532:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8011534:	89fb      	ldrh	r3, [r7, #14]
 8011536:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801153a:	4293      	cmp	r3, r2
 801153c:	d00a      	beq.n	8011554 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 801153e:	78fa      	ldrb	r2, [r7, #3]
 8011540:	89fb      	ldrh	r3, [r7, #14]
 8011542:	f003 030f 	and.w	r3, r3, #15
 8011546:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801154a:	6879      	ldr	r1, [r7, #4]
 801154c:	33e0      	adds	r3, #224	@ 0xe0
 801154e:	009b      	lsls	r3, r3, #2
 8011550:	440b      	add	r3, r1
 8011552:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8011554:	89fb      	ldrh	r3, [r7, #14]
 8011556:	b2db      	uxtb	r3, r3
}
 8011558:	4618      	mov	r0, r3
 801155a:	3710      	adds	r7, #16
 801155c:	46bd      	mov	sp, r7
 801155e:	bd80      	pop	{r7, pc}

08011560 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8011560:	b480      	push	{r7}
 8011562:	b083      	sub	sp, #12
 8011564:	af00      	add	r7, sp, #0
 8011566:	6078      	str	r0, [r7, #4]
 8011568:	460b      	mov	r3, r1
 801156a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 801156c:	78fb      	ldrb	r3, [r7, #3]
 801156e:	2b0f      	cmp	r3, #15
 8011570:	d80d      	bhi.n	801158e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8011572:	78fb      	ldrb	r3, [r7, #3]
 8011574:	687a      	ldr	r2, [r7, #4]
 8011576:	33e0      	adds	r3, #224	@ 0xe0
 8011578:	009b      	lsls	r3, r3, #2
 801157a:	4413      	add	r3, r2
 801157c:	685a      	ldr	r2, [r3, #4]
 801157e:	78fb      	ldrb	r3, [r7, #3]
 8011580:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8011584:	6879      	ldr	r1, [r7, #4]
 8011586:	33e0      	adds	r3, #224	@ 0xe0
 8011588:	009b      	lsls	r3, r3, #2
 801158a:	440b      	add	r3, r1
 801158c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 801158e:	2300      	movs	r3, #0
}
 8011590:	4618      	mov	r0, r3
 8011592:	370c      	adds	r7, #12
 8011594:	46bd      	mov	sp, r7
 8011596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801159a:	4770      	bx	lr

0801159c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 801159c:	b480      	push	{r7}
 801159e:	b085      	sub	sp, #20
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80115a4:	2300      	movs	r3, #0
 80115a6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80115a8:	2300      	movs	r3, #0
 80115aa:	73fb      	strb	r3, [r7, #15]
 80115ac:	e00f      	b.n	80115ce <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80115ae:	7bfb      	ldrb	r3, [r7, #15]
 80115b0:	687a      	ldr	r2, [r7, #4]
 80115b2:	33e0      	adds	r3, #224	@ 0xe0
 80115b4:	009b      	lsls	r3, r3, #2
 80115b6:	4413      	add	r3, r2
 80115b8:	685b      	ldr	r3, [r3, #4]
 80115ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d102      	bne.n	80115c8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80115c2:	7bfb      	ldrb	r3, [r7, #15]
 80115c4:	b29b      	uxth	r3, r3
 80115c6:	e007      	b.n	80115d8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80115c8:	7bfb      	ldrb	r3, [r7, #15]
 80115ca:	3301      	adds	r3, #1
 80115cc:	73fb      	strb	r3, [r7, #15]
 80115ce:	7bfb      	ldrb	r3, [r7, #15]
 80115d0:	2b0f      	cmp	r3, #15
 80115d2:	d9ec      	bls.n	80115ae <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80115d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80115d8:	4618      	mov	r0, r3
 80115da:	3714      	adds	r7, #20
 80115dc:	46bd      	mov	sp, r7
 80115de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e2:	4770      	bx	lr

080115e4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80115e4:	b480      	push	{r7}
 80115e6:	b087      	sub	sp, #28
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	60f8      	str	r0, [r7, #12]
 80115ec:	60b9      	str	r1, [r7, #8]
 80115ee:	4613      	mov	r3, r2
 80115f0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80115f2:	2301      	movs	r3, #1
 80115f4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80115f6:	2300      	movs	r3, #0
 80115f8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80115fa:	4b1f      	ldr	r3, [pc, #124]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 80115fc:	7a5b      	ldrb	r3, [r3, #9]
 80115fe:	b2db      	uxtb	r3, r3
 8011600:	2b00      	cmp	r3, #0
 8011602:	d131      	bne.n	8011668 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011604:	4b1c      	ldr	r3, [pc, #112]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 8011606:	7a5b      	ldrb	r3, [r3, #9]
 8011608:	b2db      	uxtb	r3, r3
 801160a:	461a      	mov	r2, r3
 801160c:	4b1a      	ldr	r3, [pc, #104]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 801160e:	2100      	movs	r1, #0
 8011610:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011612:	4b19      	ldr	r3, [pc, #100]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 8011614:	7a5b      	ldrb	r3, [r3, #9]
 8011616:	b2db      	uxtb	r3, r3
 8011618:	4a17      	ldr	r2, [pc, #92]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 801161a:	009b      	lsls	r3, r3, #2
 801161c:	4413      	add	r3, r2
 801161e:	68fa      	ldr	r2, [r7, #12]
 8011620:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011622:	4b15      	ldr	r3, [pc, #84]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 8011624:	7a5b      	ldrb	r3, [r3, #9]
 8011626:	b2db      	uxtb	r3, r3
 8011628:	461a      	mov	r2, r3
 801162a:	4b13      	ldr	r3, [pc, #76]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 801162c:	4413      	add	r3, r2
 801162e:	79fa      	ldrb	r2, [r7, #7]
 8011630:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011632:	4b11      	ldr	r3, [pc, #68]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 8011634:	7a5b      	ldrb	r3, [r3, #9]
 8011636:	b2db      	uxtb	r3, r3
 8011638:	1c5a      	adds	r2, r3, #1
 801163a:	b2d1      	uxtb	r1, r2
 801163c:	4a0e      	ldr	r2, [pc, #56]	@ (8011678 <FATFS_LinkDriverEx+0x94>)
 801163e:	7251      	strb	r1, [r2, #9]
 8011640:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011642:	7dbb      	ldrb	r3, [r7, #22]
 8011644:	3330      	adds	r3, #48	@ 0x30
 8011646:	b2da      	uxtb	r2, r3
 8011648:	68bb      	ldr	r3, [r7, #8]
 801164a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801164c:	68bb      	ldr	r3, [r7, #8]
 801164e:	3301      	adds	r3, #1
 8011650:	223a      	movs	r2, #58	@ 0x3a
 8011652:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011654:	68bb      	ldr	r3, [r7, #8]
 8011656:	3302      	adds	r3, #2
 8011658:	222f      	movs	r2, #47	@ 0x2f
 801165a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801165c:	68bb      	ldr	r3, [r7, #8]
 801165e:	3303      	adds	r3, #3
 8011660:	2200      	movs	r2, #0
 8011662:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011664:	2300      	movs	r3, #0
 8011666:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011668:	7dfb      	ldrb	r3, [r7, #23]
}
 801166a:	4618      	mov	r0, r3
 801166c:	371c      	adds	r7, #28
 801166e:	46bd      	mov	sp, r7
 8011670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011674:	4770      	bx	lr
 8011676:	bf00      	nop
 8011678:	20002054 	.word	0x20002054

0801167c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801167c:	b580      	push	{r7, lr}
 801167e:	b082      	sub	sp, #8
 8011680:	af00      	add	r7, sp, #0
 8011682:	6078      	str	r0, [r7, #4]
 8011684:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011686:	2200      	movs	r2, #0
 8011688:	6839      	ldr	r1, [r7, #0]
 801168a:	6878      	ldr	r0, [r7, #4]
 801168c:	f7ff ffaa 	bl	80115e4 <FATFS_LinkDriverEx>
 8011690:	4603      	mov	r3, r0
}
 8011692:	4618      	mov	r0, r3
 8011694:	3708      	adds	r7, #8
 8011696:	46bd      	mov	sp, r7
 8011698:	bd80      	pop	{r7, pc}

0801169a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801169a:	b480      	push	{r7}
 801169c:	b085      	sub	sp, #20
 801169e:	af00      	add	r7, sp, #0
 80116a0:	4603      	mov	r3, r0
 80116a2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80116a4:	2300      	movs	r3, #0
 80116a6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80116a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80116ac:	2b84      	cmp	r3, #132	@ 0x84
 80116ae:	d005      	beq.n	80116bc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80116b0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	4413      	add	r3, r2
 80116b8:	3303      	adds	r3, #3
 80116ba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80116bc:	68fb      	ldr	r3, [r7, #12]
}
 80116be:	4618      	mov	r0, r3
 80116c0:	3714      	adds	r7, #20
 80116c2:	46bd      	mov	sp, r7
 80116c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116c8:	4770      	bx	lr

080116ca <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80116ca:	b480      	push	{r7}
 80116cc:	b083      	sub	sp, #12
 80116ce:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80116d0:	f3ef 8305 	mrs	r3, IPSR
 80116d4:	607b      	str	r3, [r7, #4]
  return(result);
 80116d6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80116d8:	2b00      	cmp	r3, #0
 80116da:	bf14      	ite	ne
 80116dc:	2301      	movne	r3, #1
 80116de:	2300      	moveq	r3, #0
 80116e0:	b2db      	uxtb	r3, r3
}
 80116e2:	4618      	mov	r0, r3
 80116e4:	370c      	adds	r7, #12
 80116e6:	46bd      	mov	sp, r7
 80116e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ec:	4770      	bx	lr

080116ee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80116ee:	b580      	push	{r7, lr}
 80116f0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80116f2:	f001 f9cd 	bl	8012a90 <vTaskStartScheduler>
  
  return osOK;
 80116f6:	2300      	movs	r3, #0
}
 80116f8:	4618      	mov	r0, r3
 80116fa:	bd80      	pop	{r7, pc}

080116fc <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8011700:	f001 fe2e 	bl	8013360 <xTaskGetSchedulerState>
 8011704:	4603      	mov	r3, r0
 8011706:	2b01      	cmp	r3, #1
 8011708:	d101      	bne.n	801170e <osKernelRunning+0x12>
    return 0;
 801170a:	2300      	movs	r3, #0
 801170c:	e000      	b.n	8011710 <osKernelRunning+0x14>
  else
    return 1;
 801170e:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8011710:	4618      	mov	r0, r3
 8011712:	bd80      	pop	{r7, pc}

08011714 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8011718:	f7ff ffd7 	bl	80116ca <inHandlerMode>
 801171c:	4603      	mov	r3, r0
 801171e:	2b00      	cmp	r3, #0
 8011720:	d003      	beq.n	801172a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8011722:	f001 fad9 	bl	8012cd8 <xTaskGetTickCountFromISR>
 8011726:	4603      	mov	r3, r0
 8011728:	e002      	b.n	8011730 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 801172a:	f001 fac5 	bl	8012cb8 <xTaskGetTickCount>
 801172e:	4603      	mov	r3, r0
  }
}
 8011730:	4618      	mov	r0, r3
 8011732:	bd80      	pop	{r7, pc}

08011734 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011736:	b089      	sub	sp, #36	@ 0x24
 8011738:	af04      	add	r7, sp, #16
 801173a:	6078      	str	r0, [r7, #4]
 801173c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	695b      	ldr	r3, [r3, #20]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d020      	beq.n	8011788 <osThreadCreate+0x54>
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	699b      	ldr	r3, [r3, #24]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d01c      	beq.n	8011788 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	685c      	ldr	r4, [r3, #4]
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	691e      	ldr	r6, [r3, #16]
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011760:	4618      	mov	r0, r3
 8011762:	f7ff ff9a 	bl	801169a <makeFreeRtosPriority>
 8011766:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	695b      	ldr	r3, [r3, #20]
 801176c:	687a      	ldr	r2, [r7, #4]
 801176e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011770:	9202      	str	r2, [sp, #8]
 8011772:	9301      	str	r3, [sp, #4]
 8011774:	9100      	str	r1, [sp, #0]
 8011776:	683b      	ldr	r3, [r7, #0]
 8011778:	4632      	mov	r2, r6
 801177a:	4629      	mov	r1, r5
 801177c:	4620      	mov	r0, r4
 801177e:	f000 ffa5 	bl	80126cc <xTaskCreateStatic>
 8011782:	4603      	mov	r3, r0
 8011784:	60fb      	str	r3, [r7, #12]
 8011786:	e01c      	b.n	80117c2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	685c      	ldr	r4, [r3, #4]
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011794:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801179c:	4618      	mov	r0, r3
 801179e:	f7ff ff7c 	bl	801169a <makeFreeRtosPriority>
 80117a2:	4602      	mov	r2, r0
 80117a4:	f107 030c 	add.w	r3, r7, #12
 80117a8:	9301      	str	r3, [sp, #4]
 80117aa:	9200      	str	r2, [sp, #0]
 80117ac:	683b      	ldr	r3, [r7, #0]
 80117ae:	4632      	mov	r2, r6
 80117b0:	4629      	mov	r1, r5
 80117b2:	4620      	mov	r0, r4
 80117b4:	f000 fff0 	bl	8012798 <xTaskCreate>
 80117b8:	4603      	mov	r3, r0
 80117ba:	2b01      	cmp	r3, #1
 80117bc:	d001      	beq.n	80117c2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80117be:	2300      	movs	r3, #0
 80117c0:	e000      	b.n	80117c4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80117c2:	68fb      	ldr	r3, [r7, #12]
}
 80117c4:	4618      	mov	r0, r3
 80117c6:	3714      	adds	r7, #20
 80117c8:	46bd      	mov	sp, r7
 80117ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080117cc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80117cc:	b580      	push	{r7, lr}
 80117ce:	b084      	sub	sp, #16
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d001      	beq.n	80117e2 <osDelay+0x16>
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	e000      	b.n	80117e4 <osDelay+0x18>
 80117e2:	2301      	movs	r3, #1
 80117e4:	4618      	mov	r0, r3
 80117e6:	f001 f91b 	bl	8012a20 <vTaskDelay>
  
  return osOK;
 80117ea:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80117ec:	4618      	mov	r0, r3
 80117ee:	3710      	adds	r7, #16
 80117f0:	46bd      	mov	sp, r7
 80117f2:	bd80      	pop	{r7, pc}

080117f4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80117f4:	b590      	push	{r4, r7, lr}
 80117f6:	b085      	sub	sp, #20
 80117f8:	af02      	add	r7, sp, #8
 80117fa:	6078      	str	r0, [r7, #4]
 80117fc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	689b      	ldr	r3, [r3, #8]
 8011802:	2b00      	cmp	r3, #0
 8011804:	d011      	beq.n	801182a <osMessageCreate+0x36>
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	68db      	ldr	r3, [r3, #12]
 801180a:	2b00      	cmp	r3, #0
 801180c:	d00d      	beq.n	801182a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	6818      	ldr	r0, [r3, #0]
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	6859      	ldr	r1, [r3, #4]
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	689a      	ldr	r2, [r3, #8]
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	68db      	ldr	r3, [r3, #12]
 801181e:	2400      	movs	r4, #0
 8011820:	9400      	str	r4, [sp, #0]
 8011822:	f000 f9f9 	bl	8011c18 <xQueueGenericCreateStatic>
 8011826:	4603      	mov	r3, r0
 8011828:	e008      	b.n	801183c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	6818      	ldr	r0, [r3, #0]
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	685b      	ldr	r3, [r3, #4]
 8011832:	2200      	movs	r2, #0
 8011834:	4619      	mov	r1, r3
 8011836:	f000 fa76 	bl	8011d26 <xQueueGenericCreate>
 801183a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 801183c:	4618      	mov	r0, r3
 801183e:	370c      	adds	r7, #12
 8011840:	46bd      	mov	sp, r7
 8011842:	bd90      	pop	{r4, r7, pc}

08011844 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8011844:	b580      	push	{r7, lr}
 8011846:	b086      	sub	sp, #24
 8011848:	af00      	add	r7, sp, #0
 801184a:	60f8      	str	r0, [r7, #12]
 801184c:	60b9      	str	r1, [r7, #8]
 801184e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8011850:	2300      	movs	r3, #0
 8011852:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	2b00      	cmp	r3, #0
 801185c:	d101      	bne.n	8011862 <osMessagePut+0x1e>
    ticks = 1;
 801185e:	2301      	movs	r3, #1
 8011860:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8011862:	f7ff ff32 	bl	80116ca <inHandlerMode>
 8011866:	4603      	mov	r3, r0
 8011868:	2b00      	cmp	r3, #0
 801186a:	d018      	beq.n	801189e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801186c:	f107 0210 	add.w	r2, r7, #16
 8011870:	f107 0108 	add.w	r1, r7, #8
 8011874:	2300      	movs	r3, #0
 8011876:	68f8      	ldr	r0, [r7, #12]
 8011878:	f000 fbc2 	bl	8012000 <xQueueGenericSendFromISR>
 801187c:	4603      	mov	r3, r0
 801187e:	2b01      	cmp	r3, #1
 8011880:	d001      	beq.n	8011886 <osMessagePut+0x42>
      return osErrorOS;
 8011882:	23ff      	movs	r3, #255	@ 0xff
 8011884:	e018      	b.n	80118b8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011886:	693b      	ldr	r3, [r7, #16]
 8011888:	2b00      	cmp	r3, #0
 801188a:	d014      	beq.n	80118b6 <osMessagePut+0x72>
 801188c:	4b0c      	ldr	r3, [pc, #48]	@ (80118c0 <osMessagePut+0x7c>)
 801188e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011892:	601a      	str	r2, [r3, #0]
 8011894:	f3bf 8f4f 	dsb	sy
 8011898:	f3bf 8f6f 	isb	sy
 801189c:	e00b      	b.n	80118b6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801189e:	f107 0108 	add.w	r1, r7, #8
 80118a2:	2300      	movs	r3, #0
 80118a4:	697a      	ldr	r2, [r7, #20]
 80118a6:	68f8      	ldr	r0, [r7, #12]
 80118a8:	f000 faa0 	bl	8011dec <xQueueGenericSend>
 80118ac:	4603      	mov	r3, r0
 80118ae:	2b01      	cmp	r3, #1
 80118b0:	d001      	beq.n	80118b6 <osMessagePut+0x72>
      return osErrorOS;
 80118b2:	23ff      	movs	r3, #255	@ 0xff
 80118b4:	e000      	b.n	80118b8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80118b6:	2300      	movs	r3, #0
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	3718      	adds	r7, #24
 80118bc:	46bd      	mov	sp, r7
 80118be:	bd80      	pop	{r7, pc}
 80118c0:	e000ed04 	.word	0xe000ed04

080118c4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80118c4:	b590      	push	{r4, r7, lr}
 80118c6:	b08b      	sub	sp, #44	@ 0x2c
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	60f8      	str	r0, [r7, #12]
 80118cc:	60b9      	str	r1, [r7, #8]
 80118ce:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80118d0:	68bb      	ldr	r3, [r7, #8]
 80118d2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80118d4:	2300      	movs	r3, #0
 80118d6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80118d8:	68bb      	ldr	r3, [r7, #8]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d10a      	bne.n	80118f4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80118de:	2380      	movs	r3, #128	@ 0x80
 80118e0:	617b      	str	r3, [r7, #20]
    return event;
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	461c      	mov	r4, r3
 80118e6:	f107 0314 	add.w	r3, r7, #20
 80118ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80118ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80118f2:	e054      	b.n	801199e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80118f4:	2300      	movs	r3, #0
 80118f6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80118f8:	2300      	movs	r3, #0
 80118fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011902:	d103      	bne.n	801190c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8011904:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011908:	627b      	str	r3, [r7, #36]	@ 0x24
 801190a:	e009      	b.n	8011920 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d006      	beq.n	8011920 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8011916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011918:	2b00      	cmp	r3, #0
 801191a:	d101      	bne.n	8011920 <osMessageGet+0x5c>
      ticks = 1;
 801191c:	2301      	movs	r3, #1
 801191e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8011920:	f7ff fed3 	bl	80116ca <inHandlerMode>
 8011924:	4603      	mov	r3, r0
 8011926:	2b00      	cmp	r3, #0
 8011928:	d01c      	beq.n	8011964 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801192a:	f107 0220 	add.w	r2, r7, #32
 801192e:	f107 0314 	add.w	r3, r7, #20
 8011932:	3304      	adds	r3, #4
 8011934:	4619      	mov	r1, r3
 8011936:	68b8      	ldr	r0, [r7, #8]
 8011938:	f000 fcee 	bl	8012318 <xQueueReceiveFromISR>
 801193c:	4603      	mov	r3, r0
 801193e:	2b01      	cmp	r3, #1
 8011940:	d102      	bne.n	8011948 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8011942:	2310      	movs	r3, #16
 8011944:	617b      	str	r3, [r7, #20]
 8011946:	e001      	b.n	801194c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8011948:	2300      	movs	r3, #0
 801194a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801194c:	6a3b      	ldr	r3, [r7, #32]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d01d      	beq.n	801198e <osMessageGet+0xca>
 8011952:	4b15      	ldr	r3, [pc, #84]	@ (80119a8 <osMessageGet+0xe4>)
 8011954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011958:	601a      	str	r2, [r3, #0]
 801195a:	f3bf 8f4f 	dsb	sy
 801195e:	f3bf 8f6f 	isb	sy
 8011962:	e014      	b.n	801198e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8011964:	f107 0314 	add.w	r3, r7, #20
 8011968:	3304      	adds	r3, #4
 801196a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801196c:	4619      	mov	r1, r3
 801196e:	68b8      	ldr	r0, [r7, #8]
 8011970:	f000 fbea 	bl	8012148 <xQueueReceive>
 8011974:	4603      	mov	r3, r0
 8011976:	2b01      	cmp	r3, #1
 8011978:	d102      	bne.n	8011980 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801197a:	2310      	movs	r3, #16
 801197c:	617b      	str	r3, [r7, #20]
 801197e:	e006      	b.n	801198e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8011980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011982:	2b00      	cmp	r3, #0
 8011984:	d101      	bne.n	801198a <osMessageGet+0xc6>
 8011986:	2300      	movs	r3, #0
 8011988:	e000      	b.n	801198c <osMessageGet+0xc8>
 801198a:	2340      	movs	r3, #64	@ 0x40
 801198c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	461c      	mov	r4, r3
 8011992:	f107 0314 	add.w	r3, r7, #20
 8011996:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801199a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801199e:	68f8      	ldr	r0, [r7, #12]
 80119a0:	372c      	adds	r7, #44	@ 0x2c
 80119a2:	46bd      	mov	sp, r7
 80119a4:	bd90      	pop	{r4, r7, pc}
 80119a6:	bf00      	nop
 80119a8:	e000ed04 	.word	0xe000ed04

080119ac <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b082      	sub	sp, #8
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80119b4:	f7ff fe89 	bl	80116ca <inHandlerMode>
 80119b8:	4603      	mov	r3, r0
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d004      	beq.n	80119c8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 80119be:	6878      	ldr	r0, [r7, #4]
 80119c0:	f000 fd53 	bl	801246a <uxQueueMessagesWaitingFromISR>
 80119c4:	4603      	mov	r3, r0
 80119c6:	e003      	b.n	80119d0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 80119c8:	6878      	ldr	r0, [r7, #4]
 80119ca:	f000 fd2d 	bl	8012428 <uxQueueMessagesWaiting>
 80119ce:	4603      	mov	r3, r0
  }
}
 80119d0:	4618      	mov	r0, r3
 80119d2:	3708      	adds	r7, #8
 80119d4:	46bd      	mov	sp, r7
 80119d6:	bd80      	pop	{r7, pc}

080119d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80119d8:	b480      	push	{r7}
 80119da:	b083      	sub	sp, #12
 80119dc:	af00      	add	r7, sp, #0
 80119de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	f103 0208 	add.w	r2, r3, #8
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80119f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f103 0208 	add.w	r2, r3, #8
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	f103 0208 	add.w	r2, r3, #8
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2200      	movs	r2, #0
 8011a0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011a0c:	bf00      	nop
 8011a0e:	370c      	adds	r7, #12
 8011a10:	46bd      	mov	sp, r7
 8011a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a16:	4770      	bx	lr

08011a18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011a18:	b480      	push	{r7}
 8011a1a:	b083      	sub	sp, #12
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	2200      	movs	r2, #0
 8011a24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011a26:	bf00      	nop
 8011a28:	370c      	adds	r7, #12
 8011a2a:	46bd      	mov	sp, r7
 8011a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a30:	4770      	bx	lr

08011a32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011a32:	b480      	push	{r7}
 8011a34:	b085      	sub	sp, #20
 8011a36:	af00      	add	r7, sp, #0
 8011a38:	6078      	str	r0, [r7, #4]
 8011a3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	685b      	ldr	r3, [r3, #4]
 8011a40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011a42:	683b      	ldr	r3, [r7, #0]
 8011a44:	68fa      	ldr	r2, [r7, #12]
 8011a46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	689a      	ldr	r2, [r3, #8]
 8011a4c:	683b      	ldr	r3, [r7, #0]
 8011a4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	689b      	ldr	r3, [r3, #8]
 8011a54:	683a      	ldr	r2, [r7, #0]
 8011a56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	683a      	ldr	r2, [r7, #0]
 8011a5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011a5e:	683b      	ldr	r3, [r7, #0]
 8011a60:	687a      	ldr	r2, [r7, #4]
 8011a62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	1c5a      	adds	r2, r3, #1
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	601a      	str	r2, [r3, #0]
}
 8011a6e:	bf00      	nop
 8011a70:	3714      	adds	r7, #20
 8011a72:	46bd      	mov	sp, r7
 8011a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a78:	4770      	bx	lr

08011a7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011a7a:	b480      	push	{r7}
 8011a7c:	b085      	sub	sp, #20
 8011a7e:	af00      	add	r7, sp, #0
 8011a80:	6078      	str	r0, [r7, #4]
 8011a82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011a84:	683b      	ldr	r3, [r7, #0]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011a8a:	68bb      	ldr	r3, [r7, #8]
 8011a8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011a90:	d103      	bne.n	8011a9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	691b      	ldr	r3, [r3, #16]
 8011a96:	60fb      	str	r3, [r7, #12]
 8011a98:	e00c      	b.n	8011ab4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	3308      	adds	r3, #8
 8011a9e:	60fb      	str	r3, [r7, #12]
 8011aa0:	e002      	b.n	8011aa8 <vListInsert+0x2e>
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	685b      	ldr	r3, [r3, #4]
 8011aa6:	60fb      	str	r3, [r7, #12]
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	685b      	ldr	r3, [r3, #4]
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	68ba      	ldr	r2, [r7, #8]
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d2f6      	bcs.n	8011aa2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	685a      	ldr	r2, [r3, #4]
 8011ab8:	683b      	ldr	r3, [r7, #0]
 8011aba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011abc:	683b      	ldr	r3, [r7, #0]
 8011abe:	685b      	ldr	r3, [r3, #4]
 8011ac0:	683a      	ldr	r2, [r7, #0]
 8011ac2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011ac4:	683b      	ldr	r3, [r7, #0]
 8011ac6:	68fa      	ldr	r2, [r7, #12]
 8011ac8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	683a      	ldr	r2, [r7, #0]
 8011ace:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011ad0:	683b      	ldr	r3, [r7, #0]
 8011ad2:	687a      	ldr	r2, [r7, #4]
 8011ad4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	1c5a      	adds	r2, r3, #1
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	601a      	str	r2, [r3, #0]
}
 8011ae0:	bf00      	nop
 8011ae2:	3714      	adds	r7, #20
 8011ae4:	46bd      	mov	sp, r7
 8011ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aea:	4770      	bx	lr

08011aec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011aec:	b480      	push	{r7}
 8011aee:	b085      	sub	sp, #20
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	691b      	ldr	r3, [r3, #16]
 8011af8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	685b      	ldr	r3, [r3, #4]
 8011afe:	687a      	ldr	r2, [r7, #4]
 8011b00:	6892      	ldr	r2, [r2, #8]
 8011b02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	689b      	ldr	r3, [r3, #8]
 8011b08:	687a      	ldr	r2, [r7, #4]
 8011b0a:	6852      	ldr	r2, [r2, #4]
 8011b0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	685b      	ldr	r3, [r3, #4]
 8011b12:	687a      	ldr	r2, [r7, #4]
 8011b14:	429a      	cmp	r2, r3
 8011b16:	d103      	bne.n	8011b20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	689a      	ldr	r2, [r3, #8]
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	2200      	movs	r2, #0
 8011b24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	1e5a      	subs	r2, r3, #1
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	681b      	ldr	r3, [r3, #0]
}
 8011b34:	4618      	mov	r0, r3
 8011b36:	3714      	adds	r7, #20
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3e:	4770      	bx	lr

08011b40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b084      	sub	sp, #16
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	6078      	str	r0, [r7, #4]
 8011b48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d10d      	bne.n	8011b70 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b58:	b672      	cpsid	i
 8011b5a:	f383 8811 	msr	BASEPRI, r3
 8011b5e:	f3bf 8f6f 	isb	sy
 8011b62:	f3bf 8f4f 	dsb	sy
 8011b66:	b662      	cpsie	i
 8011b68:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011b6a:	bf00      	nop
 8011b6c:	bf00      	nop
 8011b6e:	e7fd      	b.n	8011b6c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8011b70:	f001 fe14 	bl	801379c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	681a      	ldr	r2, [r3, #0]
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b7c:	68f9      	ldr	r1, [r7, #12]
 8011b7e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011b80:	fb01 f303 	mul.w	r3, r1, r3
 8011b84:	441a      	add	r2, r3
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	2200      	movs	r2, #0
 8011b8e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	681a      	ldr	r2, [r3, #0]
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	681a      	ldr	r2, [r3, #0]
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ba0:	3b01      	subs	r3, #1
 8011ba2:	68f9      	ldr	r1, [r7, #12]
 8011ba4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011ba6:	fb01 f303 	mul.w	r3, r1, r3
 8011baa:	441a      	add	r2, r3
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	22ff      	movs	r2, #255	@ 0xff
 8011bb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	22ff      	movs	r2, #255	@ 0xff
 8011bbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011bc0:	683b      	ldr	r3, [r7, #0]
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d114      	bne.n	8011bf0 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	691b      	ldr	r3, [r3, #16]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d01a      	beq.n	8011c04 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	3310      	adds	r3, #16
 8011bd2:	4618      	mov	r0, r3
 8011bd4:	f001 f9fa 	bl	8012fcc <xTaskRemoveFromEventList>
 8011bd8:	4603      	mov	r3, r0
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d012      	beq.n	8011c04 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011bde:	4b0d      	ldr	r3, [pc, #52]	@ (8011c14 <xQueueGenericReset+0xd4>)
 8011be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011be4:	601a      	str	r2, [r3, #0]
 8011be6:	f3bf 8f4f 	dsb	sy
 8011bea:	f3bf 8f6f 	isb	sy
 8011bee:	e009      	b.n	8011c04 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	3310      	adds	r3, #16
 8011bf4:	4618      	mov	r0, r3
 8011bf6:	f7ff feef 	bl	80119d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	3324      	adds	r3, #36	@ 0x24
 8011bfe:	4618      	mov	r0, r3
 8011c00:	f7ff feea 	bl	80119d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011c04:	f001 fe00 	bl	8013808 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011c08:	2301      	movs	r3, #1
}
 8011c0a:	4618      	mov	r0, r3
 8011c0c:	3710      	adds	r7, #16
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}
 8011c12:	bf00      	nop
 8011c14:	e000ed04 	.word	0xe000ed04

08011c18 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	b08e      	sub	sp, #56	@ 0x38
 8011c1c:	af02      	add	r7, sp, #8
 8011c1e:	60f8      	str	r0, [r7, #12]
 8011c20:	60b9      	str	r1, [r7, #8]
 8011c22:	607a      	str	r2, [r7, #4]
 8011c24:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d10d      	bne.n	8011c48 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8011c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c30:	b672      	cpsid	i
 8011c32:	f383 8811 	msr	BASEPRI, r3
 8011c36:	f3bf 8f6f 	isb	sy
 8011c3a:	f3bf 8f4f 	dsb	sy
 8011c3e:	b662      	cpsie	i
 8011c40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011c42:	bf00      	nop
 8011c44:	bf00      	nop
 8011c46:	e7fd      	b.n	8011c44 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011c48:	683b      	ldr	r3, [r7, #0]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d10d      	bne.n	8011c6a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8011c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c52:	b672      	cpsid	i
 8011c54:	f383 8811 	msr	BASEPRI, r3
 8011c58:	f3bf 8f6f 	isb	sy
 8011c5c:	f3bf 8f4f 	dsb	sy
 8011c60:	b662      	cpsie	i
 8011c62:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011c64:	bf00      	nop
 8011c66:	bf00      	nop
 8011c68:	e7fd      	b.n	8011c66 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d002      	beq.n	8011c76 <xQueueGenericCreateStatic+0x5e>
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d001      	beq.n	8011c7a <xQueueGenericCreateStatic+0x62>
 8011c76:	2301      	movs	r3, #1
 8011c78:	e000      	b.n	8011c7c <xQueueGenericCreateStatic+0x64>
 8011c7a:	2300      	movs	r3, #0
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d10d      	bne.n	8011c9c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8011c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c84:	b672      	cpsid	i
 8011c86:	f383 8811 	msr	BASEPRI, r3
 8011c8a:	f3bf 8f6f 	isb	sy
 8011c8e:	f3bf 8f4f 	dsb	sy
 8011c92:	b662      	cpsie	i
 8011c94:	623b      	str	r3, [r7, #32]
}
 8011c96:	bf00      	nop
 8011c98:	bf00      	nop
 8011c9a:	e7fd      	b.n	8011c98 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d102      	bne.n	8011ca8 <xQueueGenericCreateStatic+0x90>
 8011ca2:	68bb      	ldr	r3, [r7, #8]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d101      	bne.n	8011cac <xQueueGenericCreateStatic+0x94>
 8011ca8:	2301      	movs	r3, #1
 8011caa:	e000      	b.n	8011cae <xQueueGenericCreateStatic+0x96>
 8011cac:	2300      	movs	r3, #0
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d10d      	bne.n	8011cce <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8011cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cb6:	b672      	cpsid	i
 8011cb8:	f383 8811 	msr	BASEPRI, r3
 8011cbc:	f3bf 8f6f 	isb	sy
 8011cc0:	f3bf 8f4f 	dsb	sy
 8011cc4:	b662      	cpsie	i
 8011cc6:	61fb      	str	r3, [r7, #28]
}
 8011cc8:	bf00      	nop
 8011cca:	bf00      	nop
 8011ccc:	e7fd      	b.n	8011cca <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011cce:	2348      	movs	r3, #72	@ 0x48
 8011cd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011cd2:	697b      	ldr	r3, [r7, #20]
 8011cd4:	2b48      	cmp	r3, #72	@ 0x48
 8011cd6:	d00d      	beq.n	8011cf4 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8011cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cdc:	b672      	cpsid	i
 8011cde:	f383 8811 	msr	BASEPRI, r3
 8011ce2:	f3bf 8f6f 	isb	sy
 8011ce6:	f3bf 8f4f 	dsb	sy
 8011cea:	b662      	cpsie	i
 8011cec:	61bb      	str	r3, [r7, #24]
}
 8011cee:	bf00      	nop
 8011cf0:	bf00      	nop
 8011cf2:	e7fd      	b.n	8011cf0 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011cf4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011cf6:	683b      	ldr	r3, [r7, #0]
 8011cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d00d      	beq.n	8011d1c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d02:	2201      	movs	r2, #1
 8011d04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011d08:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d0e:	9300      	str	r3, [sp, #0]
 8011d10:	4613      	mov	r3, r2
 8011d12:	687a      	ldr	r2, [r7, #4]
 8011d14:	68b9      	ldr	r1, [r7, #8]
 8011d16:	68f8      	ldr	r0, [r7, #12]
 8011d18:	f000 f848 	bl	8011dac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011d1e:	4618      	mov	r0, r3
 8011d20:	3730      	adds	r7, #48	@ 0x30
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bd80      	pop	{r7, pc}

08011d26 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011d26:	b580      	push	{r7, lr}
 8011d28:	b08a      	sub	sp, #40	@ 0x28
 8011d2a:	af02      	add	r7, sp, #8
 8011d2c:	60f8      	str	r0, [r7, #12]
 8011d2e:	60b9      	str	r1, [r7, #8]
 8011d30:	4613      	mov	r3, r2
 8011d32:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d10d      	bne.n	8011d56 <xQueueGenericCreate+0x30>
	__asm volatile
 8011d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d3e:	b672      	cpsid	i
 8011d40:	f383 8811 	msr	BASEPRI, r3
 8011d44:	f3bf 8f6f 	isb	sy
 8011d48:	f3bf 8f4f 	dsb	sy
 8011d4c:	b662      	cpsie	i
 8011d4e:	613b      	str	r3, [r7, #16]
}
 8011d50:	bf00      	nop
 8011d52:	bf00      	nop
 8011d54:	e7fd      	b.n	8011d52 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8011d56:	68bb      	ldr	r3, [r7, #8]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d102      	bne.n	8011d62 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	61fb      	str	r3, [r7, #28]
 8011d60:	e004      	b.n	8011d6c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	68ba      	ldr	r2, [r7, #8]
 8011d66:	fb02 f303 	mul.w	r3, r2, r3
 8011d6a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011d6c:	69fb      	ldr	r3, [r7, #28]
 8011d6e:	3348      	adds	r3, #72	@ 0x48
 8011d70:	4618      	mov	r0, r3
 8011d72:	f001 fe41 	bl	80139f8 <pvPortMalloc>
 8011d76:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011d78:	69bb      	ldr	r3, [r7, #24]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d011      	beq.n	8011da2 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011d7e:	69bb      	ldr	r3, [r7, #24]
 8011d80:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011d82:	697b      	ldr	r3, [r7, #20]
 8011d84:	3348      	adds	r3, #72	@ 0x48
 8011d86:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011d88:	69bb      	ldr	r3, [r7, #24]
 8011d8a:	2200      	movs	r2, #0
 8011d8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011d90:	79fa      	ldrb	r2, [r7, #7]
 8011d92:	69bb      	ldr	r3, [r7, #24]
 8011d94:	9300      	str	r3, [sp, #0]
 8011d96:	4613      	mov	r3, r2
 8011d98:	697a      	ldr	r2, [r7, #20]
 8011d9a:	68b9      	ldr	r1, [r7, #8]
 8011d9c:	68f8      	ldr	r0, [r7, #12]
 8011d9e:	f000 f805 	bl	8011dac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011da2:	69bb      	ldr	r3, [r7, #24]
	}
 8011da4:	4618      	mov	r0, r3
 8011da6:	3720      	adds	r7, #32
 8011da8:	46bd      	mov	sp, r7
 8011daa:	bd80      	pop	{r7, pc}

08011dac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011dac:	b580      	push	{r7, lr}
 8011dae:	b084      	sub	sp, #16
 8011db0:	af00      	add	r7, sp, #0
 8011db2:	60f8      	str	r0, [r7, #12]
 8011db4:	60b9      	str	r1, [r7, #8]
 8011db6:	607a      	str	r2, [r7, #4]
 8011db8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011dba:	68bb      	ldr	r3, [r7, #8]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d103      	bne.n	8011dc8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011dc0:	69bb      	ldr	r3, [r7, #24]
 8011dc2:	69ba      	ldr	r2, [r7, #24]
 8011dc4:	601a      	str	r2, [r3, #0]
 8011dc6:	e002      	b.n	8011dce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011dc8:	69bb      	ldr	r3, [r7, #24]
 8011dca:	687a      	ldr	r2, [r7, #4]
 8011dcc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011dce:	69bb      	ldr	r3, [r7, #24]
 8011dd0:	68fa      	ldr	r2, [r7, #12]
 8011dd2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011dd4:	69bb      	ldr	r3, [r7, #24]
 8011dd6:	68ba      	ldr	r2, [r7, #8]
 8011dd8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011dda:	2101      	movs	r1, #1
 8011ddc:	69b8      	ldr	r0, [r7, #24]
 8011dde:	f7ff feaf 	bl	8011b40 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011de2:	bf00      	nop
 8011de4:	3710      	adds	r7, #16
 8011de6:	46bd      	mov	sp, r7
 8011de8:	bd80      	pop	{r7, pc}
	...

08011dec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011dec:	b580      	push	{r7, lr}
 8011dee:	b08e      	sub	sp, #56	@ 0x38
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	60f8      	str	r0, [r7, #12]
 8011df4:	60b9      	str	r1, [r7, #8]
 8011df6:	607a      	str	r2, [r7, #4]
 8011df8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d10d      	bne.n	8011e24 <xQueueGenericSend+0x38>
	__asm volatile
 8011e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e0c:	b672      	cpsid	i
 8011e0e:	f383 8811 	msr	BASEPRI, r3
 8011e12:	f3bf 8f6f 	isb	sy
 8011e16:	f3bf 8f4f 	dsb	sy
 8011e1a:	b662      	cpsie	i
 8011e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011e1e:	bf00      	nop
 8011e20:	bf00      	nop
 8011e22:	e7fd      	b.n	8011e20 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e24:	68bb      	ldr	r3, [r7, #8]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d103      	bne.n	8011e32 <xQueueGenericSend+0x46>
 8011e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d101      	bne.n	8011e36 <xQueueGenericSend+0x4a>
 8011e32:	2301      	movs	r3, #1
 8011e34:	e000      	b.n	8011e38 <xQueueGenericSend+0x4c>
 8011e36:	2300      	movs	r3, #0
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d10d      	bne.n	8011e58 <xQueueGenericSend+0x6c>
	__asm volatile
 8011e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e40:	b672      	cpsid	i
 8011e42:	f383 8811 	msr	BASEPRI, r3
 8011e46:	f3bf 8f6f 	isb	sy
 8011e4a:	f3bf 8f4f 	dsb	sy
 8011e4e:	b662      	cpsie	i
 8011e50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011e52:	bf00      	nop
 8011e54:	bf00      	nop
 8011e56:	e7fd      	b.n	8011e54 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011e58:	683b      	ldr	r3, [r7, #0]
 8011e5a:	2b02      	cmp	r3, #2
 8011e5c:	d103      	bne.n	8011e66 <xQueueGenericSend+0x7a>
 8011e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e62:	2b01      	cmp	r3, #1
 8011e64:	d101      	bne.n	8011e6a <xQueueGenericSend+0x7e>
 8011e66:	2301      	movs	r3, #1
 8011e68:	e000      	b.n	8011e6c <xQueueGenericSend+0x80>
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d10d      	bne.n	8011e8c <xQueueGenericSend+0xa0>
	__asm volatile
 8011e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e74:	b672      	cpsid	i
 8011e76:	f383 8811 	msr	BASEPRI, r3
 8011e7a:	f3bf 8f6f 	isb	sy
 8011e7e:	f3bf 8f4f 	dsb	sy
 8011e82:	b662      	cpsie	i
 8011e84:	623b      	str	r3, [r7, #32]
}
 8011e86:	bf00      	nop
 8011e88:	bf00      	nop
 8011e8a:	e7fd      	b.n	8011e88 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011e8c:	f001 fa68 	bl	8013360 <xTaskGetSchedulerState>
 8011e90:	4603      	mov	r3, r0
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d102      	bne.n	8011e9c <xQueueGenericSend+0xb0>
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d101      	bne.n	8011ea0 <xQueueGenericSend+0xb4>
 8011e9c:	2301      	movs	r3, #1
 8011e9e:	e000      	b.n	8011ea2 <xQueueGenericSend+0xb6>
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d10d      	bne.n	8011ec2 <xQueueGenericSend+0xd6>
	__asm volatile
 8011ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eaa:	b672      	cpsid	i
 8011eac:	f383 8811 	msr	BASEPRI, r3
 8011eb0:	f3bf 8f6f 	isb	sy
 8011eb4:	f3bf 8f4f 	dsb	sy
 8011eb8:	b662      	cpsie	i
 8011eba:	61fb      	str	r3, [r7, #28]
}
 8011ebc:	bf00      	nop
 8011ebe:	bf00      	nop
 8011ec0:	e7fd      	b.n	8011ebe <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011ec2:	f001 fc6b 	bl	801379c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ec8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ece:	429a      	cmp	r2, r3
 8011ed0:	d302      	bcc.n	8011ed8 <xQueueGenericSend+0xec>
 8011ed2:	683b      	ldr	r3, [r7, #0]
 8011ed4:	2b02      	cmp	r3, #2
 8011ed6:	d129      	bne.n	8011f2c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011ed8:	683a      	ldr	r2, [r7, #0]
 8011eda:	68b9      	ldr	r1, [r7, #8]
 8011edc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011ede:	f000 fae5 	bl	80124ac <prvCopyDataToQueue>
 8011ee2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d010      	beq.n	8011f0e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eee:	3324      	adds	r3, #36	@ 0x24
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	f001 f86b 	bl	8012fcc <xTaskRemoveFromEventList>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d013      	beq.n	8011f24 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011efc:	4b3f      	ldr	r3, [pc, #252]	@ (8011ffc <xQueueGenericSend+0x210>)
 8011efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f02:	601a      	str	r2, [r3, #0]
 8011f04:	f3bf 8f4f 	dsb	sy
 8011f08:	f3bf 8f6f 	isb	sy
 8011f0c:	e00a      	b.n	8011f24 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d007      	beq.n	8011f24 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011f14:	4b39      	ldr	r3, [pc, #228]	@ (8011ffc <xQueueGenericSend+0x210>)
 8011f16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f1a:	601a      	str	r2, [r3, #0]
 8011f1c:	f3bf 8f4f 	dsb	sy
 8011f20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011f24:	f001 fc70 	bl	8013808 <vPortExitCritical>
				return pdPASS;
 8011f28:	2301      	movs	r3, #1
 8011f2a:	e063      	b.n	8011ff4 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d103      	bne.n	8011f3a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011f32:	f001 fc69 	bl	8013808 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011f36:	2300      	movs	r3, #0
 8011f38:	e05c      	b.n	8011ff4 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d106      	bne.n	8011f4e <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011f40:	f107 0314 	add.w	r3, r7, #20
 8011f44:	4618      	mov	r0, r3
 8011f46:	f001 f8a7 	bl	8013098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011f4a:	2301      	movs	r3, #1
 8011f4c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011f4e:	f001 fc5b 	bl	8013808 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011f52:	f000 fe03 	bl	8012b5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011f56:	f001 fc21 	bl	801379c <vPortEnterCritical>
 8011f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011f60:	b25b      	sxtb	r3, r3
 8011f62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011f66:	d103      	bne.n	8011f70 <xQueueGenericSend+0x184>
 8011f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f6a:	2200      	movs	r2, #0
 8011f6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f72:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f76:	b25b      	sxtb	r3, r3
 8011f78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011f7c:	d103      	bne.n	8011f86 <xQueueGenericSend+0x19a>
 8011f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f80:	2200      	movs	r2, #0
 8011f82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f86:	f001 fc3f 	bl	8013808 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011f8a:	1d3a      	adds	r2, r7, #4
 8011f8c:	f107 0314 	add.w	r3, r7, #20
 8011f90:	4611      	mov	r1, r2
 8011f92:	4618      	mov	r0, r3
 8011f94:	f001 f896 	bl	80130c4 <xTaskCheckForTimeOut>
 8011f98:	4603      	mov	r3, r0
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d124      	bne.n	8011fe8 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011f9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011fa0:	f000 fb7c 	bl	801269c <prvIsQueueFull>
 8011fa4:	4603      	mov	r3, r0
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d018      	beq.n	8011fdc <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fac:	3310      	adds	r3, #16
 8011fae:	687a      	ldr	r2, [r7, #4]
 8011fb0:	4611      	mov	r1, r2
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	f000 ffe2 	bl	8012f7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011fb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011fba:	f000 fb07 	bl	80125cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011fbe:	f000 fddb 	bl	8012b78 <xTaskResumeAll>
 8011fc2:	4603      	mov	r3, r0
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	f47f af7c 	bne.w	8011ec2 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8011fca:	4b0c      	ldr	r3, [pc, #48]	@ (8011ffc <xQueueGenericSend+0x210>)
 8011fcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011fd0:	601a      	str	r2, [r3, #0]
 8011fd2:	f3bf 8f4f 	dsb	sy
 8011fd6:	f3bf 8f6f 	isb	sy
 8011fda:	e772      	b.n	8011ec2 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011fdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011fde:	f000 faf5 	bl	80125cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011fe2:	f000 fdc9 	bl	8012b78 <xTaskResumeAll>
 8011fe6:	e76c      	b.n	8011ec2 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011fe8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011fea:	f000 faef 	bl	80125cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011fee:	f000 fdc3 	bl	8012b78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011ff2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	3738      	adds	r7, #56	@ 0x38
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	bd80      	pop	{r7, pc}
 8011ffc:	e000ed04 	.word	0xe000ed04

08012000 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012000:	b580      	push	{r7, lr}
 8012002:	b08e      	sub	sp, #56	@ 0x38
 8012004:	af00      	add	r7, sp, #0
 8012006:	60f8      	str	r0, [r7, #12]
 8012008:	60b9      	str	r1, [r7, #8]
 801200a:	607a      	str	r2, [r7, #4]
 801200c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012014:	2b00      	cmp	r3, #0
 8012016:	d10d      	bne.n	8012034 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8012018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801201c:	b672      	cpsid	i
 801201e:	f383 8811 	msr	BASEPRI, r3
 8012022:	f3bf 8f6f 	isb	sy
 8012026:	f3bf 8f4f 	dsb	sy
 801202a:	b662      	cpsie	i
 801202c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801202e:	bf00      	nop
 8012030:	bf00      	nop
 8012032:	e7fd      	b.n	8012030 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012034:	68bb      	ldr	r3, [r7, #8]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d103      	bne.n	8012042 <xQueueGenericSendFromISR+0x42>
 801203a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801203c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801203e:	2b00      	cmp	r3, #0
 8012040:	d101      	bne.n	8012046 <xQueueGenericSendFromISR+0x46>
 8012042:	2301      	movs	r3, #1
 8012044:	e000      	b.n	8012048 <xQueueGenericSendFromISR+0x48>
 8012046:	2300      	movs	r3, #0
 8012048:	2b00      	cmp	r3, #0
 801204a:	d10d      	bne.n	8012068 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 801204c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012050:	b672      	cpsid	i
 8012052:	f383 8811 	msr	BASEPRI, r3
 8012056:	f3bf 8f6f 	isb	sy
 801205a:	f3bf 8f4f 	dsb	sy
 801205e:	b662      	cpsie	i
 8012060:	623b      	str	r3, [r7, #32]
}
 8012062:	bf00      	nop
 8012064:	bf00      	nop
 8012066:	e7fd      	b.n	8012064 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012068:	683b      	ldr	r3, [r7, #0]
 801206a:	2b02      	cmp	r3, #2
 801206c:	d103      	bne.n	8012076 <xQueueGenericSendFromISR+0x76>
 801206e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012072:	2b01      	cmp	r3, #1
 8012074:	d101      	bne.n	801207a <xQueueGenericSendFromISR+0x7a>
 8012076:	2301      	movs	r3, #1
 8012078:	e000      	b.n	801207c <xQueueGenericSendFromISR+0x7c>
 801207a:	2300      	movs	r3, #0
 801207c:	2b00      	cmp	r3, #0
 801207e:	d10d      	bne.n	801209c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8012080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012084:	b672      	cpsid	i
 8012086:	f383 8811 	msr	BASEPRI, r3
 801208a:	f3bf 8f6f 	isb	sy
 801208e:	f3bf 8f4f 	dsb	sy
 8012092:	b662      	cpsie	i
 8012094:	61fb      	str	r3, [r7, #28]
}
 8012096:	bf00      	nop
 8012098:	bf00      	nop
 801209a:	e7fd      	b.n	8012098 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801209c:	f001 fc66 	bl	801396c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80120a0:	f3ef 8211 	mrs	r2, BASEPRI
 80120a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120a8:	b672      	cpsid	i
 80120aa:	f383 8811 	msr	BASEPRI, r3
 80120ae:	f3bf 8f6f 	isb	sy
 80120b2:	f3bf 8f4f 	dsb	sy
 80120b6:	b662      	cpsie	i
 80120b8:	61ba      	str	r2, [r7, #24]
 80120ba:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80120bc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80120be:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80120c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80120c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80120c8:	429a      	cmp	r2, r3
 80120ca:	d302      	bcc.n	80120d2 <xQueueGenericSendFromISR+0xd2>
 80120cc:	683b      	ldr	r3, [r7, #0]
 80120ce:	2b02      	cmp	r3, #2
 80120d0:	d12c      	bne.n	801212c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80120d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80120d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80120dc:	683a      	ldr	r2, [r7, #0]
 80120de:	68b9      	ldr	r1, [r7, #8]
 80120e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80120e2:	f000 f9e3 	bl	80124ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80120e6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80120ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80120ee:	d112      	bne.n	8012116 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80120f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d016      	beq.n	8012126 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80120f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120fa:	3324      	adds	r3, #36	@ 0x24
 80120fc:	4618      	mov	r0, r3
 80120fe:	f000 ff65 	bl	8012fcc <xTaskRemoveFromEventList>
 8012102:	4603      	mov	r3, r0
 8012104:	2b00      	cmp	r3, #0
 8012106:	d00e      	beq.n	8012126 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d00b      	beq.n	8012126 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	2201      	movs	r2, #1
 8012112:	601a      	str	r2, [r3, #0]
 8012114:	e007      	b.n	8012126 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012116:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801211a:	3301      	adds	r3, #1
 801211c:	b2db      	uxtb	r3, r3
 801211e:	b25a      	sxtb	r2, r3
 8012120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012122:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012126:	2301      	movs	r3, #1
 8012128:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 801212a:	e001      	b.n	8012130 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801212c:	2300      	movs	r3, #0
 801212e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012132:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012134:	693b      	ldr	r3, [r7, #16]
 8012136:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801213a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801213c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801213e:	4618      	mov	r0, r3
 8012140:	3738      	adds	r7, #56	@ 0x38
 8012142:	46bd      	mov	sp, r7
 8012144:	bd80      	pop	{r7, pc}
	...

08012148 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b08c      	sub	sp, #48	@ 0x30
 801214c:	af00      	add	r7, sp, #0
 801214e:	60f8      	str	r0, [r7, #12]
 8012150:	60b9      	str	r1, [r7, #8]
 8012152:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012154:	2300      	movs	r3, #0
 8012156:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801215c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801215e:	2b00      	cmp	r3, #0
 8012160:	d10d      	bne.n	801217e <xQueueReceive+0x36>
	__asm volatile
 8012162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012166:	b672      	cpsid	i
 8012168:	f383 8811 	msr	BASEPRI, r3
 801216c:	f3bf 8f6f 	isb	sy
 8012170:	f3bf 8f4f 	dsb	sy
 8012174:	b662      	cpsie	i
 8012176:	623b      	str	r3, [r7, #32]
}
 8012178:	bf00      	nop
 801217a:	bf00      	nop
 801217c:	e7fd      	b.n	801217a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801217e:	68bb      	ldr	r3, [r7, #8]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d103      	bne.n	801218c <xQueueReceive+0x44>
 8012184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012188:	2b00      	cmp	r3, #0
 801218a:	d101      	bne.n	8012190 <xQueueReceive+0x48>
 801218c:	2301      	movs	r3, #1
 801218e:	e000      	b.n	8012192 <xQueueReceive+0x4a>
 8012190:	2300      	movs	r3, #0
 8012192:	2b00      	cmp	r3, #0
 8012194:	d10d      	bne.n	80121b2 <xQueueReceive+0x6a>
	__asm volatile
 8012196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801219a:	b672      	cpsid	i
 801219c:	f383 8811 	msr	BASEPRI, r3
 80121a0:	f3bf 8f6f 	isb	sy
 80121a4:	f3bf 8f4f 	dsb	sy
 80121a8:	b662      	cpsie	i
 80121aa:	61fb      	str	r3, [r7, #28]
}
 80121ac:	bf00      	nop
 80121ae:	bf00      	nop
 80121b0:	e7fd      	b.n	80121ae <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80121b2:	f001 f8d5 	bl	8013360 <xTaskGetSchedulerState>
 80121b6:	4603      	mov	r3, r0
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d102      	bne.n	80121c2 <xQueueReceive+0x7a>
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d101      	bne.n	80121c6 <xQueueReceive+0x7e>
 80121c2:	2301      	movs	r3, #1
 80121c4:	e000      	b.n	80121c8 <xQueueReceive+0x80>
 80121c6:	2300      	movs	r3, #0
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d10d      	bne.n	80121e8 <xQueueReceive+0xa0>
	__asm volatile
 80121cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d0:	b672      	cpsid	i
 80121d2:	f383 8811 	msr	BASEPRI, r3
 80121d6:	f3bf 8f6f 	isb	sy
 80121da:	f3bf 8f4f 	dsb	sy
 80121de:	b662      	cpsie	i
 80121e0:	61bb      	str	r3, [r7, #24]
}
 80121e2:	bf00      	nop
 80121e4:	bf00      	nop
 80121e6:	e7fd      	b.n	80121e4 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80121e8:	f001 fad8 	bl	801379c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80121ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80121f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80121f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d01f      	beq.n	8012238 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80121f8:	68b9      	ldr	r1, [r7, #8]
 80121fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80121fc:	f000 f9c0 	bl	8012580 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012202:	1e5a      	subs	r2, r3, #1
 8012204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012206:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801220a:	691b      	ldr	r3, [r3, #16]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d00f      	beq.n	8012230 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012212:	3310      	adds	r3, #16
 8012214:	4618      	mov	r0, r3
 8012216:	f000 fed9 	bl	8012fcc <xTaskRemoveFromEventList>
 801221a:	4603      	mov	r3, r0
 801221c:	2b00      	cmp	r3, #0
 801221e:	d007      	beq.n	8012230 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012220:	4b3c      	ldr	r3, [pc, #240]	@ (8012314 <xQueueReceive+0x1cc>)
 8012222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012226:	601a      	str	r2, [r3, #0]
 8012228:	f3bf 8f4f 	dsb	sy
 801222c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012230:	f001 faea 	bl	8013808 <vPortExitCritical>
				return pdPASS;
 8012234:	2301      	movs	r3, #1
 8012236:	e069      	b.n	801230c <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	2b00      	cmp	r3, #0
 801223c:	d103      	bne.n	8012246 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801223e:	f001 fae3 	bl	8013808 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012242:	2300      	movs	r3, #0
 8012244:	e062      	b.n	801230c <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012248:	2b00      	cmp	r3, #0
 801224a:	d106      	bne.n	801225a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801224c:	f107 0310 	add.w	r3, r7, #16
 8012250:	4618      	mov	r0, r3
 8012252:	f000 ff21 	bl	8013098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012256:	2301      	movs	r3, #1
 8012258:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801225a:	f001 fad5 	bl	8013808 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801225e:	f000 fc7d 	bl	8012b5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012262:	f001 fa9b 	bl	801379c <vPortEnterCritical>
 8012266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012268:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801226c:	b25b      	sxtb	r3, r3
 801226e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012272:	d103      	bne.n	801227c <xQueueReceive+0x134>
 8012274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012276:	2200      	movs	r2, #0
 8012278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801227c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801227e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012282:	b25b      	sxtb	r3, r3
 8012284:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012288:	d103      	bne.n	8012292 <xQueueReceive+0x14a>
 801228a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801228c:	2200      	movs	r2, #0
 801228e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012292:	f001 fab9 	bl	8013808 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012296:	1d3a      	adds	r2, r7, #4
 8012298:	f107 0310 	add.w	r3, r7, #16
 801229c:	4611      	mov	r1, r2
 801229e:	4618      	mov	r0, r3
 80122a0:	f000 ff10 	bl	80130c4 <xTaskCheckForTimeOut>
 80122a4:	4603      	mov	r3, r0
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d123      	bne.n	80122f2 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80122aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80122ac:	f000 f9e0 	bl	8012670 <prvIsQueueEmpty>
 80122b0:	4603      	mov	r3, r0
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d017      	beq.n	80122e6 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80122b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122b8:	3324      	adds	r3, #36	@ 0x24
 80122ba:	687a      	ldr	r2, [r7, #4]
 80122bc:	4611      	mov	r1, r2
 80122be:	4618      	mov	r0, r3
 80122c0:	f000 fe5c 	bl	8012f7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80122c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80122c6:	f000 f981 	bl	80125cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80122ca:	f000 fc55 	bl	8012b78 <xTaskResumeAll>
 80122ce:	4603      	mov	r3, r0
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d189      	bne.n	80121e8 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80122d4:	4b0f      	ldr	r3, [pc, #60]	@ (8012314 <xQueueReceive+0x1cc>)
 80122d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80122da:	601a      	str	r2, [r3, #0]
 80122dc:	f3bf 8f4f 	dsb	sy
 80122e0:	f3bf 8f6f 	isb	sy
 80122e4:	e780      	b.n	80121e8 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80122e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80122e8:	f000 f970 	bl	80125cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80122ec:	f000 fc44 	bl	8012b78 <xTaskResumeAll>
 80122f0:	e77a      	b.n	80121e8 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80122f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80122f4:	f000 f96a 	bl	80125cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80122f8:	f000 fc3e 	bl	8012b78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80122fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80122fe:	f000 f9b7 	bl	8012670 <prvIsQueueEmpty>
 8012302:	4603      	mov	r3, r0
 8012304:	2b00      	cmp	r3, #0
 8012306:	f43f af6f 	beq.w	80121e8 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801230a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801230c:	4618      	mov	r0, r3
 801230e:	3730      	adds	r7, #48	@ 0x30
 8012310:	46bd      	mov	sp, r7
 8012312:	bd80      	pop	{r7, pc}
 8012314:	e000ed04 	.word	0xe000ed04

08012318 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b08e      	sub	sp, #56	@ 0x38
 801231c:	af00      	add	r7, sp, #0
 801231e:	60f8      	str	r0, [r7, #12]
 8012320:	60b9      	str	r1, [r7, #8]
 8012322:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801232a:	2b00      	cmp	r3, #0
 801232c:	d10d      	bne.n	801234a <xQueueReceiveFromISR+0x32>
	__asm volatile
 801232e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012332:	b672      	cpsid	i
 8012334:	f383 8811 	msr	BASEPRI, r3
 8012338:	f3bf 8f6f 	isb	sy
 801233c:	f3bf 8f4f 	dsb	sy
 8012340:	b662      	cpsie	i
 8012342:	623b      	str	r3, [r7, #32]
}
 8012344:	bf00      	nop
 8012346:	bf00      	nop
 8012348:	e7fd      	b.n	8012346 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801234a:	68bb      	ldr	r3, [r7, #8]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d103      	bne.n	8012358 <xQueueReceiveFromISR+0x40>
 8012350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012354:	2b00      	cmp	r3, #0
 8012356:	d101      	bne.n	801235c <xQueueReceiveFromISR+0x44>
 8012358:	2301      	movs	r3, #1
 801235a:	e000      	b.n	801235e <xQueueReceiveFromISR+0x46>
 801235c:	2300      	movs	r3, #0
 801235e:	2b00      	cmp	r3, #0
 8012360:	d10d      	bne.n	801237e <xQueueReceiveFromISR+0x66>
	__asm volatile
 8012362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012366:	b672      	cpsid	i
 8012368:	f383 8811 	msr	BASEPRI, r3
 801236c:	f3bf 8f6f 	isb	sy
 8012370:	f3bf 8f4f 	dsb	sy
 8012374:	b662      	cpsie	i
 8012376:	61fb      	str	r3, [r7, #28]
}
 8012378:	bf00      	nop
 801237a:	bf00      	nop
 801237c:	e7fd      	b.n	801237a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801237e:	f001 faf5 	bl	801396c <vPortValidateInterruptPriority>
	__asm volatile
 8012382:	f3ef 8211 	mrs	r2, BASEPRI
 8012386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801238a:	b672      	cpsid	i
 801238c:	f383 8811 	msr	BASEPRI, r3
 8012390:	f3bf 8f6f 	isb	sy
 8012394:	f3bf 8f4f 	dsb	sy
 8012398:	b662      	cpsie	i
 801239a:	61ba      	str	r2, [r7, #24]
 801239c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801239e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80123a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80123a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80123a6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80123a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d02f      	beq.n	801240e <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80123ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80123b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80123b8:	68b9      	ldr	r1, [r7, #8]
 80123ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80123bc:	f000 f8e0 	bl	8012580 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80123c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123c2:	1e5a      	subs	r2, r3, #1
 80123c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123c6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80123c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80123cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80123d0:	d112      	bne.n	80123f8 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80123d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123d4:	691b      	ldr	r3, [r3, #16]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d016      	beq.n	8012408 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80123da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123dc:	3310      	adds	r3, #16
 80123de:	4618      	mov	r0, r3
 80123e0:	f000 fdf4 	bl	8012fcc <xTaskRemoveFromEventList>
 80123e4:	4603      	mov	r3, r0
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d00e      	beq.n	8012408 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d00b      	beq.n	8012408 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	2201      	movs	r2, #1
 80123f4:	601a      	str	r2, [r3, #0]
 80123f6:	e007      	b.n	8012408 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80123f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80123fc:	3301      	adds	r3, #1
 80123fe:	b2db      	uxtb	r3, r3
 8012400:	b25a      	sxtb	r2, r3
 8012402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8012408:	2301      	movs	r3, #1
 801240a:	637b      	str	r3, [r7, #52]	@ 0x34
 801240c:	e001      	b.n	8012412 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 801240e:	2300      	movs	r3, #0
 8012410:	637b      	str	r3, [r7, #52]	@ 0x34
 8012412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012414:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012416:	693b      	ldr	r3, [r7, #16]
 8012418:	f383 8811 	msr	BASEPRI, r3
}
 801241c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801241e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012420:	4618      	mov	r0, r3
 8012422:	3738      	adds	r7, #56	@ 0x38
 8012424:	46bd      	mov	sp, r7
 8012426:	bd80      	pop	{r7, pc}

08012428 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8012428:	b580      	push	{r7, lr}
 801242a:	b084      	sub	sp, #16
 801242c:	af00      	add	r7, sp, #0
 801242e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	2b00      	cmp	r3, #0
 8012434:	d10d      	bne.n	8012452 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8012436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801243a:	b672      	cpsid	i
 801243c:	f383 8811 	msr	BASEPRI, r3
 8012440:	f3bf 8f6f 	isb	sy
 8012444:	f3bf 8f4f 	dsb	sy
 8012448:	b662      	cpsie	i
 801244a:	60bb      	str	r3, [r7, #8]
}
 801244c:	bf00      	nop
 801244e:	bf00      	nop
 8012450:	e7fd      	b.n	801244e <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8012452:	f001 f9a3 	bl	801379c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801245a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 801245c:	f001 f9d4 	bl	8013808 <vPortExitCritical>

	return uxReturn;
 8012460:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8012462:	4618      	mov	r0, r3
 8012464:	3710      	adds	r7, #16
 8012466:	46bd      	mov	sp, r7
 8012468:	bd80      	pop	{r7, pc}

0801246a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 801246a:	b480      	push	{r7}
 801246c:	b087      	sub	sp, #28
 801246e:	af00      	add	r7, sp, #0
 8012470:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8012476:	697b      	ldr	r3, [r7, #20]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d10d      	bne.n	8012498 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 801247c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012480:	b672      	cpsid	i
 8012482:	f383 8811 	msr	BASEPRI, r3
 8012486:	f3bf 8f6f 	isb	sy
 801248a:	f3bf 8f4f 	dsb	sy
 801248e:	b662      	cpsie	i
 8012490:	60fb      	str	r3, [r7, #12]
}
 8012492:	bf00      	nop
 8012494:	bf00      	nop
 8012496:	e7fd      	b.n	8012494 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8012498:	697b      	ldr	r3, [r7, #20]
 801249a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801249c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 801249e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80124a0:	4618      	mov	r0, r3
 80124a2:	371c      	adds	r7, #28
 80124a4:	46bd      	mov	sp, r7
 80124a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124aa:	4770      	bx	lr

080124ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80124ac:	b580      	push	{r7, lr}
 80124ae:	b086      	sub	sp, #24
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	60f8      	str	r0, [r7, #12]
 80124b4:	60b9      	str	r1, [r7, #8]
 80124b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80124b8:	2300      	movs	r3, #0
 80124ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d10d      	bne.n	80124e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d14d      	bne.n	801256e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	689b      	ldr	r3, [r3, #8]
 80124d6:	4618      	mov	r0, r3
 80124d8:	f000 ff60 	bl	801339c <xTaskPriorityDisinherit>
 80124dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	2200      	movs	r2, #0
 80124e2:	609a      	str	r2, [r3, #8]
 80124e4:	e043      	b.n	801256e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d119      	bne.n	8012520 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	6858      	ldr	r0, [r3, #4]
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80124f4:	461a      	mov	r2, r3
 80124f6:	68b9      	ldr	r1, [r7, #8]
 80124f8:	f002 f854 	bl	80145a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	685a      	ldr	r2, [r3, #4]
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012504:	441a      	add	r2, r3
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	685a      	ldr	r2, [r3, #4]
 801250e:	68fb      	ldr	r3, [r7, #12]
 8012510:	689b      	ldr	r3, [r3, #8]
 8012512:	429a      	cmp	r2, r3
 8012514:	d32b      	bcc.n	801256e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	681a      	ldr	r2, [r3, #0]
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	605a      	str	r2, [r3, #4]
 801251e:	e026      	b.n	801256e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	68d8      	ldr	r0, [r3, #12]
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012528:	461a      	mov	r2, r3
 801252a:	68b9      	ldr	r1, [r7, #8]
 801252c:	f002 f83a 	bl	80145a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	68da      	ldr	r2, [r3, #12]
 8012534:	68fb      	ldr	r3, [r7, #12]
 8012536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012538:	425b      	negs	r3, r3
 801253a:	441a      	add	r2, r3
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012540:	68fb      	ldr	r3, [r7, #12]
 8012542:	68da      	ldr	r2, [r3, #12]
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	429a      	cmp	r2, r3
 801254a:	d207      	bcs.n	801255c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	689a      	ldr	r2, [r3, #8]
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012554:	425b      	negs	r3, r3
 8012556:	441a      	add	r2, r3
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	2b02      	cmp	r3, #2
 8012560:	d105      	bne.n	801256e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	2b00      	cmp	r3, #0
 8012566:	d002      	beq.n	801256e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012568:	693b      	ldr	r3, [r7, #16]
 801256a:	3b01      	subs	r3, #1
 801256c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801256e:	693b      	ldr	r3, [r7, #16]
 8012570:	1c5a      	adds	r2, r3, #1
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8012576:	697b      	ldr	r3, [r7, #20]
}
 8012578:	4618      	mov	r0, r3
 801257a:	3718      	adds	r7, #24
 801257c:	46bd      	mov	sp, r7
 801257e:	bd80      	pop	{r7, pc}

08012580 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012580:	b580      	push	{r7, lr}
 8012582:	b082      	sub	sp, #8
 8012584:	af00      	add	r7, sp, #0
 8012586:	6078      	str	r0, [r7, #4]
 8012588:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801258e:	2b00      	cmp	r3, #0
 8012590:	d018      	beq.n	80125c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	68da      	ldr	r2, [r3, #12]
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801259a:	441a      	add	r2, r3
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	68da      	ldr	r2, [r3, #12]
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	689b      	ldr	r3, [r3, #8]
 80125a8:	429a      	cmp	r2, r3
 80125aa:	d303      	bcc.n	80125b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	681a      	ldr	r2, [r3, #0]
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	68d9      	ldr	r1, [r3, #12]
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125bc:	461a      	mov	r2, r3
 80125be:	6838      	ldr	r0, [r7, #0]
 80125c0:	f001 fff0 	bl	80145a4 <memcpy>
	}
}
 80125c4:	bf00      	nop
 80125c6:	3708      	adds	r7, #8
 80125c8:	46bd      	mov	sp, r7
 80125ca:	bd80      	pop	{r7, pc}

080125cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b084      	sub	sp, #16
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80125d4:	f001 f8e2 	bl	801379c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80125de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80125e0:	e011      	b.n	8012606 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d012      	beq.n	8012610 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	3324      	adds	r3, #36	@ 0x24
 80125ee:	4618      	mov	r0, r3
 80125f0:	f000 fcec 	bl	8012fcc <xTaskRemoveFromEventList>
 80125f4:	4603      	mov	r3, r0
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d001      	beq.n	80125fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80125fa:	f000 fdcb 	bl	8013194 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80125fe:	7bfb      	ldrb	r3, [r7, #15]
 8012600:	3b01      	subs	r3, #1
 8012602:	b2db      	uxtb	r3, r3
 8012604:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801260a:	2b00      	cmp	r3, #0
 801260c:	dce9      	bgt.n	80125e2 <prvUnlockQueue+0x16>
 801260e:	e000      	b.n	8012612 <prvUnlockQueue+0x46>
					break;
 8012610:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	22ff      	movs	r2, #255	@ 0xff
 8012616:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801261a:	f001 f8f5 	bl	8013808 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801261e:	f001 f8bd 	bl	801379c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012628:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801262a:	e011      	b.n	8012650 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	691b      	ldr	r3, [r3, #16]
 8012630:	2b00      	cmp	r3, #0
 8012632:	d012      	beq.n	801265a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	3310      	adds	r3, #16
 8012638:	4618      	mov	r0, r3
 801263a:	f000 fcc7 	bl	8012fcc <xTaskRemoveFromEventList>
 801263e:	4603      	mov	r3, r0
 8012640:	2b00      	cmp	r3, #0
 8012642:	d001      	beq.n	8012648 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012644:	f000 fda6 	bl	8013194 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012648:	7bbb      	ldrb	r3, [r7, #14]
 801264a:	3b01      	subs	r3, #1
 801264c:	b2db      	uxtb	r3, r3
 801264e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012650:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012654:	2b00      	cmp	r3, #0
 8012656:	dce9      	bgt.n	801262c <prvUnlockQueue+0x60>
 8012658:	e000      	b.n	801265c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801265a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	22ff      	movs	r2, #255	@ 0xff
 8012660:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012664:	f001 f8d0 	bl	8013808 <vPortExitCritical>
}
 8012668:	bf00      	nop
 801266a:	3710      	adds	r7, #16
 801266c:	46bd      	mov	sp, r7
 801266e:	bd80      	pop	{r7, pc}

08012670 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012670:	b580      	push	{r7, lr}
 8012672:	b084      	sub	sp, #16
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012678:	f001 f890 	bl	801379c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012680:	2b00      	cmp	r3, #0
 8012682:	d102      	bne.n	801268a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012684:	2301      	movs	r3, #1
 8012686:	60fb      	str	r3, [r7, #12]
 8012688:	e001      	b.n	801268e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801268a:	2300      	movs	r3, #0
 801268c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801268e:	f001 f8bb 	bl	8013808 <vPortExitCritical>

	return xReturn;
 8012692:	68fb      	ldr	r3, [r7, #12]
}
 8012694:	4618      	mov	r0, r3
 8012696:	3710      	adds	r7, #16
 8012698:	46bd      	mov	sp, r7
 801269a:	bd80      	pop	{r7, pc}

0801269c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b084      	sub	sp, #16
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80126a4:	f001 f87a 	bl	801379c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80126b0:	429a      	cmp	r2, r3
 80126b2:	d102      	bne.n	80126ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80126b4:	2301      	movs	r3, #1
 80126b6:	60fb      	str	r3, [r7, #12]
 80126b8:	e001      	b.n	80126be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80126ba:	2300      	movs	r3, #0
 80126bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80126be:	f001 f8a3 	bl	8013808 <vPortExitCritical>

	return xReturn;
 80126c2:	68fb      	ldr	r3, [r7, #12]
}
 80126c4:	4618      	mov	r0, r3
 80126c6:	3710      	adds	r7, #16
 80126c8:	46bd      	mov	sp, r7
 80126ca:	bd80      	pop	{r7, pc}

080126cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80126cc:	b580      	push	{r7, lr}
 80126ce:	b08e      	sub	sp, #56	@ 0x38
 80126d0:	af04      	add	r7, sp, #16
 80126d2:	60f8      	str	r0, [r7, #12]
 80126d4:	60b9      	str	r1, [r7, #8]
 80126d6:	607a      	str	r2, [r7, #4]
 80126d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80126da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d10d      	bne.n	80126fc <xTaskCreateStatic+0x30>
	__asm volatile
 80126e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126e4:	b672      	cpsid	i
 80126e6:	f383 8811 	msr	BASEPRI, r3
 80126ea:	f3bf 8f6f 	isb	sy
 80126ee:	f3bf 8f4f 	dsb	sy
 80126f2:	b662      	cpsie	i
 80126f4:	623b      	str	r3, [r7, #32]
}
 80126f6:	bf00      	nop
 80126f8:	bf00      	nop
 80126fa:	e7fd      	b.n	80126f8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80126fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d10d      	bne.n	801271e <xTaskCreateStatic+0x52>
	__asm volatile
 8012702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012706:	b672      	cpsid	i
 8012708:	f383 8811 	msr	BASEPRI, r3
 801270c:	f3bf 8f6f 	isb	sy
 8012710:	f3bf 8f4f 	dsb	sy
 8012714:	b662      	cpsie	i
 8012716:	61fb      	str	r3, [r7, #28]
}
 8012718:	bf00      	nop
 801271a:	bf00      	nop
 801271c:	e7fd      	b.n	801271a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801271e:	2358      	movs	r3, #88	@ 0x58
 8012720:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012722:	693b      	ldr	r3, [r7, #16]
 8012724:	2b58      	cmp	r3, #88	@ 0x58
 8012726:	d00d      	beq.n	8012744 <xTaskCreateStatic+0x78>
	__asm volatile
 8012728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801272c:	b672      	cpsid	i
 801272e:	f383 8811 	msr	BASEPRI, r3
 8012732:	f3bf 8f6f 	isb	sy
 8012736:	f3bf 8f4f 	dsb	sy
 801273a:	b662      	cpsie	i
 801273c:	61bb      	str	r3, [r7, #24]
}
 801273e:	bf00      	nop
 8012740:	bf00      	nop
 8012742:	e7fd      	b.n	8012740 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012744:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012748:	2b00      	cmp	r3, #0
 801274a:	d01e      	beq.n	801278a <xTaskCreateStatic+0xbe>
 801274c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801274e:	2b00      	cmp	r3, #0
 8012750:	d01b      	beq.n	801278a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012754:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012758:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801275a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801275c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801275e:	2202      	movs	r2, #2
 8012760:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012764:	2300      	movs	r3, #0
 8012766:	9303      	str	r3, [sp, #12]
 8012768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801276a:	9302      	str	r3, [sp, #8]
 801276c:	f107 0314 	add.w	r3, r7, #20
 8012770:	9301      	str	r3, [sp, #4]
 8012772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012774:	9300      	str	r3, [sp, #0]
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	687a      	ldr	r2, [r7, #4]
 801277a:	68b9      	ldr	r1, [r7, #8]
 801277c:	68f8      	ldr	r0, [r7, #12]
 801277e:	f000 f850 	bl	8012822 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012782:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012784:	f000 f8e2 	bl	801294c <prvAddNewTaskToReadyList>
 8012788:	e001      	b.n	801278e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801278a:	2300      	movs	r3, #0
 801278c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801278e:	697b      	ldr	r3, [r7, #20]
	}
 8012790:	4618      	mov	r0, r3
 8012792:	3728      	adds	r7, #40	@ 0x28
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}

08012798 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012798:	b580      	push	{r7, lr}
 801279a:	b08c      	sub	sp, #48	@ 0x30
 801279c:	af04      	add	r7, sp, #16
 801279e:	60f8      	str	r0, [r7, #12]
 80127a0:	60b9      	str	r1, [r7, #8]
 80127a2:	603b      	str	r3, [r7, #0]
 80127a4:	4613      	mov	r3, r2
 80127a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80127a8:	88fb      	ldrh	r3, [r7, #6]
 80127aa:	009b      	lsls	r3, r3, #2
 80127ac:	4618      	mov	r0, r3
 80127ae:	f001 f923 	bl	80139f8 <pvPortMalloc>
 80127b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80127b4:	697b      	ldr	r3, [r7, #20]
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d00e      	beq.n	80127d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80127ba:	2058      	movs	r0, #88	@ 0x58
 80127bc:	f001 f91c 	bl	80139f8 <pvPortMalloc>
 80127c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80127c2:	69fb      	ldr	r3, [r7, #28]
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d003      	beq.n	80127d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80127c8:	69fb      	ldr	r3, [r7, #28]
 80127ca:	697a      	ldr	r2, [r7, #20]
 80127cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80127ce:	e005      	b.n	80127dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80127d0:	6978      	ldr	r0, [r7, #20]
 80127d2:	f001 f9e3 	bl	8013b9c <vPortFree>
 80127d6:	e001      	b.n	80127dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80127d8:	2300      	movs	r3, #0
 80127da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80127dc:	69fb      	ldr	r3, [r7, #28]
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d017      	beq.n	8012812 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80127e2:	69fb      	ldr	r3, [r7, #28]
 80127e4:	2200      	movs	r2, #0
 80127e6:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80127ea:	88fa      	ldrh	r2, [r7, #6]
 80127ec:	2300      	movs	r3, #0
 80127ee:	9303      	str	r3, [sp, #12]
 80127f0:	69fb      	ldr	r3, [r7, #28]
 80127f2:	9302      	str	r3, [sp, #8]
 80127f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127f6:	9301      	str	r3, [sp, #4]
 80127f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127fa:	9300      	str	r3, [sp, #0]
 80127fc:	683b      	ldr	r3, [r7, #0]
 80127fe:	68b9      	ldr	r1, [r7, #8]
 8012800:	68f8      	ldr	r0, [r7, #12]
 8012802:	f000 f80e 	bl	8012822 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012806:	69f8      	ldr	r0, [r7, #28]
 8012808:	f000 f8a0 	bl	801294c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801280c:	2301      	movs	r3, #1
 801280e:	61bb      	str	r3, [r7, #24]
 8012810:	e002      	b.n	8012818 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012812:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012816:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012818:	69bb      	ldr	r3, [r7, #24]
	}
 801281a:	4618      	mov	r0, r3
 801281c:	3720      	adds	r7, #32
 801281e:	46bd      	mov	sp, r7
 8012820:	bd80      	pop	{r7, pc}

08012822 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012822:	b580      	push	{r7, lr}
 8012824:	b088      	sub	sp, #32
 8012826:	af00      	add	r7, sp, #0
 8012828:	60f8      	str	r0, [r7, #12]
 801282a:	60b9      	str	r1, [r7, #8]
 801282c:	607a      	str	r2, [r7, #4]
 801282e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012832:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	009b      	lsls	r3, r3, #2
 8012838:	461a      	mov	r2, r3
 801283a:	21a5      	movs	r1, #165	@ 0xa5
 801283c:	f001 fe6e 	bl	801451c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012842:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012844:	6879      	ldr	r1, [r7, #4]
 8012846:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801284a:	440b      	add	r3, r1
 801284c:	009b      	lsls	r3, r3, #2
 801284e:	4413      	add	r3, r2
 8012850:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012852:	69bb      	ldr	r3, [r7, #24]
 8012854:	f023 0307 	bic.w	r3, r3, #7
 8012858:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801285a:	69bb      	ldr	r3, [r7, #24]
 801285c:	f003 0307 	and.w	r3, r3, #7
 8012860:	2b00      	cmp	r3, #0
 8012862:	d00d      	beq.n	8012880 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8012864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012868:	b672      	cpsid	i
 801286a:	f383 8811 	msr	BASEPRI, r3
 801286e:	f3bf 8f6f 	isb	sy
 8012872:	f3bf 8f4f 	dsb	sy
 8012876:	b662      	cpsie	i
 8012878:	617b      	str	r3, [r7, #20]
}
 801287a:	bf00      	nop
 801287c:	bf00      	nop
 801287e:	e7fd      	b.n	801287c <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012880:	68bb      	ldr	r3, [r7, #8]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d01f      	beq.n	80128c6 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012886:	2300      	movs	r3, #0
 8012888:	61fb      	str	r3, [r7, #28]
 801288a:	e012      	b.n	80128b2 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801288c:	68ba      	ldr	r2, [r7, #8]
 801288e:	69fb      	ldr	r3, [r7, #28]
 8012890:	4413      	add	r3, r2
 8012892:	7819      	ldrb	r1, [r3, #0]
 8012894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012896:	69fb      	ldr	r3, [r7, #28]
 8012898:	4413      	add	r3, r2
 801289a:	3334      	adds	r3, #52	@ 0x34
 801289c:	460a      	mov	r2, r1
 801289e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80128a0:	68ba      	ldr	r2, [r7, #8]
 80128a2:	69fb      	ldr	r3, [r7, #28]
 80128a4:	4413      	add	r3, r2
 80128a6:	781b      	ldrb	r3, [r3, #0]
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d006      	beq.n	80128ba <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80128ac:	69fb      	ldr	r3, [r7, #28]
 80128ae:	3301      	adds	r3, #1
 80128b0:	61fb      	str	r3, [r7, #28]
 80128b2:	69fb      	ldr	r3, [r7, #28]
 80128b4:	2b0f      	cmp	r3, #15
 80128b6:	d9e9      	bls.n	801288c <prvInitialiseNewTask+0x6a>
 80128b8:	e000      	b.n	80128bc <prvInitialiseNewTask+0x9a>
			{
				break;
 80128ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80128bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128be:	2200      	movs	r2, #0
 80128c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80128c4:	e003      	b.n	80128ce <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80128c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128c8:	2200      	movs	r2, #0
 80128ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80128ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128d0:	2b06      	cmp	r3, #6
 80128d2:	d901      	bls.n	80128d8 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80128d4:	2306      	movs	r3, #6
 80128d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80128d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80128dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80128de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80128e2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80128e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128e6:	2200      	movs	r2, #0
 80128e8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80128ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128ec:	3304      	adds	r3, #4
 80128ee:	4618      	mov	r0, r3
 80128f0:	f7ff f892 	bl	8011a18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80128f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128f6:	3318      	adds	r3, #24
 80128f8:	4618      	mov	r0, r3
 80128fa:	f7ff f88d 	bl	8011a18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80128fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012900:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012902:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012906:	f1c3 0207 	rsb	r2, r3, #7
 801290a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801290c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801290e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012912:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8012914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012916:	2200      	movs	r2, #0
 8012918:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801291a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801291c:	2200      	movs	r2, #0
 801291e:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012922:	2200      	movs	r2, #0
 8012924:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012928:	683a      	ldr	r2, [r7, #0]
 801292a:	68f9      	ldr	r1, [r7, #12]
 801292c:	69b8      	ldr	r0, [r7, #24]
 801292e:	f000 fe27 	bl	8013580 <pxPortInitialiseStack>
 8012932:	4602      	mov	r2, r0
 8012934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012936:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801293a:	2b00      	cmp	r3, #0
 801293c:	d002      	beq.n	8012944 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801293e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012942:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012944:	bf00      	nop
 8012946:	3720      	adds	r7, #32
 8012948:	46bd      	mov	sp, r7
 801294a:	bd80      	pop	{r7, pc}

0801294c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b082      	sub	sp, #8
 8012950:	af00      	add	r7, sp, #0
 8012952:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012954:	f000 ff22 	bl	801379c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012958:	4b2a      	ldr	r3, [pc, #168]	@ (8012a04 <prvAddNewTaskToReadyList+0xb8>)
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	3301      	adds	r3, #1
 801295e:	4a29      	ldr	r2, [pc, #164]	@ (8012a04 <prvAddNewTaskToReadyList+0xb8>)
 8012960:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012962:	4b29      	ldr	r3, [pc, #164]	@ (8012a08 <prvAddNewTaskToReadyList+0xbc>)
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d109      	bne.n	801297e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801296a:	4a27      	ldr	r2, [pc, #156]	@ (8012a08 <prvAddNewTaskToReadyList+0xbc>)
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012970:	4b24      	ldr	r3, [pc, #144]	@ (8012a04 <prvAddNewTaskToReadyList+0xb8>)
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	2b01      	cmp	r3, #1
 8012976:	d110      	bne.n	801299a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012978:	f000 fc32 	bl	80131e0 <prvInitialiseTaskLists>
 801297c:	e00d      	b.n	801299a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801297e:	4b23      	ldr	r3, [pc, #140]	@ (8012a0c <prvAddNewTaskToReadyList+0xc0>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	2b00      	cmp	r3, #0
 8012984:	d109      	bne.n	801299a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012986:	4b20      	ldr	r3, [pc, #128]	@ (8012a08 <prvAddNewTaskToReadyList+0xbc>)
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012990:	429a      	cmp	r2, r3
 8012992:	d802      	bhi.n	801299a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012994:	4a1c      	ldr	r2, [pc, #112]	@ (8012a08 <prvAddNewTaskToReadyList+0xbc>)
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801299a:	4b1d      	ldr	r3, [pc, #116]	@ (8012a10 <prvAddNewTaskToReadyList+0xc4>)
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	3301      	adds	r3, #1
 80129a0:	4a1b      	ldr	r2, [pc, #108]	@ (8012a10 <prvAddNewTaskToReadyList+0xc4>)
 80129a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129a8:	2201      	movs	r2, #1
 80129aa:	409a      	lsls	r2, r3
 80129ac:	4b19      	ldr	r3, [pc, #100]	@ (8012a14 <prvAddNewTaskToReadyList+0xc8>)
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	4313      	orrs	r3, r2
 80129b2:	4a18      	ldr	r2, [pc, #96]	@ (8012a14 <prvAddNewTaskToReadyList+0xc8>)
 80129b4:	6013      	str	r3, [r2, #0]
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129ba:	4613      	mov	r3, r2
 80129bc:	009b      	lsls	r3, r3, #2
 80129be:	4413      	add	r3, r2
 80129c0:	009b      	lsls	r3, r3, #2
 80129c2:	4a15      	ldr	r2, [pc, #84]	@ (8012a18 <prvAddNewTaskToReadyList+0xcc>)
 80129c4:	441a      	add	r2, r3
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	3304      	adds	r3, #4
 80129ca:	4619      	mov	r1, r3
 80129cc:	4610      	mov	r0, r2
 80129ce:	f7ff f830 	bl	8011a32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80129d2:	f000 ff19 	bl	8013808 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80129d6:	4b0d      	ldr	r3, [pc, #52]	@ (8012a0c <prvAddNewTaskToReadyList+0xc0>)
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d00e      	beq.n	80129fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80129de:	4b0a      	ldr	r3, [pc, #40]	@ (8012a08 <prvAddNewTaskToReadyList+0xbc>)
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d207      	bcs.n	80129fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80129ec:	4b0b      	ldr	r3, [pc, #44]	@ (8012a1c <prvAddNewTaskToReadyList+0xd0>)
 80129ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129f2:	601a      	str	r2, [r3, #0]
 80129f4:	f3bf 8f4f 	dsb	sy
 80129f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80129fc:	bf00      	nop
 80129fe:	3708      	adds	r7, #8
 8012a00:	46bd      	mov	sp, r7
 8012a02:	bd80      	pop	{r7, pc}
 8012a04:	20002160 	.word	0x20002160
 8012a08:	20002060 	.word	0x20002060
 8012a0c:	2000216c 	.word	0x2000216c
 8012a10:	2000217c 	.word	0x2000217c
 8012a14:	20002168 	.word	0x20002168
 8012a18:	20002064 	.word	0x20002064
 8012a1c:	e000ed04 	.word	0xe000ed04

08012a20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b084      	sub	sp, #16
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012a28:	2300      	movs	r3, #0
 8012a2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d01a      	beq.n	8012a68 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012a32:	4b15      	ldr	r3, [pc, #84]	@ (8012a88 <vTaskDelay+0x68>)
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d00d      	beq.n	8012a56 <vTaskDelay+0x36>
	__asm volatile
 8012a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a3e:	b672      	cpsid	i
 8012a40:	f383 8811 	msr	BASEPRI, r3
 8012a44:	f3bf 8f6f 	isb	sy
 8012a48:	f3bf 8f4f 	dsb	sy
 8012a4c:	b662      	cpsie	i
 8012a4e:	60bb      	str	r3, [r7, #8]
}
 8012a50:	bf00      	nop
 8012a52:	bf00      	nop
 8012a54:	e7fd      	b.n	8012a52 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8012a56:	f000 f881 	bl	8012b5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012a5a:	2100      	movs	r1, #0
 8012a5c:	6878      	ldr	r0, [r7, #4]
 8012a5e:	f000 fd29 	bl	80134b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012a62:	f000 f889 	bl	8012b78 <xTaskResumeAll>
 8012a66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d107      	bne.n	8012a7e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8012a6e:	4b07      	ldr	r3, [pc, #28]	@ (8012a8c <vTaskDelay+0x6c>)
 8012a70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a74:	601a      	str	r2, [r3, #0]
 8012a76:	f3bf 8f4f 	dsb	sy
 8012a7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012a7e:	bf00      	nop
 8012a80:	3710      	adds	r7, #16
 8012a82:	46bd      	mov	sp, r7
 8012a84:	bd80      	pop	{r7, pc}
 8012a86:	bf00      	nop
 8012a88:	20002188 	.word	0x20002188
 8012a8c:	e000ed04 	.word	0xe000ed04

08012a90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012a90:	b580      	push	{r7, lr}
 8012a92:	b08a      	sub	sp, #40	@ 0x28
 8012a94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012a96:	2300      	movs	r3, #0
 8012a98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012a9e:	463a      	mov	r2, r7
 8012aa0:	1d39      	adds	r1, r7, #4
 8012aa2:	f107 0308 	add.w	r3, r7, #8
 8012aa6:	4618      	mov	r0, r3
 8012aa8:	f7ed fd62 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012aac:	6839      	ldr	r1, [r7, #0]
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	68ba      	ldr	r2, [r7, #8]
 8012ab2:	9202      	str	r2, [sp, #8]
 8012ab4:	9301      	str	r3, [sp, #4]
 8012ab6:	2300      	movs	r3, #0
 8012ab8:	9300      	str	r3, [sp, #0]
 8012aba:	2300      	movs	r3, #0
 8012abc:	460a      	mov	r2, r1
 8012abe:	4921      	ldr	r1, [pc, #132]	@ (8012b44 <vTaskStartScheduler+0xb4>)
 8012ac0:	4821      	ldr	r0, [pc, #132]	@ (8012b48 <vTaskStartScheduler+0xb8>)
 8012ac2:	f7ff fe03 	bl	80126cc <xTaskCreateStatic>
 8012ac6:	4603      	mov	r3, r0
 8012ac8:	4a20      	ldr	r2, [pc, #128]	@ (8012b4c <vTaskStartScheduler+0xbc>)
 8012aca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012acc:	4b1f      	ldr	r3, [pc, #124]	@ (8012b4c <vTaskStartScheduler+0xbc>)
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d002      	beq.n	8012ada <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012ad4:	2301      	movs	r3, #1
 8012ad6:	617b      	str	r3, [r7, #20]
 8012ad8:	e001      	b.n	8012ade <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012ada:	2300      	movs	r3, #0
 8012adc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012ade:	697b      	ldr	r3, [r7, #20]
 8012ae0:	2b01      	cmp	r3, #1
 8012ae2:	d118      	bne.n	8012b16 <vTaskStartScheduler+0x86>
	__asm volatile
 8012ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ae8:	b672      	cpsid	i
 8012aea:	f383 8811 	msr	BASEPRI, r3
 8012aee:	f3bf 8f6f 	isb	sy
 8012af2:	f3bf 8f4f 	dsb	sy
 8012af6:	b662      	cpsie	i
 8012af8:	613b      	str	r3, [r7, #16]
}
 8012afa:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012afc:	4b14      	ldr	r3, [pc, #80]	@ (8012b50 <vTaskStartScheduler+0xc0>)
 8012afe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012b02:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012b04:	4b13      	ldr	r3, [pc, #76]	@ (8012b54 <vTaskStartScheduler+0xc4>)
 8012b06:	2201      	movs	r2, #1
 8012b08:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012b0a:	4b13      	ldr	r3, [pc, #76]	@ (8012b58 <vTaskStartScheduler+0xc8>)
 8012b0c:	2200      	movs	r2, #0
 8012b0e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012b10:	f000 fdc6 	bl	80136a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012b14:	e011      	b.n	8012b3a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012b16:	697b      	ldr	r3, [r7, #20]
 8012b18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012b1c:	d10d      	bne.n	8012b3a <vTaskStartScheduler+0xaa>
	__asm volatile
 8012b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b22:	b672      	cpsid	i
 8012b24:	f383 8811 	msr	BASEPRI, r3
 8012b28:	f3bf 8f6f 	isb	sy
 8012b2c:	f3bf 8f4f 	dsb	sy
 8012b30:	b662      	cpsie	i
 8012b32:	60fb      	str	r3, [r7, #12]
}
 8012b34:	bf00      	nop
 8012b36:	bf00      	nop
 8012b38:	e7fd      	b.n	8012b36 <vTaskStartScheduler+0xa6>
}
 8012b3a:	bf00      	nop
 8012b3c:	3718      	adds	r7, #24
 8012b3e:	46bd      	mov	sp, r7
 8012b40:	bd80      	pop	{r7, pc}
 8012b42:	bf00      	nop
 8012b44:	080146e0 	.word	0x080146e0
 8012b48:	080131ad 	.word	0x080131ad
 8012b4c:	20002184 	.word	0x20002184
 8012b50:	20002180 	.word	0x20002180
 8012b54:	2000216c 	.word	0x2000216c
 8012b58:	20002164 	.word	0x20002164

08012b5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012b5c:	b480      	push	{r7}
 8012b5e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012b60:	4b04      	ldr	r3, [pc, #16]	@ (8012b74 <vTaskSuspendAll+0x18>)
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	3301      	adds	r3, #1
 8012b66:	4a03      	ldr	r2, [pc, #12]	@ (8012b74 <vTaskSuspendAll+0x18>)
 8012b68:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8012b6a:	bf00      	nop
 8012b6c:	46bd      	mov	sp, r7
 8012b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b72:	4770      	bx	lr
 8012b74:	20002188 	.word	0x20002188

08012b78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012b78:	b580      	push	{r7, lr}
 8012b7a:	b084      	sub	sp, #16
 8012b7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012b7e:	2300      	movs	r3, #0
 8012b80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012b82:	2300      	movs	r3, #0
 8012b84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012b86:	4b43      	ldr	r3, [pc, #268]	@ (8012c94 <xTaskResumeAll+0x11c>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d10d      	bne.n	8012baa <xTaskResumeAll+0x32>
	__asm volatile
 8012b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b92:	b672      	cpsid	i
 8012b94:	f383 8811 	msr	BASEPRI, r3
 8012b98:	f3bf 8f6f 	isb	sy
 8012b9c:	f3bf 8f4f 	dsb	sy
 8012ba0:	b662      	cpsie	i
 8012ba2:	603b      	str	r3, [r7, #0]
}
 8012ba4:	bf00      	nop
 8012ba6:	bf00      	nop
 8012ba8:	e7fd      	b.n	8012ba6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012baa:	f000 fdf7 	bl	801379c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012bae:	4b39      	ldr	r3, [pc, #228]	@ (8012c94 <xTaskResumeAll+0x11c>)
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	3b01      	subs	r3, #1
 8012bb4:	4a37      	ldr	r2, [pc, #220]	@ (8012c94 <xTaskResumeAll+0x11c>)
 8012bb6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012bb8:	4b36      	ldr	r3, [pc, #216]	@ (8012c94 <xTaskResumeAll+0x11c>)
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d161      	bne.n	8012c84 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012bc0:	4b35      	ldr	r3, [pc, #212]	@ (8012c98 <xTaskResumeAll+0x120>)
 8012bc2:	681b      	ldr	r3, [r3, #0]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d05d      	beq.n	8012c84 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012bc8:	e02e      	b.n	8012c28 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bca:	4b34      	ldr	r3, [pc, #208]	@ (8012c9c <xTaskResumeAll+0x124>)
 8012bcc:	68db      	ldr	r3, [r3, #12]
 8012bce:	68db      	ldr	r3, [r3, #12]
 8012bd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012bd2:	68fb      	ldr	r3, [r7, #12]
 8012bd4:	3318      	adds	r3, #24
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	f7fe ff88 	bl	8011aec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012bdc:	68fb      	ldr	r3, [r7, #12]
 8012bde:	3304      	adds	r3, #4
 8012be0:	4618      	mov	r0, r3
 8012be2:	f7fe ff83 	bl	8011aec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012be6:	68fb      	ldr	r3, [r7, #12]
 8012be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bea:	2201      	movs	r2, #1
 8012bec:	409a      	lsls	r2, r3
 8012bee:	4b2c      	ldr	r3, [pc, #176]	@ (8012ca0 <xTaskResumeAll+0x128>)
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	4313      	orrs	r3, r2
 8012bf4:	4a2a      	ldr	r2, [pc, #168]	@ (8012ca0 <xTaskResumeAll+0x128>)
 8012bf6:	6013      	str	r3, [r2, #0]
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bfc:	4613      	mov	r3, r2
 8012bfe:	009b      	lsls	r3, r3, #2
 8012c00:	4413      	add	r3, r2
 8012c02:	009b      	lsls	r3, r3, #2
 8012c04:	4a27      	ldr	r2, [pc, #156]	@ (8012ca4 <xTaskResumeAll+0x12c>)
 8012c06:	441a      	add	r2, r3
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	3304      	adds	r3, #4
 8012c0c:	4619      	mov	r1, r3
 8012c0e:	4610      	mov	r0, r2
 8012c10:	f7fe ff0f 	bl	8011a32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c18:	4b23      	ldr	r3, [pc, #140]	@ (8012ca8 <xTaskResumeAll+0x130>)
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c1e:	429a      	cmp	r2, r3
 8012c20:	d302      	bcc.n	8012c28 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8012c22:	4b22      	ldr	r3, [pc, #136]	@ (8012cac <xTaskResumeAll+0x134>)
 8012c24:	2201      	movs	r2, #1
 8012c26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012c28:	4b1c      	ldr	r3, [pc, #112]	@ (8012c9c <xTaskResumeAll+0x124>)
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d1cc      	bne.n	8012bca <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012c30:	68fb      	ldr	r3, [r7, #12]
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d001      	beq.n	8012c3a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012c36:	f000 fb73 	bl	8013320 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8012cb0 <xTaskResumeAll+0x138>)
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d010      	beq.n	8012c68 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012c46:	f000 f859 	bl	8012cfc <xTaskIncrementTick>
 8012c4a:	4603      	mov	r3, r0
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d002      	beq.n	8012c56 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8012c50:	4b16      	ldr	r3, [pc, #88]	@ (8012cac <xTaskResumeAll+0x134>)
 8012c52:	2201      	movs	r2, #1
 8012c54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	3b01      	subs	r3, #1
 8012c5a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d1f1      	bne.n	8012c46 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8012c62:	4b13      	ldr	r3, [pc, #76]	@ (8012cb0 <xTaskResumeAll+0x138>)
 8012c64:	2200      	movs	r2, #0
 8012c66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012c68:	4b10      	ldr	r3, [pc, #64]	@ (8012cac <xTaskResumeAll+0x134>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d009      	beq.n	8012c84 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012c70:	2301      	movs	r3, #1
 8012c72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012c74:	4b0f      	ldr	r3, [pc, #60]	@ (8012cb4 <xTaskResumeAll+0x13c>)
 8012c76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012c7a:	601a      	str	r2, [r3, #0]
 8012c7c:	f3bf 8f4f 	dsb	sy
 8012c80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012c84:	f000 fdc0 	bl	8013808 <vPortExitCritical>

	return xAlreadyYielded;
 8012c88:	68bb      	ldr	r3, [r7, #8]
}
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	3710      	adds	r7, #16
 8012c8e:	46bd      	mov	sp, r7
 8012c90:	bd80      	pop	{r7, pc}
 8012c92:	bf00      	nop
 8012c94:	20002188 	.word	0x20002188
 8012c98:	20002160 	.word	0x20002160
 8012c9c:	20002120 	.word	0x20002120
 8012ca0:	20002168 	.word	0x20002168
 8012ca4:	20002064 	.word	0x20002064
 8012ca8:	20002060 	.word	0x20002060
 8012cac:	20002174 	.word	0x20002174
 8012cb0:	20002170 	.word	0x20002170
 8012cb4:	e000ed04 	.word	0xe000ed04

08012cb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012cb8:	b480      	push	{r7}
 8012cba:	b083      	sub	sp, #12
 8012cbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012cbe:	4b05      	ldr	r3, [pc, #20]	@ (8012cd4 <xTaskGetTickCount+0x1c>)
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012cc4:	687b      	ldr	r3, [r7, #4]
}
 8012cc6:	4618      	mov	r0, r3
 8012cc8:	370c      	adds	r7, #12
 8012cca:	46bd      	mov	sp, r7
 8012ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cd0:	4770      	bx	lr
 8012cd2:	bf00      	nop
 8012cd4:	20002164 	.word	0x20002164

08012cd8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012cd8:	b580      	push	{r7, lr}
 8012cda:	b082      	sub	sp, #8
 8012cdc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012cde:	f000 fe45 	bl	801396c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8012ce6:	4b04      	ldr	r3, [pc, #16]	@ (8012cf8 <xTaskGetTickCountFromISR+0x20>)
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012cec:	683b      	ldr	r3, [r7, #0]
}
 8012cee:	4618      	mov	r0, r3
 8012cf0:	3708      	adds	r7, #8
 8012cf2:	46bd      	mov	sp, r7
 8012cf4:	bd80      	pop	{r7, pc}
 8012cf6:	bf00      	nop
 8012cf8:	20002164 	.word	0x20002164

08012cfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012cfc:	b580      	push	{r7, lr}
 8012cfe:	b086      	sub	sp, #24
 8012d00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012d02:	2300      	movs	r3, #0
 8012d04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012d06:	4b50      	ldr	r3, [pc, #320]	@ (8012e48 <xTaskIncrementTick+0x14c>)
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	f040 808b 	bne.w	8012e26 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012d10:	4b4e      	ldr	r3, [pc, #312]	@ (8012e4c <xTaskIncrementTick+0x150>)
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	3301      	adds	r3, #1
 8012d16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012d18:	4a4c      	ldr	r2, [pc, #304]	@ (8012e4c <xTaskIncrementTick+0x150>)
 8012d1a:	693b      	ldr	r3, [r7, #16]
 8012d1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012d1e:	693b      	ldr	r3, [r7, #16]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d123      	bne.n	8012d6c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8012d24:	4b4a      	ldr	r3, [pc, #296]	@ (8012e50 <xTaskIncrementTick+0x154>)
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d00d      	beq.n	8012d4a <xTaskIncrementTick+0x4e>
	__asm volatile
 8012d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d32:	b672      	cpsid	i
 8012d34:	f383 8811 	msr	BASEPRI, r3
 8012d38:	f3bf 8f6f 	isb	sy
 8012d3c:	f3bf 8f4f 	dsb	sy
 8012d40:	b662      	cpsie	i
 8012d42:	603b      	str	r3, [r7, #0]
}
 8012d44:	bf00      	nop
 8012d46:	bf00      	nop
 8012d48:	e7fd      	b.n	8012d46 <xTaskIncrementTick+0x4a>
 8012d4a:	4b41      	ldr	r3, [pc, #260]	@ (8012e50 <xTaskIncrementTick+0x154>)
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	60fb      	str	r3, [r7, #12]
 8012d50:	4b40      	ldr	r3, [pc, #256]	@ (8012e54 <xTaskIncrementTick+0x158>)
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	4a3e      	ldr	r2, [pc, #248]	@ (8012e50 <xTaskIncrementTick+0x154>)
 8012d56:	6013      	str	r3, [r2, #0]
 8012d58:	4a3e      	ldr	r2, [pc, #248]	@ (8012e54 <xTaskIncrementTick+0x158>)
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	6013      	str	r3, [r2, #0]
 8012d5e:	4b3e      	ldr	r3, [pc, #248]	@ (8012e58 <xTaskIncrementTick+0x15c>)
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	3301      	adds	r3, #1
 8012d64:	4a3c      	ldr	r2, [pc, #240]	@ (8012e58 <xTaskIncrementTick+0x15c>)
 8012d66:	6013      	str	r3, [r2, #0]
 8012d68:	f000 fada 	bl	8013320 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8012e5c <xTaskIncrementTick+0x160>)
 8012d6e:	681b      	ldr	r3, [r3, #0]
 8012d70:	693a      	ldr	r2, [r7, #16]
 8012d72:	429a      	cmp	r2, r3
 8012d74:	d348      	bcc.n	8012e08 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012d76:	4b36      	ldr	r3, [pc, #216]	@ (8012e50 <xTaskIncrementTick+0x154>)
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d104      	bne.n	8012d8a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012d80:	4b36      	ldr	r3, [pc, #216]	@ (8012e5c <xTaskIncrementTick+0x160>)
 8012d82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012d86:	601a      	str	r2, [r3, #0]
					break;
 8012d88:	e03e      	b.n	8012e08 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d8a:	4b31      	ldr	r3, [pc, #196]	@ (8012e50 <xTaskIncrementTick+0x154>)
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	68db      	ldr	r3, [r3, #12]
 8012d90:	68db      	ldr	r3, [r3, #12]
 8012d92:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012d94:	68bb      	ldr	r3, [r7, #8]
 8012d96:	685b      	ldr	r3, [r3, #4]
 8012d98:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012d9a:	693a      	ldr	r2, [r7, #16]
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	429a      	cmp	r2, r3
 8012da0:	d203      	bcs.n	8012daa <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012da2:	4a2e      	ldr	r2, [pc, #184]	@ (8012e5c <xTaskIncrementTick+0x160>)
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012da8:	e02e      	b.n	8012e08 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012daa:	68bb      	ldr	r3, [r7, #8]
 8012dac:	3304      	adds	r3, #4
 8012dae:	4618      	mov	r0, r3
 8012db0:	f7fe fe9c 	bl	8011aec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012db4:	68bb      	ldr	r3, [r7, #8]
 8012db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d004      	beq.n	8012dc6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012dbc:	68bb      	ldr	r3, [r7, #8]
 8012dbe:	3318      	adds	r3, #24
 8012dc0:	4618      	mov	r0, r3
 8012dc2:	f7fe fe93 	bl	8011aec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012dc6:	68bb      	ldr	r3, [r7, #8]
 8012dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dca:	2201      	movs	r2, #1
 8012dcc:	409a      	lsls	r2, r3
 8012dce:	4b24      	ldr	r3, [pc, #144]	@ (8012e60 <xTaskIncrementTick+0x164>)
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	4313      	orrs	r3, r2
 8012dd4:	4a22      	ldr	r2, [pc, #136]	@ (8012e60 <xTaskIncrementTick+0x164>)
 8012dd6:	6013      	str	r3, [r2, #0]
 8012dd8:	68bb      	ldr	r3, [r7, #8]
 8012dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ddc:	4613      	mov	r3, r2
 8012dde:	009b      	lsls	r3, r3, #2
 8012de0:	4413      	add	r3, r2
 8012de2:	009b      	lsls	r3, r3, #2
 8012de4:	4a1f      	ldr	r2, [pc, #124]	@ (8012e64 <xTaskIncrementTick+0x168>)
 8012de6:	441a      	add	r2, r3
 8012de8:	68bb      	ldr	r3, [r7, #8]
 8012dea:	3304      	adds	r3, #4
 8012dec:	4619      	mov	r1, r3
 8012dee:	4610      	mov	r0, r2
 8012df0:	f7fe fe1f 	bl	8011a32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012df4:	68bb      	ldr	r3, [r7, #8]
 8012df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012df8:	4b1b      	ldr	r3, [pc, #108]	@ (8012e68 <xTaskIncrementTick+0x16c>)
 8012dfa:	681b      	ldr	r3, [r3, #0]
 8012dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dfe:	429a      	cmp	r2, r3
 8012e00:	d3b9      	bcc.n	8012d76 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8012e02:	2301      	movs	r3, #1
 8012e04:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012e06:	e7b6      	b.n	8012d76 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012e08:	4b17      	ldr	r3, [pc, #92]	@ (8012e68 <xTaskIncrementTick+0x16c>)
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e0e:	4915      	ldr	r1, [pc, #84]	@ (8012e64 <xTaskIncrementTick+0x168>)
 8012e10:	4613      	mov	r3, r2
 8012e12:	009b      	lsls	r3, r3, #2
 8012e14:	4413      	add	r3, r2
 8012e16:	009b      	lsls	r3, r3, #2
 8012e18:	440b      	add	r3, r1
 8012e1a:	681b      	ldr	r3, [r3, #0]
 8012e1c:	2b01      	cmp	r3, #1
 8012e1e:	d907      	bls.n	8012e30 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8012e20:	2301      	movs	r3, #1
 8012e22:	617b      	str	r3, [r7, #20]
 8012e24:	e004      	b.n	8012e30 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8012e26:	4b11      	ldr	r3, [pc, #68]	@ (8012e6c <xTaskIncrementTick+0x170>)
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	3301      	adds	r3, #1
 8012e2c:	4a0f      	ldr	r2, [pc, #60]	@ (8012e6c <xTaskIncrementTick+0x170>)
 8012e2e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8012e30:	4b0f      	ldr	r3, [pc, #60]	@ (8012e70 <xTaskIncrementTick+0x174>)
 8012e32:	681b      	ldr	r3, [r3, #0]
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d001      	beq.n	8012e3c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8012e38:	2301      	movs	r3, #1
 8012e3a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8012e3c:	697b      	ldr	r3, [r7, #20]
}
 8012e3e:	4618      	mov	r0, r3
 8012e40:	3718      	adds	r7, #24
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bd80      	pop	{r7, pc}
 8012e46:	bf00      	nop
 8012e48:	20002188 	.word	0x20002188
 8012e4c:	20002164 	.word	0x20002164
 8012e50:	20002118 	.word	0x20002118
 8012e54:	2000211c 	.word	0x2000211c
 8012e58:	20002178 	.word	0x20002178
 8012e5c:	20002180 	.word	0x20002180
 8012e60:	20002168 	.word	0x20002168
 8012e64:	20002064 	.word	0x20002064
 8012e68:	20002060 	.word	0x20002060
 8012e6c:	20002170 	.word	0x20002170
 8012e70:	20002174 	.word	0x20002174

08012e74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b088      	sub	sp, #32
 8012e78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8012f68 <vTaskSwitchContext+0xf4>)
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d003      	beq.n	8012e8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012e82:	4b3a      	ldr	r3, [pc, #232]	@ (8012f6c <vTaskSwitchContext+0xf8>)
 8012e84:	2201      	movs	r2, #1
 8012e86:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012e88:	e069      	b.n	8012f5e <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8012e8a:	4b38      	ldr	r3, [pc, #224]	@ (8012f6c <vTaskSwitchContext+0xf8>)
 8012e8c:	2200      	movs	r2, #0
 8012e8e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8012e90:	4b37      	ldr	r3, [pc, #220]	@ (8012f70 <vTaskSwitchContext+0xfc>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e96:	61fb      	str	r3, [r7, #28]
 8012e98:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8012e9c:	61bb      	str	r3, [r7, #24]
 8012e9e:	69fb      	ldr	r3, [r7, #28]
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	69ba      	ldr	r2, [r7, #24]
 8012ea4:	429a      	cmp	r2, r3
 8012ea6:	d111      	bne.n	8012ecc <vTaskSwitchContext+0x58>
 8012ea8:	69fb      	ldr	r3, [r7, #28]
 8012eaa:	3304      	adds	r3, #4
 8012eac:	681b      	ldr	r3, [r3, #0]
 8012eae:	69ba      	ldr	r2, [r7, #24]
 8012eb0:	429a      	cmp	r2, r3
 8012eb2:	d10b      	bne.n	8012ecc <vTaskSwitchContext+0x58>
 8012eb4:	69fb      	ldr	r3, [r7, #28]
 8012eb6:	3308      	adds	r3, #8
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	69ba      	ldr	r2, [r7, #24]
 8012ebc:	429a      	cmp	r2, r3
 8012ebe:	d105      	bne.n	8012ecc <vTaskSwitchContext+0x58>
 8012ec0:	69fb      	ldr	r3, [r7, #28]
 8012ec2:	330c      	adds	r3, #12
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	69ba      	ldr	r2, [r7, #24]
 8012ec8:	429a      	cmp	r2, r3
 8012eca:	d008      	beq.n	8012ede <vTaskSwitchContext+0x6a>
 8012ecc:	4b28      	ldr	r3, [pc, #160]	@ (8012f70 <vTaskSwitchContext+0xfc>)
 8012ece:	681a      	ldr	r2, [r3, #0]
 8012ed0:	4b27      	ldr	r3, [pc, #156]	@ (8012f70 <vTaskSwitchContext+0xfc>)
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	3334      	adds	r3, #52	@ 0x34
 8012ed6:	4619      	mov	r1, r3
 8012ed8:	4610      	mov	r0, r2
 8012eda:	f7ed fb36 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012ede:	4b25      	ldr	r3, [pc, #148]	@ (8012f74 <vTaskSwitchContext+0x100>)
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	fab3 f383 	clz	r3, r3
 8012eea:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8012eec:	7afb      	ldrb	r3, [r7, #11]
 8012eee:	f1c3 031f 	rsb	r3, r3, #31
 8012ef2:	617b      	str	r3, [r7, #20]
 8012ef4:	4920      	ldr	r1, [pc, #128]	@ (8012f78 <vTaskSwitchContext+0x104>)
 8012ef6:	697a      	ldr	r2, [r7, #20]
 8012ef8:	4613      	mov	r3, r2
 8012efa:	009b      	lsls	r3, r3, #2
 8012efc:	4413      	add	r3, r2
 8012efe:	009b      	lsls	r3, r3, #2
 8012f00:	440b      	add	r3, r1
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d10d      	bne.n	8012f24 <vTaskSwitchContext+0xb0>
	__asm volatile
 8012f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f0c:	b672      	cpsid	i
 8012f0e:	f383 8811 	msr	BASEPRI, r3
 8012f12:	f3bf 8f6f 	isb	sy
 8012f16:	f3bf 8f4f 	dsb	sy
 8012f1a:	b662      	cpsie	i
 8012f1c:	607b      	str	r3, [r7, #4]
}
 8012f1e:	bf00      	nop
 8012f20:	bf00      	nop
 8012f22:	e7fd      	b.n	8012f20 <vTaskSwitchContext+0xac>
 8012f24:	697a      	ldr	r2, [r7, #20]
 8012f26:	4613      	mov	r3, r2
 8012f28:	009b      	lsls	r3, r3, #2
 8012f2a:	4413      	add	r3, r2
 8012f2c:	009b      	lsls	r3, r3, #2
 8012f2e:	4a12      	ldr	r2, [pc, #72]	@ (8012f78 <vTaskSwitchContext+0x104>)
 8012f30:	4413      	add	r3, r2
 8012f32:	613b      	str	r3, [r7, #16]
 8012f34:	693b      	ldr	r3, [r7, #16]
 8012f36:	685b      	ldr	r3, [r3, #4]
 8012f38:	685a      	ldr	r2, [r3, #4]
 8012f3a:	693b      	ldr	r3, [r7, #16]
 8012f3c:	605a      	str	r2, [r3, #4]
 8012f3e:	693b      	ldr	r3, [r7, #16]
 8012f40:	685a      	ldr	r2, [r3, #4]
 8012f42:	693b      	ldr	r3, [r7, #16]
 8012f44:	3308      	adds	r3, #8
 8012f46:	429a      	cmp	r2, r3
 8012f48:	d104      	bne.n	8012f54 <vTaskSwitchContext+0xe0>
 8012f4a:	693b      	ldr	r3, [r7, #16]
 8012f4c:	685b      	ldr	r3, [r3, #4]
 8012f4e:	685a      	ldr	r2, [r3, #4]
 8012f50:	693b      	ldr	r3, [r7, #16]
 8012f52:	605a      	str	r2, [r3, #4]
 8012f54:	693b      	ldr	r3, [r7, #16]
 8012f56:	685b      	ldr	r3, [r3, #4]
 8012f58:	68db      	ldr	r3, [r3, #12]
 8012f5a:	4a05      	ldr	r2, [pc, #20]	@ (8012f70 <vTaskSwitchContext+0xfc>)
 8012f5c:	6013      	str	r3, [r2, #0]
}
 8012f5e:	bf00      	nop
 8012f60:	3720      	adds	r7, #32
 8012f62:	46bd      	mov	sp, r7
 8012f64:	bd80      	pop	{r7, pc}
 8012f66:	bf00      	nop
 8012f68:	20002188 	.word	0x20002188
 8012f6c:	20002174 	.word	0x20002174
 8012f70:	20002060 	.word	0x20002060
 8012f74:	20002168 	.word	0x20002168
 8012f78:	20002064 	.word	0x20002064

08012f7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012f7c:	b580      	push	{r7, lr}
 8012f7e:	b084      	sub	sp, #16
 8012f80:	af00      	add	r7, sp, #0
 8012f82:	6078      	str	r0, [r7, #4]
 8012f84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d10d      	bne.n	8012fa8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8012f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f90:	b672      	cpsid	i
 8012f92:	f383 8811 	msr	BASEPRI, r3
 8012f96:	f3bf 8f6f 	isb	sy
 8012f9a:	f3bf 8f4f 	dsb	sy
 8012f9e:	b662      	cpsie	i
 8012fa0:	60fb      	str	r3, [r7, #12]
}
 8012fa2:	bf00      	nop
 8012fa4:	bf00      	nop
 8012fa6:	e7fd      	b.n	8012fa4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012fa8:	4b07      	ldr	r3, [pc, #28]	@ (8012fc8 <vTaskPlaceOnEventList+0x4c>)
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	3318      	adds	r3, #24
 8012fae:	4619      	mov	r1, r3
 8012fb0:	6878      	ldr	r0, [r7, #4]
 8012fb2:	f7fe fd62 	bl	8011a7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012fb6:	2101      	movs	r1, #1
 8012fb8:	6838      	ldr	r0, [r7, #0]
 8012fba:	f000 fa7b 	bl	80134b4 <prvAddCurrentTaskToDelayedList>
}
 8012fbe:	bf00      	nop
 8012fc0:	3710      	adds	r7, #16
 8012fc2:	46bd      	mov	sp, r7
 8012fc4:	bd80      	pop	{r7, pc}
 8012fc6:	bf00      	nop
 8012fc8:	20002060 	.word	0x20002060

08012fcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b086      	sub	sp, #24
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	68db      	ldr	r3, [r3, #12]
 8012fd8:	68db      	ldr	r3, [r3, #12]
 8012fda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012fdc:	693b      	ldr	r3, [r7, #16]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d10d      	bne.n	8012ffe <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8012fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fe6:	b672      	cpsid	i
 8012fe8:	f383 8811 	msr	BASEPRI, r3
 8012fec:	f3bf 8f6f 	isb	sy
 8012ff0:	f3bf 8f4f 	dsb	sy
 8012ff4:	b662      	cpsie	i
 8012ff6:	60fb      	str	r3, [r7, #12]
}
 8012ff8:	bf00      	nop
 8012ffa:	bf00      	nop
 8012ffc:	e7fd      	b.n	8012ffa <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012ffe:	693b      	ldr	r3, [r7, #16]
 8013000:	3318      	adds	r3, #24
 8013002:	4618      	mov	r0, r3
 8013004:	f7fe fd72 	bl	8011aec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013008:	4b1d      	ldr	r3, [pc, #116]	@ (8013080 <xTaskRemoveFromEventList+0xb4>)
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d11c      	bne.n	801304a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013010:	693b      	ldr	r3, [r7, #16]
 8013012:	3304      	adds	r3, #4
 8013014:	4618      	mov	r0, r3
 8013016:	f7fe fd69 	bl	8011aec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801301a:	693b      	ldr	r3, [r7, #16]
 801301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801301e:	2201      	movs	r2, #1
 8013020:	409a      	lsls	r2, r3
 8013022:	4b18      	ldr	r3, [pc, #96]	@ (8013084 <xTaskRemoveFromEventList+0xb8>)
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	4313      	orrs	r3, r2
 8013028:	4a16      	ldr	r2, [pc, #88]	@ (8013084 <xTaskRemoveFromEventList+0xb8>)
 801302a:	6013      	str	r3, [r2, #0]
 801302c:	693b      	ldr	r3, [r7, #16]
 801302e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013030:	4613      	mov	r3, r2
 8013032:	009b      	lsls	r3, r3, #2
 8013034:	4413      	add	r3, r2
 8013036:	009b      	lsls	r3, r3, #2
 8013038:	4a13      	ldr	r2, [pc, #76]	@ (8013088 <xTaskRemoveFromEventList+0xbc>)
 801303a:	441a      	add	r2, r3
 801303c:	693b      	ldr	r3, [r7, #16]
 801303e:	3304      	adds	r3, #4
 8013040:	4619      	mov	r1, r3
 8013042:	4610      	mov	r0, r2
 8013044:	f7fe fcf5 	bl	8011a32 <vListInsertEnd>
 8013048:	e005      	b.n	8013056 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801304a:	693b      	ldr	r3, [r7, #16]
 801304c:	3318      	adds	r3, #24
 801304e:	4619      	mov	r1, r3
 8013050:	480e      	ldr	r0, [pc, #56]	@ (801308c <xTaskRemoveFromEventList+0xc0>)
 8013052:	f7fe fcee 	bl	8011a32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013056:	693b      	ldr	r3, [r7, #16]
 8013058:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801305a:	4b0d      	ldr	r3, [pc, #52]	@ (8013090 <xTaskRemoveFromEventList+0xc4>)
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013060:	429a      	cmp	r2, r3
 8013062:	d905      	bls.n	8013070 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013064:	2301      	movs	r3, #1
 8013066:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013068:	4b0a      	ldr	r3, [pc, #40]	@ (8013094 <xTaskRemoveFromEventList+0xc8>)
 801306a:	2201      	movs	r2, #1
 801306c:	601a      	str	r2, [r3, #0]
 801306e:	e001      	b.n	8013074 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8013070:	2300      	movs	r3, #0
 8013072:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013074:	697b      	ldr	r3, [r7, #20]
}
 8013076:	4618      	mov	r0, r3
 8013078:	3718      	adds	r7, #24
 801307a:	46bd      	mov	sp, r7
 801307c:	bd80      	pop	{r7, pc}
 801307e:	bf00      	nop
 8013080:	20002188 	.word	0x20002188
 8013084:	20002168 	.word	0x20002168
 8013088:	20002064 	.word	0x20002064
 801308c:	20002120 	.word	0x20002120
 8013090:	20002060 	.word	0x20002060
 8013094:	20002174 	.word	0x20002174

08013098 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013098:	b480      	push	{r7}
 801309a:	b083      	sub	sp, #12
 801309c:	af00      	add	r7, sp, #0
 801309e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80130a0:	4b06      	ldr	r3, [pc, #24]	@ (80130bc <vTaskInternalSetTimeOutState+0x24>)
 80130a2:	681a      	ldr	r2, [r3, #0]
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80130a8:	4b05      	ldr	r3, [pc, #20]	@ (80130c0 <vTaskInternalSetTimeOutState+0x28>)
 80130aa:	681a      	ldr	r2, [r3, #0]
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	605a      	str	r2, [r3, #4]
}
 80130b0:	bf00      	nop
 80130b2:	370c      	adds	r7, #12
 80130b4:	46bd      	mov	sp, r7
 80130b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ba:	4770      	bx	lr
 80130bc:	20002178 	.word	0x20002178
 80130c0:	20002164 	.word	0x20002164

080130c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b088      	sub	sp, #32
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
 80130cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d10d      	bne.n	80130f0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80130d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130d8:	b672      	cpsid	i
 80130da:	f383 8811 	msr	BASEPRI, r3
 80130de:	f3bf 8f6f 	isb	sy
 80130e2:	f3bf 8f4f 	dsb	sy
 80130e6:	b662      	cpsie	i
 80130e8:	613b      	str	r3, [r7, #16]
}
 80130ea:	bf00      	nop
 80130ec:	bf00      	nop
 80130ee:	e7fd      	b.n	80130ec <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80130f0:	683b      	ldr	r3, [r7, #0]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d10d      	bne.n	8013112 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80130f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130fa:	b672      	cpsid	i
 80130fc:	f383 8811 	msr	BASEPRI, r3
 8013100:	f3bf 8f6f 	isb	sy
 8013104:	f3bf 8f4f 	dsb	sy
 8013108:	b662      	cpsie	i
 801310a:	60fb      	str	r3, [r7, #12]
}
 801310c:	bf00      	nop
 801310e:	bf00      	nop
 8013110:	e7fd      	b.n	801310e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8013112:	f000 fb43 	bl	801379c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013116:	4b1d      	ldr	r3, [pc, #116]	@ (801318c <xTaskCheckForTimeOut+0xc8>)
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	685b      	ldr	r3, [r3, #4]
 8013120:	69ba      	ldr	r2, [r7, #24]
 8013122:	1ad3      	subs	r3, r2, r3
 8013124:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013126:	683b      	ldr	r3, [r7, #0]
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801312e:	d102      	bne.n	8013136 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013130:	2300      	movs	r3, #0
 8013132:	61fb      	str	r3, [r7, #28]
 8013134:	e023      	b.n	801317e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	681a      	ldr	r2, [r3, #0]
 801313a:	4b15      	ldr	r3, [pc, #84]	@ (8013190 <xTaskCheckForTimeOut+0xcc>)
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	429a      	cmp	r2, r3
 8013140:	d007      	beq.n	8013152 <xTaskCheckForTimeOut+0x8e>
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	685b      	ldr	r3, [r3, #4]
 8013146:	69ba      	ldr	r2, [r7, #24]
 8013148:	429a      	cmp	r2, r3
 801314a:	d302      	bcc.n	8013152 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801314c:	2301      	movs	r3, #1
 801314e:	61fb      	str	r3, [r7, #28]
 8013150:	e015      	b.n	801317e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013152:	683b      	ldr	r3, [r7, #0]
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	697a      	ldr	r2, [r7, #20]
 8013158:	429a      	cmp	r2, r3
 801315a:	d20b      	bcs.n	8013174 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801315c:	683b      	ldr	r3, [r7, #0]
 801315e:	681a      	ldr	r2, [r3, #0]
 8013160:	697b      	ldr	r3, [r7, #20]
 8013162:	1ad2      	subs	r2, r2, r3
 8013164:	683b      	ldr	r3, [r7, #0]
 8013166:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013168:	6878      	ldr	r0, [r7, #4]
 801316a:	f7ff ff95 	bl	8013098 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801316e:	2300      	movs	r3, #0
 8013170:	61fb      	str	r3, [r7, #28]
 8013172:	e004      	b.n	801317e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	2200      	movs	r2, #0
 8013178:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801317a:	2301      	movs	r3, #1
 801317c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801317e:	f000 fb43 	bl	8013808 <vPortExitCritical>

	return xReturn;
 8013182:	69fb      	ldr	r3, [r7, #28]
}
 8013184:	4618      	mov	r0, r3
 8013186:	3720      	adds	r7, #32
 8013188:	46bd      	mov	sp, r7
 801318a:	bd80      	pop	{r7, pc}
 801318c:	20002164 	.word	0x20002164
 8013190:	20002178 	.word	0x20002178

08013194 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013194:	b480      	push	{r7}
 8013196:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013198:	4b03      	ldr	r3, [pc, #12]	@ (80131a8 <vTaskMissedYield+0x14>)
 801319a:	2201      	movs	r2, #1
 801319c:	601a      	str	r2, [r3, #0]
}
 801319e:	bf00      	nop
 80131a0:	46bd      	mov	sp, r7
 80131a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a6:	4770      	bx	lr
 80131a8:	20002174 	.word	0x20002174

080131ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	b082      	sub	sp, #8
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80131b4:	f000 f854 	bl	8013260 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80131b8:	4b07      	ldr	r3, [pc, #28]	@ (80131d8 <prvIdleTask+0x2c>)
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	2b01      	cmp	r3, #1
 80131be:	d907      	bls.n	80131d0 <prvIdleTask+0x24>
			{
				taskYIELD();
 80131c0:	4b06      	ldr	r3, [pc, #24]	@ (80131dc <prvIdleTask+0x30>)
 80131c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80131c6:	601a      	str	r2, [r3, #0]
 80131c8:	f3bf 8f4f 	dsb	sy
 80131cc:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80131d0:	f7ed f9b4 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80131d4:	e7ee      	b.n	80131b4 <prvIdleTask+0x8>
 80131d6:	bf00      	nop
 80131d8:	20002064 	.word	0x20002064
 80131dc:	e000ed04 	.word	0xe000ed04

080131e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80131e0:	b580      	push	{r7, lr}
 80131e2:	b082      	sub	sp, #8
 80131e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80131e6:	2300      	movs	r3, #0
 80131e8:	607b      	str	r3, [r7, #4]
 80131ea:	e00c      	b.n	8013206 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80131ec:	687a      	ldr	r2, [r7, #4]
 80131ee:	4613      	mov	r3, r2
 80131f0:	009b      	lsls	r3, r3, #2
 80131f2:	4413      	add	r3, r2
 80131f4:	009b      	lsls	r3, r3, #2
 80131f6:	4a12      	ldr	r2, [pc, #72]	@ (8013240 <prvInitialiseTaskLists+0x60>)
 80131f8:	4413      	add	r3, r2
 80131fa:	4618      	mov	r0, r3
 80131fc:	f7fe fbec 	bl	80119d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	3301      	adds	r3, #1
 8013204:	607b      	str	r3, [r7, #4]
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	2b06      	cmp	r3, #6
 801320a:	d9ef      	bls.n	80131ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801320c:	480d      	ldr	r0, [pc, #52]	@ (8013244 <prvInitialiseTaskLists+0x64>)
 801320e:	f7fe fbe3 	bl	80119d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013212:	480d      	ldr	r0, [pc, #52]	@ (8013248 <prvInitialiseTaskLists+0x68>)
 8013214:	f7fe fbe0 	bl	80119d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013218:	480c      	ldr	r0, [pc, #48]	@ (801324c <prvInitialiseTaskLists+0x6c>)
 801321a:	f7fe fbdd 	bl	80119d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801321e:	480c      	ldr	r0, [pc, #48]	@ (8013250 <prvInitialiseTaskLists+0x70>)
 8013220:	f7fe fbda 	bl	80119d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013224:	480b      	ldr	r0, [pc, #44]	@ (8013254 <prvInitialiseTaskLists+0x74>)
 8013226:	f7fe fbd7 	bl	80119d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801322a:	4b0b      	ldr	r3, [pc, #44]	@ (8013258 <prvInitialiseTaskLists+0x78>)
 801322c:	4a05      	ldr	r2, [pc, #20]	@ (8013244 <prvInitialiseTaskLists+0x64>)
 801322e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013230:	4b0a      	ldr	r3, [pc, #40]	@ (801325c <prvInitialiseTaskLists+0x7c>)
 8013232:	4a05      	ldr	r2, [pc, #20]	@ (8013248 <prvInitialiseTaskLists+0x68>)
 8013234:	601a      	str	r2, [r3, #0]
}
 8013236:	bf00      	nop
 8013238:	3708      	adds	r7, #8
 801323a:	46bd      	mov	sp, r7
 801323c:	bd80      	pop	{r7, pc}
 801323e:	bf00      	nop
 8013240:	20002064 	.word	0x20002064
 8013244:	200020f0 	.word	0x200020f0
 8013248:	20002104 	.word	0x20002104
 801324c:	20002120 	.word	0x20002120
 8013250:	20002134 	.word	0x20002134
 8013254:	2000214c 	.word	0x2000214c
 8013258:	20002118 	.word	0x20002118
 801325c:	2000211c 	.word	0x2000211c

08013260 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b082      	sub	sp, #8
 8013264:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013266:	e019      	b.n	801329c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013268:	f000 fa98 	bl	801379c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801326c:	4b10      	ldr	r3, [pc, #64]	@ (80132b0 <prvCheckTasksWaitingTermination+0x50>)
 801326e:	68db      	ldr	r3, [r3, #12]
 8013270:	68db      	ldr	r3, [r3, #12]
 8013272:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	3304      	adds	r3, #4
 8013278:	4618      	mov	r0, r3
 801327a:	f7fe fc37 	bl	8011aec <uxListRemove>
				--uxCurrentNumberOfTasks;
 801327e:	4b0d      	ldr	r3, [pc, #52]	@ (80132b4 <prvCheckTasksWaitingTermination+0x54>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	3b01      	subs	r3, #1
 8013284:	4a0b      	ldr	r2, [pc, #44]	@ (80132b4 <prvCheckTasksWaitingTermination+0x54>)
 8013286:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013288:	4b0b      	ldr	r3, [pc, #44]	@ (80132b8 <prvCheckTasksWaitingTermination+0x58>)
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	3b01      	subs	r3, #1
 801328e:	4a0a      	ldr	r2, [pc, #40]	@ (80132b8 <prvCheckTasksWaitingTermination+0x58>)
 8013290:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013292:	f000 fab9 	bl	8013808 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013296:	6878      	ldr	r0, [r7, #4]
 8013298:	f000 f810 	bl	80132bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801329c:	4b06      	ldr	r3, [pc, #24]	@ (80132b8 <prvCheckTasksWaitingTermination+0x58>)
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d1e1      	bne.n	8013268 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80132a4:	bf00      	nop
 80132a6:	bf00      	nop
 80132a8:	3708      	adds	r7, #8
 80132aa:	46bd      	mov	sp, r7
 80132ac:	bd80      	pop	{r7, pc}
 80132ae:	bf00      	nop
 80132b0:	20002134 	.word	0x20002134
 80132b4:	20002160 	.word	0x20002160
 80132b8:	20002148 	.word	0x20002148

080132bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80132bc:	b580      	push	{r7, lr}
 80132be:	b084      	sub	sp, #16
 80132c0:	af00      	add	r7, sp, #0
 80132c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d108      	bne.n	80132e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80132d2:	4618      	mov	r0, r3
 80132d4:	f000 fc62 	bl	8013b9c <vPortFree>
				vPortFree( pxTCB );
 80132d8:	6878      	ldr	r0, [r7, #4]
 80132da:	f000 fc5f 	bl	8013b9c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80132de:	e01b      	b.n	8013318 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80132e6:	2b01      	cmp	r3, #1
 80132e8:	d103      	bne.n	80132f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80132ea:	6878      	ldr	r0, [r7, #4]
 80132ec:	f000 fc56 	bl	8013b9c <vPortFree>
	}
 80132f0:	e012      	b.n	8013318 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80132f8:	2b02      	cmp	r3, #2
 80132fa:	d00d      	beq.n	8013318 <prvDeleteTCB+0x5c>
	__asm volatile
 80132fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013300:	b672      	cpsid	i
 8013302:	f383 8811 	msr	BASEPRI, r3
 8013306:	f3bf 8f6f 	isb	sy
 801330a:	f3bf 8f4f 	dsb	sy
 801330e:	b662      	cpsie	i
 8013310:	60fb      	str	r3, [r7, #12]
}
 8013312:	bf00      	nop
 8013314:	bf00      	nop
 8013316:	e7fd      	b.n	8013314 <prvDeleteTCB+0x58>
	}
 8013318:	bf00      	nop
 801331a:	3710      	adds	r7, #16
 801331c:	46bd      	mov	sp, r7
 801331e:	bd80      	pop	{r7, pc}

08013320 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013320:	b480      	push	{r7}
 8013322:	b083      	sub	sp, #12
 8013324:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013326:	4b0c      	ldr	r3, [pc, #48]	@ (8013358 <prvResetNextTaskUnblockTime+0x38>)
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	2b00      	cmp	r3, #0
 801332e:	d104      	bne.n	801333a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013330:	4b0a      	ldr	r3, [pc, #40]	@ (801335c <prvResetNextTaskUnblockTime+0x3c>)
 8013332:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013336:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013338:	e008      	b.n	801334c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801333a:	4b07      	ldr	r3, [pc, #28]	@ (8013358 <prvResetNextTaskUnblockTime+0x38>)
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	68db      	ldr	r3, [r3, #12]
 8013340:	68db      	ldr	r3, [r3, #12]
 8013342:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	685b      	ldr	r3, [r3, #4]
 8013348:	4a04      	ldr	r2, [pc, #16]	@ (801335c <prvResetNextTaskUnblockTime+0x3c>)
 801334a:	6013      	str	r3, [r2, #0]
}
 801334c:	bf00      	nop
 801334e:	370c      	adds	r7, #12
 8013350:	46bd      	mov	sp, r7
 8013352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013356:	4770      	bx	lr
 8013358:	20002118 	.word	0x20002118
 801335c:	20002180 	.word	0x20002180

08013360 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013360:	b480      	push	{r7}
 8013362:	b083      	sub	sp, #12
 8013364:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013366:	4b0b      	ldr	r3, [pc, #44]	@ (8013394 <xTaskGetSchedulerState+0x34>)
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	2b00      	cmp	r3, #0
 801336c:	d102      	bne.n	8013374 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801336e:	2301      	movs	r3, #1
 8013370:	607b      	str	r3, [r7, #4]
 8013372:	e008      	b.n	8013386 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013374:	4b08      	ldr	r3, [pc, #32]	@ (8013398 <xTaskGetSchedulerState+0x38>)
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	2b00      	cmp	r3, #0
 801337a:	d102      	bne.n	8013382 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801337c:	2302      	movs	r3, #2
 801337e:	607b      	str	r3, [r7, #4]
 8013380:	e001      	b.n	8013386 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013382:	2300      	movs	r3, #0
 8013384:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013386:	687b      	ldr	r3, [r7, #4]
	}
 8013388:	4618      	mov	r0, r3
 801338a:	370c      	adds	r7, #12
 801338c:	46bd      	mov	sp, r7
 801338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013392:	4770      	bx	lr
 8013394:	2000216c 	.word	0x2000216c
 8013398:	20002188 	.word	0x20002188

0801339c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801339c:	b580      	push	{r7, lr}
 801339e:	b086      	sub	sp, #24
 80133a0:	af00      	add	r7, sp, #0
 80133a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80133a8:	2300      	movs	r3, #0
 80133aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d074      	beq.n	801349c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80133b2:	4b3d      	ldr	r3, [pc, #244]	@ (80134a8 <xTaskPriorityDisinherit+0x10c>)
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	693a      	ldr	r2, [r7, #16]
 80133b8:	429a      	cmp	r2, r3
 80133ba:	d00d      	beq.n	80133d8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80133bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133c0:	b672      	cpsid	i
 80133c2:	f383 8811 	msr	BASEPRI, r3
 80133c6:	f3bf 8f6f 	isb	sy
 80133ca:	f3bf 8f4f 	dsb	sy
 80133ce:	b662      	cpsie	i
 80133d0:	60fb      	str	r3, [r7, #12]
}
 80133d2:	bf00      	nop
 80133d4:	bf00      	nop
 80133d6:	e7fd      	b.n	80133d4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80133d8:	693b      	ldr	r3, [r7, #16]
 80133da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d10d      	bne.n	80133fc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80133e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133e4:	b672      	cpsid	i
 80133e6:	f383 8811 	msr	BASEPRI, r3
 80133ea:	f3bf 8f6f 	isb	sy
 80133ee:	f3bf 8f4f 	dsb	sy
 80133f2:	b662      	cpsie	i
 80133f4:	60bb      	str	r3, [r7, #8]
}
 80133f6:	bf00      	nop
 80133f8:	bf00      	nop
 80133fa:	e7fd      	b.n	80133f8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80133fc:	693b      	ldr	r3, [r7, #16]
 80133fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013400:	1e5a      	subs	r2, r3, #1
 8013402:	693b      	ldr	r3, [r7, #16]
 8013404:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013406:	693b      	ldr	r3, [r7, #16]
 8013408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801340a:	693b      	ldr	r3, [r7, #16]
 801340c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801340e:	429a      	cmp	r2, r3
 8013410:	d044      	beq.n	801349c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013412:	693b      	ldr	r3, [r7, #16]
 8013414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013416:	2b00      	cmp	r3, #0
 8013418:	d140      	bne.n	801349c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801341a:	693b      	ldr	r3, [r7, #16]
 801341c:	3304      	adds	r3, #4
 801341e:	4618      	mov	r0, r3
 8013420:	f7fe fb64 	bl	8011aec <uxListRemove>
 8013424:	4603      	mov	r3, r0
 8013426:	2b00      	cmp	r3, #0
 8013428:	d115      	bne.n	8013456 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801342a:	693b      	ldr	r3, [r7, #16]
 801342c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801342e:	491f      	ldr	r1, [pc, #124]	@ (80134ac <xTaskPriorityDisinherit+0x110>)
 8013430:	4613      	mov	r3, r2
 8013432:	009b      	lsls	r3, r3, #2
 8013434:	4413      	add	r3, r2
 8013436:	009b      	lsls	r3, r3, #2
 8013438:	440b      	add	r3, r1
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d10a      	bne.n	8013456 <xTaskPriorityDisinherit+0xba>
 8013440:	693b      	ldr	r3, [r7, #16]
 8013442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013444:	2201      	movs	r2, #1
 8013446:	fa02 f303 	lsl.w	r3, r2, r3
 801344a:	43da      	mvns	r2, r3
 801344c:	4b18      	ldr	r3, [pc, #96]	@ (80134b0 <xTaskPriorityDisinherit+0x114>)
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	4013      	ands	r3, r2
 8013452:	4a17      	ldr	r2, [pc, #92]	@ (80134b0 <xTaskPriorityDisinherit+0x114>)
 8013454:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013456:	693b      	ldr	r3, [r7, #16]
 8013458:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801345a:	693b      	ldr	r3, [r7, #16]
 801345c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801345e:	693b      	ldr	r3, [r7, #16]
 8013460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013462:	f1c3 0207 	rsb	r2, r3, #7
 8013466:	693b      	ldr	r3, [r7, #16]
 8013468:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801346a:	693b      	ldr	r3, [r7, #16]
 801346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801346e:	2201      	movs	r2, #1
 8013470:	409a      	lsls	r2, r3
 8013472:	4b0f      	ldr	r3, [pc, #60]	@ (80134b0 <xTaskPriorityDisinherit+0x114>)
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	4313      	orrs	r3, r2
 8013478:	4a0d      	ldr	r2, [pc, #52]	@ (80134b0 <xTaskPriorityDisinherit+0x114>)
 801347a:	6013      	str	r3, [r2, #0]
 801347c:	693b      	ldr	r3, [r7, #16]
 801347e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013480:	4613      	mov	r3, r2
 8013482:	009b      	lsls	r3, r3, #2
 8013484:	4413      	add	r3, r2
 8013486:	009b      	lsls	r3, r3, #2
 8013488:	4a08      	ldr	r2, [pc, #32]	@ (80134ac <xTaskPriorityDisinherit+0x110>)
 801348a:	441a      	add	r2, r3
 801348c:	693b      	ldr	r3, [r7, #16]
 801348e:	3304      	adds	r3, #4
 8013490:	4619      	mov	r1, r3
 8013492:	4610      	mov	r0, r2
 8013494:	f7fe facd 	bl	8011a32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013498:	2301      	movs	r3, #1
 801349a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801349c:	697b      	ldr	r3, [r7, #20]
	}
 801349e:	4618      	mov	r0, r3
 80134a0:	3718      	adds	r7, #24
 80134a2:	46bd      	mov	sp, r7
 80134a4:	bd80      	pop	{r7, pc}
 80134a6:	bf00      	nop
 80134a8:	20002060 	.word	0x20002060
 80134ac:	20002064 	.word	0x20002064
 80134b0:	20002168 	.word	0x20002168

080134b4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80134b4:	b580      	push	{r7, lr}
 80134b6:	b084      	sub	sp, #16
 80134b8:	af00      	add	r7, sp, #0
 80134ba:	6078      	str	r0, [r7, #4]
 80134bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80134be:	4b29      	ldr	r3, [pc, #164]	@ (8013564 <prvAddCurrentTaskToDelayedList+0xb0>)
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80134c4:	4b28      	ldr	r3, [pc, #160]	@ (8013568 <prvAddCurrentTaskToDelayedList+0xb4>)
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	3304      	adds	r3, #4
 80134ca:	4618      	mov	r0, r3
 80134cc:	f7fe fb0e 	bl	8011aec <uxListRemove>
 80134d0:	4603      	mov	r3, r0
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d10b      	bne.n	80134ee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80134d6:	4b24      	ldr	r3, [pc, #144]	@ (8013568 <prvAddCurrentTaskToDelayedList+0xb4>)
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134dc:	2201      	movs	r2, #1
 80134de:	fa02 f303 	lsl.w	r3, r2, r3
 80134e2:	43da      	mvns	r2, r3
 80134e4:	4b21      	ldr	r3, [pc, #132]	@ (801356c <prvAddCurrentTaskToDelayedList+0xb8>)
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	4013      	ands	r3, r2
 80134ea:	4a20      	ldr	r2, [pc, #128]	@ (801356c <prvAddCurrentTaskToDelayedList+0xb8>)
 80134ec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80134f4:	d10a      	bne.n	801350c <prvAddCurrentTaskToDelayedList+0x58>
 80134f6:	683b      	ldr	r3, [r7, #0]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d007      	beq.n	801350c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80134fc:	4b1a      	ldr	r3, [pc, #104]	@ (8013568 <prvAddCurrentTaskToDelayedList+0xb4>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	3304      	adds	r3, #4
 8013502:	4619      	mov	r1, r3
 8013504:	481a      	ldr	r0, [pc, #104]	@ (8013570 <prvAddCurrentTaskToDelayedList+0xbc>)
 8013506:	f7fe fa94 	bl	8011a32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801350a:	e026      	b.n	801355a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801350c:	68fa      	ldr	r2, [r7, #12]
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	4413      	add	r3, r2
 8013512:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013514:	4b14      	ldr	r3, [pc, #80]	@ (8013568 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	68ba      	ldr	r2, [r7, #8]
 801351a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801351c:	68ba      	ldr	r2, [r7, #8]
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	429a      	cmp	r2, r3
 8013522:	d209      	bcs.n	8013538 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013524:	4b13      	ldr	r3, [pc, #76]	@ (8013574 <prvAddCurrentTaskToDelayedList+0xc0>)
 8013526:	681a      	ldr	r2, [r3, #0]
 8013528:	4b0f      	ldr	r3, [pc, #60]	@ (8013568 <prvAddCurrentTaskToDelayedList+0xb4>)
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	3304      	adds	r3, #4
 801352e:	4619      	mov	r1, r3
 8013530:	4610      	mov	r0, r2
 8013532:	f7fe faa2 	bl	8011a7a <vListInsert>
}
 8013536:	e010      	b.n	801355a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013538:	4b0f      	ldr	r3, [pc, #60]	@ (8013578 <prvAddCurrentTaskToDelayedList+0xc4>)
 801353a:	681a      	ldr	r2, [r3, #0]
 801353c:	4b0a      	ldr	r3, [pc, #40]	@ (8013568 <prvAddCurrentTaskToDelayedList+0xb4>)
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	3304      	adds	r3, #4
 8013542:	4619      	mov	r1, r3
 8013544:	4610      	mov	r0, r2
 8013546:	f7fe fa98 	bl	8011a7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801354a:	4b0c      	ldr	r3, [pc, #48]	@ (801357c <prvAddCurrentTaskToDelayedList+0xc8>)
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	68ba      	ldr	r2, [r7, #8]
 8013550:	429a      	cmp	r2, r3
 8013552:	d202      	bcs.n	801355a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013554:	4a09      	ldr	r2, [pc, #36]	@ (801357c <prvAddCurrentTaskToDelayedList+0xc8>)
 8013556:	68bb      	ldr	r3, [r7, #8]
 8013558:	6013      	str	r3, [r2, #0]
}
 801355a:	bf00      	nop
 801355c:	3710      	adds	r7, #16
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}
 8013562:	bf00      	nop
 8013564:	20002164 	.word	0x20002164
 8013568:	20002060 	.word	0x20002060
 801356c:	20002168 	.word	0x20002168
 8013570:	2000214c 	.word	0x2000214c
 8013574:	2000211c 	.word	0x2000211c
 8013578:	20002118 	.word	0x20002118
 801357c:	20002180 	.word	0x20002180

08013580 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013580:	b480      	push	{r7}
 8013582:	b085      	sub	sp, #20
 8013584:	af00      	add	r7, sp, #0
 8013586:	60f8      	str	r0, [r7, #12]
 8013588:	60b9      	str	r1, [r7, #8]
 801358a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	3b04      	subs	r3, #4
 8013590:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013598:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	3b04      	subs	r3, #4
 801359e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80135a0:	68bb      	ldr	r3, [r7, #8]
 80135a2:	f023 0201 	bic.w	r2, r3, #1
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	3b04      	subs	r3, #4
 80135ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80135b0:	4a0c      	ldr	r2, [pc, #48]	@ (80135e4 <pxPortInitialiseStack+0x64>)
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	3b14      	subs	r3, #20
 80135ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80135bc:	687a      	ldr	r2, [r7, #4]
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	3b04      	subs	r3, #4
 80135c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	f06f 0202 	mvn.w	r2, #2
 80135ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	3b20      	subs	r3, #32
 80135d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80135d6:	68fb      	ldr	r3, [r7, #12]
}
 80135d8:	4618      	mov	r0, r3
 80135da:	3714      	adds	r7, #20
 80135dc:	46bd      	mov	sp, r7
 80135de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135e2:	4770      	bx	lr
 80135e4:	080135e9 	.word	0x080135e9

080135e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80135e8:	b480      	push	{r7}
 80135ea:	b085      	sub	sp, #20
 80135ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80135ee:	2300      	movs	r3, #0
 80135f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80135f2:	4b15      	ldr	r3, [pc, #84]	@ (8013648 <prvTaskExitError+0x60>)
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80135fa:	d00d      	beq.n	8013618 <prvTaskExitError+0x30>
	__asm volatile
 80135fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013600:	b672      	cpsid	i
 8013602:	f383 8811 	msr	BASEPRI, r3
 8013606:	f3bf 8f6f 	isb	sy
 801360a:	f3bf 8f4f 	dsb	sy
 801360e:	b662      	cpsie	i
 8013610:	60fb      	str	r3, [r7, #12]
}
 8013612:	bf00      	nop
 8013614:	bf00      	nop
 8013616:	e7fd      	b.n	8013614 <prvTaskExitError+0x2c>
	__asm volatile
 8013618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801361c:	b672      	cpsid	i
 801361e:	f383 8811 	msr	BASEPRI, r3
 8013622:	f3bf 8f6f 	isb	sy
 8013626:	f3bf 8f4f 	dsb	sy
 801362a:	b662      	cpsie	i
 801362c:	60bb      	str	r3, [r7, #8]
}
 801362e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013630:	bf00      	nop
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	2b00      	cmp	r3, #0
 8013636:	d0fc      	beq.n	8013632 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013638:	bf00      	nop
 801363a:	bf00      	nop
 801363c:	3714      	adds	r7, #20
 801363e:	46bd      	mov	sp, r7
 8013640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013644:	4770      	bx	lr
 8013646:	bf00      	nop
 8013648:	2000002c 	.word	0x2000002c
 801364c:	00000000 	.word	0x00000000

08013650 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013650:	4b07      	ldr	r3, [pc, #28]	@ (8013670 <pxCurrentTCBConst2>)
 8013652:	6819      	ldr	r1, [r3, #0]
 8013654:	6808      	ldr	r0, [r1, #0]
 8013656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801365a:	f380 8809 	msr	PSP, r0
 801365e:	f3bf 8f6f 	isb	sy
 8013662:	f04f 0000 	mov.w	r0, #0
 8013666:	f380 8811 	msr	BASEPRI, r0
 801366a:	4770      	bx	lr
 801366c:	f3af 8000 	nop.w

08013670 <pxCurrentTCBConst2>:
 8013670:	20002060 	.word	0x20002060
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013674:	bf00      	nop
 8013676:	bf00      	nop

08013678 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013678:	4808      	ldr	r0, [pc, #32]	@ (801369c <prvPortStartFirstTask+0x24>)
 801367a:	6800      	ldr	r0, [r0, #0]
 801367c:	6800      	ldr	r0, [r0, #0]
 801367e:	f380 8808 	msr	MSP, r0
 8013682:	f04f 0000 	mov.w	r0, #0
 8013686:	f380 8814 	msr	CONTROL, r0
 801368a:	b662      	cpsie	i
 801368c:	b661      	cpsie	f
 801368e:	f3bf 8f4f 	dsb	sy
 8013692:	f3bf 8f6f 	isb	sy
 8013696:	df00      	svc	0
 8013698:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801369a:	bf00      	nop
 801369c:	e000ed08 	.word	0xe000ed08

080136a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80136a0:	b580      	push	{r7, lr}
 80136a2:	b084      	sub	sp, #16
 80136a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80136a6:	4b37      	ldr	r3, [pc, #220]	@ (8013784 <xPortStartScheduler+0xe4>)
 80136a8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	781b      	ldrb	r3, [r3, #0]
 80136ae:	b2db      	uxtb	r3, r3
 80136b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	22ff      	movs	r2, #255	@ 0xff
 80136b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	781b      	ldrb	r3, [r3, #0]
 80136bc:	b2db      	uxtb	r3, r3
 80136be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80136c0:	78fb      	ldrb	r3, [r7, #3]
 80136c2:	b2db      	uxtb	r3, r3
 80136c4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80136c8:	b2da      	uxtb	r2, r3
 80136ca:	4b2f      	ldr	r3, [pc, #188]	@ (8013788 <xPortStartScheduler+0xe8>)
 80136cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80136ce:	4b2f      	ldr	r3, [pc, #188]	@ (801378c <xPortStartScheduler+0xec>)
 80136d0:	2207      	movs	r2, #7
 80136d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80136d4:	e009      	b.n	80136ea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80136d6:	4b2d      	ldr	r3, [pc, #180]	@ (801378c <xPortStartScheduler+0xec>)
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	3b01      	subs	r3, #1
 80136dc:	4a2b      	ldr	r2, [pc, #172]	@ (801378c <xPortStartScheduler+0xec>)
 80136de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80136e0:	78fb      	ldrb	r3, [r7, #3]
 80136e2:	b2db      	uxtb	r3, r3
 80136e4:	005b      	lsls	r3, r3, #1
 80136e6:	b2db      	uxtb	r3, r3
 80136e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80136ea:	78fb      	ldrb	r3, [r7, #3]
 80136ec:	b2db      	uxtb	r3, r3
 80136ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80136f2:	2b80      	cmp	r3, #128	@ 0x80
 80136f4:	d0ef      	beq.n	80136d6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80136f6:	4b25      	ldr	r3, [pc, #148]	@ (801378c <xPortStartScheduler+0xec>)
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	f1c3 0307 	rsb	r3, r3, #7
 80136fe:	2b04      	cmp	r3, #4
 8013700:	d00d      	beq.n	801371e <xPortStartScheduler+0x7e>
	__asm volatile
 8013702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013706:	b672      	cpsid	i
 8013708:	f383 8811 	msr	BASEPRI, r3
 801370c:	f3bf 8f6f 	isb	sy
 8013710:	f3bf 8f4f 	dsb	sy
 8013714:	b662      	cpsie	i
 8013716:	60bb      	str	r3, [r7, #8]
}
 8013718:	bf00      	nop
 801371a:	bf00      	nop
 801371c:	e7fd      	b.n	801371a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801371e:	4b1b      	ldr	r3, [pc, #108]	@ (801378c <xPortStartScheduler+0xec>)
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	021b      	lsls	r3, r3, #8
 8013724:	4a19      	ldr	r2, [pc, #100]	@ (801378c <xPortStartScheduler+0xec>)
 8013726:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013728:	4b18      	ldr	r3, [pc, #96]	@ (801378c <xPortStartScheduler+0xec>)
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013730:	4a16      	ldr	r2, [pc, #88]	@ (801378c <xPortStartScheduler+0xec>)
 8013732:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	b2da      	uxtb	r2, r3
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801373c:	4b14      	ldr	r3, [pc, #80]	@ (8013790 <xPortStartScheduler+0xf0>)
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	4a13      	ldr	r2, [pc, #76]	@ (8013790 <xPortStartScheduler+0xf0>)
 8013742:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013746:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013748:	4b11      	ldr	r3, [pc, #68]	@ (8013790 <xPortStartScheduler+0xf0>)
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	4a10      	ldr	r2, [pc, #64]	@ (8013790 <xPortStartScheduler+0xf0>)
 801374e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013752:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013754:	f000 f8dc 	bl	8013910 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013758:	4b0e      	ldr	r3, [pc, #56]	@ (8013794 <xPortStartScheduler+0xf4>)
 801375a:	2200      	movs	r2, #0
 801375c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801375e:	f000 f8fb 	bl	8013958 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013762:	4b0d      	ldr	r3, [pc, #52]	@ (8013798 <xPortStartScheduler+0xf8>)
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	4a0c      	ldr	r2, [pc, #48]	@ (8013798 <xPortStartScheduler+0xf8>)
 8013768:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801376c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801376e:	f7ff ff83 	bl	8013678 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013772:	f7ff fb7f 	bl	8012e74 <vTaskSwitchContext>
	prvTaskExitError();
 8013776:	f7ff ff37 	bl	80135e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801377a:	2300      	movs	r3, #0
}
 801377c:	4618      	mov	r0, r3
 801377e:	3710      	adds	r7, #16
 8013780:	46bd      	mov	sp, r7
 8013782:	bd80      	pop	{r7, pc}
 8013784:	e000e400 	.word	0xe000e400
 8013788:	2000218c 	.word	0x2000218c
 801378c:	20002190 	.word	0x20002190
 8013790:	e000ed20 	.word	0xe000ed20
 8013794:	2000002c 	.word	0x2000002c
 8013798:	e000ef34 	.word	0xe000ef34

0801379c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801379c:	b480      	push	{r7}
 801379e:	b083      	sub	sp, #12
 80137a0:	af00      	add	r7, sp, #0
	__asm volatile
 80137a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137a6:	b672      	cpsid	i
 80137a8:	f383 8811 	msr	BASEPRI, r3
 80137ac:	f3bf 8f6f 	isb	sy
 80137b0:	f3bf 8f4f 	dsb	sy
 80137b4:	b662      	cpsie	i
 80137b6:	607b      	str	r3, [r7, #4]
}
 80137b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80137ba:	4b11      	ldr	r3, [pc, #68]	@ (8013800 <vPortEnterCritical+0x64>)
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	3301      	adds	r3, #1
 80137c0:	4a0f      	ldr	r2, [pc, #60]	@ (8013800 <vPortEnterCritical+0x64>)
 80137c2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80137c4:	4b0e      	ldr	r3, [pc, #56]	@ (8013800 <vPortEnterCritical+0x64>)
 80137c6:	681b      	ldr	r3, [r3, #0]
 80137c8:	2b01      	cmp	r3, #1
 80137ca:	d112      	bne.n	80137f2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80137cc:	4b0d      	ldr	r3, [pc, #52]	@ (8013804 <vPortEnterCritical+0x68>)
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	b2db      	uxtb	r3, r3
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d00d      	beq.n	80137f2 <vPortEnterCritical+0x56>
	__asm volatile
 80137d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137da:	b672      	cpsid	i
 80137dc:	f383 8811 	msr	BASEPRI, r3
 80137e0:	f3bf 8f6f 	isb	sy
 80137e4:	f3bf 8f4f 	dsb	sy
 80137e8:	b662      	cpsie	i
 80137ea:	603b      	str	r3, [r7, #0]
}
 80137ec:	bf00      	nop
 80137ee:	bf00      	nop
 80137f0:	e7fd      	b.n	80137ee <vPortEnterCritical+0x52>
	}
}
 80137f2:	bf00      	nop
 80137f4:	370c      	adds	r7, #12
 80137f6:	46bd      	mov	sp, r7
 80137f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137fc:	4770      	bx	lr
 80137fe:	bf00      	nop
 8013800:	2000002c 	.word	0x2000002c
 8013804:	e000ed04 	.word	0xe000ed04

08013808 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013808:	b480      	push	{r7}
 801380a:	b083      	sub	sp, #12
 801380c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801380e:	4b13      	ldr	r3, [pc, #76]	@ (801385c <vPortExitCritical+0x54>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d10d      	bne.n	8013832 <vPortExitCritical+0x2a>
	__asm volatile
 8013816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801381a:	b672      	cpsid	i
 801381c:	f383 8811 	msr	BASEPRI, r3
 8013820:	f3bf 8f6f 	isb	sy
 8013824:	f3bf 8f4f 	dsb	sy
 8013828:	b662      	cpsie	i
 801382a:	607b      	str	r3, [r7, #4]
}
 801382c:	bf00      	nop
 801382e:	bf00      	nop
 8013830:	e7fd      	b.n	801382e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8013832:	4b0a      	ldr	r3, [pc, #40]	@ (801385c <vPortExitCritical+0x54>)
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	3b01      	subs	r3, #1
 8013838:	4a08      	ldr	r2, [pc, #32]	@ (801385c <vPortExitCritical+0x54>)
 801383a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801383c:	4b07      	ldr	r3, [pc, #28]	@ (801385c <vPortExitCritical+0x54>)
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d105      	bne.n	8013850 <vPortExitCritical+0x48>
 8013844:	2300      	movs	r3, #0
 8013846:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013848:	683b      	ldr	r3, [r7, #0]
 801384a:	f383 8811 	msr	BASEPRI, r3
}
 801384e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013850:	bf00      	nop
 8013852:	370c      	adds	r7, #12
 8013854:	46bd      	mov	sp, r7
 8013856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801385a:	4770      	bx	lr
 801385c:	2000002c 	.word	0x2000002c

08013860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013860:	f3ef 8009 	mrs	r0, PSP
 8013864:	f3bf 8f6f 	isb	sy
 8013868:	4b15      	ldr	r3, [pc, #84]	@ (80138c0 <pxCurrentTCBConst>)
 801386a:	681a      	ldr	r2, [r3, #0]
 801386c:	f01e 0f10 	tst.w	lr, #16
 8013870:	bf08      	it	eq
 8013872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801387a:	6010      	str	r0, [r2, #0]
 801387c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013880:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013884:	b672      	cpsid	i
 8013886:	f380 8811 	msr	BASEPRI, r0
 801388a:	f3bf 8f4f 	dsb	sy
 801388e:	f3bf 8f6f 	isb	sy
 8013892:	b662      	cpsie	i
 8013894:	f7ff faee 	bl	8012e74 <vTaskSwitchContext>
 8013898:	f04f 0000 	mov.w	r0, #0
 801389c:	f380 8811 	msr	BASEPRI, r0
 80138a0:	bc09      	pop	{r0, r3}
 80138a2:	6819      	ldr	r1, [r3, #0]
 80138a4:	6808      	ldr	r0, [r1, #0]
 80138a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138aa:	f01e 0f10 	tst.w	lr, #16
 80138ae:	bf08      	it	eq
 80138b0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80138b4:	f380 8809 	msr	PSP, r0
 80138b8:	f3bf 8f6f 	isb	sy
 80138bc:	4770      	bx	lr
 80138be:	bf00      	nop

080138c0 <pxCurrentTCBConst>:
 80138c0:	20002060 	.word	0x20002060
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80138c4:	bf00      	nop
 80138c6:	bf00      	nop

080138c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b082      	sub	sp, #8
 80138cc:	af00      	add	r7, sp, #0
	__asm volatile
 80138ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138d2:	b672      	cpsid	i
 80138d4:	f383 8811 	msr	BASEPRI, r3
 80138d8:	f3bf 8f6f 	isb	sy
 80138dc:	f3bf 8f4f 	dsb	sy
 80138e0:	b662      	cpsie	i
 80138e2:	607b      	str	r3, [r7, #4]
}
 80138e4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80138e6:	f7ff fa09 	bl	8012cfc <xTaskIncrementTick>
 80138ea:	4603      	mov	r3, r0
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d003      	beq.n	80138f8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80138f0:	4b06      	ldr	r3, [pc, #24]	@ (801390c <SysTick_Handler+0x44>)
 80138f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138f6:	601a      	str	r2, [r3, #0]
 80138f8:	2300      	movs	r3, #0
 80138fa:	603b      	str	r3, [r7, #0]
	__asm volatile
 80138fc:	683b      	ldr	r3, [r7, #0]
 80138fe:	f383 8811 	msr	BASEPRI, r3
}
 8013902:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013904:	bf00      	nop
 8013906:	3708      	adds	r7, #8
 8013908:	46bd      	mov	sp, r7
 801390a:	bd80      	pop	{r7, pc}
 801390c:	e000ed04 	.word	0xe000ed04

08013910 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013910:	b480      	push	{r7}
 8013912:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013914:	4b0b      	ldr	r3, [pc, #44]	@ (8013944 <vPortSetupTimerInterrupt+0x34>)
 8013916:	2200      	movs	r2, #0
 8013918:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801391a:	4b0b      	ldr	r3, [pc, #44]	@ (8013948 <vPortSetupTimerInterrupt+0x38>)
 801391c:	2200      	movs	r2, #0
 801391e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013920:	4b0a      	ldr	r3, [pc, #40]	@ (801394c <vPortSetupTimerInterrupt+0x3c>)
 8013922:	681b      	ldr	r3, [r3, #0]
 8013924:	4a0a      	ldr	r2, [pc, #40]	@ (8013950 <vPortSetupTimerInterrupt+0x40>)
 8013926:	fba2 2303 	umull	r2, r3, r2, r3
 801392a:	099b      	lsrs	r3, r3, #6
 801392c:	4a09      	ldr	r2, [pc, #36]	@ (8013954 <vPortSetupTimerInterrupt+0x44>)
 801392e:	3b01      	subs	r3, #1
 8013930:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013932:	4b04      	ldr	r3, [pc, #16]	@ (8013944 <vPortSetupTimerInterrupt+0x34>)
 8013934:	2207      	movs	r2, #7
 8013936:	601a      	str	r2, [r3, #0]
}
 8013938:	bf00      	nop
 801393a:	46bd      	mov	sp, r7
 801393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013940:	4770      	bx	lr
 8013942:	bf00      	nop
 8013944:	e000e010 	.word	0xe000e010
 8013948:	e000e018 	.word	0xe000e018
 801394c:	20000000 	.word	0x20000000
 8013950:	10624dd3 	.word	0x10624dd3
 8013954:	e000e014 	.word	0xe000e014

08013958 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013958:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013968 <vPortEnableVFP+0x10>
 801395c:	6801      	ldr	r1, [r0, #0]
 801395e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013962:	6001      	str	r1, [r0, #0]
 8013964:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013966:	bf00      	nop
 8013968:	e000ed88 	.word	0xe000ed88

0801396c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801396c:	b480      	push	{r7}
 801396e:	b085      	sub	sp, #20
 8013970:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013972:	f3ef 8305 	mrs	r3, IPSR
 8013976:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	2b0f      	cmp	r3, #15
 801397c:	d917      	bls.n	80139ae <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801397e:	4a1a      	ldr	r2, [pc, #104]	@ (80139e8 <vPortValidateInterruptPriority+0x7c>)
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	4413      	add	r3, r2
 8013984:	781b      	ldrb	r3, [r3, #0]
 8013986:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013988:	4b18      	ldr	r3, [pc, #96]	@ (80139ec <vPortValidateInterruptPriority+0x80>)
 801398a:	781b      	ldrb	r3, [r3, #0]
 801398c:	7afa      	ldrb	r2, [r7, #11]
 801398e:	429a      	cmp	r2, r3
 8013990:	d20d      	bcs.n	80139ae <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8013992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013996:	b672      	cpsid	i
 8013998:	f383 8811 	msr	BASEPRI, r3
 801399c:	f3bf 8f6f 	isb	sy
 80139a0:	f3bf 8f4f 	dsb	sy
 80139a4:	b662      	cpsie	i
 80139a6:	607b      	str	r3, [r7, #4]
}
 80139a8:	bf00      	nop
 80139aa:	bf00      	nop
 80139ac:	e7fd      	b.n	80139aa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80139ae:	4b10      	ldr	r3, [pc, #64]	@ (80139f0 <vPortValidateInterruptPriority+0x84>)
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80139b6:	4b0f      	ldr	r3, [pc, #60]	@ (80139f4 <vPortValidateInterruptPriority+0x88>)
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	429a      	cmp	r2, r3
 80139bc:	d90d      	bls.n	80139da <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80139be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139c2:	b672      	cpsid	i
 80139c4:	f383 8811 	msr	BASEPRI, r3
 80139c8:	f3bf 8f6f 	isb	sy
 80139cc:	f3bf 8f4f 	dsb	sy
 80139d0:	b662      	cpsie	i
 80139d2:	603b      	str	r3, [r7, #0]
}
 80139d4:	bf00      	nop
 80139d6:	bf00      	nop
 80139d8:	e7fd      	b.n	80139d6 <vPortValidateInterruptPriority+0x6a>
	}
 80139da:	bf00      	nop
 80139dc:	3714      	adds	r7, #20
 80139de:	46bd      	mov	sp, r7
 80139e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139e4:	4770      	bx	lr
 80139e6:	bf00      	nop
 80139e8:	e000e3f0 	.word	0xe000e3f0
 80139ec:	2000218c 	.word	0x2000218c
 80139f0:	e000ed0c 	.word	0xe000ed0c
 80139f4:	20002190 	.word	0x20002190

080139f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80139f8:	b580      	push	{r7, lr}
 80139fa:	b08a      	sub	sp, #40	@ 0x28
 80139fc:	af00      	add	r7, sp, #0
 80139fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013a00:	2300      	movs	r3, #0
 8013a02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013a04:	f7ff f8aa 	bl	8012b5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013a08:	4b5f      	ldr	r3, [pc, #380]	@ (8013b88 <pvPortMalloc+0x190>)
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d101      	bne.n	8013a14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013a10:	f000 f924 	bl	8013c5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013a14:	4b5d      	ldr	r3, [pc, #372]	@ (8013b8c <pvPortMalloc+0x194>)
 8013a16:	681a      	ldr	r2, [r3, #0]
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	4013      	ands	r3, r2
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	f040 8094 	bne.w	8013b4a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d020      	beq.n	8013a6a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8013a28:	2208      	movs	r2, #8
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	4413      	add	r3, r2
 8013a2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	f003 0307 	and.w	r3, r3, #7
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d017      	beq.n	8013a6a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f023 0307 	bic.w	r3, r3, #7
 8013a40:	3308      	adds	r3, #8
 8013a42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	f003 0307 	and.w	r3, r3, #7
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d00d      	beq.n	8013a6a <pvPortMalloc+0x72>
	__asm volatile
 8013a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a52:	b672      	cpsid	i
 8013a54:	f383 8811 	msr	BASEPRI, r3
 8013a58:	f3bf 8f6f 	isb	sy
 8013a5c:	f3bf 8f4f 	dsb	sy
 8013a60:	b662      	cpsie	i
 8013a62:	617b      	str	r3, [r7, #20]
}
 8013a64:	bf00      	nop
 8013a66:	bf00      	nop
 8013a68:	e7fd      	b.n	8013a66 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d06c      	beq.n	8013b4a <pvPortMalloc+0x152>
 8013a70:	4b47      	ldr	r3, [pc, #284]	@ (8013b90 <pvPortMalloc+0x198>)
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	687a      	ldr	r2, [r7, #4]
 8013a76:	429a      	cmp	r2, r3
 8013a78:	d867      	bhi.n	8013b4a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013a7a:	4b46      	ldr	r3, [pc, #280]	@ (8013b94 <pvPortMalloc+0x19c>)
 8013a7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013a7e:	4b45      	ldr	r3, [pc, #276]	@ (8013b94 <pvPortMalloc+0x19c>)
 8013a80:	681b      	ldr	r3, [r3, #0]
 8013a82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013a84:	e004      	b.n	8013a90 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8013a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a92:	685b      	ldr	r3, [r3, #4]
 8013a94:	687a      	ldr	r2, [r7, #4]
 8013a96:	429a      	cmp	r2, r3
 8013a98:	d903      	bls.n	8013aa2 <pvPortMalloc+0xaa>
 8013a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d1f1      	bne.n	8013a86 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013aa2:	4b39      	ldr	r3, [pc, #228]	@ (8013b88 <pvPortMalloc+0x190>)
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013aa8:	429a      	cmp	r2, r3
 8013aaa:	d04e      	beq.n	8013b4a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013aac:	6a3b      	ldr	r3, [r7, #32]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	2208      	movs	r2, #8
 8013ab2:	4413      	add	r3, r2
 8013ab4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ab8:	681a      	ldr	r2, [r3, #0]
 8013aba:	6a3b      	ldr	r3, [r7, #32]
 8013abc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ac0:	685a      	ldr	r2, [r3, #4]
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	1ad2      	subs	r2, r2, r3
 8013ac6:	2308      	movs	r3, #8
 8013ac8:	005b      	lsls	r3, r3, #1
 8013aca:	429a      	cmp	r2, r3
 8013acc:	d922      	bls.n	8013b14 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	4413      	add	r3, r2
 8013ad4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013ad6:	69bb      	ldr	r3, [r7, #24]
 8013ad8:	f003 0307 	and.w	r3, r3, #7
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d00d      	beq.n	8013afc <pvPortMalloc+0x104>
	__asm volatile
 8013ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ae4:	b672      	cpsid	i
 8013ae6:	f383 8811 	msr	BASEPRI, r3
 8013aea:	f3bf 8f6f 	isb	sy
 8013aee:	f3bf 8f4f 	dsb	sy
 8013af2:	b662      	cpsie	i
 8013af4:	613b      	str	r3, [r7, #16]
}
 8013af6:	bf00      	nop
 8013af8:	bf00      	nop
 8013afa:	e7fd      	b.n	8013af8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013afe:	685a      	ldr	r2, [r3, #4]
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	1ad2      	subs	r2, r2, r3
 8013b04:	69bb      	ldr	r3, [r7, #24]
 8013b06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b0a:	687a      	ldr	r2, [r7, #4]
 8013b0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013b0e:	69b8      	ldr	r0, [r7, #24]
 8013b10:	f000 f906 	bl	8013d20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013b14:	4b1e      	ldr	r3, [pc, #120]	@ (8013b90 <pvPortMalloc+0x198>)
 8013b16:	681a      	ldr	r2, [r3, #0]
 8013b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b1a:	685b      	ldr	r3, [r3, #4]
 8013b1c:	1ad3      	subs	r3, r2, r3
 8013b1e:	4a1c      	ldr	r2, [pc, #112]	@ (8013b90 <pvPortMalloc+0x198>)
 8013b20:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013b22:	4b1b      	ldr	r3, [pc, #108]	@ (8013b90 <pvPortMalloc+0x198>)
 8013b24:	681a      	ldr	r2, [r3, #0]
 8013b26:	4b1c      	ldr	r3, [pc, #112]	@ (8013b98 <pvPortMalloc+0x1a0>)
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	429a      	cmp	r2, r3
 8013b2c:	d203      	bcs.n	8013b36 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013b2e:	4b18      	ldr	r3, [pc, #96]	@ (8013b90 <pvPortMalloc+0x198>)
 8013b30:	681b      	ldr	r3, [r3, #0]
 8013b32:	4a19      	ldr	r2, [pc, #100]	@ (8013b98 <pvPortMalloc+0x1a0>)
 8013b34:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b38:	685a      	ldr	r2, [r3, #4]
 8013b3a:	4b14      	ldr	r3, [pc, #80]	@ (8013b8c <pvPortMalloc+0x194>)
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	431a      	orrs	r2, r3
 8013b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b42:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b46:	2200      	movs	r2, #0
 8013b48:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013b4a:	f7ff f815 	bl	8012b78 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8013b4e:	69fb      	ldr	r3, [r7, #28]
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d101      	bne.n	8013b58 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8013b54:	f7ec fd04 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013b58:	69fb      	ldr	r3, [r7, #28]
 8013b5a:	f003 0307 	and.w	r3, r3, #7
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d00d      	beq.n	8013b7e <pvPortMalloc+0x186>
	__asm volatile
 8013b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b66:	b672      	cpsid	i
 8013b68:	f383 8811 	msr	BASEPRI, r3
 8013b6c:	f3bf 8f6f 	isb	sy
 8013b70:	f3bf 8f4f 	dsb	sy
 8013b74:	b662      	cpsie	i
 8013b76:	60fb      	str	r3, [r7, #12]
}
 8013b78:	bf00      	nop
 8013b7a:	bf00      	nop
 8013b7c:	e7fd      	b.n	8013b7a <pvPortMalloc+0x182>
	return pvReturn;
 8013b7e:	69fb      	ldr	r3, [r7, #28]
}
 8013b80:	4618      	mov	r0, r3
 8013b82:	3728      	adds	r7, #40	@ 0x28
 8013b84:	46bd      	mov	sp, r7
 8013b86:	bd80      	pop	{r7, pc}
 8013b88:	2000a19c 	.word	0x2000a19c
 8013b8c:	2000a1a8 	.word	0x2000a1a8
 8013b90:	2000a1a0 	.word	0x2000a1a0
 8013b94:	2000a194 	.word	0x2000a194
 8013b98:	2000a1a4 	.word	0x2000a1a4

08013b9c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013b9c:	b580      	push	{r7, lr}
 8013b9e:	b086      	sub	sp, #24
 8013ba0:	af00      	add	r7, sp, #0
 8013ba2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d04e      	beq.n	8013c4c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013bae:	2308      	movs	r3, #8
 8013bb0:	425b      	negs	r3, r3
 8013bb2:	697a      	ldr	r2, [r7, #20]
 8013bb4:	4413      	add	r3, r2
 8013bb6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013bb8:	697b      	ldr	r3, [r7, #20]
 8013bba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013bbc:	693b      	ldr	r3, [r7, #16]
 8013bbe:	685a      	ldr	r2, [r3, #4]
 8013bc0:	4b24      	ldr	r3, [pc, #144]	@ (8013c54 <vPortFree+0xb8>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	4013      	ands	r3, r2
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d10d      	bne.n	8013be6 <vPortFree+0x4a>
	__asm volatile
 8013bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bce:	b672      	cpsid	i
 8013bd0:	f383 8811 	msr	BASEPRI, r3
 8013bd4:	f3bf 8f6f 	isb	sy
 8013bd8:	f3bf 8f4f 	dsb	sy
 8013bdc:	b662      	cpsie	i
 8013bde:	60fb      	str	r3, [r7, #12]
}
 8013be0:	bf00      	nop
 8013be2:	bf00      	nop
 8013be4:	e7fd      	b.n	8013be2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013be6:	693b      	ldr	r3, [r7, #16]
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	d00d      	beq.n	8013c0a <vPortFree+0x6e>
	__asm volatile
 8013bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bf2:	b672      	cpsid	i
 8013bf4:	f383 8811 	msr	BASEPRI, r3
 8013bf8:	f3bf 8f6f 	isb	sy
 8013bfc:	f3bf 8f4f 	dsb	sy
 8013c00:	b662      	cpsie	i
 8013c02:	60bb      	str	r3, [r7, #8]
}
 8013c04:	bf00      	nop
 8013c06:	bf00      	nop
 8013c08:	e7fd      	b.n	8013c06 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013c0a:	693b      	ldr	r3, [r7, #16]
 8013c0c:	685a      	ldr	r2, [r3, #4]
 8013c0e:	4b11      	ldr	r3, [pc, #68]	@ (8013c54 <vPortFree+0xb8>)
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	4013      	ands	r3, r2
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d019      	beq.n	8013c4c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013c18:	693b      	ldr	r3, [r7, #16]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d115      	bne.n	8013c4c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013c20:	693b      	ldr	r3, [r7, #16]
 8013c22:	685a      	ldr	r2, [r3, #4]
 8013c24:	4b0b      	ldr	r3, [pc, #44]	@ (8013c54 <vPortFree+0xb8>)
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	43db      	mvns	r3, r3
 8013c2a:	401a      	ands	r2, r3
 8013c2c:	693b      	ldr	r3, [r7, #16]
 8013c2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013c30:	f7fe ff94 	bl	8012b5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013c34:	693b      	ldr	r3, [r7, #16]
 8013c36:	685a      	ldr	r2, [r3, #4]
 8013c38:	4b07      	ldr	r3, [pc, #28]	@ (8013c58 <vPortFree+0xbc>)
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	4413      	add	r3, r2
 8013c3e:	4a06      	ldr	r2, [pc, #24]	@ (8013c58 <vPortFree+0xbc>)
 8013c40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013c42:	6938      	ldr	r0, [r7, #16]
 8013c44:	f000 f86c 	bl	8013d20 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8013c48:	f7fe ff96 	bl	8012b78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013c4c:	bf00      	nop
 8013c4e:	3718      	adds	r7, #24
 8013c50:	46bd      	mov	sp, r7
 8013c52:	bd80      	pop	{r7, pc}
 8013c54:	2000a1a8 	.word	0x2000a1a8
 8013c58:	2000a1a0 	.word	0x2000a1a0

08013c5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013c5c:	b480      	push	{r7}
 8013c5e:	b085      	sub	sp, #20
 8013c60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013c62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013c66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013c68:	4b27      	ldr	r3, [pc, #156]	@ (8013d08 <prvHeapInit+0xac>)
 8013c6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	f003 0307 	and.w	r3, r3, #7
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d00c      	beq.n	8013c90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013c76:	68fb      	ldr	r3, [r7, #12]
 8013c78:	3307      	adds	r3, #7
 8013c7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	f023 0307 	bic.w	r3, r3, #7
 8013c82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013c84:	68ba      	ldr	r2, [r7, #8]
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	1ad3      	subs	r3, r2, r3
 8013c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8013d08 <prvHeapInit+0xac>)
 8013c8c:	4413      	add	r3, r2
 8013c8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013c94:	4a1d      	ldr	r2, [pc, #116]	@ (8013d0c <prvHeapInit+0xb0>)
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8013d0c <prvHeapInit+0xb0>)
 8013c9c:	2200      	movs	r2, #0
 8013c9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	68ba      	ldr	r2, [r7, #8]
 8013ca4:	4413      	add	r3, r2
 8013ca6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013ca8:	2208      	movs	r2, #8
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	1a9b      	subs	r3, r3, r2
 8013cae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	f023 0307 	bic.w	r3, r3, #7
 8013cb6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	4a15      	ldr	r2, [pc, #84]	@ (8013d10 <prvHeapInit+0xb4>)
 8013cbc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013cbe:	4b14      	ldr	r3, [pc, #80]	@ (8013d10 <prvHeapInit+0xb4>)
 8013cc0:	681b      	ldr	r3, [r3, #0]
 8013cc2:	2200      	movs	r2, #0
 8013cc4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013cc6:	4b12      	ldr	r3, [pc, #72]	@ (8013d10 <prvHeapInit+0xb4>)
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	2200      	movs	r2, #0
 8013ccc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013cd2:	683b      	ldr	r3, [r7, #0]
 8013cd4:	68fa      	ldr	r2, [r7, #12]
 8013cd6:	1ad2      	subs	r2, r2, r3
 8013cd8:	683b      	ldr	r3, [r7, #0]
 8013cda:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8013d10 <prvHeapInit+0xb4>)
 8013cde:	681a      	ldr	r2, [r3, #0]
 8013ce0:	683b      	ldr	r3, [r7, #0]
 8013ce2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013ce4:	683b      	ldr	r3, [r7, #0]
 8013ce6:	685b      	ldr	r3, [r3, #4]
 8013ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8013d14 <prvHeapInit+0xb8>)
 8013cea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013cec:	683b      	ldr	r3, [r7, #0]
 8013cee:	685b      	ldr	r3, [r3, #4]
 8013cf0:	4a09      	ldr	r2, [pc, #36]	@ (8013d18 <prvHeapInit+0xbc>)
 8013cf2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013cf4:	4b09      	ldr	r3, [pc, #36]	@ (8013d1c <prvHeapInit+0xc0>)
 8013cf6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013cfa:	601a      	str	r2, [r3, #0]
}
 8013cfc:	bf00      	nop
 8013cfe:	3714      	adds	r7, #20
 8013d00:	46bd      	mov	sp, r7
 8013d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d06:	4770      	bx	lr
 8013d08:	20002194 	.word	0x20002194
 8013d0c:	2000a194 	.word	0x2000a194
 8013d10:	2000a19c 	.word	0x2000a19c
 8013d14:	2000a1a4 	.word	0x2000a1a4
 8013d18:	2000a1a0 	.word	0x2000a1a0
 8013d1c:	2000a1a8 	.word	0x2000a1a8

08013d20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013d20:	b480      	push	{r7}
 8013d22:	b085      	sub	sp, #20
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013d28:	4b28      	ldr	r3, [pc, #160]	@ (8013dcc <prvInsertBlockIntoFreeList+0xac>)
 8013d2a:	60fb      	str	r3, [r7, #12]
 8013d2c:	e002      	b.n	8013d34 <prvInsertBlockIntoFreeList+0x14>
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	60fb      	str	r3, [r7, #12]
 8013d34:	68fb      	ldr	r3, [r7, #12]
 8013d36:	681b      	ldr	r3, [r3, #0]
 8013d38:	687a      	ldr	r2, [r7, #4]
 8013d3a:	429a      	cmp	r2, r3
 8013d3c:	d8f7      	bhi.n	8013d2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	685b      	ldr	r3, [r3, #4]
 8013d46:	68ba      	ldr	r2, [r7, #8]
 8013d48:	4413      	add	r3, r2
 8013d4a:	687a      	ldr	r2, [r7, #4]
 8013d4c:	429a      	cmp	r2, r3
 8013d4e:	d108      	bne.n	8013d62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	685a      	ldr	r2, [r3, #4]
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	685b      	ldr	r3, [r3, #4]
 8013d58:	441a      	add	r2, r3
 8013d5a:	68fb      	ldr	r3, [r7, #12]
 8013d5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	685b      	ldr	r3, [r3, #4]
 8013d6a:	68ba      	ldr	r2, [r7, #8]
 8013d6c:	441a      	add	r2, r3
 8013d6e:	68fb      	ldr	r3, [r7, #12]
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	429a      	cmp	r2, r3
 8013d74:	d118      	bne.n	8013da8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013d76:	68fb      	ldr	r3, [r7, #12]
 8013d78:	681a      	ldr	r2, [r3, #0]
 8013d7a:	4b15      	ldr	r3, [pc, #84]	@ (8013dd0 <prvInsertBlockIntoFreeList+0xb0>)
 8013d7c:	681b      	ldr	r3, [r3, #0]
 8013d7e:	429a      	cmp	r2, r3
 8013d80:	d00d      	beq.n	8013d9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	685a      	ldr	r2, [r3, #4]
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	681b      	ldr	r3, [r3, #0]
 8013d8a:	685b      	ldr	r3, [r3, #4]
 8013d8c:	441a      	add	r2, r3
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	681a      	ldr	r2, [r3, #0]
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	601a      	str	r2, [r3, #0]
 8013d9c:	e008      	b.n	8013db0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8013dd0 <prvInsertBlockIntoFreeList+0xb0>)
 8013da0:	681a      	ldr	r2, [r3, #0]
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	601a      	str	r2, [r3, #0]
 8013da6:	e003      	b.n	8013db0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	681a      	ldr	r2, [r3, #0]
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013db0:	68fa      	ldr	r2, [r7, #12]
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	429a      	cmp	r2, r3
 8013db6:	d002      	beq.n	8013dbe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	687a      	ldr	r2, [r7, #4]
 8013dbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013dbe:	bf00      	nop
 8013dc0:	3714      	adds	r7, #20
 8013dc2:	46bd      	mov	sp, r7
 8013dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc8:	4770      	bx	lr
 8013dca:	bf00      	nop
 8013dcc:	2000a194 	.word	0x2000a194
 8013dd0:	2000a19c 	.word	0x2000a19c

08013dd4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8013dd4:	b580      	push	{r7, lr}
 8013dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8013dd8:	2201      	movs	r2, #1
 8013dda:	490e      	ldr	r1, [pc, #56]	@ (8013e14 <MX_USB_HOST_Init+0x40>)
 8013ddc:	480e      	ldr	r0, [pc, #56]	@ (8013e18 <MX_USB_HOST_Init+0x44>)
 8013dde:	f7fb fde1 	bl	800f9a4 <USBH_Init>
 8013de2:	4603      	mov	r3, r0
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d001      	beq.n	8013dec <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8013de8:	f7ed fe42 	bl	8001a70 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8013dec:	490b      	ldr	r1, [pc, #44]	@ (8013e1c <MX_USB_HOST_Init+0x48>)
 8013dee:	480a      	ldr	r0, [pc, #40]	@ (8013e18 <MX_USB_HOST_Init+0x44>)
 8013df0:	f7fb feab 	bl	800fb4a <USBH_RegisterClass>
 8013df4:	4603      	mov	r3, r0
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	d001      	beq.n	8013dfe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8013dfa:	f7ed fe39 	bl	8001a70 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8013dfe:	4806      	ldr	r0, [pc, #24]	@ (8013e18 <MX_USB_HOST_Init+0x44>)
 8013e00:	f7fb ff2f 	bl	800fc62 <USBH_Start>
 8013e04:	4603      	mov	r3, r0
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d001      	beq.n	8013e0e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8013e0a:	f7ed fe31 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8013e0e:	bf00      	nop
 8013e10:	bd80      	pop	{r7, pc}
 8013e12:	bf00      	nop
 8013e14:	08013e21 	.word	0x08013e21
 8013e18:	2000a1ac 	.word	0x2000a1ac
 8013e1c:	2000000c 	.word	0x2000000c

08013e20 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8013e20:	b480      	push	{r7}
 8013e22:	b083      	sub	sp, #12
 8013e24:	af00      	add	r7, sp, #0
 8013e26:	6078      	str	r0, [r7, #4]
 8013e28:	460b      	mov	r3, r1
 8013e2a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8013e2c:	78fb      	ldrb	r3, [r7, #3]
 8013e2e:	3b01      	subs	r3, #1
 8013e30:	2b04      	cmp	r3, #4
 8013e32:	d819      	bhi.n	8013e68 <USBH_UserProcess+0x48>
 8013e34:	a201      	add	r2, pc, #4	@ (adr r2, 8013e3c <USBH_UserProcess+0x1c>)
 8013e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e3a:	bf00      	nop
 8013e3c:	08013e69 	.word	0x08013e69
 8013e40:	08013e59 	.word	0x08013e59
 8013e44:	08013e69 	.word	0x08013e69
 8013e48:	08013e61 	.word	0x08013e61
 8013e4c:	08013e51 	.word	0x08013e51
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8013e50:	4b09      	ldr	r3, [pc, #36]	@ (8013e78 <USBH_UserProcess+0x58>)
 8013e52:	2203      	movs	r2, #3
 8013e54:	701a      	strb	r2, [r3, #0]
  break;
 8013e56:	e008      	b.n	8013e6a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8013e58:	4b07      	ldr	r3, [pc, #28]	@ (8013e78 <USBH_UserProcess+0x58>)
 8013e5a:	2202      	movs	r2, #2
 8013e5c:	701a      	strb	r2, [r3, #0]
  break;
 8013e5e:	e004      	b.n	8013e6a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8013e60:	4b05      	ldr	r3, [pc, #20]	@ (8013e78 <USBH_UserProcess+0x58>)
 8013e62:	2201      	movs	r2, #1
 8013e64:	701a      	strb	r2, [r3, #0]
  break;
 8013e66:	e000      	b.n	8013e6a <USBH_UserProcess+0x4a>

  default:
  break;
 8013e68:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8013e6a:	bf00      	nop
 8013e6c:	370c      	adds	r7, #12
 8013e6e:	46bd      	mov	sp, r7
 8013e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e74:	4770      	bx	lr
 8013e76:	bf00      	nop
 8013e78:	2000a590 	.word	0x2000a590

08013e7c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8013e7c:	b580      	push	{r7, lr}
 8013e7e:	b08a      	sub	sp, #40	@ 0x28
 8013e80:	af00      	add	r7, sp, #0
 8013e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013e84:	f107 0314 	add.w	r3, r7, #20
 8013e88:	2200      	movs	r2, #0
 8013e8a:	601a      	str	r2, [r3, #0]
 8013e8c:	605a      	str	r2, [r3, #4]
 8013e8e:	609a      	str	r2, [r3, #8]
 8013e90:	60da      	str	r2, [r3, #12]
 8013e92:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8013e9c:	d13c      	bne.n	8013f18 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013e9e:	4b20      	ldr	r3, [pc, #128]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013ea4:	f043 0301 	orr.w	r3, r3, #1
 8013ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8013eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013eae:	f003 0301 	and.w	r3, r3, #1
 8013eb2:	613b      	str	r3, [r7, #16]
 8013eb4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8013eb6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8013eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013ebc:	2302      	movs	r3, #2
 8013ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013ec0:	2300      	movs	r3, #0
 8013ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8013ec4:	2303      	movs	r3, #3
 8013ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8013ec8:	230a      	movs	r3, #10
 8013eca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013ecc:	f107 0314 	add.w	r3, r7, #20
 8013ed0:	4619      	mov	r1, r3
 8013ed2:	4814      	ldr	r0, [pc, #80]	@ (8013f24 <HAL_HCD_MspInit+0xa8>)
 8013ed4:	f7f0 fe1c 	bl	8004b10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013ed8:	4b11      	ldr	r3, [pc, #68]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013edc:	4a10      	ldr	r2, [pc, #64]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013ede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013ee2:	6353      	str	r3, [r2, #52]	@ 0x34
 8013ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013ee8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013eec:	60fb      	str	r3, [r7, #12]
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ef4:	4a0a      	ldr	r2, [pc, #40]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013ef6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8013efa:	6453      	str	r3, [r2, #68]	@ 0x44
 8013efc:	4b08      	ldr	r3, [pc, #32]	@ (8013f20 <HAL_HCD_MspInit+0xa4>)
 8013efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013f04:	60bb      	str	r3, [r7, #8]
 8013f06:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8013f08:	2200      	movs	r2, #0
 8013f0a:	2105      	movs	r1, #5
 8013f0c:	2043      	movs	r0, #67	@ 0x43
 8013f0e:	f7ef fbab 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013f12:	2043      	movs	r0, #67	@ 0x43
 8013f14:	f7ef fbc4 	bl	80036a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8013f18:	bf00      	nop
 8013f1a:	3728      	adds	r7, #40	@ 0x28
 8013f1c:	46bd      	mov	sp, r7
 8013f1e:	bd80      	pop	{r7, pc}
 8013f20:	40023800 	.word	0x40023800
 8013f24:	40020000 	.word	0x40020000

08013f28 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8013f28:	b580      	push	{r7, lr}
 8013f2a:	b082      	sub	sp, #8
 8013f2c:	af00      	add	r7, sp, #0
 8013f2e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013f36:	4618      	mov	r0, r3
 8013f38:	f7fc facb 	bl	80104d2 <USBH_LL_IncTimer>
}
 8013f3c:	bf00      	nop
 8013f3e:	3708      	adds	r7, #8
 8013f40:	46bd      	mov	sp, r7
 8013f42:	bd80      	pop	{r7, pc}

08013f44 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b082      	sub	sp, #8
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013f52:	4618      	mov	r0, r3
 8013f54:	f7fc fb0b 	bl	801056e <USBH_LL_Connect>
}
 8013f58:	bf00      	nop
 8013f5a:	3708      	adds	r7, #8
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	bd80      	pop	{r7, pc}

08013f60 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b082      	sub	sp, #8
 8013f64:	af00      	add	r7, sp, #0
 8013f66:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013f6e:	4618      	mov	r0, r3
 8013f70:	f7fc fb18 	bl	80105a4 <USBH_LL_Disconnect>
}
 8013f74:	bf00      	nop
 8013f76:	3708      	adds	r7, #8
 8013f78:	46bd      	mov	sp, r7
 8013f7a:	bd80      	pop	{r7, pc}

08013f7c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8013f7c:	b580      	push	{r7, lr}
 8013f7e:	b082      	sub	sp, #8
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	6078      	str	r0, [r7, #4]
 8013f84:	460b      	mov	r3, r1
 8013f86:	70fb      	strb	r3, [r7, #3]
 8013f88:	4613      	mov	r3, r2
 8013f8a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013f92:	4618      	mov	r0, r3
 8013f94:	f7fc fb6c 	bl	8010670 <USBH_LL_NotifyURBChange>
#endif
}
 8013f98:	bf00      	nop
 8013f9a:	3708      	adds	r7, #8
 8013f9c:	46bd      	mov	sp, r7
 8013f9e:	bd80      	pop	{r7, pc}

08013fa0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013fa0:	b580      	push	{r7, lr}
 8013fa2:	b082      	sub	sp, #8
 8013fa4:	af00      	add	r7, sp, #0
 8013fa6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013fae:	4618      	mov	r0, r3
 8013fb0:	f7fc fab9 	bl	8010526 <USBH_LL_PortEnabled>
}
 8013fb4:	bf00      	nop
 8013fb6:	3708      	adds	r7, #8
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	bd80      	pop	{r7, pc}

08013fbc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013fbc:	b580      	push	{r7, lr}
 8013fbe:	b082      	sub	sp, #8
 8013fc0:	af00      	add	r7, sp, #0
 8013fc2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013fca:	4618      	mov	r0, r3
 8013fcc:	f7fc fabd 	bl	801054a <USBH_LL_PortDisabled>
}
 8013fd0:	bf00      	nop
 8013fd2:	3708      	adds	r7, #8
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	bd80      	pop	{r7, pc}

08013fd8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8013fd8:	b580      	push	{r7, lr}
 8013fda:	b082      	sub	sp, #8
 8013fdc:	af00      	add	r7, sp, #0
 8013fde:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8013fe6:	2b01      	cmp	r3, #1
 8013fe8:	d12a      	bne.n	8014040 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8013fea:	4a18      	ldr	r2, [pc, #96]	@ (801404c <USBH_LL_Init+0x74>)
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	4a15      	ldr	r2, [pc, #84]	@ (801404c <USBH_LL_Init+0x74>)
 8013ff6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013ffa:	4b14      	ldr	r3, [pc, #80]	@ (801404c <USBH_LL_Init+0x74>)
 8013ffc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8014000:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8014002:	4b12      	ldr	r3, [pc, #72]	@ (801404c <USBH_LL_Init+0x74>)
 8014004:	2208      	movs	r2, #8
 8014006:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8014008:	4b10      	ldr	r3, [pc, #64]	@ (801404c <USBH_LL_Init+0x74>)
 801400a:	2201      	movs	r2, #1
 801400c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801400e:	4b0f      	ldr	r3, [pc, #60]	@ (801404c <USBH_LL_Init+0x74>)
 8014010:	2200      	movs	r2, #0
 8014012:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8014014:	4b0d      	ldr	r3, [pc, #52]	@ (801404c <USBH_LL_Init+0x74>)
 8014016:	2202      	movs	r2, #2
 8014018:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801401a:	4b0c      	ldr	r3, [pc, #48]	@ (801404c <USBH_LL_Init+0x74>)
 801401c:	2200      	movs	r2, #0
 801401e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8014020:	480a      	ldr	r0, [pc, #40]	@ (801404c <USBH_LL_Init+0x74>)
 8014022:	f7f0 ff52 	bl	8004eca <HAL_HCD_Init>
 8014026:	4603      	mov	r3, r0
 8014028:	2b00      	cmp	r3, #0
 801402a:	d001      	beq.n	8014030 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801402c:	f7ed fd20 	bl	8001a70 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8014030:	4806      	ldr	r0, [pc, #24]	@ (801404c <USBH_LL_Init+0x74>)
 8014032:	f7f1 fb8f 	bl	8005754 <HAL_HCD_GetCurrentFrame>
 8014036:	4603      	mov	r3, r0
 8014038:	4619      	mov	r1, r3
 801403a:	6878      	ldr	r0, [r7, #4]
 801403c:	f7fc fa3a 	bl	80104b4 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8014040:	2300      	movs	r3, #0
}
 8014042:	4618      	mov	r0, r3
 8014044:	3708      	adds	r7, #8
 8014046:	46bd      	mov	sp, r7
 8014048:	bd80      	pop	{r7, pc}
 801404a:	bf00      	nop
 801404c:	2000a594 	.word	0x2000a594

08014050 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8014050:	b580      	push	{r7, lr}
 8014052:	b084      	sub	sp, #16
 8014054:	af00      	add	r7, sp, #0
 8014056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014058:	2300      	movs	r3, #0
 801405a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801405c:	2300      	movs	r3, #0
 801405e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014066:	4618      	mov	r0, r3
 8014068:	f7f1 fafc 	bl	8005664 <HAL_HCD_Start>
 801406c:	4603      	mov	r3, r0
 801406e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014070:	7bfb      	ldrb	r3, [r7, #15]
 8014072:	4618      	mov	r0, r3
 8014074:	f000 f94c 	bl	8014310 <USBH_Get_USB_Status>
 8014078:	4603      	mov	r3, r0
 801407a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801407c:	7bbb      	ldrb	r3, [r7, #14]
}
 801407e:	4618      	mov	r0, r3
 8014080:	3710      	adds	r7, #16
 8014082:	46bd      	mov	sp, r7
 8014084:	bd80      	pop	{r7, pc}

08014086 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8014086:	b580      	push	{r7, lr}
 8014088:	b084      	sub	sp, #16
 801408a:	af00      	add	r7, sp, #0
 801408c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801408e:	2300      	movs	r3, #0
 8014090:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014092:	2300      	movs	r3, #0
 8014094:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801409c:	4618      	mov	r0, r3
 801409e:	f7f1 fb04 	bl	80056aa <HAL_HCD_Stop>
 80140a2:	4603      	mov	r3, r0
 80140a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80140a6:	7bfb      	ldrb	r3, [r7, #15]
 80140a8:	4618      	mov	r0, r3
 80140aa:	f000 f931 	bl	8014310 <USBH_Get_USB_Status>
 80140ae:	4603      	mov	r3, r0
 80140b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80140b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80140b4:	4618      	mov	r0, r3
 80140b6:	3710      	adds	r7, #16
 80140b8:	46bd      	mov	sp, r7
 80140ba:	bd80      	pop	{r7, pc}

080140bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80140bc:	b580      	push	{r7, lr}
 80140be:	b084      	sub	sp, #16
 80140c0:	af00      	add	r7, sp, #0
 80140c2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80140c4:	2301      	movs	r3, #1
 80140c6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80140ce:	4618      	mov	r0, r3
 80140d0:	f7f1 fb4e 	bl	8005770 <HAL_HCD_GetCurrentSpeed>
 80140d4:	4603      	mov	r3, r0
 80140d6:	2b02      	cmp	r3, #2
 80140d8:	d00c      	beq.n	80140f4 <USBH_LL_GetSpeed+0x38>
 80140da:	2b02      	cmp	r3, #2
 80140dc:	d80d      	bhi.n	80140fa <USBH_LL_GetSpeed+0x3e>
 80140de:	2b00      	cmp	r3, #0
 80140e0:	d002      	beq.n	80140e8 <USBH_LL_GetSpeed+0x2c>
 80140e2:	2b01      	cmp	r3, #1
 80140e4:	d003      	beq.n	80140ee <USBH_LL_GetSpeed+0x32>
 80140e6:	e008      	b.n	80140fa <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80140e8:	2300      	movs	r3, #0
 80140ea:	73fb      	strb	r3, [r7, #15]
    break;
 80140ec:	e008      	b.n	8014100 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80140ee:	2301      	movs	r3, #1
 80140f0:	73fb      	strb	r3, [r7, #15]
    break;
 80140f2:	e005      	b.n	8014100 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80140f4:	2302      	movs	r3, #2
 80140f6:	73fb      	strb	r3, [r7, #15]
    break;
 80140f8:	e002      	b.n	8014100 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80140fa:	2301      	movs	r3, #1
 80140fc:	73fb      	strb	r3, [r7, #15]
    break;
 80140fe:	bf00      	nop
  }
  return  speed;
 8014100:	7bfb      	ldrb	r3, [r7, #15]
}
 8014102:	4618      	mov	r0, r3
 8014104:	3710      	adds	r7, #16
 8014106:	46bd      	mov	sp, r7
 8014108:	bd80      	pop	{r7, pc}

0801410a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801410a:	b580      	push	{r7, lr}
 801410c:	b084      	sub	sp, #16
 801410e:	af00      	add	r7, sp, #0
 8014110:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014112:	2300      	movs	r3, #0
 8014114:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014116:	2300      	movs	r3, #0
 8014118:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014120:	4618      	mov	r0, r3
 8014122:	f7f1 fadf 	bl	80056e4 <HAL_HCD_ResetPort>
 8014126:	4603      	mov	r3, r0
 8014128:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801412a:	7bfb      	ldrb	r3, [r7, #15]
 801412c:	4618      	mov	r0, r3
 801412e:	f000 f8ef 	bl	8014310 <USBH_Get_USB_Status>
 8014132:	4603      	mov	r3, r0
 8014134:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014136:	7bbb      	ldrb	r3, [r7, #14]
}
 8014138:	4618      	mov	r0, r3
 801413a:	3710      	adds	r7, #16
 801413c:	46bd      	mov	sp, r7
 801413e:	bd80      	pop	{r7, pc}

08014140 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014140:	b580      	push	{r7, lr}
 8014142:	b082      	sub	sp, #8
 8014144:	af00      	add	r7, sp, #0
 8014146:	6078      	str	r0, [r7, #4]
 8014148:	460b      	mov	r3, r1
 801414a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014152:	78fa      	ldrb	r2, [r7, #3]
 8014154:	4611      	mov	r1, r2
 8014156:	4618      	mov	r0, r3
 8014158:	f7f1 fae7 	bl	800572a <HAL_HCD_HC_GetXferCount>
 801415c:	4603      	mov	r3, r0
}
 801415e:	4618      	mov	r0, r3
 8014160:	3708      	adds	r7, #8
 8014162:	46bd      	mov	sp, r7
 8014164:	bd80      	pop	{r7, pc}

08014166 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8014166:	b590      	push	{r4, r7, lr}
 8014168:	b089      	sub	sp, #36	@ 0x24
 801416a:	af04      	add	r7, sp, #16
 801416c:	6078      	str	r0, [r7, #4]
 801416e:	4608      	mov	r0, r1
 8014170:	4611      	mov	r1, r2
 8014172:	461a      	mov	r2, r3
 8014174:	4603      	mov	r3, r0
 8014176:	70fb      	strb	r3, [r7, #3]
 8014178:	460b      	mov	r3, r1
 801417a:	70bb      	strb	r3, [r7, #2]
 801417c:	4613      	mov	r3, r2
 801417e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014180:	2300      	movs	r3, #0
 8014182:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014184:	2300      	movs	r3, #0
 8014186:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 801418e:	787c      	ldrb	r4, [r7, #1]
 8014190:	78ba      	ldrb	r2, [r7, #2]
 8014192:	78f9      	ldrb	r1, [r7, #3]
 8014194:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014196:	9302      	str	r3, [sp, #8]
 8014198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801419c:	9301      	str	r3, [sp, #4]
 801419e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80141a2:	9300      	str	r3, [sp, #0]
 80141a4:	4623      	mov	r3, r4
 80141a6:	f7f0 fef7 	bl	8004f98 <HAL_HCD_HC_Init>
 80141aa:	4603      	mov	r3, r0
 80141ac:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80141ae:	7bfb      	ldrb	r3, [r7, #15]
 80141b0:	4618      	mov	r0, r3
 80141b2:	f000 f8ad 	bl	8014310 <USBH_Get_USB_Status>
 80141b6:	4603      	mov	r3, r0
 80141b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80141ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80141bc:	4618      	mov	r0, r3
 80141be:	3714      	adds	r7, #20
 80141c0:	46bd      	mov	sp, r7
 80141c2:	bd90      	pop	{r4, r7, pc}

080141c4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80141c4:	b480      	push	{r7}
 80141c6:	b083      	sub	sp, #12
 80141c8:	af00      	add	r7, sp, #0
 80141ca:	6078      	str	r0, [r7, #4]
 80141cc:	460b      	mov	r3, r1
 80141ce:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 80141d0:	2300      	movs	r3, #0
}
 80141d2:	4618      	mov	r0, r3
 80141d4:	370c      	adds	r7, #12
 80141d6:	46bd      	mov	sp, r7
 80141d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141dc:	4770      	bx	lr

080141de <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80141de:	b590      	push	{r4, r7, lr}
 80141e0:	b089      	sub	sp, #36	@ 0x24
 80141e2:	af04      	add	r7, sp, #16
 80141e4:	6078      	str	r0, [r7, #4]
 80141e6:	4608      	mov	r0, r1
 80141e8:	4611      	mov	r1, r2
 80141ea:	461a      	mov	r2, r3
 80141ec:	4603      	mov	r3, r0
 80141ee:	70fb      	strb	r3, [r7, #3]
 80141f0:	460b      	mov	r3, r1
 80141f2:	70bb      	strb	r3, [r7, #2]
 80141f4:	4613      	mov	r3, r2
 80141f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141f8:	2300      	movs	r3, #0
 80141fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80141fc:	2300      	movs	r3, #0
 80141fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8014206:	787c      	ldrb	r4, [r7, #1]
 8014208:	78ba      	ldrb	r2, [r7, #2]
 801420a:	78f9      	ldrb	r1, [r7, #3]
 801420c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8014210:	9303      	str	r3, [sp, #12]
 8014212:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014214:	9302      	str	r3, [sp, #8]
 8014216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014218:	9301      	str	r3, [sp, #4]
 801421a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801421e:	9300      	str	r3, [sp, #0]
 8014220:	4623      	mov	r3, r4
 8014222:	f7f0 ff71 	bl	8005108 <HAL_HCD_HC_SubmitRequest>
 8014226:	4603      	mov	r3, r0
 8014228:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801422a:	7bfb      	ldrb	r3, [r7, #15]
 801422c:	4618      	mov	r0, r3
 801422e:	f000 f86f 	bl	8014310 <USBH_Get_USB_Status>
 8014232:	4603      	mov	r3, r0
 8014234:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014236:	7bbb      	ldrb	r3, [r7, #14]
}
 8014238:	4618      	mov	r0, r3
 801423a:	3714      	adds	r7, #20
 801423c:	46bd      	mov	sp, r7
 801423e:	bd90      	pop	{r4, r7, pc}

08014240 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014240:	b580      	push	{r7, lr}
 8014242:	b082      	sub	sp, #8
 8014244:	af00      	add	r7, sp, #0
 8014246:	6078      	str	r0, [r7, #4]
 8014248:	460b      	mov	r3, r1
 801424a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8014252:	78fa      	ldrb	r2, [r7, #3]
 8014254:	4611      	mov	r1, r2
 8014256:	4618      	mov	r0, r3
 8014258:	f7f1 fa52 	bl	8005700 <HAL_HCD_HC_GetURBState>
 801425c:	4603      	mov	r3, r0
}
 801425e:	4618      	mov	r0, r3
 8014260:	3708      	adds	r7, #8
 8014262:	46bd      	mov	sp, r7
 8014264:	bd80      	pop	{r7, pc}

08014266 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014266:	b580      	push	{r7, lr}
 8014268:	b082      	sub	sp, #8
 801426a:	af00      	add	r7, sp, #0
 801426c:	6078      	str	r0, [r7, #4]
 801426e:	460b      	mov	r3, r1
 8014270:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8014278:	2b01      	cmp	r3, #1
 801427a:	d103      	bne.n	8014284 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801427c:	78fb      	ldrb	r3, [r7, #3]
 801427e:	4618      	mov	r0, r3
 8014280:	f000 f872 	bl	8014368 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8014284:	20c8      	movs	r0, #200	@ 0xc8
 8014286:	f7ee fe7b 	bl	8002f80 <HAL_Delay>
  return USBH_OK;
 801428a:	2300      	movs	r3, #0
}
 801428c:	4618      	mov	r0, r3
 801428e:	3708      	adds	r7, #8
 8014290:	46bd      	mov	sp, r7
 8014292:	bd80      	pop	{r7, pc}

08014294 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8014294:	b480      	push	{r7}
 8014296:	b085      	sub	sp, #20
 8014298:	af00      	add	r7, sp, #0
 801429a:	6078      	str	r0, [r7, #4]
 801429c:	460b      	mov	r3, r1
 801429e:	70fb      	strb	r3, [r7, #3]
 80142a0:	4613      	mov	r3, r2
 80142a2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80142aa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80142ac:	78fa      	ldrb	r2, [r7, #3]
 80142ae:	68f9      	ldr	r1, [r7, #12]
 80142b0:	4613      	mov	r3, r2
 80142b2:	011b      	lsls	r3, r3, #4
 80142b4:	1a9b      	subs	r3, r3, r2
 80142b6:	009b      	lsls	r3, r3, #2
 80142b8:	440b      	add	r3, r1
 80142ba:	3317      	adds	r3, #23
 80142bc:	781b      	ldrb	r3, [r3, #0]
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d00a      	beq.n	80142d8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80142c2:	78fa      	ldrb	r2, [r7, #3]
 80142c4:	68f9      	ldr	r1, [r7, #12]
 80142c6:	4613      	mov	r3, r2
 80142c8:	011b      	lsls	r3, r3, #4
 80142ca:	1a9b      	subs	r3, r3, r2
 80142cc:	009b      	lsls	r3, r3, #2
 80142ce:	440b      	add	r3, r1
 80142d0:	333c      	adds	r3, #60	@ 0x3c
 80142d2:	78ba      	ldrb	r2, [r7, #2]
 80142d4:	701a      	strb	r2, [r3, #0]
 80142d6:	e009      	b.n	80142ec <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80142d8:	78fa      	ldrb	r2, [r7, #3]
 80142da:	68f9      	ldr	r1, [r7, #12]
 80142dc:	4613      	mov	r3, r2
 80142de:	011b      	lsls	r3, r3, #4
 80142e0:	1a9b      	subs	r3, r3, r2
 80142e2:	009b      	lsls	r3, r3, #2
 80142e4:	440b      	add	r3, r1
 80142e6:	333d      	adds	r3, #61	@ 0x3d
 80142e8:	78ba      	ldrb	r2, [r7, #2]
 80142ea:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80142ec:	2300      	movs	r3, #0
}
 80142ee:	4618      	mov	r0, r3
 80142f0:	3714      	adds	r7, #20
 80142f2:	46bd      	mov	sp, r7
 80142f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142f8:	4770      	bx	lr

080142fa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80142fa:	b580      	push	{r7, lr}
 80142fc:	b082      	sub	sp, #8
 80142fe:	af00      	add	r7, sp, #0
 8014300:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8014302:	6878      	ldr	r0, [r7, #4]
 8014304:	f7ee fe3c 	bl	8002f80 <HAL_Delay>
}
 8014308:	bf00      	nop
 801430a:	3708      	adds	r7, #8
 801430c:	46bd      	mov	sp, r7
 801430e:	bd80      	pop	{r7, pc}

08014310 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014310:	b480      	push	{r7}
 8014312:	b085      	sub	sp, #20
 8014314:	af00      	add	r7, sp, #0
 8014316:	4603      	mov	r3, r0
 8014318:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801431a:	2300      	movs	r3, #0
 801431c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801431e:	79fb      	ldrb	r3, [r7, #7]
 8014320:	2b03      	cmp	r3, #3
 8014322:	d817      	bhi.n	8014354 <USBH_Get_USB_Status+0x44>
 8014324:	a201      	add	r2, pc, #4	@ (adr r2, 801432c <USBH_Get_USB_Status+0x1c>)
 8014326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801432a:	bf00      	nop
 801432c:	0801433d 	.word	0x0801433d
 8014330:	08014343 	.word	0x08014343
 8014334:	08014349 	.word	0x08014349
 8014338:	0801434f 	.word	0x0801434f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801433c:	2300      	movs	r3, #0
 801433e:	73fb      	strb	r3, [r7, #15]
    break;
 8014340:	e00b      	b.n	801435a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8014342:	2302      	movs	r3, #2
 8014344:	73fb      	strb	r3, [r7, #15]
    break;
 8014346:	e008      	b.n	801435a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8014348:	2301      	movs	r3, #1
 801434a:	73fb      	strb	r3, [r7, #15]
    break;
 801434c:	e005      	b.n	801435a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801434e:	2302      	movs	r3, #2
 8014350:	73fb      	strb	r3, [r7, #15]
    break;
 8014352:	e002      	b.n	801435a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8014354:	2302      	movs	r3, #2
 8014356:	73fb      	strb	r3, [r7, #15]
    break;
 8014358:	bf00      	nop
  }
  return usb_status;
 801435a:	7bfb      	ldrb	r3, [r7, #15]
}
 801435c:	4618      	mov	r0, r3
 801435e:	3714      	adds	r7, #20
 8014360:	46bd      	mov	sp, r7
 8014362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014366:	4770      	bx	lr

08014368 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8014368:	b580      	push	{r7, lr}
 801436a:	b084      	sub	sp, #16
 801436c:	af00      	add	r7, sp, #0
 801436e:	4603      	mov	r3, r0
 8014370:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8014372:	79fb      	ldrb	r3, [r7, #7]
 8014374:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8014376:	79fb      	ldrb	r3, [r7, #7]
 8014378:	2b00      	cmp	r3, #0
 801437a:	d102      	bne.n	8014382 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 801437c:	2300      	movs	r3, #0
 801437e:	73fb      	strb	r3, [r7, #15]
 8014380:	e001      	b.n	8014386 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8014382:	2301      	movs	r3, #1
 8014384:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8014386:	7bfb      	ldrb	r3, [r7, #15]
 8014388:	461a      	mov	r2, r3
 801438a:	2120      	movs	r1, #32
 801438c:	4803      	ldr	r0, [pc, #12]	@ (801439c <MX_DriverVbusFS+0x34>)
 801438e:	f7f0 fd83 	bl	8004e98 <HAL_GPIO_WritePin>
}
 8014392:	bf00      	nop
 8014394:	3710      	adds	r7, #16
 8014396:	46bd      	mov	sp, r7
 8014398:	bd80      	pop	{r7, pc}
 801439a:	bf00      	nop
 801439c:	40020c00 	.word	0x40020c00

080143a0 <malloc>:
 80143a0:	4b02      	ldr	r3, [pc, #8]	@ (80143ac <malloc+0xc>)
 80143a2:	4601      	mov	r1, r0
 80143a4:	6818      	ldr	r0, [r3, #0]
 80143a6:	f000 b82d 	b.w	8014404 <_malloc_r>
 80143aa:	bf00      	nop
 80143ac:	20000030 	.word	0x20000030

080143b0 <free>:
 80143b0:	4b02      	ldr	r3, [pc, #8]	@ (80143bc <free+0xc>)
 80143b2:	4601      	mov	r1, r0
 80143b4:	6818      	ldr	r0, [r3, #0]
 80143b6:	f000 b903 	b.w	80145c0 <_free_r>
 80143ba:	bf00      	nop
 80143bc:	20000030 	.word	0x20000030

080143c0 <sbrk_aligned>:
 80143c0:	b570      	push	{r4, r5, r6, lr}
 80143c2:	4e0f      	ldr	r6, [pc, #60]	@ (8014400 <sbrk_aligned+0x40>)
 80143c4:	460c      	mov	r4, r1
 80143c6:	6831      	ldr	r1, [r6, #0]
 80143c8:	4605      	mov	r5, r0
 80143ca:	b911      	cbnz	r1, 80143d2 <sbrk_aligned+0x12>
 80143cc:	f000 f8ae 	bl	801452c <_sbrk_r>
 80143d0:	6030      	str	r0, [r6, #0]
 80143d2:	4621      	mov	r1, r4
 80143d4:	4628      	mov	r0, r5
 80143d6:	f000 f8a9 	bl	801452c <_sbrk_r>
 80143da:	1c43      	adds	r3, r0, #1
 80143dc:	d103      	bne.n	80143e6 <sbrk_aligned+0x26>
 80143de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80143e2:	4620      	mov	r0, r4
 80143e4:	bd70      	pop	{r4, r5, r6, pc}
 80143e6:	1cc4      	adds	r4, r0, #3
 80143e8:	f024 0403 	bic.w	r4, r4, #3
 80143ec:	42a0      	cmp	r0, r4
 80143ee:	d0f8      	beq.n	80143e2 <sbrk_aligned+0x22>
 80143f0:	1a21      	subs	r1, r4, r0
 80143f2:	4628      	mov	r0, r5
 80143f4:	f000 f89a 	bl	801452c <_sbrk_r>
 80143f8:	3001      	adds	r0, #1
 80143fa:	d1f2      	bne.n	80143e2 <sbrk_aligned+0x22>
 80143fc:	e7ef      	b.n	80143de <sbrk_aligned+0x1e>
 80143fe:	bf00      	nop
 8014400:	2000a974 	.word	0x2000a974

08014404 <_malloc_r>:
 8014404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014408:	1ccd      	adds	r5, r1, #3
 801440a:	f025 0503 	bic.w	r5, r5, #3
 801440e:	3508      	adds	r5, #8
 8014410:	2d0c      	cmp	r5, #12
 8014412:	bf38      	it	cc
 8014414:	250c      	movcc	r5, #12
 8014416:	2d00      	cmp	r5, #0
 8014418:	4606      	mov	r6, r0
 801441a:	db01      	blt.n	8014420 <_malloc_r+0x1c>
 801441c:	42a9      	cmp	r1, r5
 801441e:	d904      	bls.n	801442a <_malloc_r+0x26>
 8014420:	230c      	movs	r3, #12
 8014422:	6033      	str	r3, [r6, #0]
 8014424:	2000      	movs	r0, #0
 8014426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801442a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014500 <_malloc_r+0xfc>
 801442e:	f000 f869 	bl	8014504 <__malloc_lock>
 8014432:	f8d8 3000 	ldr.w	r3, [r8]
 8014436:	461c      	mov	r4, r3
 8014438:	bb44      	cbnz	r4, 801448c <_malloc_r+0x88>
 801443a:	4629      	mov	r1, r5
 801443c:	4630      	mov	r0, r6
 801443e:	f7ff ffbf 	bl	80143c0 <sbrk_aligned>
 8014442:	1c43      	adds	r3, r0, #1
 8014444:	4604      	mov	r4, r0
 8014446:	d158      	bne.n	80144fa <_malloc_r+0xf6>
 8014448:	f8d8 4000 	ldr.w	r4, [r8]
 801444c:	4627      	mov	r7, r4
 801444e:	2f00      	cmp	r7, #0
 8014450:	d143      	bne.n	80144da <_malloc_r+0xd6>
 8014452:	2c00      	cmp	r4, #0
 8014454:	d04b      	beq.n	80144ee <_malloc_r+0xea>
 8014456:	6823      	ldr	r3, [r4, #0]
 8014458:	4639      	mov	r1, r7
 801445a:	4630      	mov	r0, r6
 801445c:	eb04 0903 	add.w	r9, r4, r3
 8014460:	f000 f864 	bl	801452c <_sbrk_r>
 8014464:	4581      	cmp	r9, r0
 8014466:	d142      	bne.n	80144ee <_malloc_r+0xea>
 8014468:	6821      	ldr	r1, [r4, #0]
 801446a:	1a6d      	subs	r5, r5, r1
 801446c:	4629      	mov	r1, r5
 801446e:	4630      	mov	r0, r6
 8014470:	f7ff ffa6 	bl	80143c0 <sbrk_aligned>
 8014474:	3001      	adds	r0, #1
 8014476:	d03a      	beq.n	80144ee <_malloc_r+0xea>
 8014478:	6823      	ldr	r3, [r4, #0]
 801447a:	442b      	add	r3, r5
 801447c:	6023      	str	r3, [r4, #0]
 801447e:	f8d8 3000 	ldr.w	r3, [r8]
 8014482:	685a      	ldr	r2, [r3, #4]
 8014484:	bb62      	cbnz	r2, 80144e0 <_malloc_r+0xdc>
 8014486:	f8c8 7000 	str.w	r7, [r8]
 801448a:	e00f      	b.n	80144ac <_malloc_r+0xa8>
 801448c:	6822      	ldr	r2, [r4, #0]
 801448e:	1b52      	subs	r2, r2, r5
 8014490:	d420      	bmi.n	80144d4 <_malloc_r+0xd0>
 8014492:	2a0b      	cmp	r2, #11
 8014494:	d917      	bls.n	80144c6 <_malloc_r+0xc2>
 8014496:	1961      	adds	r1, r4, r5
 8014498:	42a3      	cmp	r3, r4
 801449a:	6025      	str	r5, [r4, #0]
 801449c:	bf18      	it	ne
 801449e:	6059      	strne	r1, [r3, #4]
 80144a0:	6863      	ldr	r3, [r4, #4]
 80144a2:	bf08      	it	eq
 80144a4:	f8c8 1000 	streq.w	r1, [r8]
 80144a8:	5162      	str	r2, [r4, r5]
 80144aa:	604b      	str	r3, [r1, #4]
 80144ac:	4630      	mov	r0, r6
 80144ae:	f000 f82f 	bl	8014510 <__malloc_unlock>
 80144b2:	f104 000b 	add.w	r0, r4, #11
 80144b6:	1d23      	adds	r3, r4, #4
 80144b8:	f020 0007 	bic.w	r0, r0, #7
 80144bc:	1ac2      	subs	r2, r0, r3
 80144be:	bf1c      	itt	ne
 80144c0:	1a1b      	subne	r3, r3, r0
 80144c2:	50a3      	strne	r3, [r4, r2]
 80144c4:	e7af      	b.n	8014426 <_malloc_r+0x22>
 80144c6:	6862      	ldr	r2, [r4, #4]
 80144c8:	42a3      	cmp	r3, r4
 80144ca:	bf0c      	ite	eq
 80144cc:	f8c8 2000 	streq.w	r2, [r8]
 80144d0:	605a      	strne	r2, [r3, #4]
 80144d2:	e7eb      	b.n	80144ac <_malloc_r+0xa8>
 80144d4:	4623      	mov	r3, r4
 80144d6:	6864      	ldr	r4, [r4, #4]
 80144d8:	e7ae      	b.n	8014438 <_malloc_r+0x34>
 80144da:	463c      	mov	r4, r7
 80144dc:	687f      	ldr	r7, [r7, #4]
 80144de:	e7b6      	b.n	801444e <_malloc_r+0x4a>
 80144e0:	461a      	mov	r2, r3
 80144e2:	685b      	ldr	r3, [r3, #4]
 80144e4:	42a3      	cmp	r3, r4
 80144e6:	d1fb      	bne.n	80144e0 <_malloc_r+0xdc>
 80144e8:	2300      	movs	r3, #0
 80144ea:	6053      	str	r3, [r2, #4]
 80144ec:	e7de      	b.n	80144ac <_malloc_r+0xa8>
 80144ee:	230c      	movs	r3, #12
 80144f0:	6033      	str	r3, [r6, #0]
 80144f2:	4630      	mov	r0, r6
 80144f4:	f000 f80c 	bl	8014510 <__malloc_unlock>
 80144f8:	e794      	b.n	8014424 <_malloc_r+0x20>
 80144fa:	6005      	str	r5, [r0, #0]
 80144fc:	e7d6      	b.n	80144ac <_malloc_r+0xa8>
 80144fe:	bf00      	nop
 8014500:	2000a978 	.word	0x2000a978

08014504 <__malloc_lock>:
 8014504:	4801      	ldr	r0, [pc, #4]	@ (801450c <__malloc_lock+0x8>)
 8014506:	f000 b84b 	b.w	80145a0 <__retarget_lock_acquire_recursive>
 801450a:	bf00      	nop
 801450c:	2000aab8 	.word	0x2000aab8

08014510 <__malloc_unlock>:
 8014510:	4801      	ldr	r0, [pc, #4]	@ (8014518 <__malloc_unlock+0x8>)
 8014512:	f000 b846 	b.w	80145a2 <__retarget_lock_release_recursive>
 8014516:	bf00      	nop
 8014518:	2000aab8 	.word	0x2000aab8

0801451c <memset>:
 801451c:	4402      	add	r2, r0
 801451e:	4603      	mov	r3, r0
 8014520:	4293      	cmp	r3, r2
 8014522:	d100      	bne.n	8014526 <memset+0xa>
 8014524:	4770      	bx	lr
 8014526:	f803 1b01 	strb.w	r1, [r3], #1
 801452a:	e7f9      	b.n	8014520 <memset+0x4>

0801452c <_sbrk_r>:
 801452c:	b538      	push	{r3, r4, r5, lr}
 801452e:	4d06      	ldr	r5, [pc, #24]	@ (8014548 <_sbrk_r+0x1c>)
 8014530:	2300      	movs	r3, #0
 8014532:	4604      	mov	r4, r0
 8014534:	4608      	mov	r0, r1
 8014536:	602b      	str	r3, [r5, #0]
 8014538:	f7ee fc84 	bl	8002e44 <_sbrk>
 801453c:	1c43      	adds	r3, r0, #1
 801453e:	d102      	bne.n	8014546 <_sbrk_r+0x1a>
 8014540:	682b      	ldr	r3, [r5, #0]
 8014542:	b103      	cbz	r3, 8014546 <_sbrk_r+0x1a>
 8014544:	6023      	str	r3, [r4, #0]
 8014546:	bd38      	pop	{r3, r4, r5, pc}
 8014548:	2000aab4 	.word	0x2000aab4

0801454c <__errno>:
 801454c:	4b01      	ldr	r3, [pc, #4]	@ (8014554 <__errno+0x8>)
 801454e:	6818      	ldr	r0, [r3, #0]
 8014550:	4770      	bx	lr
 8014552:	bf00      	nop
 8014554:	20000030 	.word	0x20000030

08014558 <__libc_init_array>:
 8014558:	b570      	push	{r4, r5, r6, lr}
 801455a:	4d0d      	ldr	r5, [pc, #52]	@ (8014590 <__libc_init_array+0x38>)
 801455c:	4c0d      	ldr	r4, [pc, #52]	@ (8014594 <__libc_init_array+0x3c>)
 801455e:	1b64      	subs	r4, r4, r5
 8014560:	10a4      	asrs	r4, r4, #2
 8014562:	2600      	movs	r6, #0
 8014564:	42a6      	cmp	r6, r4
 8014566:	d109      	bne.n	801457c <__libc_init_array+0x24>
 8014568:	4d0b      	ldr	r5, [pc, #44]	@ (8014598 <__libc_init_array+0x40>)
 801456a:	4c0c      	ldr	r4, [pc, #48]	@ (801459c <__libc_init_array+0x44>)
 801456c:	f000 f872 	bl	8014654 <_init>
 8014570:	1b64      	subs	r4, r4, r5
 8014572:	10a4      	asrs	r4, r4, #2
 8014574:	2600      	movs	r6, #0
 8014576:	42a6      	cmp	r6, r4
 8014578:	d105      	bne.n	8014586 <__libc_init_array+0x2e>
 801457a:	bd70      	pop	{r4, r5, r6, pc}
 801457c:	f855 3b04 	ldr.w	r3, [r5], #4
 8014580:	4798      	blx	r3
 8014582:	3601      	adds	r6, #1
 8014584:	e7ee      	b.n	8014564 <__libc_init_array+0xc>
 8014586:	f855 3b04 	ldr.w	r3, [r5], #4
 801458a:	4798      	blx	r3
 801458c:	3601      	adds	r6, #1
 801458e:	e7f2      	b.n	8014576 <__libc_init_array+0x1e>
 8014590:	08014724 	.word	0x08014724
 8014594:	08014724 	.word	0x08014724
 8014598:	08014724 	.word	0x08014724
 801459c:	08014728 	.word	0x08014728

080145a0 <__retarget_lock_acquire_recursive>:
 80145a0:	4770      	bx	lr

080145a2 <__retarget_lock_release_recursive>:
 80145a2:	4770      	bx	lr

080145a4 <memcpy>:
 80145a4:	440a      	add	r2, r1
 80145a6:	4291      	cmp	r1, r2
 80145a8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80145ac:	d100      	bne.n	80145b0 <memcpy+0xc>
 80145ae:	4770      	bx	lr
 80145b0:	b510      	push	{r4, lr}
 80145b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80145b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80145ba:	4291      	cmp	r1, r2
 80145bc:	d1f9      	bne.n	80145b2 <memcpy+0xe>
 80145be:	bd10      	pop	{r4, pc}

080145c0 <_free_r>:
 80145c0:	b538      	push	{r3, r4, r5, lr}
 80145c2:	4605      	mov	r5, r0
 80145c4:	2900      	cmp	r1, #0
 80145c6:	d041      	beq.n	801464c <_free_r+0x8c>
 80145c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80145cc:	1f0c      	subs	r4, r1, #4
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	bfb8      	it	lt
 80145d2:	18e4      	addlt	r4, r4, r3
 80145d4:	f7ff ff96 	bl	8014504 <__malloc_lock>
 80145d8:	4a1d      	ldr	r2, [pc, #116]	@ (8014650 <_free_r+0x90>)
 80145da:	6813      	ldr	r3, [r2, #0]
 80145dc:	b933      	cbnz	r3, 80145ec <_free_r+0x2c>
 80145de:	6063      	str	r3, [r4, #4]
 80145e0:	6014      	str	r4, [r2, #0]
 80145e2:	4628      	mov	r0, r5
 80145e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80145e8:	f7ff bf92 	b.w	8014510 <__malloc_unlock>
 80145ec:	42a3      	cmp	r3, r4
 80145ee:	d908      	bls.n	8014602 <_free_r+0x42>
 80145f0:	6820      	ldr	r0, [r4, #0]
 80145f2:	1821      	adds	r1, r4, r0
 80145f4:	428b      	cmp	r3, r1
 80145f6:	bf01      	itttt	eq
 80145f8:	6819      	ldreq	r1, [r3, #0]
 80145fa:	685b      	ldreq	r3, [r3, #4]
 80145fc:	1809      	addeq	r1, r1, r0
 80145fe:	6021      	streq	r1, [r4, #0]
 8014600:	e7ed      	b.n	80145de <_free_r+0x1e>
 8014602:	461a      	mov	r2, r3
 8014604:	685b      	ldr	r3, [r3, #4]
 8014606:	b10b      	cbz	r3, 801460c <_free_r+0x4c>
 8014608:	42a3      	cmp	r3, r4
 801460a:	d9fa      	bls.n	8014602 <_free_r+0x42>
 801460c:	6811      	ldr	r1, [r2, #0]
 801460e:	1850      	adds	r0, r2, r1
 8014610:	42a0      	cmp	r0, r4
 8014612:	d10b      	bne.n	801462c <_free_r+0x6c>
 8014614:	6820      	ldr	r0, [r4, #0]
 8014616:	4401      	add	r1, r0
 8014618:	1850      	adds	r0, r2, r1
 801461a:	4283      	cmp	r3, r0
 801461c:	6011      	str	r1, [r2, #0]
 801461e:	d1e0      	bne.n	80145e2 <_free_r+0x22>
 8014620:	6818      	ldr	r0, [r3, #0]
 8014622:	685b      	ldr	r3, [r3, #4]
 8014624:	6053      	str	r3, [r2, #4]
 8014626:	4408      	add	r0, r1
 8014628:	6010      	str	r0, [r2, #0]
 801462a:	e7da      	b.n	80145e2 <_free_r+0x22>
 801462c:	d902      	bls.n	8014634 <_free_r+0x74>
 801462e:	230c      	movs	r3, #12
 8014630:	602b      	str	r3, [r5, #0]
 8014632:	e7d6      	b.n	80145e2 <_free_r+0x22>
 8014634:	6820      	ldr	r0, [r4, #0]
 8014636:	1821      	adds	r1, r4, r0
 8014638:	428b      	cmp	r3, r1
 801463a:	bf04      	itt	eq
 801463c:	6819      	ldreq	r1, [r3, #0]
 801463e:	685b      	ldreq	r3, [r3, #4]
 8014640:	6063      	str	r3, [r4, #4]
 8014642:	bf04      	itt	eq
 8014644:	1809      	addeq	r1, r1, r0
 8014646:	6021      	streq	r1, [r4, #0]
 8014648:	6054      	str	r4, [r2, #4]
 801464a:	e7ca      	b.n	80145e2 <_free_r+0x22>
 801464c:	bd38      	pop	{r3, r4, r5, pc}
 801464e:	bf00      	nop
 8014650:	2000a978 	.word	0x2000a978

08014654 <_init>:
 8014654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014656:	bf00      	nop
 8014658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801465a:	bc08      	pop	{r3}
 801465c:	469e      	mov	lr, r3
 801465e:	4770      	bx	lr

08014660 <_fini>:
 8014660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014662:	bf00      	nop
 8014664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014666:	bc08      	pop	{r3}
 8014668:	469e      	mov	lr, r3
 801466a:	4770      	bx	lr
