

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Mon Dec  6 16:55:42 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.908 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3138|     3138| 10.459 us | 10.459 us |  3138|  3138|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255  |shift_line_buffer_array_ap_ufixed_1u_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3136|     3136|         4|          4|         16|   784|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     787|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        0|      -|      129|      64|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     260|    -|
|Register             |        -|      -|      434|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      563|    1111|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255  |shift_line_buffer_array_ap_ufixed_1u_config2_s  |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |Total                                                           |                                                |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |acc_11_V_fu_849_p2               |     +    |      0|  0|  18|          11|           3|
    |acc_12_V_fu_878_p2               |     +    |      0|  0|  17|          10|           4|
    |acc_14_V_fu_922_p2               |     +    |      0|  0|  18|          11|          11|
    |acc_1_V_fu_838_p2                |     +    |      0|  0|  17|          10|          10|
    |acc_2_V_fu_817_p2                |     +    |      0|  0|  18|          11|           3|
    |acc_8_V_fu_911_p2                |     +    |      0|  0|  18|          11|           4|
    |acc_9_V_fu_803_p2                |     +    |      0|  0|  17|          10|           3|
    |add_ln301_fu_984_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln303_fu_995_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln306_fu_938_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln308_fu_949_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln703_2000_fu_610_p2         |     +    |      0|  0|  18|          11|           6|
    |add_ln703_2003_fu_828_p2         |     +    |      0|  0|  15|           8|           4|
    |add_ln703_2012_fu_616_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln708_1_fu_667_p2            |     +    |      0|  0|  18|          11|          11|
    |add_ln708_2_fu_745_p2            |     +    |      0|  0|  18|          11|          11|
    |add_ln708_fu_478_p2              |     +    |      0|  0|  18|          11|          11|
    |add_ln78_fu_276_p2               |     +    |      0|  0|  17|          10|           1|
    |res_V_data_13_V_din              |     +    |      0|  0|  19|          12|          12|
    |res_V_data_5_V_din               |     +    |      0|  0|  19|          12|          12|
    |tmp_data_0_V_4_fu_860_p2         |     +    |      0|  0|  15|           8|           3|
    |sub_ln1118_1_fu_512_p2           |     -    |      0|  0|  19|          12|          12|
    |sub_ln1118_2_fu_687_p2           |     -    |      0|  0|  18|           1|          11|
    |sub_ln1118_3_fu_590_p2           |     -    |      0|  0|  16|           1|           9|
    |sub_ln1118_4_fu_783_p2           |     -    |      0|  0|  18|           1|          11|
    |sub_ln1118_fu_502_p2             |     -    |      0|  0|  18|           1|          11|
    |sub_ln708_fu_560_p2              |     -    |      0|  0|  18|          11|          11|
    |and_ln272_1_fu_450_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_2_fu_456_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_444_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_249                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_301                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_821                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_write_state5  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op156        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln272_1_fu_398_p2           |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln272_4_fu_418_p2           |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln272_5_fu_438_p2           |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln272_fu_388_p2             |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln293_fu_933_p2             |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln297_fu_979_p2             |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln78_fu_270_p2              |   icmp   |      0|  0|  13|          10|           9|
    |acc_4_V_fu_889_p2                |    or    |      0|  0|   9|           9|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |select_ln303_fu_1000_p3          |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_954_p3           |  select  |      0|  0|  32|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 787|         555|         229|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_248_p4  |  15|          3|   32|         96|
    |data_V_data_V_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_reg_234                   |   9|          2|   10|         20|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                     |   9|          2|    1|          2|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 260|         56|  158|        353|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln703_2000_reg_1115         |  11|   0|   11|          0|
    |add_ln703_2012_reg_1120         |  11|   0|   11|          0|
    |add_ln78_reg_1024               |  10|   0|   10|          0|
    |and_ln272_2_reg_1096            |   1|   0|    1|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |icmp_ln272_1_reg_1079           |   1|   0|    1|          0|
    |icmp_ln272_reg_1069             |   1|   0|    1|          0|
    |icmp_ln78_reg_1020              |   1|   0|    1|          0|
    |indvar_flatten_reg_234          |  10|   0|   10|          0|
    |kernel_data_V_1_0_ret_reg_1040  |   8|   0|    8|          0|
    |kernel_data_V_1_1               |   8|   0|    8|          0|
    |kernel_data_V_1_2               |   8|   0|    8|          0|
    |kernel_data_V_1_4               |   8|   0|    8|          0|
    |kernel_data_V_1_5               |   8|   0|    8|          0|
    |kernel_data_V_1_5_ret_reg_1045  |   8|   0|    8|          0|
    |kernel_data_V_1_6_ret_reg_1034  |   8|   0|    8|          0|
    |kernel_data_V_1_7               |   8|   0|    8|          0|
    |kernel_data_V_1_7_ret_reg_1052  |   8|   0|    8|          0|
    |kernel_data_V_1_8               |   8|   0|    8|          0|
    |kernel_data_V_1_8_ret_reg_1058  |   8|   0|    8|          0|
    |lshr_ln708_1_reg_1110           |   7|   0|    7|          0|
    |lshr_ln708_s_reg_1105           |  10|   0|   10|          0|
    |pX_2                            |  32|   0|   32|          0|
    |pX_2_load_reg_1090              |  32|   0|   32|          0|
    |pY_2                            |  32|   0|   32|          0|
    |pY_2_load_reg_1084              |  32|   0|   32|          0|
    |sX_2                            |  32|   0|   32|          0|
    |sX_2_load_reg_1064              |  32|   0|   32|          0|
    |sY_2                            |  32|   0|   32|          0|
    |sY_2_load_reg_1074              |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1029           |   8|   0|    8|          0|
    |trunc_ln_reg_1100               |  11|   0|   11|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 434|   0|  434|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|data_V_data_V_dout      |  in |    8|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_read      | out |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|res_V_data_0_V_din      | out |   12|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din      | out |   12|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din      | out |   12|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din      | out |   12|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din      | out |   12|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din      | out |   12|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din      | out |   12|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din      | out |   12|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din      | out |   12|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din      | out |   12|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din     | out |   12|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din     | out |   12|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din     | out |   12|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din     | out |   12|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din     | out |   12|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din     | out |   12|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

