

================================================================
== Vitis HLS Report for 'dense_layer_ap_int_8_s'
================================================================
* Date:           Fri Dec 12 17:44:56 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.717 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURON_LOOP  |       13|       13|         5|          1|          1|    10|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [bnn.cpp:36]   --->   Operation 8 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_1_val" [bnn.cpp:26]   --->   Operation 9 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_0_val" [bnn.cpp:26]   --->   Operation 10 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %input_0_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 11 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln18_8 = trunc i32 %input_1_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 12 'trunc' 'trunc_ln18_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln36 = store i4 0, i4 %n" [bnn.cpp:36]   --->   Operation 13 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WORD_LOOP" [bnn.cpp:36]   --->   Operation 14 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_2 = load i4 %n" [bnn.cpp:36]   --->   Operation 15 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%icmp_ln36 = icmp_eq  i4 %n_2, i4 10" [bnn.cpp:36]   --->   Operation 16 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln36 = add i4 %n_2, i4 1" [bnn.cpp:36]   --->   Operation 17 'add' 'add_ln36' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %WORD_LOOP.split, void %for.end27" [bnn.cpp:36]   --->   Operation 18 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %n_2, i1 0" [bnn.cpp:36]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %tmp" [bnn.cpp:46]   --->   Operation 20 'zext' 'zext_ln46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%golden_w3_addr = getelementptr i32 %golden_w3, i64 0, i64 %zext_ln46" [bnn.cpp:46]   --->   Operation 21 'getelementptr' 'golden_w3_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%golden_w3_load = load i5 %golden_w3_addr" [bnn.cpp:46]   --->   Operation 22 'load' 'golden_w3_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %n_2, i1 1" [bnn.cpp:46]   --->   Operation 23 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i5 %or_ln" [bnn.cpp:46]   --->   Operation 24 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%golden_w3_addr_1 = getelementptr i32 %golden_w3, i64 0, i64 %zext_ln46_2" [bnn.cpp:46]   --->   Operation 25 'getelementptr' 'golden_w3_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%golden_w3_load_1 = load i5 %golden_w3_addr_1" [bnn.cpp:46]   --->   Operation 26 'load' 'golden_w3_load_1' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%switch_ln63 = switch i4 %n_2, void %arrayidx242.case.9, i4 0, void %arrayidx242.case.0, i4 1, void %arrayidx242.case.1, i4 2, void %arrayidx242.case.2, i4 3, void %arrayidx242.case.3, i4 4, void %arrayidx242.case.4, i4 5, void %arrayidx242.case.5, i4 6, void %arrayidx242.case.6, i4 7, void %arrayidx242.case.7, i4 8, void %arrayidx242.case.8" [bnn.cpp:63]   --->   Operation 27 'switch' 'switch_ln63' <Predicate = (!icmp_ln36)> <Delay = 1.73>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %n" [bnn.cpp:36]   --->   Operation 28 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WORD_LOOP" [bnn.cpp:36]   --->   Operation 29 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%golden_w3_load = load i5 %golden_w3_addr" [bnn.cpp:46]   --->   Operation 30 'load' 'golden_w3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xnor_result)   --->   "%xor_ln18 = xor i32 %input_0_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 31 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46)   --->   "%xor_ln18_12 = xor i31 %trunc_ln18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 32 'xor' 'xor_ln18_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46)   --->   "%trunc_ln18_9 = trunc i32 %golden_w3_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 33 'trunc' 'trunc_ln18_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result = xor i32 %golden_w3_load, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 34 'xor' 'xnor_result' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46 = xor i31 %trunc_ln18_9, i31 %xor_ln18_12" [bnn.cpp:46]   --->   Operation 35 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 36 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 37 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 38 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 39 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 40 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 41 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 42 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 43 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 44 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 45 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 46 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 47 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 48 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 49 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 50 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i31 %xor_ln46" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 51 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%and_ln7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_128, i1 0, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132, i1 0, i1 %tmp_133, i1 0, i1 %tmp_134, i1 0, i1 %tmp_135, i1 0, i1 %tmp_136, i1 0, i1 %tmp_137, i1 0, i1 %tmp_138, i1 0, i1 %tmp_139, i1 0, i1 %tmp_140, i1 0, i1 %tmp_141, i1 0, i1 %tmp_142, i1 0, i1 %trunc_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 52 'bitconcatenate' 'and_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%and_ln7_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132, i1 0, i1 %tmp_133, i1 0, i1 %tmp_134, i1 0, i1 %tmp_135, i1 0, i1 %tmp_136, i1 0, i1 %tmp_137, i1 0, i1 %tmp_138, i1 0, i1 %tmp_139, i1 0, i1 %tmp_140, i1 0, i1 %tmp_141, i1 0, i1 %tmp_142, i1 0, i1 %trunc_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 53 'bitconcatenate' 'and_ln7_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln7_16 = zext i29 %and_ln7_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 54 'zext' 'zext_ln7_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i31 %and_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 55 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 56 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 57 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 58 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 59 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 60 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 61 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 62 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 63 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 64 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 65 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 66 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 67 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 68 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 69 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 70 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 71 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%and_ln7_8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_143, i1 0, i1 %tmp_144, i1 0, i1 %tmp_145, i1 0, i1 %tmp_146, i1 0, i1 %tmp_147, i1 0, i1 %tmp_148, i1 0, i1 %tmp_149, i1 0, i1 %tmp_150, i1 0, i1 %tmp_151, i1 0, i1 %tmp_152, i1 0, i1 %tmp_153, i1 0, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 72 'bitconcatenate' 'and_ln7_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%and_ln7_8_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_144, i1 0, i1 %tmp_145, i1 0, i1 %tmp_146, i1 0, i1 %tmp_147, i1 0, i1 %tmp_148, i1 0, i1 %tmp_149, i1 0, i1 %tmp_150, i1 0, i1 %tmp_151, i1 0, i1 %tmp_152, i1 0, i1 %tmp_153, i1 0, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 73 'bitconcatenate' 'and_ln7_8_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln7_17 = zext i29 %and_ln7_8_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 74 'zext' 'zext_ln7_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln7_8 = zext i31 %and_ln7_8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 75 'zext' 'zext_ln7_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.46ns)   --->   "%add_ln7_12 = add i29 %and_ln7_8_cast1, i29 %and_ln7_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 76 'add' 'add_ln7_12' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.46ns)   --->   "%add_ln7 = add i30 %zext_ln7_17, i30 %zext_ln7_16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 77 'add' 'add_ln7' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.52ns)   --->   "%s0 = add i32 %zext_ln7_8, i32 %zext_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 78 'add' 's0' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 79 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 80 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 81 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 82 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 83 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 84 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 85 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i29 %add_ln7_12" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 86 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 87 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 88 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 89 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 90 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 91 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 92 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 93 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_12, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 94 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/2] ( I:2.32ns O:2.32ns )   --->   "%golden_w3_load_1 = load i5 %golden_w3_addr_1" [bnn.cpp:46]   --->   Operation 95 'load' 'golden_w3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_4)   --->   "%xor_ln18_14 = xor i32 %input_1_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 96 'xor' 'xor_ln18_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_4)   --->   "%xor_ln18_15 = xor i31 %trunc_ln18_8, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 97 'xor' 'xor_ln18_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_4)   --->   "%trunc_ln18_10 = trunc i32 %golden_w3_load_1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 98 'trunc' 'trunc_ln18_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_4 = xor i32 %golden_w3_load_1, i32 %xor_ln18_14" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 99 'xor' 'xnor_result_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_4 = xor i31 %trunc_ln18_10, i31 %xor_ln18_15" [bnn.cpp:46]   --->   Operation 100 'xor' 'xor_ln46_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 101 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 102 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 103 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 104 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 105 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 106 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 107 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 108 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 109 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 110 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 111 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 112 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 113 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 114 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_4, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 115 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln7_4 = trunc i31 %xor_ln46_4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 116 'trunc' 'trunc_ln7_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%and_ln7_9 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_160, i1 0, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %tmp_168, i1 0, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %trunc_ln7_4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 117 'bitconcatenate' 'and_ln7_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%and_ln7_9_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %tmp_168, i1 0, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %trunc_ln7_4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 118 'bitconcatenate' 'and_ln7_9_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln7_18 = zext i29 %and_ln7_9_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 119 'zext' 'zext_ln7_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln7_9 = zext i31 %and_ln7_9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 120 'zext' 'zext_ln7_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 121 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 122 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 123 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 124 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 125 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 126 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 127 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 128 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 129 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 130 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 131 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 132 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 133 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 134 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 135 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_4, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 136 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%and_ln7_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_175, i1 0, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183, i1 0, i1 %tmp_184, i1 0, i1 %tmp_185, i1 0, i1 %tmp_186, i1 0, i1 %tmp_187, i1 0, i1 %tmp_188, i1 0, i1 %tmp_189, i1 0, i1 %tmp_190" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 137 'bitconcatenate' 'and_ln7_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%and_ln7_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183, i1 0, i1 %tmp_184, i1 0, i1 %tmp_185, i1 0, i1 %tmp_186, i1 0, i1 %tmp_187, i1 0, i1 %tmp_188, i1 0, i1 %tmp_189, i1 0, i1 %tmp_190" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 138 'bitconcatenate' 'and_ln7_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln7_19 = zext i29 %and_ln7_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 139 'zext' 'zext_ln7_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln7_10 = zext i31 %and_ln7_s" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 140 'zext' 'zext_ln7_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.46ns)   --->   "%add_ln7_14 = add i29 %and_ln7_cast1, i29 %and_ln7_9_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 141 'add' 'add_ln7_14' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (2.46ns)   --->   "%add_ln7_15 = add i30 %zext_ln7_19, i30 %zext_ln7_18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 142 'add' 'add_ln7_15' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (2.52ns)   --->   "%s0_4 = add i32 %zext_ln7_10, i32 %zext_ln7_9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 143 'add' 's0_4' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_15, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 144 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 145 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 146 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 147 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 148 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 149 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 150 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln8_4 = trunc i29 %add_ln7_14" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 151 'trunc' 'trunc_ln8_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_4, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 152 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 153 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 154 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 155 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 156 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 157 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 158 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_14, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 159 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_252, i2 0, i2 %tmp_253, i2 0, i2 %tmp_254, i2 0, i2 %tmp_255, i2 0, i2 %tmp_256, i2 0, i2 %tmp_257, i2 0, i2 %trunc_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 160 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%and_ln8_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_252, i2 0, i2 %tmp_253, i2 0, i2 %tmp_254, i2 0, i2 %tmp_255, i2 0, i2 %tmp_256, i2 0, i2 %tmp_257, i2 0, i2 %trunc_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 161 'bitconcatenate' 'and_ln8_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln8_16 = zext i26 %and_ln8_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 162 'zext' 'zext_ln8_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i30 %and_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 163 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%and_ln8_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_258, i2 0, i2 %tmp_259, i2 0, i2 %tmp_260, i2 0, i2 %tmp_261, i2 0, i2 %tmp_262, i2 0, i2 %tmp_263, i2 0, i2 %tmp_264, i2 0, i2 %tmp_265" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 164 'bitconcatenate' 'and_ln8_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%and_ln8_8_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_259, i2 0, i2 %tmp_260, i2 0, i2 %tmp_261, i2 0, i2 %tmp_262, i2 0, i2 %tmp_263, i2 0, i2 %tmp_264, i2 0, i2 %tmp_265" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 165 'bitconcatenate' 'and_ln8_8_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln8_17 = zext i26 %and_ln8_8_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 166 'zext' 'zext_ln8_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln8_8 = zext i30 %and_ln8_8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 167 'zext' 'zext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8 = add i28 %zext_ln8_17, i28 %zext_ln8_16" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 168 'add' 'add_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [1/1] (2.49ns)   --->   "%s1 = add i31 %zext_ln8_8, i31 %zext_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 169 'add' 's1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 170 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i27 %tmp_266" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 171 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9 = add i28 %zext_ln9, i28 %add_ln8" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 172 'add' 'add_ln9' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 173 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 174 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i28 %add_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 175 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 176 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%and_ln8_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_270, i2 0, i2 %tmp_271, i2 0, i2 %tmp_272, i2 0, i2 %tmp_273, i2 0, i2 %tmp_274, i2 0, i2 %tmp_275, i2 0, i2 %tmp_276, i2 0, i2 %trunc_ln8_4" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 177 'bitconcatenate' 'and_ln8_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%and_ln8_9_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_271, i2 0, i2 %tmp_272, i2 0, i2 %tmp_273, i2 0, i2 %tmp_274, i2 0, i2 %tmp_275, i2 0, i2 %tmp_276, i2 0, i2 %trunc_ln8_4" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 178 'bitconcatenate' 'and_ln8_9_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln8_18 = zext i26 %and_ln8_9_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 179 'zext' 'zext_ln8_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln8_9 = zext i30 %and_ln8_9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 180 'zext' 'zext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%and_ln8_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_277, i2 0, i2 %tmp_278, i2 0, i2 %tmp_279, i2 0, i2 %tmp_280, i2 0, i2 %tmp_281, i2 0, i2 %tmp_282, i2 0, i2 %tmp_283, i2 0, i2 %tmp_284" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 181 'bitconcatenate' 'and_ln8_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%and_ln8_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_278, i2 0, i2 %tmp_279, i2 0, i2 %tmp_280, i2 0, i2 %tmp_281, i2 0, i2 %tmp_282, i2 0, i2 %tmp_283, i2 0, i2 %tmp_284" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 182 'bitconcatenate' 'and_ln8_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln8_19 = zext i26 %and_ln8_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 183 'zext' 'zext_ln8_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln8_10 = zext i30 %and_ln8_s" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 184 'zext' 'zext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_9 = add i28 %zext_ln8_19, i28 %zext_ln8_18" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 185 'add' 'add_ln8_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (2.49ns)   --->   "%s1_4 = add i31 %zext_ln8_10, i31 %zext_ln8_9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 186 'add' 's1_4' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_4, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 187 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln9_9 = zext i27 %tmp_285" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 188 'zext' 'zext_ln9_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_4 = add i28 %zext_ln9_9, i28 %add_ln8_9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 189 'add' 'add_ln9_4' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_4, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 190 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_4, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 191 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln9_4 = trunc i28 %add_ln9_4" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 192 'trunc' 'trunc_ln9_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_4, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 193 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.60>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_267, i4 0, i4 %tmp_268, i4 0, i4 %trunc_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 194 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln9_8 = zext i4 %trunc_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 195 'zext' 'zext_ln9_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i20 %and_ln" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 196 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%and_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_269, i4 0, i4 %tmp_267, i4 0, i4 %tmp_268" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 197 'bitconcatenate' 'and_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln10_12 = zext i4 %tmp_268" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 198 'zext' 'zext_ln10_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln10_13 = zext i20 %and_ln2" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 199 'zext' 'zext_ln10_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10 = add i6 %zext_ln10_12, i6 %zext_ln9_8" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 200 'add' 'add_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/1] (2.19ns)   --->   "%s3 = add i21 %zext_ln10_13, i21 %zext_ln10" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 201 'add' 's3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 202 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %tmp_159" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 203 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4 = add i6 %zext_ln11, i6 %add_ln10" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 204 'add' 's4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%and_ln9_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_286, i4 0, i4 %tmp_287, i4 0, i4 %trunc_ln9_4" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 205 'bitconcatenate' 'and_ln9_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln9_10 = zext i4 %trunc_ln9_4" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 206 'zext' 'zext_ln9_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln10_14 = zext i20 %and_ln9_s" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 207 'zext' 'zext_ln10_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%and_ln10_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_288, i4 0, i4 %tmp_286, i4 0, i4 %tmp_287" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 208 'bitconcatenate' 'and_ln10_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln10_15 = zext i4 %tmp_287" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 209 'zext' 'zext_ln10_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln10_16 = zext i20 %and_ln10_s" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 210 'zext' 'zext_ln10_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_9 = add i6 %zext_ln10_15, i6 %zext_ln9_10" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 211 'add' 'add_ln10_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/1] (2.19ns)   --->   "%s3_4 = add i21 %zext_ln10_16, i21 %zext_ln10_14" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 212 'add' 's3_4' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_4, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 213 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i5 %tmp_191" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 214 'zext' 'zext_ln11_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_4 = add i6 %zext_ln11_4, i6 %add_ln10_9" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 215 'add' 's4_4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (1.58ns)   --->   "%ret_ln65 = ret" [bnn.cpp:65]   --->   Operation 244 'ret' 'ret_ln65' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [bnn.cpp:37]   --->   Operation 216 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [bnn.cpp:36]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [bnn.cpp:36]   --->   Operation 218 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %s4" [bnn.cpp:63]   --->   Operation 219 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i6 %s4_4" [bnn.cpp:63]   --->   Operation 220 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (1.82ns)   --->   "%add_ln63 = add i7 %zext_ln63_5, i7 %zext_ln63" [bnn.cpp:63]   --->   Operation 221 'add' 'add_ln63' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln63, i1 0" [bnn.cpp:63]   --->   Operation 222 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (1.91ns)   --->   "%add_ln63_4 = add i8 %shl_ln, i8 192" [bnn.cpp:63]   --->   Operation 223 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_8, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 224 'write' 'write_ln63' <Predicate = (n_2 == 8)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 225 'br' 'br_ln63' <Predicate = (n_2 == 8)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_7, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 226 'write' 'write_ln63' <Predicate = (n_2 == 7)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 227 'br' 'br_ln63' <Predicate = (n_2 == 7)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_6, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 228 'write' 'write_ln63' <Predicate = (n_2 == 6)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 229 'br' 'br_ln63' <Predicate = (n_2 == 6)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_5, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 230 'write' 'write_ln63' <Predicate = (n_2 == 5)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 231 'br' 'br_ln63' <Predicate = (n_2 == 5)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_4, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 232 'write' 'write_ln63' <Predicate = (n_2 == 4)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 233 'br' 'br_ln63' <Predicate = (n_2 == 4)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_3, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 234 'write' 'write_ln63' <Predicate = (n_2 == 3)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 235 'br' 'br_ln63' <Predicate = (n_2 == 3)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_2, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 236 'write' 'write_ln63' <Predicate = (n_2 == 2)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 237 'br' 'br_ln63' <Predicate = (n_2 == 2)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_1, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 238 'write' 'write_ln63' <Predicate = (n_2 == 1)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 239 'br' 'br_ln63' <Predicate = (n_2 == 1)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_0, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 240 'write' 'write_ln63' <Predicate = (n_2 == 0)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 241 'br' 'br_ln63' <Predicate = (n_2 == 0)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_9, i8 %add_ln63_4" [bnn.cpp:63]   --->   Operation 242 'write' 'write_ln63' <Predicate = (n_2 != 0 & n_2 != 1 & n_2 != 2 & n_2 != 3 & n_2 != 4 & n_2 != 5 & n_2 != 6 & n_2 != 7 & n_2 != 8)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx242.exit" [bnn.cpp:63]   --->   Operation 243 'br' 'br_ln63' <Predicate = (n_2 != 0 & n_2 != 1 & n_2 != 2 & n_2 != 3 & n_2 != 4 & n_2 != 5 & n_2 != 6 & n_2 != 7 & n_2 != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', bnn.cpp:36) of constant 0 on local variable 'n', bnn.cpp:36 [19]  (1.588 ns)
	'load' operation 4 bit ('n', bnn.cpp:36) on local variable 'n', bnn.cpp:36 [22]  (0.000 ns)
	'add' operation 4 bit ('add_ln36', bnn.cpp:36) [24]  (1.735 ns)
	'store' operation 0 bit ('store_ln36', bnn.cpp:36) of variable 'add_ln36', bnn.cpp:36 on local variable 'n', bnn.cpp:36 [259]  (1.588 ns)

 <State 2>: 5.837ns
The critical path consists of the following:
	'load' operation 32 bit ('b', bnn.cpp:46) on array 'golden_w3' [33]  (2.322 ns)
	'xor' operation 32 bit ('xnor_result', bnn.cpp:18->bnn.cpp:46) [37]  (0.993 ns)
	'add' operation 32 bit ('s0', bnn.cpp:7->bnn.cpp:58) [81]  (2.522 ns)

 <State 3>: 6.717ns
The critical path consists of the following:
	'add' operation 31 bit ('s1', bnn.cpp:8->bnn.cpp:58) [107]  (2.493 ns)
	'add' operation 28 bit ('add_ln9', bnn.cpp:9->bnn.cpp:58) [110]  (4.225 ns)

 <State 4>: 5.600ns
The critical path consists of the following:
	'add' operation 21 bit ('s3', bnn.cpp:10->bnn.cpp:58) [122]  (2.196 ns)
	'add' operation 6 bit ('s4', bnn.cpp:11->bnn.cpp:58) [125]  (3.404 ns)

 <State 5>: 3.740ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln63', bnn.cpp:63) [224]  (1.825 ns)
	'add' operation 8 bit ('add_ln63_4', bnn.cpp:63) [226]  (1.915 ns)
	wire write operation ('write_ln63', bnn.cpp:63) on port 'output_8' (bnn.cpp:63) [229]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
