#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 22 17:25:42 2019
# Process ID: 11236
# Current directory: C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1/top.vds
# Journal file: C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'v:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx2018.3/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.cache/ip 
Command: synth_design -top top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 384.488 ; gain = 100.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/KANG Jian/Desktop/color_filter_testing/src/top.v:11]
INFO: [Synth 8-6157] synthesizing module 'glb_clk_src' [C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1/.Xil/Vivado-11236-DESKTOP-B3RT09T/realtime/glb_clk_src_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'glb_clk_src' (1#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1/.Xil/Vivado-11236-DESKTOP-B3RT09T/realtime/glb_clk_src_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset' [C:/Users/KANG Jian/Desktop/color_filter_testing/src/reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'syn_block' [C:/Users/KANG Jian/Desktop/color_filter_testing/src/syn_block.v:13]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [F:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (2#1) [F:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'syn_block' (3#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/src/syn_block.v:13]
INFO: [Synth 8-6155] done synthesizing module 'reset' (4#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/src/reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
	Parameter CLK_PERIOD bound to: 100 - type: integer 
	Parameter CNT_BIT_NUM bound to: 18 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:88]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (5#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v:12]
INFO: [Synth 8-6157] synthesizing module 'data_gen' [C:/Users/KANG Jian/Desktop/color_filter_testing/src/data_gen.v:10]
	Parameter PRBS_LENGTH bound to: 20 - type: integer 
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 9 - type: integer 
	Parameter POLY_TAP bound to: 5 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND_HEAD bound to: 1 - type: integer 
	Parameter SEND_PRBS bound to: 2 - type: integer 
	Parameter SEND_TAIL bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PRBS_ANY' [C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v:109]
	Parameter CHK_MODE bound to: 0 - type: integer 
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 9 - type: integer 
	Parameter POLY_TAP bound to: 5 - type: integer 
	Parameter NBITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PRBS_ANY' (6#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v:109]
INFO: [Synth 8-6155] done synthesizing module 'data_gen' (7#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/src/data_gen.v:10]
INFO: [Synth 8-6157] synthesizing module 'para_to_serial' [C:/Users/KANG Jian/Desktop/color_filter_testing/src/para_to_serial.v:17]
INFO: [Synth 8-6155] done synthesizing module 'para_to_serial' (8#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/src/para_to_serial.v:17]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/KANG Jian/Desktop/color_filter_testing/src/top.v:11]
WARNING: [Synth 8-3917] design top has port voltage_test driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 440.102 ; gain = 155.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 440.102 ; gain = 155.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 440.102 ; gain = 155.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src/glb_clk_src_in_context.xdc] for cell 'glb_clk_src_inst'
Finished Parsing XDC File [c:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src/glb_clk_src_in_context.xdc] for cell 'glb_clk_src_inst'
Parsing XDC File [C:/Users/KANG Jian/Desktop/color_filter_testing/cons/top_io.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/color_filter_testing/cons/top_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/KANG Jian/Desktop/color_filter_testing/cons/top_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/KANG Jian/Desktop/color_filter_testing/cons/top_time.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/color_filter_testing/cons/top_time.xdc]
Parsing XDC File [C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 832.016 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 832.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 832.016 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 832.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 832.016 ; gain = 547.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 832.016 ; gain = 547.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SYSCLK_N. (constraint file  {c:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src/glb_clk_src_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYSCLK_N. (constraint file  {c:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src/glb_clk_src_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for SYSCLK_P. (constraint file  {c:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src/glb_clk_src_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYSCLK_P. (constraint file  {c:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src/glb_clk_src_in_context.xdc}, line 7).
Applied set_property DONT_TOUCH = true for glb_clk_src_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 832.016 ; gain = 547.551
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'data_gen'
INFO: [Synth 8-5546] ROM "prbs_send_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prbs_send_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               SEND_HEAD |                               01 |                              001
               SEND_PRBS |                               10 |                              010
               SEND_TAIL |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'data_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 832.016 ; gain = 547.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module PRBS_ANY 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
Module data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module para_to_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "data_gen_inst/prbs_send_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_gen_inst/state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port voltage_test driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.016 ; gain = 547.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'glb_clk_src_inst/clk_out1' to pin 'glb_clk_src_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'glb_clk_src_inst/clk_out2' to pin 'glb_clk_src_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 832.016 ; gain = 547.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |glb_clk_src   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |glb_clk_src |     1|
|2     |CARRY4      |     5|
|3     |LUT1        |     3|
|4     |LUT2        |    34|
|5     |LUT3        |    10|
|6     |LUT4        |    10|
|7     |LUT5        |    13|
|8     |LUT6        |     2|
|9     |FDRE        |    50|
|10    |FDSE        |    19|
|11    |IBUF        |     2|
|12    |OBUF        |     2|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------+---------------+------+
|      |Instance                    |Module         |Cells |
+------+----------------------------+---------------+------+
|1     |top                         |               |   153|
|2     |  data_gen_inst             |data_gen       |    66|
|3     |    PRBS_GENERATE           |PRBS_ANY       |    51|
|4     |  debounce_inst_send_enable |debounce       |    53|
|5     |  para_to_serial_inst       |para_to_serial |    19|
|6     |  reset_inst                |reset          |     8|
|7     |    syn_block_0             |syn_block      |     5|
+------+----------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 840.496 ; gain = 556.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 840.496 ; gain = 164.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 840.496 ; gain = 556.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 844.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 844.590 ; gain = 571.586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 844.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 17:26:23 2019...
