Gianluca Albera , R. Iris Bahar, Power/Performance Advantages of Victim Buffer in High-Performance Processors, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, p.43, March 04-05, 1999
Thomas Ball , James R. Larus, Optimally profiling and tracing programs, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.4, p.1319-1360, July 1994[doi>10.1145/183432.183527]
Burd, T. 2001. CPU Info Center: General Processor Info. http://bwrc.eecs.berkeley.edu/CIC/ summary/local/retrieved Dec. 2001.
William Y. Chen , Roger A. Bringmann , Scott A. Mahlke , Richard E. Hank , James E. Sicolo, An efficient architecture for loop based data preloading, Proceedings of the 25th annual international symposium on Microarchitecture, p.92-101, December 01-04, 1992, Portland, Oregon, USA
Thomas M. Conte , Pradeep K. Dubey , Matthew D. Jennings , Ruby B. Lee , Alex Peleg , Salliah Rathnam , Mike Schlansker , Peter Song , Andrew Wolfe, Challenges to Combining General-Purpose and Multimedia Processors, Computer, v.30 n.12, p.33-37, December 1997[doi>10.1109/2.642799]
Michael Cox , Narendra Bhandari , Michael Shantz, Multi-level texture caching for 3D graphics hardware, Proceedings of the 25th annual international symposium on Computer architecture, p.86-97, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279372]
Rita Cucchiara , Andrea Prati , Massimo Piccardi, Exploiting Cache in Multimedia, Proceedings of the IEEE International Conference on Multimedia Computing and Systems, p.9345, June 07-11, 1999[doi>10.1109/MMCS.1999.779228]
Edler, J. and Hill, M. D. 1997. Dinero IV trace-driven uniprocessor cache simulator, available from Univ. of Wisconsin; ftp://ftp.nj.nec.com/pub/edler/d4/.
Antonio GonzÃ¡lez , Carlos Aliagas , Mateo Valero, A data cache with multiple caching strategies tuned to different types of locality, Proceedings of the 9th international conference on Supercomputing, p.338-347, July 03-07, 1995, Barcelona, Spain[doi>10.1145/224538.224622]
Ziyad S. Hakura , Anoop Gupta, The design and analysis of a cache architecture for texture mapping, Proceedings of the 24th annual international symposium on Computer architecture, p.108-120, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264152]
Homan Igehy , Matthew Eldridge , Kekoa Proudfoot, Prefetching in a texture cache architecture, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, p.133-ff., August 31-September 01, 1998, Lisbon, Portugal[doi>10.1145/285305.285321]
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Kurpanchek, G. et al. 1994. PA-7200: A PA-RISC processor with integrated high performance MP bus interface. In Proceedings of IEEE compcon (Feb.), 375--382.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
A Selective Temporal and Aggressive Spatial Cache System Based on Time Interval, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.287, September 17-20, 2000
Ruby B. Lee , Michael D. Smith, Guest Editors' Introduction: Media Processing: A New Design Target, IEEE Micro, v.16 n.4, p.6-9, August 1996[doi>10.1109/MM.1996.526920]
Milutinovic, V., Tomasevic, M., Markovic, B., and Tremblay, M. 1996. The split temporal/spatial cache: initial performance analysis. In Proceedings of the SCIzzL-5 (Mar.), 63--69.
S. Prybylski , M. Horowitz , J. Hennessy, Performance tradeoffs in cache design, Proceedings of the 15th Annual International Symposium on Computer architecture, p.290-298, May 30-June 02, 1988, Honolulu, Hawaii, USA
Reinman, G. and Jouppi, N. P. 2001. CACTI 3.0: An integrated cache timing and power, and area model. Compaq WRL Report (Aug.).
Nathan T. Slingerland , Alan J Smith, Cache Performance for Multimedia Applications, University of California at Berkeley, Berkeley, CA, 2000
Peter Soderquist , Miriam Leeser, Optimizing the data cache performance of a software MPEG-2 video decoder, Proceedings of the fifth ACM international conference on Multimedia, p.291-301, November 09-13, 1997, Seattle, Washington, USA[doi>10.1145/266180.266380]
Srinivasan, V. 1998. Improving Performance of an L1 Cache With an Associated Buffer. CSE-TR-361-98, Univ. of Michigan (Feb.).
Wilton, S. J. E. and Jouppi, N. P. 1994. An enhanced access and cycle time model for on-chip caches. Digital WRL Research Report 93/5 (July).
A Comparison of Hardware Prefetching Techniques for Multimedia Benchmarks, Proceedings of the 1996 International Conference on Multimedia Computing and Systems, p.0236, June 17-23, 1996
