Analysis & Synthesis report for TICTACTOE
Tue Oct 04 11:33:45 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Oct 04 11:33:45 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; TICTACTOE                                   ;
; Top-level Entity Name       ; VGA_Controller                              ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGA_Controller     ; TICTACTOE          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 04 11:33:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TICTACTOE -c TICTACTOE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tictactoetest.sv
    Info (12023): Found entity 1: TicTacToeTest File: D:/Git/lab4TallerDigitalesCorrec/TicTacToeTest.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vertical_counter.sv
    Info (12023): Found entity 1: vertical_counter File: D:/Git/lab4TallerDigitalesCorrec/vertical_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tictactoe.sv
    Info (12023): Found entity 1: TicTacToe File: D:/Git/lab4TallerDigitalesCorrec/TicTacToe.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test_vga_controller.sv
    Info (12023): Found entity 1: test_vga_Controller File: D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file squareboxtest.sv
    Info (12023): Found entity 1: squareBoxTest File: D:/Git/lab4TallerDigitalesCorrec/squareBoxTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file squarebox.sv
    Info (12023): Found entity 1: squareBox File: D:/Git/lab4TallerDigitalesCorrec/squareBox.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file randommodule.sv
    Info (12023): Found entity 1: randomModule File: D:/Git/lab4TallerDigitalesCorrec/randomModule.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file positiontest.sv
    Info (12023): Found entity 1: positionTest File: D:/Git/lab4TallerDigitalesCorrec/positionTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file positionmachine.sv
    Info (12023): Found entity 1: positionMachine File: D:/Git/lab4TallerDigitalesCorrec/positionMachine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file playgrill.sv
    Info (12023): Found entity 1: playGrill File: D:/Git/lab4TallerDigitalesCorrec/playGrill.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file playeriterator.sv
    Info (12023): Found entity 1: playerIterator File: D:/Git/lab4TallerDigitalesCorrec/playerIterator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux21.sv
    Info (12023): Found entity 1: mux21 File: D:/Git/lab4TallerDigitalesCorrec/mux21.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maquinacomportamiento.sv
    Info (12023): Found entity 1: MaquinaComportamiento File: D:/Git/lab4TallerDigitalesCorrec/MaquinaComportamiento.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_counter.sv
    Info (12023): Found entity 1: horizontal_counter File: D:/Git/lab4TallerDigitalesCorrec/horizontal_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game.sv
    Info (12023): Found entity 1: game File: D:/Git/lab4TallerDigitalesCorrec/game.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cronometer.sv
    Info (12023): Found entity 1: cronometer File: D:/Git/lab4TallerDigitalesCorrec/cronometer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file checkempty.sv
    Info (12023): Found entity 1: checkEmpty File: D:/Git/lab4TallerDigitalesCorrec/checkEmpty.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxcustom.sv
    Info (12023): Found entity 1: muxCustom File: D:/Git/lab4TallerDigitalesCorrec/muxCustom.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file font_rom.vhd
    Info (12022): Found design unit 1: Font_Rom-Behavioral File: D:/Git/lab4TallerDigitalesCorrec/Font_Rom.vhd Line: 40
    Info (12023): Found entity 1: Font_Rom File: D:/Git/lab4TallerDigitalesCorrec/Font_Rom.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file pixel_on_text2.vhd
    Info (12022): Found design unit 1: Pixel_On_Text2-Behavioral File: D:/Git/lab4TallerDigitalesCorrec/Pixel_On_Text2.vhd Line: 47
    Info (12023): Found entity 1: Pixel_On_Text2 File: D:/Git/lab4TallerDigitalesCorrec/Pixel_On_Text2.vhd Line: 29
Info (12021): Found 2 design units, including 0 entities, in source file commonpak.vhd
    Info (12022): Found design unit 1: commonPak File: D:/Git/lab4TallerDigitalesCorrec/commonPak.vhd Line: 16
    Info (12022): Found design unit 2: commonPak-body File: D:/Git/lab4TallerDigitalesCorrec/commonPak.vhd Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file muxvgaout.sv
    Info (12023): Found entity 1: muxVGAOut File: D:/Git/lab4TallerDigitalesCorrec/muxVGAOut.sv Line: 1
Info (12127): Elaborating entity "VGA_Controller" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(49): truncated value with size 32 to match size of target (16) File: D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv Line: 49
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(60): truncated value with size 32 to match size of target (16) File: D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv Line: 60
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(69): truncated value with size 32 to match size of target (1) File: D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv Line: 69
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(70): truncated value with size 32 to match size of target (1) File: D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv Line: 70
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk_divider" File: D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv Line: 14
Info (12128): Elaborating entity "Pixel_On_Text2" for hierarchy "Pixel_On_Text2:Square1" File: D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv Line: 36
Info (12128): Elaborating entity "Font_Rom" for hierarchy "Pixel_On_Text2:Square1|Font_Rom:FontRom" File: D:/Git/lab4TallerDigitalesCorrec/Pixel_On_Text2.vhd Line: 67
Error (10324): VHDL Expression error at Font_Rom.vhd(50): expression ""00000000"" has 8 elements ; expected 16 elements. File: D:/Git/lab4TallerDigitalesCorrec/Font_Rom.vhd Line: 50
Error (12152): Can't elaborate user hierarchy "Pixel_On_Text2:Square1|Font_Rom:FontRom" File: D:/Git/lab4TallerDigitalesCorrec/Pixel_On_Text2.vhd Line: 67
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings
    Error: Peak virtual memory: 4841 megabytes
    Error: Processing ended: Tue Oct 04 11:33:45 2022
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:12


