// Seed: 1282157832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_9 | -1;
  logic [-1 'b0 : 1] id_20;
  ;
  wire id_21;
  assign id_1 = -1;
  wire id_22;
endmodule
module module_1 #(
    parameter id_7 = 32'd80,
    parameter id_9 = 32'd15
) (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    output tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    output tri id_6,
    output wand _id_7,
    input supply0 id_8,
    output tri0 _id_9,
    input tri0 id_10,
    input supply0 id_11
);
  logic [id_7 : id_9  *  1] id_13;
  ;
  logic id_14;
  assign id_9 = id_1;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_14,
      id_13,
      id_14
  );
  logic [-1 : -1] id_15, id_16, id_17;
endmodule
