move r0 0
move r1 0
move r2 0
move r3 0
yield
l r9 d0 Vertical
move r8 r9
sub r10 90 r8
move r8 r10
div r8 r8 180
mul r8 r8 3.141592
move r5 r8
move r6 r5
bne r2 0 16
move r2 r6
j 29
bne r3 0 19
sub r9 r6 r2
move r3 r9
sub r10 r6 r2
move r8 r10
mul r8 r8 r3
bge r8 0 28
ble r3 0 26
move r0 r2
j 27
move r1 r2
mul r3 r3 -1.0
move r2 r6
move r8 r0
sin r8 r8
mul r8 r8 0.5
move r9 r1
sin r9 r9
mul r9 r9 0.5
add r10 r8 r9
sub r11 r8 r9
move r12 r6
sin r12 r12
sub r12 r12 r10
div r12 r12 r11
max r12 r12 -1
min r12 r12 1
acos r12 r12
div r13 r12 6.283184
move r12 r13
ble r3 0 49
sub r14 1 r12
move r12 r14
add r12 r12 0.5
mod r12 r12 1
mul r12 r12 1200
move r4 r12
move r7 r4
s db Setting r7
j 4
# registers: 15
# lines: 56
