Project_1_clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/Project_1/ip/Project_1_clk_wiz_0/Project_1_clk_wiz_0_sim_netlist.vhdl,incdir="../../../../LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/ipshared/d0f7"
axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/Project_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd,incdir="../../../../LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/ipshared/d0f7"
lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/Project_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd,incdir="../../../../LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/ipshared/d0f7"
ipi_axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/Project_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd,incdir="../../../../LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/ipshared/d0f7"
Project_1_axi4stream_spi_master_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_1/ip/Project_1_axi4stream_spi_master_0_0/sim/Project_1_axi4stream_spi_master_0_0.vhd,incdir="../../../../LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/ipshared/d0f7"
Project_1_digilent_jstk2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_1/ip/Project_1_digilent_jstk2_0_0/sim/Project_1_digilent_jstk2_0_0.vhd,incdir="../../../../LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/ipshared/d0f7"
Project_1.vhd,vhdl,xil_defaultlib,../../../bd/Project_1/sim/Project_1.vhd,incdir="../../../../LAB2_Clean_Eren_v2.gen/sources_1/bd/Project_1/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
