{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755349640869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755349640869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 15:07:20 2025 " "Processing started: Sat Aug 16 15:07:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755349640869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349640869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small -c small " "Command: quartus_map --read_settings_files=on --write_settings_files=off small -c small" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349640869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755349641130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755349641131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../src/reg.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/prog_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/prog_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog_memory " "Found entity 1: prog_memory" {  } { { "../src/prog_memory.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/prog_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/prog_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "../src/prog_counter.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/jump_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/jump_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_controller " "Found entity 1: jump_controller" {  } { { "../src/jump_controller.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/jump_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/inst_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/inst_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decoder " "Found entity 1: inst_decoder" {  } { { "../src/inst_decoder.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/inst_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/halt_switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/halt_switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halt_switch " "Found entity 1: halt_switch" {  } { { "../src/halt_switch.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/halt_switch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/consoleenv/small-lang/fpga/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /consoleenv/small-lang/fpga/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755349647549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349647549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755349647576 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_light top.sv(8) " "Output port \"clk_light\" at top.sv(8) has no driver" {  } { { "../src/top.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755349647577 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halt_switch halt_switch:hs " "Elaborating entity \"halt_switch\" for hierarchy \"halt_switch:hs\"" {  } { { "../src/top.sv" "hs" { Text "D:/ConsoleEnv/small-lang/fpga/src/top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../src/top.sv" "cu" { Text "D:/ConsoleEnv/small-lang/fpga/src/top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter control_unit:cu\|prog_counter:pc " "Elaborating entity \"prog_counter\" for hierarchy \"control_unit:cu\|prog_counter:pc\"" {  } { { "../src/control_unit.sv" "pc" { Text "D:/ConsoleEnv/small-lang/fpga/src/control_unit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prog_counter.sv(21) " "Verilog HDL assignment warning at prog_counter.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "../src/prog_counter.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_counter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755349647580 "|top|control_unit:cu|prog_counter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register control_unit:cu\|register:inst_buffer " "Elaborating entity \"register\" for hierarchy \"control_unit:cu\|register:inst_buffer\"" {  } { { "../src/control_unit.sv" "inst_buffer" { Text "D:/ConsoleEnv/small-lang/fpga/src/control_unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_decoder control_unit:cu\|inst_decoder:id " "Elaborating entity \"inst_decoder\" for hierarchy \"control_unit:cu\|inst_decoder:id\"" {  } { { "../src/control_unit.sv" "id" { Text "D:/ConsoleEnv/small-lang/fpga/src/control_unit.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647582 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inst_decoder.sv(32) " "Verilog HDL Case Statement warning at inst_decoder.sv(32): incomplete case statement has no default case item" {  } { { "../src/inst_decoder.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/inst_decoder.sv" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1755349647582 "|top|control_unit:cu|inst_decoder:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_controller control_unit:cu\|jump_controller:jc " "Elaborating entity \"jump_controller\" for hierarchy \"control_unit:cu\|jump_controller:jc\"" {  } { { "../src/control_unit.sv" "jc" { Text "D:/ConsoleEnv/small-lang/fpga/src/control_unit.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_memory prog_memory:pm " "Elaborating entity \"prog_memory\" for hierarchy \"prog_memory:pm\"" {  } { { "../src/top.sv" "pm" { Text "D:/ConsoleEnv/small-lang/fpga/src/top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647584 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65536 0 4096 prog_memory.sv(10) " "Verilog HDL warning at prog_memory.sv(10): number of words (65536) in memory file does not match the number of elements in the address range \[0:4096\]" {  } { { "../src/prog_memory.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_memory.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755349647639 "|top|prog_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 prog_memory.sv(8) " "Net \"mem.data_a\" at prog_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/prog_memory.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755349647732 "|top|prog_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 prog_memory.sv(8) " "Net \"mem.waddr_a\" at prog_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/prog_memory.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755349647732 "|top|prog_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 prog_memory.sv(8) " "Net \"mem.we_a\" at prog_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/prog_memory.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755349647732 "|top|prog_memory:pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "../src/top.sv" "cpu" { Text "D:/ConsoleEnv/small-lang/fpga/src/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|alu:alu\"" {  } { { "../src/cpu.sv" "alu" { Text "D:/ConsoleEnv/small-lang/fpga/src/cpu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.sv(20) " "Verilog HDL assignment warning at alu.sv(20): truncated value with size 32 to match size of target (16)" {  } { { "../src/alu.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/alu.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755349647740 "|top|cpu:cpu|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu\|data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu\|data_memory:dm\"" {  } { { "../src/cpu.sv" "dm" { Text "D:/ConsoleEnv/small-lang/fpga/src/cpu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349647741 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4097 D:/ConsoleEnv/small-lang/fpga/quartus/db/small.ram0_prog_memory_a978eb0d.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (4097) in the Memory Initialization File \"D:/ConsoleEnv/small-lang/fpga/quartus/db/small.ram0_prog_memory_a978eb0d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1755349647905 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "prog_memory:pm\|mem " "RAM logic \"prog_memory:pm\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/prog_memory.sv" "mem" { Text "D:/ConsoleEnv/small-lang/fpga/src/prog_memory.sv" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1755349647933 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu\|data_memory:dm\|mem " "RAM logic \"cpu:cpu\|data_memory:dm\|mem\" is uninferred due to asynchronous read logic" {  } { { "../src/data_memory.sv" "mem" { Text "D:/ConsoleEnv/small-lang/fpga/src/data_memory.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1755349647933 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1755349647933 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_light GND " "Pin \"clk_light\" is stuck at GND" {  } { { "../src/top.sv" "" { Text "D:/ConsoleEnv/small-lang/fpga/src/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755349648612 "|top|clk_light"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755349648612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755349648670 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755349649337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755349649458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755349649458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1070 " "Implemented 1070 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755349649514 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755349649514 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1051 " "Implemented 1051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755349649514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755349649514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755349649524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 15:07:29 2025 " "Processing ended: Sat Aug 16 15:07:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755349649524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755349649524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755349649524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755349649524 ""}
