// Seed: 247967283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial $display;
endmodule
module module_1;
  assign id_1[1] = 1;
  wire id_2;
  wor  id_3;
  module_0(
      id_3, id_2, id_2, id_2
  ); id_5(
      .id_0(""),
      .id_1(1'b0),
      .id_2(id_4[1'b0]),
      .id_3(1'b0),
      .id_4(id_3 == 1'b0),
      .id_5(1),
      .id_6("")
  );
  assign #id_6 id_3 = 1;
endmodule
