
[options]
mode cover
depth 15
vcd off

[engines]
btor btormc

[script]
read -define SYNTHESIS
read -define RVFI
read -formal ibex_pkg.sv
read -formal ibex_tracer_pkg.sv
read -formal ibex_tracer_pkg.sv
read -formal prim_pkg.sv
read -formal prim_cipher_pkg.sv
read -formal prim_ram_1p_pkg.sv
read -formal prim_secded_pkg.sv
read -formal prim_util_pkg.sv
read -formal ibex_top_tracing.sv
read -formal ibex_tracer.sv
read -formal cosim_dpi.svh
read -formal dv_fcov_macros.svh
read -formal ibex_alu.sv
read -formal ibex_branch_predict.sv
read -formal ibex_compressed_decoder.sv
read -formal ibex_controller.sv
read -formal ibex_core.sv
read -formal ibex_counter.sv
read -formal ibex_csr.sv
read -formal ibex_cs_registers.sv
read -formal ibex_decoder.sv
read -formal ibex_dummy_instr.sv
read -formal ibex_ex_block.sv
read -formal ibex_fetch_fifo.sv
read -formal ibex_id_stage.sv
read -formal ibex_if_stage.sv
read -formal ibex_load_store_unit.sv
read -formal ibex_multdiv_fast.sv
read -formal ibex_multdiv_slow.sv
read -formal ibex_pmp.sv
read -formal ibex_pmp_reset_default.svh
read -formal ibex_prefetch_buffer.sv
read -formal ibex_wb_stage.sv
read -formal ibex_icache.sv
read -formal ibex_simple_system_cosim_checker.sv
read -formal ibex_simple_system_cosim_checker_bind.sv
read -formal ibex_lockstep.sv
read -formal ibex_register_file_ff.sv
read -formal ibex_register_file_fpga.sv
read -formal ibex_register_file_latch.sv
read -formal ibex_top.sv
read -formal ibex_top_tracing.sv
read -formal ibex_tracer.sv
read -formal prim_buf.sv
read -formal prim_clock_gating.sv
read -formal prim_clock_mux2.sv
read -formal prim_flop.sv
read -formal prim_ram_1p.sv
read -formal prim_assert.sv
read -formal prim_assert_dummy_macros.svh
read -formal prim_assert_sec_cm.svh
read -formal prim_assert_standard_macros.svh
read -formal prim_assert_yosys_macros.svh
read -formal prim_flop_macros.sv
read -formal prim_badbit_ram_1p.sv
read -formal prim_present.sv
read -formal prim_prince.sv
read -formal prim_subst_perm.sv
read -formal prim_generic_buf.sv
read -formal prim_generic_clock_gating.sv
read -formal prim_generic_clock_mux2.sv
read -formal prim_generic_flop.sv
read -formal prim_generic_ram_1p.sv
read -formal prim_lfsr.sv
read -formal prim_onehot_check.sv
read -formal prim_ram_1p_adv.sv
read -formal prim_ram_1p_scr.sv
read -formal prim_secded_22_16_dec.sv
read -formal prim_secded_22_16_enc.sv
read -formal prim_secded_28_22_dec.sv
read -formal prim_secded_28_22_enc.sv
read -formal prim_secded_39_32_dec.sv
read -formal prim_secded_39_32_enc.sv
read -formal prim_secded_64_57_dec.sv
read -formal prim_secded_64_57_enc.sv
read -formal prim_secded_72_64_dec.sv
read -formal prim_secded_72_64_enc.sv
read -formal prim_secded_hamming_22_16_dec.sv
read -formal prim_secded_hamming_22_16_enc.sv
read -formal prim_secded_hamming_39_32_dec.sv
read -formal prim_secded_hamming_39_32_enc.sv
read -formal prim_secded_hamming_72_64_dec.sv
read -formal prim_secded_hamming_72_64_enc.sv
read -formal prim_secded_hamming_76_68_dec.sv
read -formal prim_secded_hamming_76_68_enc.sv
read -formal prim_secded_inv_22_16_dec.sv
read -formal prim_secded_inv_22_16_enc.sv
read -formal prim_secded_inv_28_22_dec.sv
read -formal prim_secded_inv_28_22_enc.sv
read -formal prim_secded_inv_39_32_dec.sv
read -formal prim_secded_inv_39_32_enc.sv
read -formal prim_secded_inv_64_57_dec.sv
read -formal prim_secded_inv_64_57_enc.sv
read -formal prim_secded_inv_72_64_dec.sv
read -formal prim_secded_inv_72_64_enc.sv
read -formal prim_secded_inv_hamming_22_16_dec.sv
read -formal prim_secded_inv_hamming_22_16_enc.sv
read -formal prim_secded_inv_hamming_39_32_dec.sv
read -formal prim_secded_inv_hamming_39_32_enc.sv
read -formal prim_secded_inv_hamming_72_64_dec.sv
read -formal prim_secded_inv_hamming_72_64_enc.sv
read -formal prim_secded_inv_hamming_76_68_dec.sv
read -formal prim_secded_inv_hamming_76_68_enc.sv
read -formal prim_util_get_scramble_params.svh
read -formal prim_util_memload.svh

read -formal cocotb_ibex.sv
prep -top cocotb_ibex

[files]
./cocotb_ibex.sv
./src/ibex_top_tracing.sv
./src/ibex_tracer.sv
./src/ibex_tracer_pkg.sv
./src/lr_dv_cosim_dpi_0/cosim_dpi.svh
./src/lr_dv_dv_fcov_macros_0/dv_fcov_macros.svh
./src/lr_ibex_ibex_core_0.1/rtl/ibex_alu.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_controller.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_core.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_counter.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_csr.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_pmp_reset_default.svh
./src/lr_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
./src/lr_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
./src/lr_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
./src/lr_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
./src/lr_ibex_ibex_simple_system_cosim_0/ibex_simple_system_cosim_checker.sv
./src/lr_ibex_ibex_simple_system_cosim_0/ibex_simple_system_cosim_checker_bind.sv
./src/lr_ibex_ibex_top_0.1/rtl/ibex_lockstep.sv
./src/lr_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv
./src/lr_ibex_ibex_top_0.1/rtl/ibex_register_file_fpga.sv
./src/lr_ibex_ibex_top_0.1/rtl/ibex_register_file_latch.sv
./src/lr_ibex_ibex_top_0.1/rtl/ibex_top.sv
./src/lr_ibex_ibex_top_tracing_0.1/rtl/ibex_top_tracing.sv
./src/lr_ibex_ibex_tracer_0.1/rtl/ibex_tracer.sv
./src/lr_ibex_ibex_tracer_0.1/rtl/ibex_tracer_pkg.sv
./src/lr_prim_abstract_buf_0/prim_buf.sv
./src/lr_prim_abstract_clock_gating_0/prim_clock_gating.sv
./src/lr_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
./src/lr_prim_abstract_flop_0/prim_flop.sv
./src/lr_prim_abstract_prim_pkg_0.1/prim_pkg.sv
./src/lr_prim_abstract_ram_1p_0/prim_ram_1p.sv
./src/lr_prim_assert_0.1/rtl/prim_assert.sv
./src/lr_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
./src/lr_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
./src/lr_prim_assert_0.1/rtl/prim_assert_standard_macros.svh
./src/lr_prim_assert_0.1/rtl/prim_assert_yosys_macros.svh
./src/lr_prim_assert_0.1/rtl/prim_flop_macros.sv
./src/lr_prim_badbit_ram_1p_0/prim_badbit_ram_1p.sv
./src/lr_prim_cipher_0/rtl/prim_present.sv
./src/lr_prim_cipher_0/rtl/prim_prince.sv
./src/lr_prim_cipher_0/rtl/prim_subst_perm.sv
./src/lr_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv
./src/lr_prim_generic_buf_0/rtl/prim_generic_buf.sv
./src/lr_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
./src/lr_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
./src/lr_prim_generic_flop_0/rtl/prim_generic_flop.sv
./src/lr_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
./src/lr_prim_lfsr_0.1/rtl/prim_lfsr.sv
./src/lr_prim_onehot_check_0/rtl/prim_onehot_check.sv
./src/lr_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
./src/lr_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv
./src/lr_prim_ram_1p_scr_0.1/rtl/prim_ram_1p_scr.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_76_68_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_hamming_76_68_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_22_16_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_22_16_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_28_22_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_28_22_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_39_32_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_64_57_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_64_57_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_72_64_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_72_64_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_dec.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_enc.sv
./src/lr_prim_secded_0.1/rtl/prim_secded_pkg.sv
./src/lr_prim_util_0.1/rtl/prim_util_pkg.sv
./src/lr_prim_util_get_scramble_params_0/rtl/prim_util_get_scramble_params.svh
./src/lr_prim_util_memload_0/rtl/prim_util_memload.svh
./src/lr_prim_xilinx_buf_0/rtl/prim_xilinx_buf.sv
./src/lr_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
./src/lr_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
./src/lr_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv
