
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_nu_nu_rangefinder_vga_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_nu_nu_rangefinder_vga_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_nu_nu_rangefinder_vga_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 920.809 ; gain = 425.887
Finished Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_nu_nu_rangefinder_vga_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst'
Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/constrs_1/new/mqp.xdc]
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.srcs/constrs_1/new/mqp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 920.836 ; gain = 714.504
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 920.836 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1f9a473a9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10f89e04c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 921.305 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 1899373fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 921.305 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 374 unconnected nets.
INFO: [Opt 31-11] Eliminated 396 unconnected cells.
Phase 3 Sweep | Checksum: 1d0a7a457

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 921.305 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 921.305 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d0a7a457

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 921.305 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 18 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 40 Total Ports: 40
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1bb1a8e2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1062.094 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1bb1a8e2b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.094 ; gain = 140.789
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.094 ; gain = 141.258
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1062.094 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.094 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1062.094 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: e1927a92

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: e1927a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1062.094 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: e1927a92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: e1927a92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: e1927a92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: f5ffe1fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f5ffe1fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1add674f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 2ba4f85aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 2ba4f85aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 2a45dad84

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 2a45dad84

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2a45dad84

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2a45dad84

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bdbaadbd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bdbaadbd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1740d7610

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19d3cc179

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 19d3cc179

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17999610b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d43281d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2086a26db

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2135ca32d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2135ca32d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 18866890f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18866890f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1b1ea9c64

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.471. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: d4e8fa24

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d4e8fa24

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: d4e8fa24

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: d4e8fa24

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: d4e8fa24

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: d4e8fa24

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1062.094 ; gain = 0.000

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: e0d93dc4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1062.094 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e0d93dc4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1062.094 ; gain = 0.000
Ending Placer Task | Checksum: d61beb3e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1062.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1062.094 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1062.094 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1062.094 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1062.094 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1062.094 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5dbab266 ConstDB: 0 ShapeSum: 786138d8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19feee84e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 1078.418 ; gain = 16.324

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19feee84e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 1078.418 ; gain = 16.324

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19feee84e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 1078.418 ; gain = 16.324

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19feee84e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 1078.418 ; gain = 16.324
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13f5345ef

Time (s): cpu = 00:01:26 ; elapsed = 00:01:17 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.370 | TNS=-0.605 | WHS=-1.503 | THS=-32.499|

Phase 2 Router Initialization | Checksum: 19b607c8a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f282ca39

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19b665853

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.473 | TNS=-0.766 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 16cf95019

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1315b3a3d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1100.305 ; gain = 38.211
Phase 4.1.2 GlobIterForTiming | Checksum: 6eec250a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1100.305 ; gain = 38.211
Phase 4.1 Global Iteration 0 | Checksum: 6eec250a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 139f18c8a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:22 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.427 | TNS=-0.721 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: fca94496

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1f4271f9b

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1100.305 ; gain = 38.211
Phase 4.2.2 GlobIterForTiming | Checksum: 27bc897c5

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1100.305 ; gain = 38.211
Phase 4.2 Global Iteration 1 | Checksum: 27bc897c5

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 19efedc91

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.427 | TNS=-0.721 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a67cdeff

Time (s): cpu = 00:01:35 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211
Phase 4 Rip-up And Reroute | Checksum: 1a67cdeff

Time (s): cpu = 00:01:35 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 189bbc200

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.427 | TNS=-0.721 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18a748335

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a748335

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211
Phase 5 Delay and Skew Optimization | Checksum: 18a748335

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21370ddc0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.417 | TNS=-0.701 | WHS=-0.259 | THS=-0.259 |

Phase 6.1 Hold Fix Iter | Checksum: 11a76b14b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211
Phase 6 Post Hold Fix | Checksum: 1693db0f7

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.453298 %
  Global Horizontal Routing Utilization  = 0.402637 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1d449a2b1

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d449a2b1

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f2a5909a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:24 . Memory (MB): peak = 1100.305 ; gain = 38.211

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 75d242af

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.417 | TNS=-0.701 | WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 75d242af

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1100.305 ; gain = 38.211
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1100.305 ; gain = 38.211

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1100.305 ; gain = 38.211
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1100.305 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/John/Documents/GitHub/MQP/rangefinder_blocks/rangefinder_blocks.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg input design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg output design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1451.586 ; gain = 351.281
INFO: [Common 17-206] Exiting Vivado at Tue Nov 08 15:15:16 2016...
