{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605024288174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605024288175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 19:04:46 2020 " "Processing started: Tue Nov 10 19:04:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605024288175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605024288175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605024288175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1605024288884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 3 3 " "Found 3 design units, including 3 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605024288928 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_controller " "Found entity 2: SPI_controller" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605024288928 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_divider " "Found entity 3: clk_divider" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605024288928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1605024288928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1605024288951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:divider\"" {  } { { "lab1.v" "divider" { Text "E:/study/Labs/reconf/lab3/lab1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1605024288960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab1.v(136) " "Verilog HDL assignment warning at lab1.v(136): truncated value with size 32 to match size of target (8)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024288960 "|lab1|clk_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_controller SPI_controller:spi " "Elaborating entity \"SPI_controller\" for hierarchy \"SPI_controller:spi\"" {  } { { "lab1.v" "spi" { Text "E:/study/Labs/reconf/lab3/lab1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1605024288965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 lab1.v(61) " "Verilog HDL assignment warning at lab1.v(61): truncated value with size 32 to match size of target (15)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024288967 "|lab1|SPI_controller:spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab1.v(68) " "Verilog HDL Case Statement information at lab1.v(68): all case item expressions in this case statement are onehot" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1605024288968 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab1.v(89) " "Verilog HDL assignment warning at lab1.v(89): truncated value with size 32 to match size of target (6)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024288969 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 24 lab1.v(104) " "Verilog HDL assignment warning at lab1.v(104): truncated value with size 40 to match size of target (24)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024288969 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab1.v(106) " "Verilog HDL assignment warning at lab1.v(106): truncated value with size 32 to match size of target (6)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024288969 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 14 lab1.v(117) " "Verilog HDL assignment warning at lab1.v(117): truncated value with size 40 to match size of target (14)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024288970 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab1.v(119) " "Verilog HDL assignment warning at lab1.v(119): truncated value with size 32 to match size of target (6)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024288970 "|lab1|SPI_controller:spi"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1605024289881 "|lab1|ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1605024289881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1605024289995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1605024290416 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SPI_controller:spi\|Add3~0 " "Logic cell \"SPI_controller:spi\|Add3~0\"" {  } { { "lab1.v" "Add3~0" { Text "E:/study/Labs/reconf/lab3/lab1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1605024290417 ""} { "Info" "ISCL_SCL_CELL_NAME" "SPI_controller:spi\|Add3~12 " "Logic cell \"SPI_controller:spi\|Add3~12\"" {  } { { "lab1.v" "Add3~12" { Text "E:/study/Labs/reconf/lab3/lab1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1605024290417 ""} { "Info" "ISCL_SCL_CELL_NAME" "SPI_controller:spi\|Add3~14 " "Logic cell \"SPI_controller:spi\|Add3~14\"" {  } { { "lab1.v" "Add3~14" { Text "E:/study/Labs/reconf/lab3/lab1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1605024290417 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1605024290417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1605024290512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1605024290512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1605024290551 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1605024290551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "414 " "Implemented 414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1605024290551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1605024290551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605024290575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 19:04:50 2020 " "Processing ended: Tue Nov 10 19:04:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605024290575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605024290575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605024290575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605024290575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605024293107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605024293107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 19:04:51 2020 " "Processing started: Tue Nov 10 19:04:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605024293107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605024293107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605024293107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1605024293598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1605024293605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605024293652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605024293652 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1605024293828 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1605024293838 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1605024294011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1605024294011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1605024294011 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1605024294011 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 701 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605024294013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 703 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605024294013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 705 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605024294013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 707 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605024294013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 709 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605024294013 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1605024294013 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1605024294014 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sclk " "Pin sclk not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sclk } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mosi " "Pin mosi not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { mosi } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssb " "Pin ssb not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ssb } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[0\] " "Pin accel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[0] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 7 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[1\] " "Pin accel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[1] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[2\] " "Pin accel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[2] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 9 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[3\] " "Pin accel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[3] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 10 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[4\] " "Pin accel\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[4] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[5\] " "Pin accel\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[5] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[6\] " "Pin accel\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[6] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[7\] " "Pin accel\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[7] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 14 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[8\] " "Pin accel\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[8] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 15 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[9\] " "Pin accel\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[9] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[10\] " "Pin accel\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[10] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 17 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[11\] " "Pin accel\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[11] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 18 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[12\] " "Pin accel\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[12] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 19 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[13\] " "Pin accel\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[13] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[14\] " "Pin accel\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[14] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[15\] " "Pin accel\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[15] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[16\] " "Pin accel\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[16] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[17\] " "Pin accel\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[17] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[18\] " "Pin accel\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[18] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[19\] " "Pin accel\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[19] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[20\] " "Pin accel\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[20] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[21\] " "Pin accel\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[21] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[22\] " "Pin accel\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[22] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "accel\[23\] " "Pin accel\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { accel[23] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[0\] " "Pin temp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[0] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[1\] " "Pin temp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[1] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[2\] " "Pin temp\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[2] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[3\] " "Pin temp\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[3] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[4\] " "Pin temp\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[4] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[5\] " "Pin temp\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[5] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 36 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[6\] " "Pin temp\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[6] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 37 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[7\] " "Pin temp\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[7] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[8\] " "Pin temp\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[8] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[9\] " "Pin temp\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[9] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 40 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[10\] " "Pin temp\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[10] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[11\] " "Pin temp\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[11] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[12\] " "Pin temp\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[12] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[13\] " "Pin temp\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { temp[13] } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 4 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ready " "Pin ready not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ready } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 2 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "miso " "Pin miso not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { miso } } } { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 2 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605024294362 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1605024294362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1605024294596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1605024294596 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1605024294600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1605024294601 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1605024294601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1605024294636 ""}  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 2 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 696 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1605024294636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:divider\|out_clk_inner  " "Automatically promoted node clk_divider:divider\|out_clk_inner " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1605024294636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_controller:spi\|sclk " "Destination node SPI_controller:spi\|sclk" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_controller:spi|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605024294636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider:divider\|out_clk_inner~1 " "Destination node clk_divider:divider\|out_clk_inner~1" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 134 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_divider:divider|out_clk_inner~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 317 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605024294636 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1605024294636 ""}  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 134 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_divider:divider|out_clk_inner } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 0 { 0 ""} 0 195 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1605024294636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1605024294925 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1605024294926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1605024294926 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1605024294927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1605024294928 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1605024294929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1605024294929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1605024294929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1605024294946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1605024294947 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1605024294947 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 1 42 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 1 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1605024294949 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1605024294949 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1605024294949 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605024294950 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1605024294950 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1605024294950 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605024294985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1605024295510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605024295610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1605024295613 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1605024296598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605024296598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1605024297007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/study/Labs/reconf/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1605024297628 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1605024297628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605024298130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1605024298131 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1605024298131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1605024298199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1605024298341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1605024298391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1605024298590 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605024298870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/reconf/lab3/output_files/lab1.fit.smsg " "Generated suppressed messages file E:/study/Labs/reconf/lab3/output_files/lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1605024299283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605024299628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 19:04:59 2020 " "Processing ended: Tue Nov 10 19:04:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605024299628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605024299628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605024299628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605024299628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605024302220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605024302220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 19:05:00 2020 " "Processing started: Tue Nov 10 19:05:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605024302220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605024302220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605024302221 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1605024303215 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1605024303229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605024303491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 19:05:03 2020 " "Processing ended: Tue Nov 10 19:05:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605024303491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605024303491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605024303491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605024303491 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1605024304056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605024306171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605024306172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 19:05:04 2020 " "Processing started: Tue Nov 10 19:05:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605024306172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605024306172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605024306172 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1605024306250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1605024306774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605024306829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605024306829 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1605024307061 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1605024307061 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:divider\|out_clk_inner clk_divider:divider\|out_clk_inner " "create_clock -period 1.000 -name clk_divider:divider\|out_clk_inner clk_divider:divider\|out_clk_inner" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1605024307062 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1605024307062 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1605024307062 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1605024307140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1605024307141 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1605024307142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1605024307147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1605024307156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1605024307156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.906 " "Worst-case setup slack is -5.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.906      -541.326 clk_divider:divider\|out_clk_inner  " "   -5.906      -541.326 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.044       -15.331 clk  " "   -3.044       -15.331 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109         0.000 clk  " "    0.109         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 clk_divider:divider\|out_clk_inner  " "    0.454         0.000 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1605024307161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1605024307163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.383 clk  " "   -3.000       -16.383 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -163.570 clk_divider:divider\|out_clk_inner  " "   -1.487      -163.570 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307164 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1605024307217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1605024307234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1605024307500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1605024307575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1605024307584 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1605024307584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.504 " "Worst-case setup slack is -5.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.504      -502.601 clk_divider:divider\|out_clk_inner  " "   -5.504      -502.601 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.681       -13.075 clk  " "   -2.681       -13.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 clk  " "    0.206         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk_divider:divider\|out_clk_inner  " "    0.401         0.000 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1605024307596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1605024307600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.383 clk  " "   -3.000       -16.383 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -163.570 clk_divider:divider\|out_clk_inner  " "   -1.487      -163.570 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307602 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1605024307664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1605024307852 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1605024307855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1605024307855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.962 " "Worst-case setup slack is -1.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962      -170.985 clk_divider:divider\|out_clk_inner  " "   -1.962      -170.985 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734        -1.876 clk  " "   -0.734        -1.876 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.151 " "Worst-case hold slack is -0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151        -0.151 clk  " "   -0.151        -0.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 clk_divider:divider\|out_clk_inner  " "    0.185         0.000 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1605024307868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1605024307872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -12.585 clk  " "   -3.000       -12.585 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -110.000 clk_divider:divider\|out_clk_inner  " "   -1.000      -110.000 clk_divider:divider\|out_clk_inner " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605024307875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605024307875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1605024308295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1605024308295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605024308381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 19:05:08 2020 " "Processing ended: Tue Nov 10 19:05:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605024308381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605024308381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605024308381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605024308381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605024310955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605024310955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 19:05:09 2020 " "Processing started: Tue Nov 10 19:05:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605024310955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605024310955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605024310956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_85c_slow.vho E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_85c_slow.vho in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024311763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_0c_slow.vho E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_0c_slow.vho in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024311834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_fast.vho E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_fast.vho in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024311905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1.vho E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1.vho in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024311976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_85c_vhd_slow.sdo E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_85c_vhd_slow.sdo in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024312036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_8_1200mv_0c_vhd_slow.sdo E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1_8_1200mv_0c_vhd_slow.sdo in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024312096 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_vhd_fast.sdo E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_vhd_fast.sdo in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024312155 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_vhd.sdo E:/study/Labs/reconf/lab3/simulation/modelsim/ simulation " "Generated file lab1_vhd.sdo in folder \"E:/study/Labs/reconf/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1605024312214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605024312258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 19:05:12 2020 " "Processing ended: Tue Nov 10 19:05:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605024312258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605024312258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605024312258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605024312258 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605024312841 ""}
