
IIS2MDCTR_DIFBOARD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002aa4  08002aa4  00012aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002adc  08002adc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002adc  08002adc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002adc  08002adc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ae0  08002ae0  00012ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002ae4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  2000000c  08002af0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002af0  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae76  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017cb  00000000  00000000  0002aeaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000928  00000000  00000000  0002c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000890  00000000  00000000  0002cfa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018515  00000000  00000000  0002d830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c3eb  00000000  00000000  00045d45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ade0  00000000  00000000  00052130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dcf10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000203c  00000000  00000000  000dcf60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002a8c 	.word	0x08002a8c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002a8c 	.word	0x08002a8c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b088      	sub	sp, #32
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fab1 	bl	800078c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f835 	bl	8000298 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f8fb 	bl	8000428 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000232:	f000 f8c9 	bl	80003c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000236:	f000 f887 	bl	8000348 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  u_int16_t xData = 0;
 800023a:	231e      	movs	r3, #30
 800023c:	18fb      	adds	r3, r7, r3
 800023e:	2200      	movs	r2, #0
 8000240:	801a      	strh	r2, [r3, #0]
  u_int16_t yData = 0;
 8000242:	231c      	movs	r3, #28
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	2200      	movs	r2, #0
 8000248:	801a      	strh	r2, [r3, #0]
  u_int16_t zData = 0;
 800024a:	231a      	movs	r3, #26
 800024c:	18fb      	adds	r3, r7, r3
 800024e:	2200      	movs	r2, #0
 8000250:	801a      	strh	r2, [r3, #0]
  double xDataRef = 0;
 8000252:	2200      	movs	r2, #0
 8000254:	2300      	movs	r3, #0
 8000256:	613a      	str	r2, [r7, #16]
 8000258:	617b      	str	r3, [r7, #20]
  double yDataRef = 0;
 800025a:	2200      	movs	r2, #0
 800025c:	2300      	movs	r3, #0
 800025e:	60ba      	str	r2, [r7, #8]
 8000260:	60fb      	str	r3, [r7, #12]
  double zDataRef = 0;
 8000262:	2200      	movs	r2, #0
 8000264:	2300      	movs	r3, #0
 8000266:	603a      	str	r2, [r7, #0]
 8000268:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  IIS2_INIT();
 800026a:	f000 f933 	bl	80004d4 <IIS2_INIT>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800026e:	4b09      	ldr	r3, [pc, #36]	; (8000294 <main+0x74>)
 8000270:	2201      	movs	r2, #1
 8000272:	2110      	movs	r1, #16
 8000274:	0018      	movs	r0, r3
 8000276:	f000 fd2d 	bl	8000cd4 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 800027a:	2001      	movs	r0, #1
 800027c:	f000 faea 	bl	8000854 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000280:	4b04      	ldr	r3, [pc, #16]	; (8000294 <main+0x74>)
 8000282:	2200      	movs	r2, #0
 8000284:	2110      	movs	r1, #16
 8000286:	0018      	movs	r0, r3
 8000288:	f000 fd24 	bl	8000cd4 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 800028c:	2001      	movs	r0, #1
 800028e:	f000 fae1 	bl	8000854 <HAL_Delay>
	  IIS2_INIT();
 8000292:	e7ea      	b.n	800026a <main+0x4a>
 8000294:	48000400 	.word	0x48000400

08000298 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000298:	b590      	push	{r4, r7, lr}
 800029a:	b099      	sub	sp, #100	; 0x64
 800029c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029e:	242c      	movs	r4, #44	; 0x2c
 80002a0:	193b      	adds	r3, r7, r4
 80002a2:	0018      	movs	r0, r3
 80002a4:	2334      	movs	r3, #52	; 0x34
 80002a6:	001a      	movs	r2, r3
 80002a8:	2100      	movs	r1, #0
 80002aa:	f002 fbe7 	bl	8002a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ae:	231c      	movs	r3, #28
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	0018      	movs	r0, r3
 80002b4:	2310      	movs	r3, #16
 80002b6:	001a      	movs	r2, r3
 80002b8:	2100      	movs	r1, #0
 80002ba:	f002 fbdf 	bl	8002a7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	0018      	movs	r0, r3
 80002c2:	2318      	movs	r3, #24
 80002c4:	001a      	movs	r2, r3
 80002c6:	2100      	movs	r1, #0
 80002c8:	f002 fbd8 	bl	8002a7c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002cc:	0021      	movs	r1, r4
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2202      	movs	r2, #2
 80002d2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2201      	movs	r2, #1
 80002d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2210      	movs	r2, #16
 80002de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2200      	movs	r2, #0
 80002e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 fa05 	bl	80016f8 <HAL_RCC_OscConfig>
 80002ee:	1e03      	subs	r3, r0, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002f2:	f000 f903 	bl	80004fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f6:	211c      	movs	r1, #28
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2207      	movs	r2, #7
 80002fc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2200      	movs	r2, #0
 8000302:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2200      	movs	r2, #0
 8000308:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800030a:	187b      	adds	r3, r7, r1
 800030c:	2200      	movs	r2, #0
 800030e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2100      	movs	r1, #0
 8000314:	0018      	movs	r0, r3
 8000316:	f001 fd75 	bl	8001e04 <HAL_RCC_ClockConfig>
 800031a:	1e03      	subs	r3, r0, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800031e:	f000 f8ed 	bl	80004fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	2220      	movs	r2, #32
 8000326:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2200      	movs	r2, #0
 800032c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	0018      	movs	r0, r3
 8000332:	f001 fed3 	bl	80020dc <HAL_RCCEx_PeriphCLKConfig>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800033a:	f000 f8df 	bl	80004fc <Error_Handler>
  }
}
 800033e:	46c0      	nop			; (mov r8, r8)
 8000340:	46bd      	mov	sp, r7
 8000342:	b019      	add	sp, #100	; 0x64
 8000344:	bd90      	pop	{r4, r7, pc}
	...

08000348 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800034c:	4b1b      	ldr	r3, [pc, #108]	; (80003bc <MX_I2C1_Init+0x74>)
 800034e:	4a1c      	ldr	r2, [pc, #112]	; (80003c0 <MX_I2C1_Init+0x78>)
 8000350:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000352:	4b1a      	ldr	r3, [pc, #104]	; (80003bc <MX_I2C1_Init+0x74>)
 8000354:	4a1b      	ldr	r2, [pc, #108]	; (80003c4 <MX_I2C1_Init+0x7c>)
 8000356:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000358:	4b18      	ldr	r3, [pc, #96]	; (80003bc <MX_I2C1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800035e:	4b17      	ldr	r3, [pc, #92]	; (80003bc <MX_I2C1_Init+0x74>)
 8000360:	2201      	movs	r2, #1
 8000362:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000364:	4b15      	ldr	r3, [pc, #84]	; (80003bc <MX_I2C1_Init+0x74>)
 8000366:	2200      	movs	r2, #0
 8000368:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800036a:	4b14      	ldr	r3, [pc, #80]	; (80003bc <MX_I2C1_Init+0x74>)
 800036c:	2200      	movs	r2, #0
 800036e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000370:	4b12      	ldr	r3, [pc, #72]	; (80003bc <MX_I2C1_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000376:	4b11      	ldr	r3, [pc, #68]	; (80003bc <MX_I2C1_Init+0x74>)
 8000378:	2200      	movs	r2, #0
 800037a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800037c:	4b0f      	ldr	r3, [pc, #60]	; (80003bc <MX_I2C1_Init+0x74>)
 800037e:	2200      	movs	r2, #0
 8000380:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000382:	4b0e      	ldr	r3, [pc, #56]	; (80003bc <MX_I2C1_Init+0x74>)
 8000384:	0018      	movs	r0, r3
 8000386:	f000 fcc3 	bl	8000d10 <HAL_I2C_Init>
 800038a:	1e03      	subs	r3, r0, #0
 800038c:	d001      	beq.n	8000392 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800038e:	f000 f8b5 	bl	80004fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000392:	4b0a      	ldr	r3, [pc, #40]	; (80003bc <MX_I2C1_Init+0x74>)
 8000394:	2100      	movs	r1, #0
 8000396:	0018      	movs	r0, r3
 8000398:	f001 f916 	bl	80015c8 <HAL_I2CEx_ConfigAnalogFilter>
 800039c:	1e03      	subs	r3, r0, #0
 800039e:	d001      	beq.n	80003a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003a0:	f000 f8ac 	bl	80004fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003a4:	4b05      	ldr	r3, [pc, #20]	; (80003bc <MX_I2C1_Init+0x74>)
 80003a6:	2100      	movs	r1, #0
 80003a8:	0018      	movs	r0, r3
 80003aa:	f001 f959 	bl	8001660 <HAL_I2CEx_ConfigDigitalFilter>
 80003ae:	1e03      	subs	r3, r0, #0
 80003b0:	d001      	beq.n	80003b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80003b2:	f000 f8a3 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003b6:	46c0      	nop			; (mov r8, r8)
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	20000028 	.word	0x20000028
 80003c0:	40005400 	.word	0x40005400
 80003c4:	2000090e 	.word	0x2000090e

080003c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003cc:	4b14      	ldr	r3, [pc, #80]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003ce:	4a15      	ldr	r2, [pc, #84]	; (8000424 <MX_USART2_UART_Init+0x5c>)
 80003d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80003d2:	4b13      	ldr	r3, [pc, #76]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003d4:	2296      	movs	r2, #150	; 0x96
 80003d6:	0212      	lsls	r2, r2, #8
 80003d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003da:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003dc:	2200      	movs	r2, #0
 80003de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003e6:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003ee:	220c      	movs	r2, #12
 80003f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003f2:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003f8:	4b09      	ldr	r3, [pc, #36]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003fe:	4b08      	ldr	r3, [pc, #32]	; (8000420 <MX_USART2_UART_Init+0x58>)
 8000400:	2200      	movs	r2, #0
 8000402:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <MX_USART2_UART_Init+0x58>)
 8000406:	2200      	movs	r2, #0
 8000408:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800040a:	4b05      	ldr	r3, [pc, #20]	; (8000420 <MX_USART2_UART_Init+0x58>)
 800040c:	0018      	movs	r0, r3
 800040e:	f001 ff53 	bl	80022b8 <HAL_UART_Init>
 8000412:	1e03      	subs	r3, r0, #0
 8000414:	d001      	beq.n	800041a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000416:	f000 f871 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800041a:	46c0      	nop			; (mov r8, r8)
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	2000007c 	.word	0x2000007c
 8000424:	40004400 	.word	0x40004400

08000428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000428:	b590      	push	{r4, r7, lr}
 800042a:	b089      	sub	sp, #36	; 0x24
 800042c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042e:	240c      	movs	r4, #12
 8000430:	193b      	adds	r3, r7, r4
 8000432:	0018      	movs	r0, r3
 8000434:	2314      	movs	r3, #20
 8000436:	001a      	movs	r2, r3
 8000438:	2100      	movs	r1, #0
 800043a:	f002 fb1f 	bl	8002a7c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800043e:	4b23      	ldr	r3, [pc, #140]	; (80004cc <MX_GPIO_Init+0xa4>)
 8000440:	695a      	ldr	r2, [r3, #20]
 8000442:	4b22      	ldr	r3, [pc, #136]	; (80004cc <MX_GPIO_Init+0xa4>)
 8000444:	2180      	movs	r1, #128	; 0x80
 8000446:	03c9      	lsls	r1, r1, #15
 8000448:	430a      	orrs	r2, r1
 800044a:	615a      	str	r2, [r3, #20]
 800044c:	4b1f      	ldr	r3, [pc, #124]	; (80004cc <MX_GPIO_Init+0xa4>)
 800044e:	695a      	ldr	r2, [r3, #20]
 8000450:	2380      	movs	r3, #128	; 0x80
 8000452:	03db      	lsls	r3, r3, #15
 8000454:	4013      	ands	r3, r2
 8000456:	60bb      	str	r3, [r7, #8]
 8000458:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045a:	4b1c      	ldr	r3, [pc, #112]	; (80004cc <MX_GPIO_Init+0xa4>)
 800045c:	695a      	ldr	r2, [r3, #20]
 800045e:	4b1b      	ldr	r3, [pc, #108]	; (80004cc <MX_GPIO_Init+0xa4>)
 8000460:	2180      	movs	r1, #128	; 0x80
 8000462:	0289      	lsls	r1, r1, #10
 8000464:	430a      	orrs	r2, r1
 8000466:	615a      	str	r2, [r3, #20]
 8000468:	4b18      	ldr	r3, [pc, #96]	; (80004cc <MX_GPIO_Init+0xa4>)
 800046a:	695a      	ldr	r2, [r3, #20]
 800046c:	2380      	movs	r3, #128	; 0x80
 800046e:	029b      	lsls	r3, r3, #10
 8000470:	4013      	ands	r3, r2
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000476:	4b15      	ldr	r3, [pc, #84]	; (80004cc <MX_GPIO_Init+0xa4>)
 8000478:	695a      	ldr	r2, [r3, #20]
 800047a:	4b14      	ldr	r3, [pc, #80]	; (80004cc <MX_GPIO_Init+0xa4>)
 800047c:	2180      	movs	r1, #128	; 0x80
 800047e:	02c9      	lsls	r1, r1, #11
 8000480:	430a      	orrs	r2, r1
 8000482:	615a      	str	r2, [r3, #20]
 8000484:	4b11      	ldr	r3, [pc, #68]	; (80004cc <MX_GPIO_Init+0xa4>)
 8000486:	695a      	ldr	r2, [r3, #20]
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	02db      	lsls	r3, r3, #11
 800048c:	4013      	ands	r3, r2
 800048e:	603b      	str	r3, [r7, #0]
 8000490:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000492:	4b0f      	ldr	r3, [pc, #60]	; (80004d0 <MX_GPIO_Init+0xa8>)
 8000494:	2200      	movs	r2, #0
 8000496:	2110      	movs	r1, #16
 8000498:	0018      	movs	r0, r3
 800049a:	f000 fc1b 	bl	8000cd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800049e:	0021      	movs	r1, r4
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2210      	movs	r2, #16
 80004a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2201      	movs	r2, #1
 80004aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2200      	movs	r2, #0
 80004b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b8:	187b      	adds	r3, r7, r1
 80004ba:	4a05      	ldr	r2, [pc, #20]	; (80004d0 <MX_GPIO_Init+0xa8>)
 80004bc:	0019      	movs	r1, r3
 80004be:	0010      	movs	r0, r2
 80004c0:	f000 faa0 	bl	8000a04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004c4:	46c0      	nop			; (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b009      	add	sp, #36	; 0x24
 80004ca:	bd90      	pop	{r4, r7, pc}
 80004cc:	40021000 	.word	0x40021000
 80004d0:	48000400 	.word	0x48000400

080004d4 <IIS2_INIT>:
}
void UART_PRINT_TEXT(uint8_t* MSG){
	HAL_UART_Transmit(&huart2, MSG, strlen(MSG), 100);
}

void IIS2_INIT(void){
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Write(&hi2c1, IIS2_ADDR, 0x60, 1, 0x00, 1, 100); // change OPERATION MODE to CONTINUOUS MODE
 80004da:	4807      	ldr	r0, [pc, #28]	; (80004f8 <IIS2_INIT+0x24>)
 80004dc:	2364      	movs	r3, #100	; 0x64
 80004de:	9302      	str	r3, [sp, #8]
 80004e0:	2301      	movs	r3, #1
 80004e2:	9301      	str	r3, [sp, #4]
 80004e4:	2300      	movs	r3, #0
 80004e6:	9300      	str	r3, [sp, #0]
 80004e8:	2301      	movs	r3, #1
 80004ea:	2260      	movs	r2, #96	; 0x60
 80004ec:	213c      	movs	r1, #60	; 0x3c
 80004ee:	f000 fca5 	bl	8000e3c <HAL_I2C_Mem_Write>
}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	20000028 	.word	0x20000028

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
}
 8000502:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000504:	e7fe      	b.n	8000504 <Error_Handler+0x8>
	...

08000508 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800050e:	4b0f      	ldr	r3, [pc, #60]	; (800054c <HAL_MspInit+0x44>)
 8000510:	699a      	ldr	r2, [r3, #24]
 8000512:	4b0e      	ldr	r3, [pc, #56]	; (800054c <HAL_MspInit+0x44>)
 8000514:	2101      	movs	r1, #1
 8000516:	430a      	orrs	r2, r1
 8000518:	619a      	str	r2, [r3, #24]
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <HAL_MspInit+0x44>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	2201      	movs	r2, #1
 8000520:	4013      	ands	r3, r2
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <HAL_MspInit+0x44>)
 8000528:	69da      	ldr	r2, [r3, #28]
 800052a:	4b08      	ldr	r3, [pc, #32]	; (800054c <HAL_MspInit+0x44>)
 800052c:	2180      	movs	r1, #128	; 0x80
 800052e:	0549      	lsls	r1, r1, #21
 8000530:	430a      	orrs	r2, r1
 8000532:	61da      	str	r2, [r3, #28]
 8000534:	4b05      	ldr	r3, [pc, #20]	; (800054c <HAL_MspInit+0x44>)
 8000536:	69da      	ldr	r2, [r3, #28]
 8000538:	2380      	movs	r3, #128	; 0x80
 800053a:	055b      	lsls	r3, r3, #21
 800053c:	4013      	ands	r3, r2
 800053e:	603b      	str	r3, [r7, #0]
 8000540:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	46bd      	mov	sp, r7
 8000546:	b002      	add	sp, #8
 8000548:	bd80      	pop	{r7, pc}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	40021000 	.word	0x40021000

08000550 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b08b      	sub	sp, #44	; 0x2c
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000558:	2414      	movs	r4, #20
 800055a:	193b      	adds	r3, r7, r4
 800055c:	0018      	movs	r0, r3
 800055e:	2314      	movs	r3, #20
 8000560:	001a      	movs	r2, r3
 8000562:	2100      	movs	r1, #0
 8000564:	f002 fa8a 	bl	8002a7c <memset>
  if(hi2c->Instance==I2C1)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a2e      	ldr	r2, [pc, #184]	; (8000628 <HAL_I2C_MspInit+0xd8>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d156      	bne.n	8000620 <HAL_I2C_MspInit+0xd0>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000572:	4b2e      	ldr	r3, [pc, #184]	; (800062c <HAL_I2C_MspInit+0xdc>)
 8000574:	695a      	ldr	r2, [r3, #20]
 8000576:	4b2d      	ldr	r3, [pc, #180]	; (800062c <HAL_I2C_MspInit+0xdc>)
 8000578:	2180      	movs	r1, #128	; 0x80
 800057a:	0289      	lsls	r1, r1, #10
 800057c:	430a      	orrs	r2, r1
 800057e:	615a      	str	r2, [r3, #20]
 8000580:	4b2a      	ldr	r3, [pc, #168]	; (800062c <HAL_I2C_MspInit+0xdc>)
 8000582:	695a      	ldr	r2, [r3, #20]
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	029b      	lsls	r3, r3, #10
 8000588:	4013      	ands	r3, r2
 800058a:	613b      	str	r3, [r7, #16]
 800058c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800058e:	4b27      	ldr	r3, [pc, #156]	; (800062c <HAL_I2C_MspInit+0xdc>)
 8000590:	695a      	ldr	r2, [r3, #20]
 8000592:	4b26      	ldr	r3, [pc, #152]	; (800062c <HAL_I2C_MspInit+0xdc>)
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	02c9      	lsls	r1, r1, #11
 8000598:	430a      	orrs	r2, r1
 800059a:	615a      	str	r2, [r3, #20]
 800059c:	4b23      	ldr	r3, [pc, #140]	; (800062c <HAL_I2C_MspInit+0xdc>)
 800059e:	695a      	ldr	r2, [r3, #20]
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	02db      	lsls	r3, r3, #11
 80005a4:	4013      	ands	r3, r2
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA10     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005aa:	193b      	adds	r3, r7, r4
 80005ac:	2280      	movs	r2, #128	; 0x80
 80005ae:	00d2      	lsls	r2, r2, #3
 80005b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005b2:	193b      	adds	r3, r7, r4
 80005b4:	2212      	movs	r2, #18
 80005b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	193b      	adds	r3, r7, r4
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	2203      	movs	r2, #3
 80005c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2204      	movs	r2, #4
 80005c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ca:	193a      	adds	r2, r7, r4
 80005cc:	2390      	movs	r3, #144	; 0x90
 80005ce:	05db      	lsls	r3, r3, #23
 80005d0:	0011      	movs	r1, r2
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fa16 	bl	8000a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005d8:	0021      	movs	r1, r4
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2240      	movs	r2, #64	; 0x40
 80005de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2212      	movs	r2, #18
 80005e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2203      	movs	r2, #3
 80005f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2201      	movs	r2, #1
 80005f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	4a0d      	ldr	r2, [pc, #52]	; (8000630 <HAL_I2C_MspInit+0xe0>)
 80005fc:	0019      	movs	r1, r3
 80005fe:	0010      	movs	r0, r2
 8000600:	f000 fa00 	bl	8000a04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000604:	4b09      	ldr	r3, [pc, #36]	; (800062c <HAL_I2C_MspInit+0xdc>)
 8000606:	69da      	ldr	r2, [r3, #28]
 8000608:	4b08      	ldr	r3, [pc, #32]	; (800062c <HAL_I2C_MspInit+0xdc>)
 800060a:	2180      	movs	r1, #128	; 0x80
 800060c:	0389      	lsls	r1, r1, #14
 800060e:	430a      	orrs	r2, r1
 8000610:	61da      	str	r2, [r3, #28]
 8000612:	4b06      	ldr	r3, [pc, #24]	; (800062c <HAL_I2C_MspInit+0xdc>)
 8000614:	69da      	ldr	r2, [r3, #28]
 8000616:	2380      	movs	r3, #128	; 0x80
 8000618:	039b      	lsls	r3, r3, #14
 800061a:	4013      	ands	r3, r2
 800061c:	60bb      	str	r3, [r7, #8]
 800061e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000620:	46c0      	nop			; (mov r8, r8)
 8000622:	46bd      	mov	sp, r7
 8000624:	b00b      	add	sp, #44	; 0x2c
 8000626:	bd90      	pop	{r4, r7, pc}
 8000628:	40005400 	.word	0x40005400
 800062c:	40021000 	.word	0x40021000
 8000630:	48000400 	.word	0x48000400

08000634 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000634:	b590      	push	{r4, r7, lr}
 8000636:	b08b      	sub	sp, #44	; 0x2c
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063c:	2414      	movs	r4, #20
 800063e:	193b      	adds	r3, r7, r4
 8000640:	0018      	movs	r0, r3
 8000642:	2314      	movs	r3, #20
 8000644:	001a      	movs	r2, r3
 8000646:	2100      	movs	r1, #0
 8000648:	f002 fa18 	bl	8002a7c <memset>
  if(huart->Instance==USART2)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a1c      	ldr	r2, [pc, #112]	; (80006c4 <HAL_UART_MspInit+0x90>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d132      	bne.n	80006bc <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000656:	4b1c      	ldr	r3, [pc, #112]	; (80006c8 <HAL_UART_MspInit+0x94>)
 8000658:	69da      	ldr	r2, [r3, #28]
 800065a:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <HAL_UART_MspInit+0x94>)
 800065c:	2180      	movs	r1, #128	; 0x80
 800065e:	0289      	lsls	r1, r1, #10
 8000660:	430a      	orrs	r2, r1
 8000662:	61da      	str	r2, [r3, #28]
 8000664:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <HAL_UART_MspInit+0x94>)
 8000666:	69da      	ldr	r2, [r3, #28]
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	029b      	lsls	r3, r3, #10
 800066c:	4013      	ands	r3, r2
 800066e:	613b      	str	r3, [r7, #16]
 8000670:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <HAL_UART_MspInit+0x94>)
 8000674:	695a      	ldr	r2, [r3, #20]
 8000676:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <HAL_UART_MspInit+0x94>)
 8000678:	2180      	movs	r1, #128	; 0x80
 800067a:	0289      	lsls	r1, r1, #10
 800067c:	430a      	orrs	r2, r1
 800067e:	615a      	str	r2, [r3, #20]
 8000680:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <HAL_UART_MspInit+0x94>)
 8000682:	695a      	ldr	r2, [r3, #20]
 8000684:	2380      	movs	r3, #128	; 0x80
 8000686:	029b      	lsls	r3, r3, #10
 8000688:	4013      	ands	r3, r2
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800068e:	0021      	movs	r1, r4
 8000690:	187b      	adds	r3, r7, r1
 8000692:	4a0e      	ldr	r2, [pc, #56]	; (80006cc <HAL_UART_MspInit+0x98>)
 8000694:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2202      	movs	r2, #2
 800069a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2203      	movs	r2, #3
 80006a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2201      	movs	r2, #1
 80006ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	187a      	adds	r2, r7, r1
 80006b0:	2390      	movs	r3, #144	; 0x90
 80006b2:	05db      	lsls	r3, r3, #23
 80006b4:	0011      	movs	r1, r2
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 f9a4 	bl	8000a04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006bc:	46c0      	nop			; (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	b00b      	add	sp, #44	; 0x2c
 80006c2:	bd90      	pop	{r4, r7, pc}
 80006c4:	40004400 	.word	0x40004400
 80006c8:	40021000 	.word	0x40021000
 80006cc:	00008004 	.word	0x00008004

080006d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d4:	e7fe      	b.n	80006d4 <NMI_Handler+0x4>

080006d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006da:	e7fe      	b.n	80006da <HardFault_Handler+0x4>

080006dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f4:	f000 f892 	bl	800081c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f8:	46c0      	nop			; (mov r8, r8)
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006fe:	b580      	push	{r7, lr}
 8000700:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000708:	4813      	ldr	r0, [pc, #76]	; (8000758 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800070a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800070c:	f7ff fff7 	bl	80006fe <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000710:	4812      	ldr	r0, [pc, #72]	; (800075c <LoopForever+0x6>)
    LDR R1, [R0]
 8000712:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000714:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000716:	4a12      	ldr	r2, [pc, #72]	; (8000760 <LoopForever+0xa>)
    CMP R1, R2
 8000718:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800071a:	d105      	bne.n	8000728 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 800071c:	4811      	ldr	r0, [pc, #68]	; (8000764 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800071e:	4912      	ldr	r1, [pc, #72]	; (8000768 <LoopForever+0x12>)
    STR R1, [R0]
 8000720:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000722:	4812      	ldr	r0, [pc, #72]	; (800076c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000724:	4912      	ldr	r1, [pc, #72]	; (8000770 <LoopForever+0x1a>)
    STR R1, [R0]
 8000726:	6001      	str	r1, [r0, #0]

08000728 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000728:	4812      	ldr	r0, [pc, #72]	; (8000774 <LoopForever+0x1e>)
  ldr r1, =_edata
 800072a:	4913      	ldr	r1, [pc, #76]	; (8000778 <LoopForever+0x22>)
  ldr r2, =_sidata
 800072c:	4a13      	ldr	r2, [pc, #76]	; (800077c <LoopForever+0x26>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000730:	e002      	b.n	8000738 <LoopCopyDataInit>

08000732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000736:	3304      	adds	r3, #4

08000738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800073c:	d3f9      	bcc.n	8000732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073e:	4a10      	ldr	r2, [pc, #64]	; (8000780 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000740:	4c10      	ldr	r4, [pc, #64]	; (8000784 <LoopForever+0x2e>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000744:	e001      	b.n	800074a <LoopFillZerobss>

08000746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000748:	3204      	adds	r2, #4

0800074a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800074c:	d3fb      	bcc.n	8000746 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800074e:	f002 f971 	bl	8002a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000752:	f7ff fd65 	bl	8000220 <main>

08000756 <LoopForever>:

LoopForever:
    b LoopForever
 8000756:	e7fe      	b.n	8000756 <LoopForever>
  ldr   r0, =_estack
 8000758:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 800075c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000760:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000764:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000768:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800076c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000770:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000778:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800077c:	08002ae4 	.word	0x08002ae4
  ldr r2, =_sbss
 8000780:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000784:	20000108 	.word	0x20000108

08000788 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000788:	e7fe      	b.n	8000788 <ADC1_IRQHandler>
	...

0800078c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000790:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <HAL_Init+0x24>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <HAL_Init+0x24>)
 8000796:	2110      	movs	r1, #16
 8000798:	430a      	orrs	r2, r1
 800079a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800079c:	2000      	movs	r0, #0
 800079e:	f000 f809 	bl	80007b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007a2:	f7ff feb1 	bl	8000508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007a6:	2300      	movs	r3, #0
}
 80007a8:	0018      	movs	r0, r3
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	40022000 	.word	0x40022000

080007b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007bc:	4b14      	ldr	r3, [pc, #80]	; (8000810 <HAL_InitTick+0x5c>)
 80007be:	681c      	ldr	r4, [r3, #0]
 80007c0:	4b14      	ldr	r3, [pc, #80]	; (8000814 <HAL_InitTick+0x60>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	0019      	movs	r1, r3
 80007c6:	23fa      	movs	r3, #250	; 0xfa
 80007c8:	0098      	lsls	r0, r3, #2
 80007ca:	f7ff fc9d 	bl	8000108 <__udivsi3>
 80007ce:	0003      	movs	r3, r0
 80007d0:	0019      	movs	r1, r3
 80007d2:	0020      	movs	r0, r4
 80007d4:	f7ff fc98 	bl	8000108 <__udivsi3>
 80007d8:	0003      	movs	r3, r0
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 f905 	bl	80009ea <HAL_SYSTICK_Config>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d001      	beq.n	80007e8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007e4:	2301      	movs	r3, #1
 80007e6:	e00f      	b.n	8000808 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2b03      	cmp	r3, #3
 80007ec:	d80b      	bhi.n	8000806 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ee:	6879      	ldr	r1, [r7, #4]
 80007f0:	2301      	movs	r3, #1
 80007f2:	425b      	negs	r3, r3
 80007f4:	2200      	movs	r2, #0
 80007f6:	0018      	movs	r0, r3
 80007f8:	f000 f8e2 	bl	80009c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007fc:	4b06      	ldr	r3, [pc, #24]	; (8000818 <HAL_InitTick+0x64>)
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000802:	2300      	movs	r3, #0
 8000804:	e000      	b.n	8000808 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000806:	2301      	movs	r3, #1
}
 8000808:	0018      	movs	r0, r3
 800080a:	46bd      	mov	sp, r7
 800080c:	b003      	add	sp, #12
 800080e:	bd90      	pop	{r4, r7, pc}
 8000810:	20000000 	.word	0x20000000
 8000814:	20000008 	.word	0x20000008
 8000818:	20000004 	.word	0x20000004

0800081c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000820:	4b05      	ldr	r3, [pc, #20]	; (8000838 <HAL_IncTick+0x1c>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	001a      	movs	r2, r3
 8000826:	4b05      	ldr	r3, [pc, #20]	; (800083c <HAL_IncTick+0x20>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	18d2      	adds	r2, r2, r3
 800082c:	4b03      	ldr	r3, [pc, #12]	; (800083c <HAL_IncTick+0x20>)
 800082e:	601a      	str	r2, [r3, #0]
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	20000008 	.word	0x20000008
 800083c:	20000104 	.word	0x20000104

08000840 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  return uwTick;
 8000844:	4b02      	ldr	r3, [pc, #8]	; (8000850 <HAL_GetTick+0x10>)
 8000846:	681b      	ldr	r3, [r3, #0]
}
 8000848:	0018      	movs	r0, r3
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	20000104 	.word	0x20000104

08000854 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800085c:	f7ff fff0 	bl	8000840 <HAL_GetTick>
 8000860:	0003      	movs	r3, r0
 8000862:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	3301      	adds	r3, #1
 800086c:	d005      	beq.n	800087a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800086e:	4b0a      	ldr	r3, [pc, #40]	; (8000898 <HAL_Delay+0x44>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	001a      	movs	r2, r3
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	189b      	adds	r3, r3, r2
 8000878:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	f7ff ffe0 	bl	8000840 <HAL_GetTick>
 8000880:	0002      	movs	r2, r0
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	1ad3      	subs	r3, r2, r3
 8000886:	68fa      	ldr	r2, [r7, #12]
 8000888:	429a      	cmp	r2, r3
 800088a:	d8f7      	bhi.n	800087c <HAL_Delay+0x28>
  {
  }
}
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	46bd      	mov	sp, r7
 8000892:	b004      	add	sp, #16
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	20000008 	.word	0x20000008

0800089c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	0002      	movs	r2, r0
 80008a4:	6039      	str	r1, [r7, #0]
 80008a6:	1dfb      	adds	r3, r7, #7
 80008a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008aa:	1dfb      	adds	r3, r7, #7
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b7f      	cmp	r3, #127	; 0x7f
 80008b0:	d828      	bhi.n	8000904 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b2:	4a2f      	ldr	r2, [pc, #188]	; (8000970 <__NVIC_SetPriority+0xd4>)
 80008b4:	1dfb      	adds	r3, r7, #7
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	b25b      	sxtb	r3, r3
 80008ba:	089b      	lsrs	r3, r3, #2
 80008bc:	33c0      	adds	r3, #192	; 0xc0
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	589b      	ldr	r3, [r3, r2]
 80008c2:	1dfa      	adds	r2, r7, #7
 80008c4:	7812      	ldrb	r2, [r2, #0]
 80008c6:	0011      	movs	r1, r2
 80008c8:	2203      	movs	r2, #3
 80008ca:	400a      	ands	r2, r1
 80008cc:	00d2      	lsls	r2, r2, #3
 80008ce:	21ff      	movs	r1, #255	; 0xff
 80008d0:	4091      	lsls	r1, r2
 80008d2:	000a      	movs	r2, r1
 80008d4:	43d2      	mvns	r2, r2
 80008d6:	401a      	ands	r2, r3
 80008d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	019b      	lsls	r3, r3, #6
 80008de:	22ff      	movs	r2, #255	; 0xff
 80008e0:	401a      	ands	r2, r3
 80008e2:	1dfb      	adds	r3, r7, #7
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	0018      	movs	r0, r3
 80008e8:	2303      	movs	r3, #3
 80008ea:	4003      	ands	r3, r0
 80008ec:	00db      	lsls	r3, r3, #3
 80008ee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f0:	481f      	ldr	r0, [pc, #124]	; (8000970 <__NVIC_SetPriority+0xd4>)
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	b25b      	sxtb	r3, r3
 80008f8:	089b      	lsrs	r3, r3, #2
 80008fa:	430a      	orrs	r2, r1
 80008fc:	33c0      	adds	r3, #192	; 0xc0
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000902:	e031      	b.n	8000968 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000904:	4a1b      	ldr	r2, [pc, #108]	; (8000974 <__NVIC_SetPriority+0xd8>)
 8000906:	1dfb      	adds	r3, r7, #7
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	0019      	movs	r1, r3
 800090c:	230f      	movs	r3, #15
 800090e:	400b      	ands	r3, r1
 8000910:	3b08      	subs	r3, #8
 8000912:	089b      	lsrs	r3, r3, #2
 8000914:	3306      	adds	r3, #6
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	18d3      	adds	r3, r2, r3
 800091a:	3304      	adds	r3, #4
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	1dfa      	adds	r2, r7, #7
 8000920:	7812      	ldrb	r2, [r2, #0]
 8000922:	0011      	movs	r1, r2
 8000924:	2203      	movs	r2, #3
 8000926:	400a      	ands	r2, r1
 8000928:	00d2      	lsls	r2, r2, #3
 800092a:	21ff      	movs	r1, #255	; 0xff
 800092c:	4091      	lsls	r1, r2
 800092e:	000a      	movs	r2, r1
 8000930:	43d2      	mvns	r2, r2
 8000932:	401a      	ands	r2, r3
 8000934:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	019b      	lsls	r3, r3, #6
 800093a:	22ff      	movs	r2, #255	; 0xff
 800093c:	401a      	ands	r2, r3
 800093e:	1dfb      	adds	r3, r7, #7
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	0018      	movs	r0, r3
 8000944:	2303      	movs	r3, #3
 8000946:	4003      	ands	r3, r0
 8000948:	00db      	lsls	r3, r3, #3
 800094a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800094c:	4809      	ldr	r0, [pc, #36]	; (8000974 <__NVIC_SetPriority+0xd8>)
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	001c      	movs	r4, r3
 8000954:	230f      	movs	r3, #15
 8000956:	4023      	ands	r3, r4
 8000958:	3b08      	subs	r3, #8
 800095a:	089b      	lsrs	r3, r3, #2
 800095c:	430a      	orrs	r2, r1
 800095e:	3306      	adds	r3, #6
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	18c3      	adds	r3, r0, r3
 8000964:	3304      	adds	r3, #4
 8000966:	601a      	str	r2, [r3, #0]
}
 8000968:	46c0      	nop			; (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	b003      	add	sp, #12
 800096e:	bd90      	pop	{r4, r7, pc}
 8000970:	e000e100 	.word	0xe000e100
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	1e5a      	subs	r2, r3, #1
 8000984:	2380      	movs	r3, #128	; 0x80
 8000986:	045b      	lsls	r3, r3, #17
 8000988:	429a      	cmp	r2, r3
 800098a:	d301      	bcc.n	8000990 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800098c:	2301      	movs	r3, #1
 800098e:	e010      	b.n	80009b2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000990:	4b0a      	ldr	r3, [pc, #40]	; (80009bc <SysTick_Config+0x44>)
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	3a01      	subs	r2, #1
 8000996:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000998:	2301      	movs	r3, #1
 800099a:	425b      	negs	r3, r3
 800099c:	2103      	movs	r1, #3
 800099e:	0018      	movs	r0, r3
 80009a0:	f7ff ff7c 	bl	800089c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a4:	4b05      	ldr	r3, [pc, #20]	; (80009bc <SysTick_Config+0x44>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009aa:	4b04      	ldr	r3, [pc, #16]	; (80009bc <SysTick_Config+0x44>)
 80009ac:	2207      	movs	r2, #7
 80009ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	0018      	movs	r0, r3
 80009b4:	46bd      	mov	sp, r7
 80009b6:	b002      	add	sp, #8
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	46c0      	nop			; (mov r8, r8)
 80009bc:	e000e010 	.word	0xe000e010

080009c0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60b9      	str	r1, [r7, #8]
 80009c8:	607a      	str	r2, [r7, #4]
 80009ca:	210f      	movs	r1, #15
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	1c02      	adds	r2, r0, #0
 80009d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009d2:	68ba      	ldr	r2, [r7, #8]
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	b25b      	sxtb	r3, r3
 80009da:	0011      	movs	r1, r2
 80009dc:	0018      	movs	r0, r3
 80009de:	f7ff ff5d 	bl	800089c <__NVIC_SetPriority>
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b004      	add	sp, #16
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	0018      	movs	r0, r3
 80009f6:	f7ff ffbf 	bl	8000978 <SysTick_Config>
 80009fa:	0003      	movs	r3, r0
}
 80009fc:	0018      	movs	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b002      	add	sp, #8
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a12:	e149      	b.n	8000ca8 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2101      	movs	r1, #1
 8000a1a:	697a      	ldr	r2, [r7, #20]
 8000a1c:	4091      	lsls	r1, r2
 8000a1e:	000a      	movs	r2, r1
 8000a20:	4013      	ands	r3, r2
 8000a22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d100      	bne.n	8000a2c <HAL_GPIO_Init+0x28>
 8000a2a:	e13a      	b.n	8000ca2 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	2203      	movs	r2, #3
 8000a32:	4013      	ands	r3, r2
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d005      	beq.n	8000a44 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	2203      	movs	r2, #3
 8000a3e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a40:	2b02      	cmp	r3, #2
 8000a42:	d130      	bne.n	8000aa6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	689b      	ldr	r3, [r3, #8]
 8000a48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	2203      	movs	r2, #3
 8000a50:	409a      	lsls	r2, r3
 8000a52:	0013      	movs	r3, r2
 8000a54:	43da      	mvns	r2, r3
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	4013      	ands	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	68da      	ldr	r2, [r3, #12]
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	409a      	lsls	r2, r3
 8000a66:	0013      	movs	r3, r2
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	693a      	ldr	r2, [r7, #16]
 8000a72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	409a      	lsls	r2, r3
 8000a80:	0013      	movs	r3, r2
 8000a82:	43da      	mvns	r2, r3
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	4013      	ands	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	091b      	lsrs	r3, r3, #4
 8000a90:	2201      	movs	r2, #1
 8000a92:	401a      	ands	r2, r3
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	409a      	lsls	r2, r3
 8000a98:	0013      	movs	r3, r2
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	2203      	movs	r2, #3
 8000aac:	4013      	ands	r3, r2
 8000aae:	2b03      	cmp	r3, #3
 8000ab0:	d017      	beq.n	8000ae2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	68db      	ldr	r3, [r3, #12]
 8000ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	2203      	movs	r2, #3
 8000abe:	409a      	lsls	r2, r3
 8000ac0:	0013      	movs	r3, r2
 8000ac2:	43da      	mvns	r2, r3
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	689a      	ldr	r2, [r3, #8]
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	0013      	movs	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	2203      	movs	r2, #3
 8000ae8:	4013      	ands	r3, r2
 8000aea:	2b02      	cmp	r3, #2
 8000aec:	d123      	bne.n	8000b36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	08da      	lsrs	r2, r3, #3
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	3208      	adds	r2, #8
 8000af6:	0092      	lsls	r2, r2, #2
 8000af8:	58d3      	ldr	r3, [r2, r3]
 8000afa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	2207      	movs	r2, #7
 8000b00:	4013      	ands	r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	220f      	movs	r2, #15
 8000b06:	409a      	lsls	r2, r3
 8000b08:	0013      	movs	r3, r2
 8000b0a:	43da      	mvns	r2, r3
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	691a      	ldr	r2, [r3, #16]
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	2107      	movs	r1, #7
 8000b1a:	400b      	ands	r3, r1
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	409a      	lsls	r2, r3
 8000b20:	0013      	movs	r3, r2
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	08da      	lsrs	r2, r3, #3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3208      	adds	r2, #8
 8000b30:	0092      	lsls	r2, r2, #2
 8000b32:	6939      	ldr	r1, [r7, #16]
 8000b34:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	2203      	movs	r2, #3
 8000b42:	409a      	lsls	r2, r3
 8000b44:	0013      	movs	r3, r2
 8000b46:	43da      	mvns	r2, r3
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	2203      	movs	r2, #3
 8000b54:	401a      	ands	r2, r3
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	409a      	lsls	r2, r3
 8000b5c:	0013      	movs	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685a      	ldr	r2, [r3, #4]
 8000b6e:	23c0      	movs	r3, #192	; 0xc0
 8000b70:	029b      	lsls	r3, r3, #10
 8000b72:	4013      	ands	r3, r2
 8000b74:	d100      	bne.n	8000b78 <HAL_GPIO_Init+0x174>
 8000b76:	e094      	b.n	8000ca2 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b78:	4b51      	ldr	r3, [pc, #324]	; (8000cc0 <HAL_GPIO_Init+0x2bc>)
 8000b7a:	699a      	ldr	r2, [r3, #24]
 8000b7c:	4b50      	ldr	r3, [pc, #320]	; (8000cc0 <HAL_GPIO_Init+0x2bc>)
 8000b7e:	2101      	movs	r1, #1
 8000b80:	430a      	orrs	r2, r1
 8000b82:	619a      	str	r2, [r3, #24]
 8000b84:	4b4e      	ldr	r3, [pc, #312]	; (8000cc0 <HAL_GPIO_Init+0x2bc>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	2201      	movs	r2, #1
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b90:	4a4c      	ldr	r2, [pc, #304]	; (8000cc4 <HAL_GPIO_Init+0x2c0>)
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	089b      	lsrs	r3, r3, #2
 8000b96:	3302      	adds	r3, #2
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	589b      	ldr	r3, [r3, r2]
 8000b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	220f      	movs	r2, #15
 8000ba8:	409a      	lsls	r2, r3
 8000baa:	0013      	movs	r3, r2
 8000bac:	43da      	mvns	r2, r3
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	2390      	movs	r3, #144	; 0x90
 8000bb8:	05db      	lsls	r3, r3, #23
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d00d      	beq.n	8000bda <HAL_GPIO_Init+0x1d6>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a41      	ldr	r2, [pc, #260]	; (8000cc8 <HAL_GPIO_Init+0x2c4>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d007      	beq.n	8000bd6 <HAL_GPIO_Init+0x1d2>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a40      	ldr	r2, [pc, #256]	; (8000ccc <HAL_GPIO_Init+0x2c8>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d101      	bne.n	8000bd2 <HAL_GPIO_Init+0x1ce>
 8000bce:	2302      	movs	r3, #2
 8000bd0:	e004      	b.n	8000bdc <HAL_GPIO_Init+0x1d8>
 8000bd2:	2305      	movs	r3, #5
 8000bd4:	e002      	b.n	8000bdc <HAL_GPIO_Init+0x1d8>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e000      	b.n	8000bdc <HAL_GPIO_Init+0x1d8>
 8000bda:	2300      	movs	r3, #0
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	2103      	movs	r1, #3
 8000be0:	400a      	ands	r2, r1
 8000be2:	0092      	lsls	r2, r2, #2
 8000be4:	4093      	lsls	r3, r2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bec:	4935      	ldr	r1, [pc, #212]	; (8000cc4 <HAL_GPIO_Init+0x2c0>)
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	089b      	lsrs	r3, r3, #2
 8000bf2:	3302      	adds	r3, #2
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bfa:	4b35      	ldr	r3, [pc, #212]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000bfc:	689b      	ldr	r3, [r3, #8]
 8000bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	43da      	mvns	r2, r3
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	4013      	ands	r3, r2
 8000c08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685a      	ldr	r2, [r3, #4]
 8000c0e:	2380      	movs	r3, #128	; 0x80
 8000c10:	035b      	lsls	r3, r3, #13
 8000c12:	4013      	ands	r3, r2
 8000c14:	d003      	beq.n	8000c1e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c1e:	4b2c      	ldr	r3, [pc, #176]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000c20:	693a      	ldr	r2, [r7, #16]
 8000c22:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c24:	4b2a      	ldr	r3, [pc, #168]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	43da      	mvns	r2, r3
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	4013      	ands	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685a      	ldr	r2, [r3, #4]
 8000c38:	2380      	movs	r3, #128	; 0x80
 8000c3a:	039b      	lsls	r3, r3, #14
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	d003      	beq.n	8000c48 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c48:	4b21      	ldr	r3, [pc, #132]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000c4e:	4b20      	ldr	r3, [pc, #128]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	43da      	mvns	r2, r3
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	2380      	movs	r3, #128	; 0x80
 8000c64:	029b      	lsls	r3, r3, #10
 8000c66:	4013      	ands	r3, r2
 8000c68:	d003      	beq.n	8000c72 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c72:	4b17      	ldr	r3, [pc, #92]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000c78:	4b15      	ldr	r3, [pc, #84]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	43da      	mvns	r2, r3
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	4013      	ands	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	025b      	lsls	r3, r3, #9
 8000c90:	4013      	ands	r3, r2
 8000c92:	d003      	beq.n	8000c9c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c9c:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	40da      	lsrs	r2, r3
 8000cb0:	1e13      	subs	r3, r2, #0
 8000cb2:	d000      	beq.n	8000cb6 <HAL_GPIO_Init+0x2b2>
 8000cb4:	e6ae      	b.n	8000a14 <HAL_GPIO_Init+0x10>
  } 
}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	46c0      	nop			; (mov r8, r8)
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	b006      	add	sp, #24
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40010000 	.word	0x40010000
 8000cc8:	48000400 	.word	0x48000400
 8000ccc:	48000800 	.word	0x48000800
 8000cd0:	40010400 	.word	0x40010400

08000cd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	0008      	movs	r0, r1
 8000cde:	0011      	movs	r1, r2
 8000ce0:	1cbb      	adds	r3, r7, #2
 8000ce2:	1c02      	adds	r2, r0, #0
 8000ce4:	801a      	strh	r2, [r3, #0]
 8000ce6:	1c7b      	adds	r3, r7, #1
 8000ce8:	1c0a      	adds	r2, r1, #0
 8000cea:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cec:	1c7b      	adds	r3, r7, #1
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d004      	beq.n	8000cfe <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cf4:	1cbb      	adds	r3, r7, #2
 8000cf6:	881a      	ldrh	r2, [r3, #0]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cfc:	e003      	b.n	8000d06 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cfe:	1cbb      	adds	r3, r7, #2
 8000d00:	881a      	ldrh	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b002      	add	sp, #8
 8000d0c:	bd80      	pop	{r7, pc}
	...

08000d10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d101      	bne.n	8000d22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e082      	b.n	8000e28 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2241      	movs	r2, #65	; 0x41
 8000d26:	5c9b      	ldrb	r3, [r3, r2]
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d107      	bne.n	8000d3e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2240      	movs	r2, #64	; 0x40
 8000d32:	2100      	movs	r1, #0
 8000d34:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f7ff fc09 	bl	8000550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2241      	movs	r2, #65	; 0x41
 8000d42:	2124      	movs	r1, #36	; 0x24
 8000d44:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2101      	movs	r1, #1
 8000d52:	438a      	bics	r2, r1
 8000d54:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685a      	ldr	r2, [r3, #4]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4934      	ldr	r1, [pc, #208]	; (8000e30 <HAL_I2C_Init+0x120>)
 8000d60:	400a      	ands	r2, r1
 8000d62:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	689a      	ldr	r2, [r3, #8]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4931      	ldr	r1, [pc, #196]	; (8000e34 <HAL_I2C_Init+0x124>)
 8000d70:	400a      	ands	r2, r1
 8000d72:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d108      	bne.n	8000d8e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	689a      	ldr	r2, [r3, #8]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2180      	movs	r1, #128	; 0x80
 8000d86:	0209      	lsls	r1, r1, #8
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	e007      	b.n	8000d9e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	689a      	ldr	r2, [r3, #8]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2184      	movs	r1, #132	; 0x84
 8000d98:	0209      	lsls	r1, r1, #8
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d104      	bne.n	8000db0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2280      	movs	r2, #128	; 0x80
 8000dac:	0112      	lsls	r2, r2, #4
 8000dae:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	491f      	ldr	r1, [pc, #124]	; (8000e38 <HAL_I2C_Init+0x128>)
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	68da      	ldr	r2, [r3, #12]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	491a      	ldr	r1, [pc, #104]	; (8000e34 <HAL_I2C_Init+0x124>)
 8000dcc:	400a      	ands	r2, r1
 8000dce:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	691a      	ldr	r2, [r3, #16]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	431a      	orrs	r2, r3
 8000dda:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	430a      	orrs	r2, r1
 8000de8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	69d9      	ldr	r1, [r3, #28]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a1a      	ldr	r2, [r3, #32]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	430a      	orrs	r2, r1
 8000df8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2101      	movs	r1, #1
 8000e06:	430a      	orrs	r2, r1
 8000e08:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2241      	movs	r2, #65	; 0x41
 8000e14:	2120      	movs	r1, #32
 8000e16:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2242      	movs	r2, #66	; 0x42
 8000e22:	2100      	movs	r1, #0
 8000e24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e26:	2300      	movs	r3, #0
}
 8000e28:	0018      	movs	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b002      	add	sp, #8
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	f0ffffff 	.word	0xf0ffffff
 8000e34:	ffff7fff 	.word	0xffff7fff
 8000e38:	02008000 	.word	0x02008000

08000e3c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b089      	sub	sp, #36	; 0x24
 8000e40:	af02      	add	r7, sp, #8
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	000c      	movs	r4, r1
 8000e46:	0010      	movs	r0, r2
 8000e48:	0019      	movs	r1, r3
 8000e4a:	230a      	movs	r3, #10
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	1c22      	adds	r2, r4, #0
 8000e50:	801a      	strh	r2, [r3, #0]
 8000e52:	2308      	movs	r3, #8
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	1c02      	adds	r2, r0, #0
 8000e58:	801a      	strh	r2, [r3, #0]
 8000e5a:	1dbb      	adds	r3, r7, #6
 8000e5c:	1c0a      	adds	r2, r1, #0
 8000e5e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	2241      	movs	r2, #65	; 0x41
 8000e64:	5c9b      	ldrb	r3, [r3, r2]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b20      	cmp	r3, #32
 8000e6a:	d000      	beq.n	8000e6e <HAL_I2C_Mem_Write+0x32>
 8000e6c:	e10c      	b.n	8001088 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d004      	beq.n	8000e7e <HAL_I2C_Mem_Write+0x42>
 8000e74:	232c      	movs	r3, #44	; 0x2c
 8000e76:	18fb      	adds	r3, r7, r3
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d105      	bne.n	8000e8a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	2280      	movs	r2, #128	; 0x80
 8000e82:	0092      	lsls	r2, r2, #2
 8000e84:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e0ff      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2240      	movs	r2, #64	; 0x40
 8000e8e:	5c9b      	ldrb	r3, [r3, r2]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d101      	bne.n	8000e98 <HAL_I2C_Mem_Write+0x5c>
 8000e94:	2302      	movs	r3, #2
 8000e96:	e0f8      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	2240      	movs	r2, #64	; 0x40
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000ea0:	f7ff fcce 	bl	8000840 <HAL_GetTick>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	0219      	lsls	r1, r3, #8
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	9300      	str	r3, [sp, #0]
 8000eb2:	2319      	movs	r3, #25
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	f000 f975 	bl	80011a4 <I2C_WaitOnFlagUntilTimeout>
 8000eba:	1e03      	subs	r3, r0, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e0e3      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2241      	movs	r2, #65	; 0x41
 8000ec6:	2121      	movs	r1, #33	; 0x21
 8000ec8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2242      	movs	r2, #66	; 0x42
 8000ece:	2140      	movs	r1, #64	; 0x40
 8000ed0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000edc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	222c      	movs	r2, #44	; 0x2c
 8000ee2:	18ba      	adds	r2, r7, r2
 8000ee4:	8812      	ldrh	r2, [r2, #0]
 8000ee6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	2200      	movs	r2, #0
 8000eec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000eee:	1dbb      	adds	r3, r7, #6
 8000ef0:	881c      	ldrh	r4, [r3, #0]
 8000ef2:	2308      	movs	r3, #8
 8000ef4:	18fb      	adds	r3, r7, r3
 8000ef6:	881a      	ldrh	r2, [r3, #0]
 8000ef8:	230a      	movs	r3, #10
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	8819      	ldrh	r1, [r3, #0]
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	9301      	str	r3, [sp, #4]
 8000f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	0023      	movs	r3, r4
 8000f0a:	f000 f8c5 	bl	8001098 <I2C_RequestMemoryWrite>
 8000f0e:	1e03      	subs	r3, r0, #0
 8000f10:	d005      	beq.n	8000f1e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2240      	movs	r2, #64	; 0x40
 8000f16:	2100      	movs	r1, #0
 8000f18:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e0b5      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	2bff      	cmp	r3, #255	; 0xff
 8000f26:	d911      	bls.n	8000f4c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	22ff      	movs	r2, #255	; 0xff
 8000f2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	2380      	movs	r3, #128	; 0x80
 8000f36:	045c      	lsls	r4, r3, #17
 8000f38:	230a      	movs	r3, #10
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	8819      	ldrh	r1, [r3, #0]
 8000f3e:	68f8      	ldr	r0, [r7, #12]
 8000f40:	2300      	movs	r3, #0
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	0023      	movs	r3, r4
 8000f46:	f000 fb05 	bl	8001554 <I2C_TransferConfig>
 8000f4a:	e012      	b.n	8000f72 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	049c      	lsls	r4, r3, #18
 8000f60:	230a      	movs	r3, #10
 8000f62:	18fb      	adds	r3, r7, r3
 8000f64:	8819      	ldrh	r1, [r3, #0]
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	2300      	movs	r3, #0
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	0023      	movs	r3, r4
 8000f6e:	f000 faf1 	bl	8001554 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f72:	697a      	ldr	r2, [r7, #20]
 8000f74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f000 f961 	bl	8001240 <I2C_WaitOnTXISFlagUntilTimeout>
 8000f7e:	1e03      	subs	r3, r0, #0
 8000f80:	d001      	beq.n	8000f86 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e081      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8a:	781a      	ldrb	r2, [r3, #0]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f96:	1c5a      	adds	r2, r3, #1
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	b29a      	uxth	r2, r3
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d03a      	beq.n	8001036 <HAL_I2C_Mem_Write+0x1fa>
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d136      	bne.n	8001036 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	0013      	movs	r3, r2
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2180      	movs	r1, #128	; 0x80
 8000fd6:	f000 f8e5 	bl	80011a4 <I2C_WaitOnFlagUntilTimeout>
 8000fda:	1e03      	subs	r3, r0, #0
 8000fdc:	d001      	beq.n	8000fe2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e053      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	2bff      	cmp	r3, #255	; 0xff
 8000fea:	d911      	bls.n	8001010 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	22ff      	movs	r2, #255	; 0xff
 8000ff0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	045c      	lsls	r4, r3, #17
 8000ffc:	230a      	movs	r3, #10
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	8819      	ldrh	r1, [r3, #0]
 8001002:	68f8      	ldr	r0, [r7, #12]
 8001004:	2300      	movs	r3, #0
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	0023      	movs	r3, r4
 800100a:	f000 faa3 	bl	8001554 <I2C_TransferConfig>
 800100e:	e012      	b.n	8001036 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001014:	b29a      	uxth	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800101e:	b2da      	uxtb	r2, r3
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	049c      	lsls	r4, r3, #18
 8001024:	230a      	movs	r3, #10
 8001026:	18fb      	adds	r3, r7, r3
 8001028:	8819      	ldrh	r1, [r3, #0]
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	2300      	movs	r3, #0
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	0023      	movs	r3, r4
 8001032:	f000 fa8f 	bl	8001554 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800103a:	b29b      	uxth	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d198      	bne.n	8000f72 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001040:	697a      	ldr	r2, [r7, #20]
 8001042:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	0018      	movs	r0, r3
 8001048:	f000 f940 	bl	80012cc <I2C_WaitOnSTOPFlagUntilTimeout>
 800104c:	1e03      	subs	r3, r0, #0
 800104e:	d001      	beq.n	8001054 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	e01a      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2220      	movs	r2, #32
 800105a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	685a      	ldr	r2, [r3, #4]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	490b      	ldr	r1, [pc, #44]	; (8001094 <HAL_I2C_Mem_Write+0x258>)
 8001068:	400a      	ands	r2, r1
 800106a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2241      	movs	r2, #65	; 0x41
 8001070:	2120      	movs	r1, #32
 8001072:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2242      	movs	r2, #66	; 0x42
 8001078:	2100      	movs	r1, #0
 800107a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2240      	movs	r2, #64	; 0x40
 8001080:	2100      	movs	r1, #0
 8001082:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001084:	2300      	movs	r3, #0
 8001086:	e000      	b.n	800108a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001088:	2302      	movs	r3, #2
  }
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b007      	add	sp, #28
 8001090:	bd90      	pop	{r4, r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	fe00e800 	.word	0xfe00e800

08001098 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001098:	b5b0      	push	{r4, r5, r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af02      	add	r7, sp, #8
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	000c      	movs	r4, r1
 80010a2:	0010      	movs	r0, r2
 80010a4:	0019      	movs	r1, r3
 80010a6:	250a      	movs	r5, #10
 80010a8:	197b      	adds	r3, r7, r5
 80010aa:	1c22      	adds	r2, r4, #0
 80010ac:	801a      	strh	r2, [r3, #0]
 80010ae:	2308      	movs	r3, #8
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	1c02      	adds	r2, r0, #0
 80010b4:	801a      	strh	r2, [r3, #0]
 80010b6:	1dbb      	adds	r3, r7, #6
 80010b8:	1c0a      	adds	r2, r1, #0
 80010ba:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80010bc:	1dbb      	adds	r3, r7, #6
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	045c      	lsls	r4, r3, #17
 80010c6:	197b      	adds	r3, r7, r5
 80010c8:	8819      	ldrh	r1, [r3, #0]
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	4b23      	ldr	r3, [pc, #140]	; (800115c <I2C_RequestMemoryWrite+0xc4>)
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	0023      	movs	r3, r4
 80010d2:	f000 fa3f 	bl	8001554 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80010d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010d8:	6a39      	ldr	r1, [r7, #32]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	0018      	movs	r0, r3
 80010de:	f000 f8af 	bl	8001240 <I2C_WaitOnTXISFlagUntilTimeout>
 80010e2:	1e03      	subs	r3, r0, #0
 80010e4:	d001      	beq.n	80010ea <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e033      	b.n	8001152 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80010ea:	1dbb      	adds	r3, r7, #6
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d107      	bne.n	8001102 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80010f2:	2308      	movs	r3, #8
 80010f4:	18fb      	adds	r3, r7, r3
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	629a      	str	r2, [r3, #40]	; 0x28
 8001100:	e019      	b.n	8001136 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001102:	2308      	movs	r3, #8
 8001104:	18fb      	adds	r3, r7, r3
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	b29b      	uxth	r3, r3
 800110c:	b2da      	uxtb	r2, r3
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001116:	6a39      	ldr	r1, [r7, #32]
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	0018      	movs	r0, r3
 800111c:	f000 f890 	bl	8001240 <I2C_WaitOnTXISFlagUntilTimeout>
 8001120:	1e03      	subs	r3, r0, #0
 8001122:	d001      	beq.n	8001128 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e014      	b.n	8001152 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001128:	2308      	movs	r3, #8
 800112a:	18fb      	adds	r3, r7, r3
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	b2da      	uxtb	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001136:	6a3a      	ldr	r2, [r7, #32]
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	0013      	movs	r3, r2
 8001140:	2200      	movs	r2, #0
 8001142:	2180      	movs	r1, #128	; 0x80
 8001144:	f000 f82e 	bl	80011a4 <I2C_WaitOnFlagUntilTimeout>
 8001148:	1e03      	subs	r3, r0, #0
 800114a:	d001      	beq.n	8001150 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	e000      	b.n	8001152 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001150:	2300      	movs	r3, #0
}
 8001152:	0018      	movs	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	b004      	add	sp, #16
 8001158:	bdb0      	pop	{r4, r5, r7, pc}
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	80002000 	.word	0x80002000

08001160 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	2202      	movs	r2, #2
 8001170:	4013      	ands	r3, r2
 8001172:	2b02      	cmp	r3, #2
 8001174:	d103      	bne.n	800117e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2200      	movs	r2, #0
 800117c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	2201      	movs	r2, #1
 8001186:	4013      	ands	r3, r2
 8001188:	2b01      	cmp	r3, #1
 800118a:	d007      	beq.n	800119c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	699a      	ldr	r2, [r3, #24]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2101      	movs	r1, #1
 8001198:	430a      	orrs	r2, r1
 800119a:	619a      	str	r2, [r3, #24]
  }
}
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	b002      	add	sp, #8
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	603b      	str	r3, [r7, #0]
 80011b0:	1dfb      	adds	r3, r7, #7
 80011b2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80011b4:	e030      	b.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	3301      	adds	r3, #1
 80011ba:	d02d      	beq.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011bc:	f7ff fb40 	bl	8000840 <HAL_GetTick>
 80011c0:	0002      	movs	r2, r0
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	683a      	ldr	r2, [r7, #0]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d302      	bcc.n	80011d2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d122      	bne.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	4013      	ands	r3, r2
 80011dc:	68ba      	ldr	r2, [r7, #8]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	425a      	negs	r2, r3
 80011e2:	4153      	adcs	r3, r2
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	001a      	movs	r2, r3
 80011e8:	1dfb      	adds	r3, r7, #7
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d113      	bne.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f4:	2220      	movs	r2, #32
 80011f6:	431a      	orrs	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2241      	movs	r2, #65	; 0x41
 8001200:	2120      	movs	r1, #32
 8001202:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2242      	movs	r2, #66	; 0x42
 8001208:	2100      	movs	r1, #0
 800120a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2240      	movs	r2, #64	; 0x40
 8001210:	2100      	movs	r1, #0
 8001212:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e00f      	b.n	8001238 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	4013      	ands	r3, r2
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	425a      	negs	r2, r3
 8001228:	4153      	adcs	r3, r2
 800122a:	b2db      	uxtb	r3, r3
 800122c:	001a      	movs	r2, r3
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	429a      	cmp	r2, r3
 8001234:	d0bf      	beq.n	80011b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	0018      	movs	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	b004      	add	sp, #16
 800123e:	bd80      	pop	{r7, pc}

08001240 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800124c:	e032      	b.n	80012b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	0018      	movs	r0, r3
 8001256:	f000 f87d 	bl	8001354 <I2C_IsErrorOccurred>
 800125a:	1e03      	subs	r3, r0, #0
 800125c:	d001      	beq.n	8001262 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e030      	b.n	80012c4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	3301      	adds	r3, #1
 8001266:	d025      	beq.n	80012b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001268:	f7ff faea 	bl	8000840 <HAL_GetTick>
 800126c:	0002      	movs	r2, r0
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	429a      	cmp	r2, r3
 8001276:	d302      	bcc.n	800127e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d11a      	bne.n	80012b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	2202      	movs	r2, #2
 8001286:	4013      	ands	r3, r2
 8001288:	2b02      	cmp	r3, #2
 800128a:	d013      	beq.n	80012b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001290:	2220      	movs	r2, #32
 8001292:	431a      	orrs	r2, r3
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2241      	movs	r2, #65	; 0x41
 800129c:	2120      	movs	r1, #32
 800129e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2242      	movs	r2, #66	; 0x42
 80012a4:	2100      	movs	r1, #0
 80012a6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2240      	movs	r2, #64	; 0x40
 80012ac:	2100      	movs	r1, #0
 80012ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e007      	b.n	80012c4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	2202      	movs	r2, #2
 80012bc:	4013      	ands	r3, r2
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d1c5      	bne.n	800124e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b004      	add	sp, #16
 80012ca:	bd80      	pop	{r7, pc}

080012cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012d8:	e02f      	b.n	800133a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	68b9      	ldr	r1, [r7, #8]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	0018      	movs	r0, r3
 80012e2:	f000 f837 	bl	8001354 <I2C_IsErrorOccurred>
 80012e6:	1e03      	subs	r3, r0, #0
 80012e8:	d001      	beq.n	80012ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e02d      	b.n	800134a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012ee:	f7ff faa7 	bl	8000840 <HAL_GetTick>
 80012f2:	0002      	movs	r2, r0
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	68ba      	ldr	r2, [r7, #8]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d302      	bcc.n	8001304 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d11a      	bne.n	800133a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	2220      	movs	r2, #32
 800130c:	4013      	ands	r3, r2
 800130e:	2b20      	cmp	r3, #32
 8001310:	d013      	beq.n	800133a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	2220      	movs	r2, #32
 8001318:	431a      	orrs	r2, r3
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2241      	movs	r2, #65	; 0x41
 8001322:	2120      	movs	r1, #32
 8001324:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2242      	movs	r2, #66	; 0x42
 800132a:	2100      	movs	r1, #0
 800132c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2240      	movs	r2, #64	; 0x40
 8001332:	2100      	movs	r1, #0
 8001334:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e007      	b.n	800134a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	2220      	movs	r2, #32
 8001342:	4013      	ands	r3, r2
 8001344:	2b20      	cmp	r3, #32
 8001346:	d1c8      	bne.n	80012da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	0018      	movs	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	b004      	add	sp, #16
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b08b      	sub	sp, #44	; 0x2c
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001360:	2327      	movs	r3, #39	; 0x27
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	2210      	movs	r2, #16
 800137c:	4013      	ands	r3, r2
 800137e:	d100      	bne.n	8001382 <I2C_IsErrorOccurred+0x2e>
 8001380:	e082      	b.n	8001488 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2210      	movs	r2, #16
 8001388:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800138a:	e060      	b.n	800144e <I2C_IsErrorOccurred+0xfa>
 800138c:	2427      	movs	r4, #39	; 0x27
 800138e:	193b      	adds	r3, r7, r4
 8001390:	193a      	adds	r2, r7, r4
 8001392:	7812      	ldrb	r2, [r2, #0]
 8001394:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	3301      	adds	r3, #1
 800139a:	d058      	beq.n	800144e <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800139c:	f7ff fa50 	bl	8000840 <HAL_GetTick>
 80013a0:	0002      	movs	r2, r0
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d306      	bcc.n	80013ba <I2C_IsErrorOccurred+0x66>
 80013ac:	193b      	adds	r3, r7, r4
 80013ae:	193a      	adds	r2, r7, r4
 80013b0:	7812      	ldrb	r2, [r2, #0]
 80013b2:	701a      	strb	r2, [r3, #0]
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d149      	bne.n	800144e <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	01db      	lsls	r3, r3, #7
 80013c4:	4013      	ands	r3, r2
 80013c6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80013c8:	2013      	movs	r0, #19
 80013ca:	183b      	adds	r3, r7, r0
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	2142      	movs	r1, #66	; 0x42
 80013d0:	5c52      	ldrb	r2, [r2, r1]
 80013d2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	699a      	ldr	r2, [r3, #24]
 80013da:	2380      	movs	r3, #128	; 0x80
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	401a      	ands	r2, r3
 80013e0:	2380      	movs	r3, #128	; 0x80
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d126      	bne.n	8001436 <I2C_IsErrorOccurred+0xe2>
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	2380      	movs	r3, #128	; 0x80
 80013ec:	01db      	lsls	r3, r3, #7
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d021      	beq.n	8001436 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80013f2:	183b      	adds	r3, r7, r0
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b20      	cmp	r3, #32
 80013f8:	d01d      	beq.n	8001436 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2180      	movs	r1, #128	; 0x80
 8001406:	01c9      	lsls	r1, r1, #7
 8001408:	430a      	orrs	r2, r1
 800140a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800140c:	f7ff fa18 	bl	8000840 <HAL_GetTick>
 8001410:	0003      	movs	r3, r0
 8001412:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001414:	e00f      	b.n	8001436 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001416:	f7ff fa13 	bl	8000840 <HAL_GetTick>
 800141a:	0002      	movs	r2, r0
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b19      	cmp	r3, #25
 8001422:	d908      	bls.n	8001436 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001424:	6a3b      	ldr	r3, [r7, #32]
 8001426:	2220      	movs	r2, #32
 8001428:	4313      	orrs	r3, r2
 800142a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800142c:	2327      	movs	r3, #39	; 0x27
 800142e:	18fb      	adds	r3, r7, r3
 8001430:	2201      	movs	r2, #1
 8001432:	701a      	strb	r2, [r3, #0]

              break;
 8001434:	e00b      	b.n	800144e <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	2220      	movs	r2, #32
 800143e:	4013      	ands	r3, r2
 8001440:	2127      	movs	r1, #39	; 0x27
 8001442:	187a      	adds	r2, r7, r1
 8001444:	1879      	adds	r1, r7, r1
 8001446:	7809      	ldrb	r1, [r1, #0]
 8001448:	7011      	strb	r1, [r2, #0]
 800144a:	2b20      	cmp	r3, #32
 800144c:	d1e3      	bne.n	8001416 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	2220      	movs	r2, #32
 8001456:	4013      	ands	r3, r2
 8001458:	2b20      	cmp	r3, #32
 800145a:	d004      	beq.n	8001466 <I2C_IsErrorOccurred+0x112>
 800145c:	2327      	movs	r3, #39	; 0x27
 800145e:	18fb      	adds	r3, r7, r3
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d092      	beq.n	800138c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001466:	2327      	movs	r3, #39	; 0x27
 8001468:	18fb      	adds	r3, r7, r3
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d103      	bne.n	8001478 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2220      	movs	r2, #32
 8001476:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001478:	6a3b      	ldr	r3, [r7, #32]
 800147a:	2204      	movs	r2, #4
 800147c:	4313      	orrs	r3, r2
 800147e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001480:	2327      	movs	r3, #39	; 0x27
 8001482:	18fb      	adds	r3, r7, r3
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	2380      	movs	r3, #128	; 0x80
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4013      	ands	r3, r2
 8001498:	d00c      	beq.n	80014b4 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	2201      	movs	r2, #1
 800149e:	4313      	orrs	r3, r2
 80014a0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2280      	movs	r2, #128	; 0x80
 80014a8:	0052      	lsls	r2, r2, #1
 80014aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80014ac:	2327      	movs	r3, #39	; 0x27
 80014ae:	18fb      	adds	r3, r7, r3
 80014b0:	2201      	movs	r2, #1
 80014b2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	4013      	ands	r3, r2
 80014bc:	d00c      	beq.n	80014d8 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80014be:	6a3b      	ldr	r3, [r7, #32]
 80014c0:	2208      	movs	r2, #8
 80014c2:	4313      	orrs	r3, r2
 80014c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2280      	movs	r2, #128	; 0x80
 80014cc:	00d2      	lsls	r2, r2, #3
 80014ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80014d0:	2327      	movs	r3, #39	; 0x27
 80014d2:	18fb      	adds	r3, r7, r3
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	4013      	ands	r3, r2
 80014e0:	d00c      	beq.n	80014fc <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80014e2:	6a3b      	ldr	r3, [r7, #32]
 80014e4:	2202      	movs	r2, #2
 80014e6:	4313      	orrs	r3, r2
 80014e8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2280      	movs	r2, #128	; 0x80
 80014f0:	0092      	lsls	r2, r2, #2
 80014f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80014f4:	2327      	movs	r3, #39	; 0x27
 80014f6:	18fb      	adds	r3, r7, r3
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80014fc:	2327      	movs	r3, #39	; 0x27
 80014fe:	18fb      	adds	r3, r7, r3
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d01d      	beq.n	8001542 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	0018      	movs	r0, r3
 800150a:	f7ff fe29 	bl	8001160 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	490d      	ldr	r1, [pc, #52]	; (8001550 <I2C_IsErrorOccurred+0x1fc>)
 800151a:	400a      	ands	r2, r1
 800151c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001522:	6a3b      	ldr	r3, [r7, #32]
 8001524:	431a      	orrs	r2, r3
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2241      	movs	r2, #65	; 0x41
 800152e:	2120      	movs	r1, #32
 8001530:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2242      	movs	r2, #66	; 0x42
 8001536:	2100      	movs	r1, #0
 8001538:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2240      	movs	r2, #64	; 0x40
 800153e:	2100      	movs	r1, #0
 8001540:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001542:	2327      	movs	r3, #39	; 0x27
 8001544:	18fb      	adds	r3, r7, r3
 8001546:	781b      	ldrb	r3, [r3, #0]
}
 8001548:	0018      	movs	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	b00b      	add	sp, #44	; 0x2c
 800154e:	bd90      	pop	{r4, r7, pc}
 8001550:	fe00e800 	.word	0xfe00e800

08001554 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b087      	sub	sp, #28
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	0008      	movs	r0, r1
 800155e:	0011      	movs	r1, r2
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	240a      	movs	r4, #10
 8001564:	193b      	adds	r3, r7, r4
 8001566:	1c02      	adds	r2, r0, #0
 8001568:	801a      	strh	r2, [r3, #0]
 800156a:	2009      	movs	r0, #9
 800156c:	183b      	adds	r3, r7, r0
 800156e:	1c0a      	adds	r2, r1, #0
 8001570:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001572:	193b      	adds	r3, r7, r4
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	059b      	lsls	r3, r3, #22
 8001578:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800157a:	183b      	adds	r3, r7, r0
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	0419      	lsls	r1, r3, #16
 8001580:	23ff      	movs	r3, #255	; 0xff
 8001582:	041b      	lsls	r3, r3, #16
 8001584:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001586:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800158c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800158e:	4313      	orrs	r3, r2
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	085b      	lsrs	r3, r3, #1
 8001594:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800159e:	0d51      	lsrs	r1, r2, #21
 80015a0:	2280      	movs	r2, #128	; 0x80
 80015a2:	00d2      	lsls	r2, r2, #3
 80015a4:	400a      	ands	r2, r1
 80015a6:	4907      	ldr	r1, [pc, #28]	; (80015c4 <I2C_TransferConfig+0x70>)
 80015a8:	430a      	orrs	r2, r1
 80015aa:	43d2      	mvns	r2, r2
 80015ac:	401a      	ands	r2, r3
 80015ae:	0011      	movs	r1, r2
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	430a      	orrs	r2, r1
 80015b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	46bd      	mov	sp, r7
 80015be:	b007      	add	sp, #28
 80015c0:	bd90      	pop	{r4, r7, pc}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	03ff63ff 	.word	0x03ff63ff

080015c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2241      	movs	r2, #65	; 0x41
 80015d6:	5c9b      	ldrb	r3, [r3, r2]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b20      	cmp	r3, #32
 80015dc:	d138      	bne.n	8001650 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2240      	movs	r2, #64	; 0x40
 80015e2:	5c9b      	ldrb	r3, [r3, r2]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d101      	bne.n	80015ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80015e8:	2302      	movs	r3, #2
 80015ea:	e032      	b.n	8001652 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2240      	movs	r2, #64	; 0x40
 80015f0:	2101      	movs	r1, #1
 80015f2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2241      	movs	r2, #65	; 0x41
 80015f8:	2124      	movs	r1, #36	; 0x24
 80015fa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2101      	movs	r1, #1
 8001608:	438a      	bics	r2, r1
 800160a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4911      	ldr	r1, [pc, #68]	; (800165c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001618:	400a      	ands	r2, r1
 800161a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6819      	ldr	r1, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	683a      	ldr	r2, [r7, #0]
 8001628:	430a      	orrs	r2, r1
 800162a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2101      	movs	r1, #1
 8001638:	430a      	orrs	r2, r1
 800163a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2241      	movs	r2, #65	; 0x41
 8001640:	2120      	movs	r1, #32
 8001642:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2240      	movs	r2, #64	; 0x40
 8001648:	2100      	movs	r1, #0
 800164a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800164c:	2300      	movs	r3, #0
 800164e:	e000      	b.n	8001652 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001650:	2302      	movs	r3, #2
  }
}
 8001652:	0018      	movs	r0, r3
 8001654:	46bd      	mov	sp, r7
 8001656:	b002      	add	sp, #8
 8001658:	bd80      	pop	{r7, pc}
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	ffffefff 	.word	0xffffefff

08001660 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2241      	movs	r2, #65	; 0x41
 800166e:	5c9b      	ldrb	r3, [r3, r2]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b20      	cmp	r3, #32
 8001674:	d139      	bne.n	80016ea <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2240      	movs	r2, #64	; 0x40
 800167a:	5c9b      	ldrb	r3, [r3, r2]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d101      	bne.n	8001684 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001680:	2302      	movs	r3, #2
 8001682:	e033      	b.n	80016ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2240      	movs	r2, #64	; 0x40
 8001688:	2101      	movs	r1, #1
 800168a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2241      	movs	r2, #65	; 0x41
 8001690:	2124      	movs	r1, #36	; 0x24
 8001692:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2101      	movs	r1, #1
 80016a0:	438a      	bics	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4a11      	ldr	r2, [pc, #68]	; (80016f4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80016b0:	4013      	ands	r3, r2
 80016b2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2101      	movs	r1, #1
 80016d2:	430a      	orrs	r2, r1
 80016d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2241      	movs	r2, #65	; 0x41
 80016da:	2120      	movs	r1, #32
 80016dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2240      	movs	r2, #64	; 0x40
 80016e2:	2100      	movs	r1, #0
 80016e4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	e000      	b.n	80016ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80016ea:	2302      	movs	r3, #2
  }
}
 80016ec:	0018      	movs	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	b004      	add	sp, #16
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	fffff0ff 	.word	0xfffff0ff

080016f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d102      	bne.n	800170c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	f000 fb76 	bl	8001df8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2201      	movs	r2, #1
 8001712:	4013      	ands	r3, r2
 8001714:	d100      	bne.n	8001718 <HAL_RCC_OscConfig+0x20>
 8001716:	e08e      	b.n	8001836 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001718:	4bc5      	ldr	r3, [pc, #788]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	220c      	movs	r2, #12
 800171e:	4013      	ands	r3, r2
 8001720:	2b04      	cmp	r3, #4
 8001722:	d00e      	beq.n	8001742 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001724:	4bc2      	ldr	r3, [pc, #776]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	220c      	movs	r2, #12
 800172a:	4013      	ands	r3, r2
 800172c:	2b08      	cmp	r3, #8
 800172e:	d117      	bne.n	8001760 <HAL_RCC_OscConfig+0x68>
 8001730:	4bbf      	ldr	r3, [pc, #764]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001732:	685a      	ldr	r2, [r3, #4]
 8001734:	23c0      	movs	r3, #192	; 0xc0
 8001736:	025b      	lsls	r3, r3, #9
 8001738:	401a      	ands	r2, r3
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	025b      	lsls	r3, r3, #9
 800173e:	429a      	cmp	r2, r3
 8001740:	d10e      	bne.n	8001760 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001742:	4bbb      	ldr	r3, [pc, #748]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	029b      	lsls	r3, r3, #10
 800174a:	4013      	ands	r3, r2
 800174c:	d100      	bne.n	8001750 <HAL_RCC_OscConfig+0x58>
 800174e:	e071      	b.n	8001834 <HAL_RCC_OscConfig+0x13c>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d000      	beq.n	800175a <HAL_RCC_OscConfig+0x62>
 8001758:	e06c      	b.n	8001834 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	f000 fb4c 	bl	8001df8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d107      	bne.n	8001778 <HAL_RCC_OscConfig+0x80>
 8001768:	4bb1      	ldr	r3, [pc, #708]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4bb0      	ldr	r3, [pc, #704]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800176e:	2180      	movs	r1, #128	; 0x80
 8001770:	0249      	lsls	r1, r1, #9
 8001772:	430a      	orrs	r2, r1
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	e02f      	b.n	80017d8 <HAL_RCC_OscConfig+0xe0>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10c      	bne.n	800179a <HAL_RCC_OscConfig+0xa2>
 8001780:	4bab      	ldr	r3, [pc, #684]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	4baa      	ldr	r3, [pc, #680]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001786:	49ab      	ldr	r1, [pc, #684]	; (8001a34 <HAL_RCC_OscConfig+0x33c>)
 8001788:	400a      	ands	r2, r1
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	4ba8      	ldr	r3, [pc, #672]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4ba7      	ldr	r3, [pc, #668]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001792:	49a9      	ldr	r1, [pc, #676]	; (8001a38 <HAL_RCC_OscConfig+0x340>)
 8001794:	400a      	ands	r2, r1
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	e01e      	b.n	80017d8 <HAL_RCC_OscConfig+0xe0>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	2b05      	cmp	r3, #5
 80017a0:	d10e      	bne.n	80017c0 <HAL_RCC_OscConfig+0xc8>
 80017a2:	4ba3      	ldr	r3, [pc, #652]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4ba2      	ldr	r3, [pc, #648]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017a8:	2180      	movs	r1, #128	; 0x80
 80017aa:	02c9      	lsls	r1, r1, #11
 80017ac:	430a      	orrs	r2, r1
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	4b9f      	ldr	r3, [pc, #636]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4b9e      	ldr	r3, [pc, #632]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017b6:	2180      	movs	r1, #128	; 0x80
 80017b8:	0249      	lsls	r1, r1, #9
 80017ba:	430a      	orrs	r2, r1
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	e00b      	b.n	80017d8 <HAL_RCC_OscConfig+0xe0>
 80017c0:	4b9b      	ldr	r3, [pc, #620]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	4b9a      	ldr	r3, [pc, #616]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017c6:	499b      	ldr	r1, [pc, #620]	; (8001a34 <HAL_RCC_OscConfig+0x33c>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	4b98      	ldr	r3, [pc, #608]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b97      	ldr	r3, [pc, #604]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017d2:	4999      	ldr	r1, [pc, #612]	; (8001a38 <HAL_RCC_OscConfig+0x340>)
 80017d4:	400a      	ands	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d014      	beq.n	800180a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e0:	f7ff f82e 	bl	8000840 <HAL_GetTick>
 80017e4:	0003      	movs	r3, r0
 80017e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e8:	e008      	b.n	80017fc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017ea:	f7ff f829 	bl	8000840 <HAL_GetTick>
 80017ee:	0002      	movs	r2, r0
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b64      	cmp	r3, #100	; 0x64
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e2fd      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017fc:	4b8c      	ldr	r3, [pc, #560]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	2380      	movs	r3, #128	; 0x80
 8001802:	029b      	lsls	r3, r3, #10
 8001804:	4013      	ands	r3, r2
 8001806:	d0f0      	beq.n	80017ea <HAL_RCC_OscConfig+0xf2>
 8001808:	e015      	b.n	8001836 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180a:	f7ff f819 	bl	8000840 <HAL_GetTick>
 800180e:	0003      	movs	r3, r0
 8001810:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001814:	f7ff f814 	bl	8000840 <HAL_GetTick>
 8001818:	0002      	movs	r2, r0
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b64      	cmp	r3, #100	; 0x64
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e2e8      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001826:	4b82      	ldr	r3, [pc, #520]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	2380      	movs	r3, #128	; 0x80
 800182c:	029b      	lsls	r3, r3, #10
 800182e:	4013      	ands	r3, r2
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x11c>
 8001832:	e000      	b.n	8001836 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001834:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2202      	movs	r2, #2
 800183c:	4013      	ands	r3, r2
 800183e:	d100      	bne.n	8001842 <HAL_RCC_OscConfig+0x14a>
 8001840:	e06c      	b.n	800191c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001842:	4b7b      	ldr	r3, [pc, #492]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	220c      	movs	r2, #12
 8001848:	4013      	ands	r3, r2
 800184a:	d00e      	beq.n	800186a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800184c:	4b78      	ldr	r3, [pc, #480]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	220c      	movs	r2, #12
 8001852:	4013      	ands	r3, r2
 8001854:	2b08      	cmp	r3, #8
 8001856:	d11f      	bne.n	8001898 <HAL_RCC_OscConfig+0x1a0>
 8001858:	4b75      	ldr	r3, [pc, #468]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	23c0      	movs	r3, #192	; 0xc0
 800185e:	025b      	lsls	r3, r3, #9
 8001860:	401a      	ands	r2, r3
 8001862:	2380      	movs	r3, #128	; 0x80
 8001864:	021b      	lsls	r3, r3, #8
 8001866:	429a      	cmp	r2, r3
 8001868:	d116      	bne.n	8001898 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800186a:	4b71      	ldr	r3, [pc, #452]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2202      	movs	r2, #2
 8001870:	4013      	ands	r3, r2
 8001872:	d005      	beq.n	8001880 <HAL_RCC_OscConfig+0x188>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d001      	beq.n	8001880 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e2bb      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001880:	4b6b      	ldr	r3, [pc, #428]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	22f8      	movs	r2, #248	; 0xf8
 8001886:	4393      	bics	r3, r2
 8001888:	0019      	movs	r1, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	00da      	lsls	r2, r3, #3
 8001890:	4b67      	ldr	r3, [pc, #412]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001892:	430a      	orrs	r2, r1
 8001894:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001896:	e041      	b.n	800191c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d024      	beq.n	80018ea <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018a0:	4b63      	ldr	r3, [pc, #396]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	4b62      	ldr	r3, [pc, #392]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80018a6:	2101      	movs	r1, #1
 80018a8:	430a      	orrs	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ac:	f7fe ffc8 	bl	8000840 <HAL_GetTick>
 80018b0:	0003      	movs	r3, r0
 80018b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018b6:	f7fe ffc3 	bl	8000840 <HAL_GetTick>
 80018ba:	0002      	movs	r2, r0
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e297      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c8:	4b59      	ldr	r3, [pc, #356]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2202      	movs	r2, #2
 80018ce:	4013      	ands	r3, r2
 80018d0:	d0f1      	beq.n	80018b6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d2:	4b57      	ldr	r3, [pc, #348]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	22f8      	movs	r2, #248	; 0xf8
 80018d8:	4393      	bics	r3, r2
 80018da:	0019      	movs	r1, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	00da      	lsls	r2, r3, #3
 80018e2:	4b53      	ldr	r3, [pc, #332]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80018e4:	430a      	orrs	r2, r1
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	e018      	b.n	800191c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ea:	4b51      	ldr	r3, [pc, #324]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	4b50      	ldr	r3, [pc, #320]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80018f0:	2101      	movs	r1, #1
 80018f2:	438a      	bics	r2, r1
 80018f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f6:	f7fe ffa3 	bl	8000840 <HAL_GetTick>
 80018fa:	0003      	movs	r3, r0
 80018fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001900:	f7fe ff9e 	bl	8000840 <HAL_GetTick>
 8001904:	0002      	movs	r2, r0
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e272      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001912:	4b47      	ldr	r3, [pc, #284]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2202      	movs	r2, #2
 8001918:	4013      	ands	r3, r2
 800191a:	d1f1      	bne.n	8001900 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2208      	movs	r2, #8
 8001922:	4013      	ands	r3, r2
 8001924:	d036      	beq.n	8001994 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d019      	beq.n	8001962 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800192e:	4b40      	ldr	r3, [pc, #256]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001930:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001932:	4b3f      	ldr	r3, [pc, #252]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001934:	2101      	movs	r1, #1
 8001936:	430a      	orrs	r2, r1
 8001938:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193a:	f7fe ff81 	bl	8000840 <HAL_GetTick>
 800193e:	0003      	movs	r3, r0
 8001940:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001944:	f7fe ff7c 	bl	8000840 <HAL_GetTick>
 8001948:	0002      	movs	r2, r0
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e250      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001956:	4b36      	ldr	r3, [pc, #216]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195a:	2202      	movs	r2, #2
 800195c:	4013      	ands	r3, r2
 800195e:	d0f1      	beq.n	8001944 <HAL_RCC_OscConfig+0x24c>
 8001960:	e018      	b.n	8001994 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001962:	4b33      	ldr	r3, [pc, #204]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001964:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001966:	4b32      	ldr	r3, [pc, #200]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001968:	2101      	movs	r1, #1
 800196a:	438a      	bics	r2, r1
 800196c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196e:	f7fe ff67 	bl	8000840 <HAL_GetTick>
 8001972:	0003      	movs	r3, r0
 8001974:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001978:	f7fe ff62 	bl	8000840 <HAL_GetTick>
 800197c:	0002      	movs	r2, r0
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e236      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800198a:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 800198c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198e:	2202      	movs	r2, #2
 8001990:	4013      	ands	r3, r2
 8001992:	d1f1      	bne.n	8001978 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2204      	movs	r2, #4
 800199a:	4013      	ands	r3, r2
 800199c:	d100      	bne.n	80019a0 <HAL_RCC_OscConfig+0x2a8>
 800199e:	e0b5      	b.n	8001b0c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019a0:	201f      	movs	r0, #31
 80019a2:	183b      	adds	r3, r7, r0
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a8:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80019aa:	69da      	ldr	r2, [r3, #28]
 80019ac:	2380      	movs	r3, #128	; 0x80
 80019ae:	055b      	lsls	r3, r3, #21
 80019b0:	4013      	ands	r3, r2
 80019b2:	d110      	bne.n	80019d6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b4:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80019b6:	69da      	ldr	r2, [r3, #28]
 80019b8:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80019ba:	2180      	movs	r1, #128	; 0x80
 80019bc:	0549      	lsls	r1, r1, #21
 80019be:	430a      	orrs	r2, r1
 80019c0:	61da      	str	r2, [r3, #28]
 80019c2:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 80019c4:	69da      	ldr	r2, [r3, #28]
 80019c6:	2380      	movs	r3, #128	; 0x80
 80019c8:	055b      	lsls	r3, r3, #21
 80019ca:	4013      	ands	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019d0:	183b      	adds	r3, r7, r0
 80019d2:	2201      	movs	r2, #1
 80019d4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d6:	4b19      	ldr	r3, [pc, #100]	; (8001a3c <HAL_RCC_OscConfig+0x344>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	2380      	movs	r3, #128	; 0x80
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4013      	ands	r3, r2
 80019e0:	d11a      	bne.n	8001a18 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019e2:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <HAL_RCC_OscConfig+0x344>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <HAL_RCC_OscConfig+0x344>)
 80019e8:	2180      	movs	r1, #128	; 0x80
 80019ea:	0049      	lsls	r1, r1, #1
 80019ec:	430a      	orrs	r2, r1
 80019ee:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019f0:	f7fe ff26 	bl	8000840 <HAL_GetTick>
 80019f4:	0003      	movs	r3, r0
 80019f6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019fa:	f7fe ff21 	bl	8000840 <HAL_GetTick>
 80019fe:	0002      	movs	r2, r0
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b64      	cmp	r3, #100	; 0x64
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e1f5      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a0c:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <HAL_RCC_OscConfig+0x344>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	4013      	ands	r3, r2
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d10f      	bne.n	8001a40 <HAL_RCC_OscConfig+0x348>
 8001a20:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001a22:	6a1a      	ldr	r2, [r3, #32]
 8001a24:	4b02      	ldr	r3, [pc, #8]	; (8001a30 <HAL_RCC_OscConfig+0x338>)
 8001a26:	2101      	movs	r1, #1
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	621a      	str	r2, [r3, #32]
 8001a2c:	e036      	b.n	8001a9c <HAL_RCC_OscConfig+0x3a4>
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	40021000 	.word	0x40021000
 8001a34:	fffeffff 	.word	0xfffeffff
 8001a38:	fffbffff 	.word	0xfffbffff
 8001a3c:	40007000 	.word	0x40007000
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10c      	bne.n	8001a62 <HAL_RCC_OscConfig+0x36a>
 8001a48:	4bca      	ldr	r3, [pc, #808]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a4a:	6a1a      	ldr	r2, [r3, #32]
 8001a4c:	4bc9      	ldr	r3, [pc, #804]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a4e:	2101      	movs	r1, #1
 8001a50:	438a      	bics	r2, r1
 8001a52:	621a      	str	r2, [r3, #32]
 8001a54:	4bc7      	ldr	r3, [pc, #796]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a56:	6a1a      	ldr	r2, [r3, #32]
 8001a58:	4bc6      	ldr	r3, [pc, #792]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a5a:	2104      	movs	r1, #4
 8001a5c:	438a      	bics	r2, r1
 8001a5e:	621a      	str	r2, [r3, #32]
 8001a60:	e01c      	b.n	8001a9c <HAL_RCC_OscConfig+0x3a4>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	2b05      	cmp	r3, #5
 8001a68:	d10c      	bne.n	8001a84 <HAL_RCC_OscConfig+0x38c>
 8001a6a:	4bc2      	ldr	r3, [pc, #776]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a6c:	6a1a      	ldr	r2, [r3, #32]
 8001a6e:	4bc1      	ldr	r3, [pc, #772]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a70:	2104      	movs	r1, #4
 8001a72:	430a      	orrs	r2, r1
 8001a74:	621a      	str	r2, [r3, #32]
 8001a76:	4bbf      	ldr	r3, [pc, #764]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a78:	6a1a      	ldr	r2, [r3, #32]
 8001a7a:	4bbe      	ldr	r3, [pc, #760]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	621a      	str	r2, [r3, #32]
 8001a82:	e00b      	b.n	8001a9c <HAL_RCC_OscConfig+0x3a4>
 8001a84:	4bbb      	ldr	r3, [pc, #748]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a86:	6a1a      	ldr	r2, [r3, #32]
 8001a88:	4bba      	ldr	r3, [pc, #744]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	621a      	str	r2, [r3, #32]
 8001a90:	4bb8      	ldr	r3, [pc, #736]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a92:	6a1a      	ldr	r2, [r3, #32]
 8001a94:	4bb7      	ldr	r3, [pc, #732]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001a96:	2104      	movs	r1, #4
 8001a98:	438a      	bics	r2, r1
 8001a9a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d014      	beq.n	8001ace <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa4:	f7fe fecc 	bl	8000840 <HAL_GetTick>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aac:	e009      	b.n	8001ac2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aae:	f7fe fec7 	bl	8000840 <HAL_GetTick>
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	4aaf      	ldr	r2, [pc, #700]	; (8001d78 <HAL_RCC_OscConfig+0x680>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e19a      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ac2:	4bac      	ldr	r3, [pc, #688]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001ac4:	6a1b      	ldr	r3, [r3, #32]
 8001ac6:	2202      	movs	r2, #2
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x3b6>
 8001acc:	e013      	b.n	8001af6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ace:	f7fe feb7 	bl	8000840 <HAL_GetTick>
 8001ad2:	0003      	movs	r3, r0
 8001ad4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad6:	e009      	b.n	8001aec <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ad8:	f7fe feb2 	bl	8000840 <HAL_GetTick>
 8001adc:	0002      	movs	r2, r0
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	4aa5      	ldr	r2, [pc, #660]	; (8001d78 <HAL_RCC_OscConfig+0x680>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e185      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aec:	4ba1      	ldr	r3, [pc, #644]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	2202      	movs	r2, #2
 8001af2:	4013      	ands	r3, r2
 8001af4:	d1f0      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001af6:	231f      	movs	r3, #31
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d105      	bne.n	8001b0c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b00:	4b9c      	ldr	r3, [pc, #624]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b02:	69da      	ldr	r2, [r3, #28]
 8001b04:	4b9b      	ldr	r3, [pc, #620]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b06:	499d      	ldr	r1, [pc, #628]	; (8001d7c <HAL_RCC_OscConfig+0x684>)
 8001b08:	400a      	ands	r2, r1
 8001b0a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2210      	movs	r2, #16
 8001b12:	4013      	ands	r3, r2
 8001b14:	d063      	beq.n	8001bde <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d12a      	bne.n	8001b74 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b1e:	4b95      	ldr	r3, [pc, #596]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b22:	4b94      	ldr	r3, [pc, #592]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b24:	2104      	movs	r1, #4
 8001b26:	430a      	orrs	r2, r1
 8001b28:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001b2a:	4b92      	ldr	r3, [pc, #584]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b2e:	4b91      	ldr	r3, [pc, #580]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b30:	2101      	movs	r1, #1
 8001b32:	430a      	orrs	r2, r1
 8001b34:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b36:	f7fe fe83 	bl	8000840 <HAL_GetTick>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b40:	f7fe fe7e 	bl	8000840 <HAL_GetTick>
 8001b44:	0002      	movs	r2, r0
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e152      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b52:	4b88      	ldr	r3, [pc, #544]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b56:	2202      	movs	r2, #2
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d0f1      	beq.n	8001b40 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b5c:	4b85      	ldr	r3, [pc, #532]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b60:	22f8      	movs	r2, #248	; 0xf8
 8001b62:	4393      	bics	r3, r2
 8001b64:	0019      	movs	r1, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	00da      	lsls	r2, r3, #3
 8001b6c:	4b81      	ldr	r3, [pc, #516]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	635a      	str	r2, [r3, #52]	; 0x34
 8001b72:	e034      	b.n	8001bde <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	3305      	adds	r3, #5
 8001b7a:	d111      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001b7c:	4b7d      	ldr	r3, [pc, #500]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b80:	4b7c      	ldr	r3, [pc, #496]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b82:	2104      	movs	r1, #4
 8001b84:	438a      	bics	r2, r1
 8001b86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b88:	4b7a      	ldr	r3, [pc, #488]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b8c:	22f8      	movs	r2, #248	; 0xf8
 8001b8e:	4393      	bics	r3, r2
 8001b90:	0019      	movs	r1, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	00da      	lsls	r2, r3, #3
 8001b98:	4b76      	ldr	r3, [pc, #472]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	635a      	str	r2, [r3, #52]	; 0x34
 8001b9e:	e01e      	b.n	8001bde <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ba0:	4b74      	ldr	r3, [pc, #464]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001ba2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ba4:	4b73      	ldr	r3, [pc, #460]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001ba6:	2104      	movs	r1, #4
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001bac:	4b71      	ldr	r3, [pc, #452]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001bae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bb0:	4b70      	ldr	r3, [pc, #448]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	438a      	bics	r2, r1
 8001bb6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb8:	f7fe fe42 	bl	8000840 <HAL_GetTick>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001bc2:	f7fe fe3d 	bl	8000840 <HAL_GetTick>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e111      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001bd4:	4b67      	ldr	r3, [pc, #412]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bd8:	2202      	movs	r2, #2
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d1f1      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2220      	movs	r2, #32
 8001be4:	4013      	ands	r3, r2
 8001be6:	d05c      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001be8:	4b62      	ldr	r3, [pc, #392]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	220c      	movs	r2, #12
 8001bee:	4013      	ands	r3, r2
 8001bf0:	2b0c      	cmp	r3, #12
 8001bf2:	d00e      	beq.n	8001c12 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001bf4:	4b5f      	ldr	r3, [pc, #380]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	220c      	movs	r2, #12
 8001bfa:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d114      	bne.n	8001c2a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001c00:	4b5c      	ldr	r3, [pc, #368]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	23c0      	movs	r3, #192	; 0xc0
 8001c06:	025b      	lsls	r3, r3, #9
 8001c08:	401a      	ands	r2, r3
 8001c0a:	23c0      	movs	r3, #192	; 0xc0
 8001c0c:	025b      	lsls	r3, r3, #9
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d10b      	bne.n	8001c2a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001c12:	4b58      	ldr	r3, [pc, #352]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	029b      	lsls	r3, r3, #10
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d040      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x5a8>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d03c      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e0e6      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d01b      	beq.n	8001c6a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001c32:	4b50      	ldr	r3, [pc, #320]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c36:	4b4f      	ldr	r3, [pc, #316]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c38:	2180      	movs	r1, #128	; 0x80
 8001c3a:	0249      	lsls	r1, r1, #9
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c40:	f7fe fdfe 	bl	8000840 <HAL_GetTick>
 8001c44:	0003      	movs	r3, r0
 8001c46:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c4a:	f7fe fdf9 	bl	8000840 <HAL_GetTick>
 8001c4e:	0002      	movs	r2, r0
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e0cd      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001c5c:	4b45      	ldr	r3, [pc, #276]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	029b      	lsls	r3, r3, #10
 8001c64:	4013      	ands	r3, r2
 8001c66:	d0f0      	beq.n	8001c4a <HAL_RCC_OscConfig+0x552>
 8001c68:	e01b      	b.n	8001ca2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001c6a:	4b42      	ldr	r3, [pc, #264]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c6e:	4b41      	ldr	r3, [pc, #260]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c70:	4943      	ldr	r1, [pc, #268]	; (8001d80 <HAL_RCC_OscConfig+0x688>)
 8001c72:	400a      	ands	r2, r1
 8001c74:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7fe fde3 	bl	8000840 <HAL_GetTick>
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c80:	f7fe fdde 	bl	8000840 <HAL_GetTick>
 8001c84:	0002      	movs	r2, r0
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e0b2      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001c92:	4b38      	ldr	r3, [pc, #224]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001c94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c96:	2380      	movs	r3, #128	; 0x80
 8001c98:	029b      	lsls	r3, r3, #10
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d1f0      	bne.n	8001c80 <HAL_RCC_OscConfig+0x588>
 8001c9e:	e000      	b.n	8001ca2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001ca0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d100      	bne.n	8001cac <HAL_RCC_OscConfig+0x5b4>
 8001caa:	e0a4      	b.n	8001df6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cac:	4b31      	ldr	r3, [pc, #196]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	220c      	movs	r2, #12
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d100      	bne.n	8001cba <HAL_RCC_OscConfig+0x5c2>
 8001cb8:	e078      	b.n	8001dac <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d14c      	bne.n	8001d5c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc2:	4b2c      	ldr	r3, [pc, #176]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4b2b      	ldr	r3, [pc, #172]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001cc8:	492e      	ldr	r1, [pc, #184]	; (8001d84 <HAL_RCC_OscConfig+0x68c>)
 8001cca:	400a      	ands	r2, r1
 8001ccc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cce:	f7fe fdb7 	bl	8000840 <HAL_GetTick>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd8:	f7fe fdb2 	bl	8000840 <HAL_GetTick>
 8001cdc:	0002      	movs	r2, r0
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e086      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cea:	4b22      	ldr	r3, [pc, #136]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	2380      	movs	r3, #128	; 0x80
 8001cf0:	049b      	lsls	r3, r3, #18
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cf6:	4b1f      	ldr	r3, [pc, #124]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfa:	220f      	movs	r2, #15
 8001cfc:	4393      	bics	r3, r2
 8001cfe:	0019      	movs	r1, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d04:	4b1b      	ldr	r3, [pc, #108]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d06:	430a      	orrs	r2, r1
 8001d08:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d0a:	4b1a      	ldr	r3, [pc, #104]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	4a1e      	ldr	r2, [pc, #120]	; (8001d88 <HAL_RCC_OscConfig+0x690>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	0019      	movs	r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d20:	430a      	orrs	r2, r1
 8001d22:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d24:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d2a:	2180      	movs	r1, #128	; 0x80
 8001d2c:	0449      	lsls	r1, r1, #17
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d32:	f7fe fd85 	bl	8000840 <HAL_GetTick>
 8001d36:	0003      	movs	r3, r0
 8001d38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3c:	f7fe fd80 	bl	8000840 <HAL_GetTick>
 8001d40:	0002      	movs	r2, r0
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e054      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	049b      	lsls	r3, r3, #18
 8001d56:	4013      	ands	r3, r2
 8001d58:	d0f0      	beq.n	8001d3c <HAL_RCC_OscConfig+0x644>
 8001d5a:	e04c      	b.n	8001df6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <HAL_RCC_OscConfig+0x67c>)
 8001d62:	4908      	ldr	r1, [pc, #32]	; (8001d84 <HAL_RCC_OscConfig+0x68c>)
 8001d64:	400a      	ands	r2, r1
 8001d66:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d68:	f7fe fd6a 	bl	8000840 <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d70:	e015      	b.n	8001d9e <HAL_RCC_OscConfig+0x6a6>
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	40021000 	.word	0x40021000
 8001d78:	00001388 	.word	0x00001388
 8001d7c:	efffffff 	.word	0xefffffff
 8001d80:	fffeffff 	.word	0xfffeffff
 8001d84:	feffffff 	.word	0xfeffffff
 8001d88:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d8c:	f7fe fd58 	bl	8000840 <HAL_GetTick>
 8001d90:	0002      	movs	r2, r0
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e02c      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d9e:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <HAL_RCC_OscConfig+0x708>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	2380      	movs	r3, #128	; 0x80
 8001da4:	049b      	lsls	r3, r3, #18
 8001da6:	4013      	ands	r3, r2
 8001da8:	d1f0      	bne.n	8001d8c <HAL_RCC_OscConfig+0x694>
 8001daa:	e024      	b.n	8001df6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d101      	bne.n	8001db8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e01f      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001db8:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <HAL_RCC_OscConfig+0x708>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001dbe:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <HAL_RCC_OscConfig+0x708>)
 8001dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	23c0      	movs	r3, #192	; 0xc0
 8001dc8:	025b      	lsls	r3, r3, #9
 8001dca:	401a      	ands	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d10e      	bne.n	8001df2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	401a      	ands	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d107      	bne.n	8001df2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	23f0      	movs	r3, #240	; 0xf0
 8001de6:	039b      	lsls	r3, r3, #14
 8001de8:	401a      	ands	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d001      	beq.n	8001df6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e000      	b.n	8001df8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	0018      	movs	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	b008      	add	sp, #32
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40021000 	.word	0x40021000

08001e04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d101      	bne.n	8001e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e0bf      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e18:	4b61      	ldr	r3, [pc, #388]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	4013      	ands	r3, r2
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d911      	bls.n	8001e4a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b5e      	ldr	r3, [pc, #376]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	4393      	bics	r3, r2
 8001e2e:	0019      	movs	r1, r3
 8001e30:	4b5b      	ldr	r3, [pc, #364]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001e32:	683a      	ldr	r2, [r7, #0]
 8001e34:	430a      	orrs	r2, r1
 8001e36:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e38:	4b59      	ldr	r3, [pc, #356]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	4013      	ands	r3, r2
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d001      	beq.n	8001e4a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e0a6      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	4013      	ands	r3, r2
 8001e52:	d015      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2204      	movs	r2, #4
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d006      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e5e:	4b51      	ldr	r3, [pc, #324]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	4b50      	ldr	r3, [pc, #320]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001e64:	21e0      	movs	r1, #224	; 0xe0
 8001e66:	00c9      	lsls	r1, r1, #3
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e6c:	4b4d      	ldr	r3, [pc, #308]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	22f0      	movs	r2, #240	; 0xf0
 8001e72:	4393      	bics	r3, r2
 8001e74:	0019      	movs	r1, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	689a      	ldr	r2, [r3, #8]
 8001e7a:	4b4a      	ldr	r3, [pc, #296]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2201      	movs	r2, #1
 8001e86:	4013      	ands	r3, r2
 8001e88:	d04c      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d107      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e92:	4b44      	ldr	r3, [pc, #272]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	2380      	movs	r3, #128	; 0x80
 8001e98:	029b      	lsls	r3, r3, #10
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	d120      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e07a      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d107      	bne.n	8001eba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eaa:	4b3e      	ldr	r3, [pc, #248]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	2380      	movs	r3, #128	; 0x80
 8001eb0:	049b      	lsls	r3, r3, #18
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d114      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e06e      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d107      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001ec2:	4b38      	ldr	r3, [pc, #224]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ec4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ec6:	2380      	movs	r3, #128	; 0x80
 8001ec8:	029b      	lsls	r3, r3, #10
 8001eca:	4013      	ands	r3, r2
 8001ecc:	d108      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e062      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed2:	4b34      	ldr	r3, [pc, #208]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d101      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e05b      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ee0:	4b30      	ldr	r3, [pc, #192]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	4393      	bics	r3, r2
 8001ee8:	0019      	movs	r1, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4b2d      	ldr	r3, [pc, #180]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ef4:	f7fe fca4 	bl	8000840 <HAL_GetTick>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efc:	e009      	b.n	8001f12 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efe:	f7fe fc9f 	bl	8000840 <HAL_GetTick>
 8001f02:	0002      	movs	r2, r0
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	4a27      	ldr	r2, [pc, #156]	; (8001fa8 <HAL_RCC_ClockConfig+0x1a4>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e042      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f12:	4b24      	ldr	r3, [pc, #144]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	220c      	movs	r2, #12
 8001f18:	401a      	ands	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d1ec      	bne.n	8001efe <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f24:	4b1e      	ldr	r3, [pc, #120]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d211      	bcs.n	8001f56 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f32:	4b1b      	ldr	r3, [pc, #108]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2201      	movs	r2, #1
 8001f38:	4393      	bics	r3, r2
 8001f3a:	0019      	movs	r1, r3
 8001f3c:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	430a      	orrs	r2, r1
 8001f42:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f44:	4b16      	ldr	r3, [pc, #88]	; (8001fa0 <HAL_RCC_ClockConfig+0x19c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d001      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e020      	b.n	8001f98 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2204      	movs	r2, #4
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d009      	beq.n	8001f74 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f60:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	4a11      	ldr	r2, [pc, #68]	; (8001fac <HAL_RCC_ClockConfig+0x1a8>)
 8001f66:	4013      	ands	r3, r2
 8001f68:	0019      	movs	r1, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f70:	430a      	orrs	r2, r1
 8001f72:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f74:	f000 f820 	bl	8001fb8 <HAL_RCC_GetSysClockFreq>
 8001f78:	0001      	movs	r1, r0
 8001f7a:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	091b      	lsrs	r3, r3, #4
 8001f80:	220f      	movs	r2, #15
 8001f82:	4013      	ands	r3, r2
 8001f84:	4a0a      	ldr	r2, [pc, #40]	; (8001fb0 <HAL_RCC_ClockConfig+0x1ac>)
 8001f86:	5cd3      	ldrb	r3, [r2, r3]
 8001f88:	000a      	movs	r2, r1
 8001f8a:	40da      	lsrs	r2, r3
 8001f8c:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <HAL_RCC_ClockConfig+0x1b0>)
 8001f8e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7fe fc0f 	bl	80007b4 <HAL_InitTick>
  
  return HAL_OK;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	0018      	movs	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	b004      	add	sp, #16
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40022000 	.word	0x40022000
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	00001388 	.word	0x00001388
 8001fac:	fffff8ff 	.word	0xfffff8ff
 8001fb0:	08002aa4 	.word	0x08002aa4
 8001fb4:	20000000 	.word	0x20000000

08001fb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001fd2:	4b2d      	ldr	r3, [pc, #180]	; (8002088 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	220c      	movs	r2, #12
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b0c      	cmp	r3, #12
 8001fe0:	d046      	beq.n	8002070 <HAL_RCC_GetSysClockFreq+0xb8>
 8001fe2:	d848      	bhi.n	8002076 <HAL_RCC_GetSysClockFreq+0xbe>
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	d002      	beq.n	8001fee <HAL_RCC_GetSysClockFreq+0x36>
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d003      	beq.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x3c>
 8001fec:	e043      	b.n	8002076 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fee:	4b27      	ldr	r3, [pc, #156]	; (800208c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001ff0:	613b      	str	r3, [r7, #16]
      break;
 8001ff2:	e043      	b.n	800207c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	0c9b      	lsrs	r3, r3, #18
 8001ff8:	220f      	movs	r2, #15
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	4a24      	ldr	r2, [pc, #144]	; (8002090 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001ffe:	5cd3      	ldrb	r3, [r2, r3]
 8002000:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002002:	4b21      	ldr	r3, [pc, #132]	; (8002088 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002006:	220f      	movs	r2, #15
 8002008:	4013      	ands	r3, r2
 800200a:	4a22      	ldr	r2, [pc, #136]	; (8002094 <HAL_RCC_GetSysClockFreq+0xdc>)
 800200c:	5cd3      	ldrb	r3, [r2, r3]
 800200e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	23c0      	movs	r3, #192	; 0xc0
 8002014:	025b      	lsls	r3, r3, #9
 8002016:	401a      	ands	r2, r3
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	025b      	lsls	r3, r3, #9
 800201c:	429a      	cmp	r2, r3
 800201e:	d109      	bne.n	8002034 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002020:	68b9      	ldr	r1, [r7, #8]
 8002022:	481a      	ldr	r0, [pc, #104]	; (800208c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002024:	f7fe f870 	bl	8000108 <__udivsi3>
 8002028:	0003      	movs	r3, r0
 800202a:	001a      	movs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4353      	muls	r3, r2
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	e01a      	b.n	800206a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	23c0      	movs	r3, #192	; 0xc0
 8002038:	025b      	lsls	r3, r3, #9
 800203a:	401a      	ands	r2, r3
 800203c:	23c0      	movs	r3, #192	; 0xc0
 800203e:	025b      	lsls	r3, r3, #9
 8002040:	429a      	cmp	r2, r3
 8002042:	d109      	bne.n	8002058 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002044:	68b9      	ldr	r1, [r7, #8]
 8002046:	4814      	ldr	r0, [pc, #80]	; (8002098 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002048:	f7fe f85e 	bl	8000108 <__udivsi3>
 800204c:	0003      	movs	r3, r0
 800204e:	001a      	movs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4353      	muls	r3, r2
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	e008      	b.n	800206a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	480c      	ldr	r0, [pc, #48]	; (800208c <HAL_RCC_GetSysClockFreq+0xd4>)
 800205c:	f7fe f854 	bl	8000108 <__udivsi3>
 8002060:	0003      	movs	r3, r0
 8002062:	001a      	movs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4353      	muls	r3, r2
 8002068:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	613b      	str	r3, [r7, #16]
      break;
 800206e:	e005      	b.n	800207c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002070:	4b09      	ldr	r3, [pc, #36]	; (8002098 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002072:	613b      	str	r3, [r7, #16]
      break;
 8002074:	e002      	b.n	800207c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002076:	4b05      	ldr	r3, [pc, #20]	; (800208c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002078:	613b      	str	r3, [r7, #16]
      break;
 800207a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800207c:	693b      	ldr	r3, [r7, #16]
}
 800207e:	0018      	movs	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	b006      	add	sp, #24
 8002084:	bd80      	pop	{r7, pc}
 8002086:	46c0      	nop			; (mov r8, r8)
 8002088:	40021000 	.word	0x40021000
 800208c:	007a1200 	.word	0x007a1200
 8002090:	08002abc 	.word	0x08002abc
 8002094:	08002acc 	.word	0x08002acc
 8002098:	02dc6c00 	.word	0x02dc6c00

0800209c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020a0:	4b02      	ldr	r3, [pc, #8]	; (80020ac <HAL_RCC_GetHCLKFreq+0x10>)
 80020a2:	681b      	ldr	r3, [r3, #0]
}
 80020a4:	0018      	movs	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	46c0      	nop			; (mov r8, r8)
 80020ac:	20000000 	.word	0x20000000

080020b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80020b4:	f7ff fff2 	bl	800209c <HAL_RCC_GetHCLKFreq>
 80020b8:	0001      	movs	r1, r0
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	0a1b      	lsrs	r3, r3, #8
 80020c0:	2207      	movs	r2, #7
 80020c2:	4013      	ands	r3, r2
 80020c4:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020c6:	5cd3      	ldrb	r3, [r2, r3]
 80020c8:	40d9      	lsrs	r1, r3
 80020ca:	000b      	movs	r3, r1
}    
 80020cc:	0018      	movs	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	40021000 	.word	0x40021000
 80020d8:	08002ab4 	.word	0x08002ab4

080020dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	2380      	movs	r3, #128	; 0x80
 80020f2:	025b      	lsls	r3, r3, #9
 80020f4:	4013      	ands	r3, r2
 80020f6:	d100      	bne.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80020f8:	e08e      	b.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80020fa:	2017      	movs	r0, #23
 80020fc:	183b      	adds	r3, r7, r0
 80020fe:	2200      	movs	r2, #0
 8002100:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002102:	4b67      	ldr	r3, [pc, #412]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002104:	69da      	ldr	r2, [r3, #28]
 8002106:	2380      	movs	r3, #128	; 0x80
 8002108:	055b      	lsls	r3, r3, #21
 800210a:	4013      	ands	r3, r2
 800210c:	d110      	bne.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800210e:	4b64      	ldr	r3, [pc, #400]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002110:	69da      	ldr	r2, [r3, #28]
 8002112:	4b63      	ldr	r3, [pc, #396]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002114:	2180      	movs	r1, #128	; 0x80
 8002116:	0549      	lsls	r1, r1, #21
 8002118:	430a      	orrs	r2, r1
 800211a:	61da      	str	r2, [r3, #28]
 800211c:	4b60      	ldr	r3, [pc, #384]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800211e:	69da      	ldr	r2, [r3, #28]
 8002120:	2380      	movs	r3, #128	; 0x80
 8002122:	055b      	lsls	r3, r3, #21
 8002124:	4013      	ands	r3, r2
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212a:	183b      	adds	r3, r7, r0
 800212c:	2201      	movs	r2, #1
 800212e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002130:	4b5c      	ldr	r3, [pc, #368]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	2380      	movs	r3, #128	; 0x80
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4013      	ands	r3, r2
 800213a:	d11a      	bne.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800213c:	4b59      	ldr	r3, [pc, #356]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4b58      	ldr	r3, [pc, #352]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002142:	2180      	movs	r1, #128	; 0x80
 8002144:	0049      	lsls	r1, r1, #1
 8002146:	430a      	orrs	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800214a:	f7fe fb79 	bl	8000840 <HAL_GetTick>
 800214e:	0003      	movs	r3, r0
 8002150:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002152:	e008      	b.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002154:	f7fe fb74 	bl	8000840 <HAL_GetTick>
 8002158:	0002      	movs	r2, r0
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b64      	cmp	r3, #100	; 0x64
 8002160:	d901      	bls.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e097      	b.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002166:	4b4f      	ldr	r3, [pc, #316]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	2380      	movs	r3, #128	; 0x80
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	4013      	ands	r3, r2
 8002170:	d0f0      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002172:	4b4b      	ldr	r3, [pc, #300]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002174:	6a1a      	ldr	r2, [r3, #32]
 8002176:	23c0      	movs	r3, #192	; 0xc0
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4013      	ands	r3, r2
 800217c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d034      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	23c0      	movs	r3, #192	; 0xc0
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4013      	ands	r3, r2
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	429a      	cmp	r2, r3
 8002192:	d02c      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002194:	4b42      	ldr	r3, [pc, #264]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	4a43      	ldr	r2, [pc, #268]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800219a:	4013      	ands	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800219e:	4b40      	ldr	r3, [pc, #256]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021a0:	6a1a      	ldr	r2, [r3, #32]
 80021a2:	4b3f      	ldr	r3, [pc, #252]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021a4:	2180      	movs	r1, #128	; 0x80
 80021a6:	0249      	lsls	r1, r1, #9
 80021a8:	430a      	orrs	r2, r1
 80021aa:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021ac:	4b3c      	ldr	r3, [pc, #240]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021ae:	6a1a      	ldr	r2, [r3, #32]
 80021b0:	4b3b      	ldr	r3, [pc, #236]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021b2:	493e      	ldr	r1, [pc, #248]	; (80022ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021b4:	400a      	ands	r2, r1
 80021b6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80021b8:	4b39      	ldr	r3, [pc, #228]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2201      	movs	r2, #1
 80021c2:	4013      	ands	r3, r2
 80021c4:	d013      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c6:	f7fe fb3b 	bl	8000840 <HAL_GetTick>
 80021ca:	0003      	movs	r3, r0
 80021cc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ce:	e009      	b.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d0:	f7fe fb36 	bl	8000840 <HAL_GetTick>
 80021d4:	0002      	movs	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	4a35      	ldr	r2, [pc, #212]	; (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d901      	bls.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e058      	b.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e4:	4b2e      	ldr	r3, [pc, #184]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	2202      	movs	r2, #2
 80021ea:	4013      	ands	r3, r2
 80021ec:	d0f0      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021ee:	4b2c      	ldr	r3, [pc, #176]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	4a2d      	ldr	r2, [pc, #180]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80021f4:	4013      	ands	r3, r2
 80021f6:	0019      	movs	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	4b28      	ldr	r3, [pc, #160]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021fe:	430a      	orrs	r2, r1
 8002200:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002202:	2317      	movs	r3, #23
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d105      	bne.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800220c:	4b24      	ldr	r3, [pc, #144]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800220e:	69da      	ldr	r2, [r3, #28]
 8002210:	4b23      	ldr	r3, [pc, #140]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002212:	4928      	ldr	r1, [pc, #160]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002214:	400a      	ands	r2, r1
 8002216:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2201      	movs	r2, #1
 800221e:	4013      	ands	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002222:	4b1f      	ldr	r3, [pc, #124]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	2203      	movs	r2, #3
 8002228:	4393      	bics	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002232:	430a      	orrs	r2, r1
 8002234:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2220      	movs	r2, #32
 800223c:	4013      	ands	r3, r2
 800223e:	d009      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002240:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002244:	2210      	movs	r2, #16
 8002246:	4393      	bics	r3, r2
 8002248:	0019      	movs	r1, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	4b14      	ldr	r3, [pc, #80]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002250:	430a      	orrs	r2, r1
 8002252:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	029b      	lsls	r3, r3, #10
 800225c:	4013      	ands	r3, r2
 800225e:	d009      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002260:	4b0f      	ldr	r3, [pc, #60]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002264:	2280      	movs	r2, #128	; 0x80
 8002266:	4393      	bics	r3, r2
 8002268:	0019      	movs	r1, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	695a      	ldr	r2, [r3, #20]
 800226e:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002270:	430a      	orrs	r2, r1
 8002272:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	2380      	movs	r3, #128	; 0x80
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	4013      	ands	r3, r2
 800227e:	d009      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002280:	4b07      	ldr	r3, [pc, #28]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002284:	2240      	movs	r2, #64	; 0x40
 8002286:	4393      	bics	r3, r2
 8002288:	0019      	movs	r1, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002290:	430a      	orrs	r2, r1
 8002292:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	0018      	movs	r0, r3
 8002298:	46bd      	mov	sp, r7
 800229a:	b006      	add	sp, #24
 800229c:	bd80      	pop	{r7, pc}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40007000 	.word	0x40007000
 80022a8:	fffffcff 	.word	0xfffffcff
 80022ac:	fffeffff 	.word	0xfffeffff
 80022b0:	00001388 	.word	0x00001388
 80022b4:	efffffff 	.word	0xefffffff

080022b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e044      	b.n	8002354 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d107      	bne.n	80022e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2278      	movs	r2, #120	; 0x78
 80022d6:	2100      	movs	r1, #0
 80022d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	0018      	movs	r0, r3
 80022de:	f7fe f9a9 	bl	8000634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2224      	movs	r2, #36	; 0x24
 80022e6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2101      	movs	r1, #1
 80022f4:	438a      	bics	r2, r1
 80022f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	0018      	movs	r0, r3
 80022fc:	f000 f830 	bl	8002360 <UART_SetConfig>
 8002300:	0003      	movs	r3, r0
 8002302:	2b01      	cmp	r3, #1
 8002304:	d101      	bne.n	800230a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e024      	b.n	8002354 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	0018      	movs	r0, r3
 8002316:	f000 f963 	bl	80025e0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	490d      	ldr	r1, [pc, #52]	; (800235c <HAL_UART_Init+0xa4>)
 8002326:	400a      	ands	r2, r1
 8002328:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	212a      	movs	r1, #42	; 0x2a
 8002336:	438a      	bics	r2, r1
 8002338:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2101      	movs	r1, #1
 8002346:	430a      	orrs	r2, r1
 8002348:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	0018      	movs	r0, r3
 800234e:	f000 f9fb 	bl	8002748 <UART_CheckIdleState>
 8002352:	0003      	movs	r3, r0
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b002      	add	sp, #8
 800235a:	bd80      	pop	{r7, pc}
 800235c:	ffffb7ff 	.word	0xffffb7ff

08002360 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b088      	sub	sp, #32
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002368:	231e      	movs	r3, #30
 800236a:	18fb      	adds	r3, r7, r3
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	431a      	orrs	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	4313      	orrs	r3, r2
 8002386:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a8d      	ldr	r2, [pc, #564]	; (80025c4 <UART_SetConfig+0x264>)
 8002390:	4013      	ands	r3, r2
 8002392:	0019      	movs	r1, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	697a      	ldr	r2, [r7, #20]
 800239a:	430a      	orrs	r2, r1
 800239c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	4a88      	ldr	r2, [pc, #544]	; (80025c8 <UART_SetConfig+0x268>)
 80023a6:	4013      	ands	r3, r2
 80023a8:	0019      	movs	r1, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4a7f      	ldr	r2, [pc, #508]	; (80025cc <UART_SetConfig+0x26c>)
 80023ce:	4013      	ands	r3, r2
 80023d0:	0019      	movs	r1, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	430a      	orrs	r2, r1
 80023da:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a7b      	ldr	r2, [pc, #492]	; (80025d0 <UART_SetConfig+0x270>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d127      	bne.n	8002436 <UART_SetConfig+0xd6>
 80023e6:	4b7b      	ldr	r3, [pc, #492]	; (80025d4 <UART_SetConfig+0x274>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	2203      	movs	r2, #3
 80023ec:	4013      	ands	r3, r2
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d00d      	beq.n	800240e <UART_SetConfig+0xae>
 80023f2:	d81b      	bhi.n	800242c <UART_SetConfig+0xcc>
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d014      	beq.n	8002422 <UART_SetConfig+0xc2>
 80023f8:	d818      	bhi.n	800242c <UART_SetConfig+0xcc>
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d002      	beq.n	8002404 <UART_SetConfig+0xa4>
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d00a      	beq.n	8002418 <UART_SetConfig+0xb8>
 8002402:	e013      	b.n	800242c <UART_SetConfig+0xcc>
 8002404:	231f      	movs	r3, #31
 8002406:	18fb      	adds	r3, r7, r3
 8002408:	2200      	movs	r2, #0
 800240a:	701a      	strb	r2, [r3, #0]
 800240c:	e021      	b.n	8002452 <UART_SetConfig+0xf2>
 800240e:	231f      	movs	r3, #31
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	2202      	movs	r2, #2
 8002414:	701a      	strb	r2, [r3, #0]
 8002416:	e01c      	b.n	8002452 <UART_SetConfig+0xf2>
 8002418:	231f      	movs	r3, #31
 800241a:	18fb      	adds	r3, r7, r3
 800241c:	2204      	movs	r2, #4
 800241e:	701a      	strb	r2, [r3, #0]
 8002420:	e017      	b.n	8002452 <UART_SetConfig+0xf2>
 8002422:	231f      	movs	r3, #31
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	2208      	movs	r2, #8
 8002428:	701a      	strb	r2, [r3, #0]
 800242a:	e012      	b.n	8002452 <UART_SetConfig+0xf2>
 800242c:	231f      	movs	r3, #31
 800242e:	18fb      	adds	r3, r7, r3
 8002430:	2210      	movs	r2, #16
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	e00d      	b.n	8002452 <UART_SetConfig+0xf2>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a67      	ldr	r2, [pc, #412]	; (80025d8 <UART_SetConfig+0x278>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d104      	bne.n	800244a <UART_SetConfig+0xea>
 8002440:	231f      	movs	r3, #31
 8002442:	18fb      	adds	r3, r7, r3
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]
 8002448:	e003      	b.n	8002452 <UART_SetConfig+0xf2>
 800244a:	231f      	movs	r3, #31
 800244c:	18fb      	adds	r3, r7, r3
 800244e:	2210      	movs	r2, #16
 8002450:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69da      	ldr	r2, [r3, #28]
 8002456:	2380      	movs	r3, #128	; 0x80
 8002458:	021b      	lsls	r3, r3, #8
 800245a:	429a      	cmp	r2, r3
 800245c:	d15c      	bne.n	8002518 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800245e:	231f      	movs	r3, #31
 8002460:	18fb      	adds	r3, r7, r3
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2b08      	cmp	r3, #8
 8002466:	d015      	beq.n	8002494 <UART_SetConfig+0x134>
 8002468:	dc18      	bgt.n	800249c <UART_SetConfig+0x13c>
 800246a:	2b04      	cmp	r3, #4
 800246c:	d00d      	beq.n	800248a <UART_SetConfig+0x12a>
 800246e:	dc15      	bgt.n	800249c <UART_SetConfig+0x13c>
 8002470:	2b00      	cmp	r3, #0
 8002472:	d002      	beq.n	800247a <UART_SetConfig+0x11a>
 8002474:	2b02      	cmp	r3, #2
 8002476:	d005      	beq.n	8002484 <UART_SetConfig+0x124>
 8002478:	e010      	b.n	800249c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800247a:	f7ff fe19 	bl	80020b0 <HAL_RCC_GetPCLK1Freq>
 800247e:	0003      	movs	r3, r0
 8002480:	61bb      	str	r3, [r7, #24]
        break;
 8002482:	e012      	b.n	80024aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002484:	4b55      	ldr	r3, [pc, #340]	; (80025dc <UART_SetConfig+0x27c>)
 8002486:	61bb      	str	r3, [r7, #24]
        break;
 8002488:	e00f      	b.n	80024aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800248a:	f7ff fd95 	bl	8001fb8 <HAL_RCC_GetSysClockFreq>
 800248e:	0003      	movs	r3, r0
 8002490:	61bb      	str	r3, [r7, #24]
        break;
 8002492:	e00a      	b.n	80024aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	021b      	lsls	r3, r3, #8
 8002498:	61bb      	str	r3, [r7, #24]
        break;
 800249a:	e006      	b.n	80024aa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800249c:	2300      	movs	r3, #0
 800249e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80024a0:	231e      	movs	r3, #30
 80024a2:	18fb      	adds	r3, r7, r3
 80024a4:	2201      	movs	r2, #1
 80024a6:	701a      	strb	r2, [r3, #0]
        break;
 80024a8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d100      	bne.n	80024b2 <UART_SetConfig+0x152>
 80024b0:	e07a      	b.n	80025a8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	005a      	lsls	r2, r3, #1
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	085b      	lsrs	r3, r3, #1
 80024bc:	18d2      	adds	r2, r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	0019      	movs	r1, r3
 80024c4:	0010      	movs	r0, r2
 80024c6:	f7fd fe1f 	bl	8000108 <__udivsi3>
 80024ca:	0003      	movs	r3, r0
 80024cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	2b0f      	cmp	r3, #15
 80024d2:	d91c      	bls.n	800250e <UART_SetConfig+0x1ae>
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	025b      	lsls	r3, r3, #9
 80024da:	429a      	cmp	r2, r3
 80024dc:	d217      	bcs.n	800250e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	200e      	movs	r0, #14
 80024e4:	183b      	adds	r3, r7, r0
 80024e6:	210f      	movs	r1, #15
 80024e8:	438a      	bics	r2, r1
 80024ea:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	085b      	lsrs	r3, r3, #1
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	2207      	movs	r2, #7
 80024f4:	4013      	ands	r3, r2
 80024f6:	b299      	uxth	r1, r3
 80024f8:	183b      	adds	r3, r7, r0
 80024fa:	183a      	adds	r2, r7, r0
 80024fc:	8812      	ldrh	r2, [r2, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	183a      	adds	r2, r7, r0
 8002508:	8812      	ldrh	r2, [r2, #0]
 800250a:	60da      	str	r2, [r3, #12]
 800250c:	e04c      	b.n	80025a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800250e:	231e      	movs	r3, #30
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2201      	movs	r2, #1
 8002514:	701a      	strb	r2, [r3, #0]
 8002516:	e047      	b.n	80025a8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002518:	231f      	movs	r3, #31
 800251a:	18fb      	adds	r3, r7, r3
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b08      	cmp	r3, #8
 8002520:	d015      	beq.n	800254e <UART_SetConfig+0x1ee>
 8002522:	dc18      	bgt.n	8002556 <UART_SetConfig+0x1f6>
 8002524:	2b04      	cmp	r3, #4
 8002526:	d00d      	beq.n	8002544 <UART_SetConfig+0x1e4>
 8002528:	dc15      	bgt.n	8002556 <UART_SetConfig+0x1f6>
 800252a:	2b00      	cmp	r3, #0
 800252c:	d002      	beq.n	8002534 <UART_SetConfig+0x1d4>
 800252e:	2b02      	cmp	r3, #2
 8002530:	d005      	beq.n	800253e <UART_SetConfig+0x1de>
 8002532:	e010      	b.n	8002556 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002534:	f7ff fdbc 	bl	80020b0 <HAL_RCC_GetPCLK1Freq>
 8002538:	0003      	movs	r3, r0
 800253a:	61bb      	str	r3, [r7, #24]
        break;
 800253c:	e012      	b.n	8002564 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800253e:	4b27      	ldr	r3, [pc, #156]	; (80025dc <UART_SetConfig+0x27c>)
 8002540:	61bb      	str	r3, [r7, #24]
        break;
 8002542:	e00f      	b.n	8002564 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002544:	f7ff fd38 	bl	8001fb8 <HAL_RCC_GetSysClockFreq>
 8002548:	0003      	movs	r3, r0
 800254a:	61bb      	str	r3, [r7, #24]
        break;
 800254c:	e00a      	b.n	8002564 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800254e:	2380      	movs	r3, #128	; 0x80
 8002550:	021b      	lsls	r3, r3, #8
 8002552:	61bb      	str	r3, [r7, #24]
        break;
 8002554:	e006      	b.n	8002564 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800255a:	231e      	movs	r3, #30
 800255c:	18fb      	adds	r3, r7, r3
 800255e:	2201      	movs	r2, #1
 8002560:	701a      	strb	r2, [r3, #0]
        break;
 8002562:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d01e      	beq.n	80025a8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	085a      	lsrs	r2, r3, #1
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	18d2      	adds	r2, r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	0019      	movs	r1, r3
 800257a:	0010      	movs	r0, r2
 800257c:	f7fd fdc4 	bl	8000108 <__udivsi3>
 8002580:	0003      	movs	r3, r0
 8002582:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	2b0f      	cmp	r3, #15
 8002588:	d90a      	bls.n	80025a0 <UART_SetConfig+0x240>
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	2380      	movs	r3, #128	; 0x80
 800258e:	025b      	lsls	r3, r3, #9
 8002590:	429a      	cmp	r2, r3
 8002592:	d205      	bcs.n	80025a0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	b29a      	uxth	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	60da      	str	r2, [r3, #12]
 800259e:	e003      	b.n	80025a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80025a0:	231e      	movs	r3, #30
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	2201      	movs	r2, #1
 80025a6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80025b4:	231e      	movs	r3, #30
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	781b      	ldrb	r3, [r3, #0]
}
 80025ba:	0018      	movs	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	b008      	add	sp, #32
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	efff69f3 	.word	0xefff69f3
 80025c8:	ffffcfff 	.word	0xffffcfff
 80025cc:	fffff4ff 	.word	0xfffff4ff
 80025d0:	40013800 	.word	0x40013800
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40004400 	.word	0x40004400
 80025dc:	007a1200 	.word	0x007a1200

080025e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ec:	2201      	movs	r2, #1
 80025ee:	4013      	ands	r3, r2
 80025f0:	d00b      	beq.n	800260a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	4a4a      	ldr	r2, [pc, #296]	; (8002724 <UART_AdvFeatureConfig+0x144>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	0019      	movs	r1, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260e:	2202      	movs	r2, #2
 8002610:	4013      	ands	r3, r2
 8002612:	d00b      	beq.n	800262c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	4a43      	ldr	r2, [pc, #268]	; (8002728 <UART_AdvFeatureConfig+0x148>)
 800261c:	4013      	ands	r3, r2
 800261e:	0019      	movs	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002630:	2204      	movs	r2, #4
 8002632:	4013      	ands	r3, r2
 8002634:	d00b      	beq.n	800264e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	4a3b      	ldr	r2, [pc, #236]	; (800272c <UART_AdvFeatureConfig+0x14c>)
 800263e:	4013      	ands	r3, r2
 8002640:	0019      	movs	r1, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	2208      	movs	r2, #8
 8002654:	4013      	ands	r3, r2
 8002656:	d00b      	beq.n	8002670 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	4a34      	ldr	r2, [pc, #208]	; (8002730 <UART_AdvFeatureConfig+0x150>)
 8002660:	4013      	ands	r3, r2
 8002662:	0019      	movs	r1, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	430a      	orrs	r2, r1
 800266e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	2210      	movs	r2, #16
 8002676:	4013      	ands	r3, r2
 8002678:	d00b      	beq.n	8002692 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	4a2c      	ldr	r2, [pc, #176]	; (8002734 <UART_AdvFeatureConfig+0x154>)
 8002682:	4013      	ands	r3, r2
 8002684:	0019      	movs	r1, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002696:	2220      	movs	r2, #32
 8002698:	4013      	ands	r3, r2
 800269a:	d00b      	beq.n	80026b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	4a25      	ldr	r2, [pc, #148]	; (8002738 <UART_AdvFeatureConfig+0x158>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	0019      	movs	r1, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	2240      	movs	r2, #64	; 0x40
 80026ba:	4013      	ands	r3, r2
 80026bc:	d01d      	beq.n	80026fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	4a1d      	ldr	r2, [pc, #116]	; (800273c <UART_AdvFeatureConfig+0x15c>)
 80026c6:	4013      	ands	r3, r2
 80026c8:	0019      	movs	r1, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026da:	2380      	movs	r3, #128	; 0x80
 80026dc:	035b      	lsls	r3, r3, #13
 80026de:	429a      	cmp	r2, r3
 80026e0:	d10b      	bne.n	80026fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	4a15      	ldr	r2, [pc, #84]	; (8002740 <UART_AdvFeatureConfig+0x160>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	0019      	movs	r1, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	2280      	movs	r2, #128	; 0x80
 8002700:	4013      	ands	r3, r2
 8002702:	d00b      	beq.n	800271c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	4a0e      	ldr	r2, [pc, #56]	; (8002744 <UART_AdvFeatureConfig+0x164>)
 800270c:	4013      	ands	r3, r2
 800270e:	0019      	movs	r1, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	605a      	str	r2, [r3, #4]
  }
}
 800271c:	46c0      	nop			; (mov r8, r8)
 800271e:	46bd      	mov	sp, r7
 8002720:	b002      	add	sp, #8
 8002722:	bd80      	pop	{r7, pc}
 8002724:	fffdffff 	.word	0xfffdffff
 8002728:	fffeffff 	.word	0xfffeffff
 800272c:	fffbffff 	.word	0xfffbffff
 8002730:	ffff7fff 	.word	0xffff7fff
 8002734:	ffffefff 	.word	0xffffefff
 8002738:	ffffdfff 	.word	0xffffdfff
 800273c:	ffefffff 	.word	0xffefffff
 8002740:	ff9fffff 	.word	0xff9fffff
 8002744:	fff7ffff 	.word	0xfff7ffff

08002748 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b092      	sub	sp, #72	; 0x48
 800274c:	af02      	add	r7, sp, #8
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2284      	movs	r2, #132	; 0x84
 8002754:	2100      	movs	r1, #0
 8002756:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002758:	f7fe f872 	bl	8000840 <HAL_GetTick>
 800275c:	0003      	movs	r3, r0
 800275e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2208      	movs	r2, #8
 8002768:	4013      	ands	r3, r2
 800276a:	2b08      	cmp	r3, #8
 800276c:	d12c      	bne.n	80027c8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800276e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002770:	2280      	movs	r2, #128	; 0x80
 8002772:	0391      	lsls	r1, r2, #14
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	4a46      	ldr	r2, [pc, #280]	; (8002890 <UART_CheckIdleState+0x148>)
 8002778:	9200      	str	r2, [sp, #0]
 800277a:	2200      	movs	r2, #0
 800277c:	f000 f88c 	bl	8002898 <UART_WaitOnFlagUntilTimeout>
 8002780:	1e03      	subs	r3, r0, #0
 8002782:	d021      	beq.n	80027c8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002784:	f3ef 8310 	mrs	r3, PRIMASK
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800278c:	63bb      	str	r3, [r7, #56]	; 0x38
 800278e:	2301      	movs	r3, #1
 8002790:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002794:	f383 8810 	msr	PRIMASK, r3
}
 8002798:	46c0      	nop			; (mov r8, r8)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2180      	movs	r1, #128	; 0x80
 80027a6:	438a      	bics	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b0:	f383 8810 	msr	PRIMASK, r3
}
 80027b4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2220      	movs	r2, #32
 80027ba:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2278      	movs	r2, #120	; 0x78
 80027c0:	2100      	movs	r1, #0
 80027c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e05f      	b.n	8002888 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2204      	movs	r2, #4
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	d146      	bne.n	8002864 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027d8:	2280      	movs	r2, #128	; 0x80
 80027da:	03d1      	lsls	r1, r2, #15
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	4a2c      	ldr	r2, [pc, #176]	; (8002890 <UART_CheckIdleState+0x148>)
 80027e0:	9200      	str	r2, [sp, #0]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f000 f858 	bl	8002898 <UART_WaitOnFlagUntilTimeout>
 80027e8:	1e03      	subs	r3, r0, #0
 80027ea:	d03b      	beq.n	8002864 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027ec:	f3ef 8310 	mrs	r3, PRIMASK
 80027f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80027f2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027f4:	637b      	str	r3, [r7, #52]	; 0x34
 80027f6:	2301      	movs	r3, #1
 80027f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	f383 8810 	msr	PRIMASK, r3
}
 8002800:	46c0      	nop			; (mov r8, r8)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4921      	ldr	r1, [pc, #132]	; (8002894 <UART_CheckIdleState+0x14c>)
 800280e:	400a      	ands	r2, r1
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002814:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f383 8810 	msr	PRIMASK, r3
}
 800281c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800281e:	f3ef 8310 	mrs	r3, PRIMASK
 8002822:	61bb      	str	r3, [r7, #24]
  return(result);
 8002824:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002826:	633b      	str	r3, [r7, #48]	; 0x30
 8002828:	2301      	movs	r3, #1
 800282a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	f383 8810 	msr	PRIMASK, r3
}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2101      	movs	r1, #1
 8002840:	438a      	bics	r2, r1
 8002842:	609a      	str	r2, [r3, #8]
 8002844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002846:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	f383 8810 	msr	PRIMASK, r3
}
 800284e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2280      	movs	r2, #128	; 0x80
 8002854:	2120      	movs	r1, #32
 8002856:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2278      	movs	r2, #120	; 0x78
 800285c:	2100      	movs	r1, #0
 800285e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e011      	b.n	8002888 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2220      	movs	r2, #32
 8002868:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2280      	movs	r2, #128	; 0x80
 800286e:	2120      	movs	r1, #32
 8002870:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2278      	movs	r2, #120	; 0x78
 8002882:	2100      	movs	r1, #0
 8002884:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	0018      	movs	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	b010      	add	sp, #64	; 0x40
 800288e:	bd80      	pop	{r7, pc}
 8002890:	01ffffff 	.word	0x01ffffff
 8002894:	fffffedf 	.word	0xfffffedf

08002898 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	603b      	str	r3, [r7, #0]
 80028a4:	1dfb      	adds	r3, r7, #7
 80028a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028a8:	e04b      	b.n	8002942 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	3301      	adds	r3, #1
 80028ae:	d048      	beq.n	8002942 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b0:	f7fd ffc6 	bl	8000840 <HAL_GetTick>
 80028b4:	0002      	movs	r2, r0
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d302      	bcc.n	80028c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e04b      	b.n	8002962 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2204      	movs	r2, #4
 80028d2:	4013      	ands	r3, r2
 80028d4:	d035      	beq.n	8002942 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	69db      	ldr	r3, [r3, #28]
 80028dc:	2208      	movs	r2, #8
 80028de:	4013      	ands	r3, r2
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d111      	bne.n	8002908 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2208      	movs	r2, #8
 80028ea:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 f83c 	bl	800296c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2284      	movs	r2, #132	; 0x84
 80028f8:	2108      	movs	r1, #8
 80028fa:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2278      	movs	r2, #120	; 0x78
 8002900:	2100      	movs	r1, #0
 8002902:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e02c      	b.n	8002962 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	69da      	ldr	r2, [r3, #28]
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	401a      	ands	r2, r3
 8002914:	2380      	movs	r3, #128	; 0x80
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	429a      	cmp	r2, r3
 800291a:	d112      	bne.n	8002942 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2280      	movs	r2, #128	; 0x80
 8002922:	0112      	lsls	r2, r2, #4
 8002924:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	0018      	movs	r0, r3
 800292a:	f000 f81f 	bl	800296c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2284      	movs	r2, #132	; 0x84
 8002932:	2120      	movs	r1, #32
 8002934:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2278      	movs	r2, #120	; 0x78
 800293a:	2100      	movs	r1, #0
 800293c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e00f      	b.n	8002962 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	69db      	ldr	r3, [r3, #28]
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	4013      	ands	r3, r2
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	425a      	negs	r2, r3
 8002952:	4153      	adcs	r3, r2
 8002954:	b2db      	uxtb	r3, r3
 8002956:	001a      	movs	r2, r3
 8002958:	1dfb      	adds	r3, r7, #7
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d0a4      	beq.n	80028aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	0018      	movs	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	b004      	add	sp, #16
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08e      	sub	sp, #56	; 0x38
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002974:	f3ef 8310 	mrs	r3, PRIMASK
 8002978:	617b      	str	r3, [r7, #20]
  return(result);
 800297a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800297c:	637b      	str	r3, [r7, #52]	; 0x34
 800297e:	2301      	movs	r3, #1
 8002980:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	f383 8810 	msr	PRIMASK, r3
}
 8002988:	46c0      	nop			; (mov r8, r8)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4926      	ldr	r1, [pc, #152]	; (8002a30 <UART_EndRxTransfer+0xc4>)
 8002996:	400a      	ands	r2, r1
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	f383 8810 	msr	PRIMASK, r3
}
 80029a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029a6:	f3ef 8310 	mrs	r3, PRIMASK
 80029aa:	623b      	str	r3, [r7, #32]
  return(result);
 80029ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029ae:	633b      	str	r3, [r7, #48]	; 0x30
 80029b0:	2301      	movs	r3, #1
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	f383 8810 	msr	PRIMASK, r3
}
 80029ba:	46c0      	nop			; (mov r8, r8)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2101      	movs	r1, #1
 80029c8:	438a      	bics	r2, r1
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d2:	f383 8810 	msr	PRIMASK, r3
}
 80029d6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d118      	bne.n	8002a12 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029e0:	f3ef 8310 	mrs	r3, PRIMASK
 80029e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80029e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029ea:	2301      	movs	r3, #1
 80029ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f383 8810 	msr	PRIMASK, r3
}
 80029f4:	46c0      	nop			; (mov r8, r8)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2110      	movs	r1, #16
 8002a02:	438a      	bics	r2, r1
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	f383 8810 	msr	PRIMASK, r3
}
 8002a10:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2280      	movs	r2, #128	; 0x80
 8002a16:	2120      	movs	r1, #32
 8002a18:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	b00e      	add	sp, #56	; 0x38
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	fffffedf 	.word	0xfffffedf

08002a34 <__libc_init_array>:
 8002a34:	b570      	push	{r4, r5, r6, lr}
 8002a36:	2600      	movs	r6, #0
 8002a38:	4d0c      	ldr	r5, [pc, #48]	; (8002a6c <__libc_init_array+0x38>)
 8002a3a:	4c0d      	ldr	r4, [pc, #52]	; (8002a70 <__libc_init_array+0x3c>)
 8002a3c:	1b64      	subs	r4, r4, r5
 8002a3e:	10a4      	asrs	r4, r4, #2
 8002a40:	42a6      	cmp	r6, r4
 8002a42:	d109      	bne.n	8002a58 <__libc_init_array+0x24>
 8002a44:	2600      	movs	r6, #0
 8002a46:	f000 f821 	bl	8002a8c <_init>
 8002a4a:	4d0a      	ldr	r5, [pc, #40]	; (8002a74 <__libc_init_array+0x40>)
 8002a4c:	4c0a      	ldr	r4, [pc, #40]	; (8002a78 <__libc_init_array+0x44>)
 8002a4e:	1b64      	subs	r4, r4, r5
 8002a50:	10a4      	asrs	r4, r4, #2
 8002a52:	42a6      	cmp	r6, r4
 8002a54:	d105      	bne.n	8002a62 <__libc_init_array+0x2e>
 8002a56:	bd70      	pop	{r4, r5, r6, pc}
 8002a58:	00b3      	lsls	r3, r6, #2
 8002a5a:	58eb      	ldr	r3, [r5, r3]
 8002a5c:	4798      	blx	r3
 8002a5e:	3601      	adds	r6, #1
 8002a60:	e7ee      	b.n	8002a40 <__libc_init_array+0xc>
 8002a62:	00b3      	lsls	r3, r6, #2
 8002a64:	58eb      	ldr	r3, [r5, r3]
 8002a66:	4798      	blx	r3
 8002a68:	3601      	adds	r6, #1
 8002a6a:	e7f2      	b.n	8002a52 <__libc_init_array+0x1e>
 8002a6c:	08002adc 	.word	0x08002adc
 8002a70:	08002adc 	.word	0x08002adc
 8002a74:	08002adc 	.word	0x08002adc
 8002a78:	08002ae0 	.word	0x08002ae0

08002a7c <memset>:
 8002a7c:	0003      	movs	r3, r0
 8002a7e:	1882      	adds	r2, r0, r2
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d100      	bne.n	8002a86 <memset+0xa>
 8002a84:	4770      	bx	lr
 8002a86:	7019      	strb	r1, [r3, #0]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	e7f9      	b.n	8002a80 <memset+0x4>

08002a8c <_init>:
 8002a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8e:	46c0      	nop			; (mov r8, r8)
 8002a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a92:	bc08      	pop	{r3}
 8002a94:	469e      	mov	lr, r3
 8002a96:	4770      	bx	lr

08002a98 <_fini>:
 8002a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a9a:	46c0      	nop			; (mov r8, r8)
 8002a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a9e:	bc08      	pop	{r3}
 8002aa0:	469e      	mov	lr, r3
 8002aa2:	4770      	bx	lr
