// Seed: 240346375
module module_0 ();
  logic id_1;
  assign id_1 = id_1;
  logic id_2 = id_2 + -1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    input  tri1 id_0,
    output wire id_1 [id_2 : 1 'b0],
    input  tri  _id_2,
    input  tri0 id_3,
    input  tri0 id_4
);
  assign id_1 = -1'b0 == id_0;
  assign id_1 = 1 + ~1'b0;
  module_0 modCall_1 ();
  logic id_6;
  wire  id_7;
  ;
  parameter id_8 = -1;
  assign id_6 = 1;
  localparam id_9 = id_8;
endmodule
