Warning: Design 'Vending_machine' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : Vending_machine
Version: W-2024.09-SP3
Date   : Tue Jul  8 16:12:35 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.95
  Critical Path Slack:           8.83
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -2.58
  No. of Hold Violations:       19.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         44
  Leaf Cell Count:                138
  Buf/Inv Cell Count:              35
  Buf Cell Count:                   3
  Inv Cell Count:                  32
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       119
  Sequential Cell Count:           19
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       35.830800
  Noncombinational Area:    19.269600
  Buf/Inv Area:              6.482400
  Total Buffer Area:             0.80
  Total Inverter Area:           5.68
  Macro/Black Box Area:      0.000000
  Net Area:                 38.025454
  -----------------------------------
  Cell Area:                55.100400
  Design Area:              93.125855


  Design Rules
  -----------------------------------
  Total Number of Nets:           158
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dsac123

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.16
  Logic Optimization:                  5.73
  Mapping Optimization:                0.18
  -----------------------------------------
  Overall Compile Time:                7.57
  Overall Compile Wall Clock Time:     8.30

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.16  TNS: 2.58  Number of Violating Paths: 19

  --------------------------------------------------------------------


1
