                                                                                                         STA510A
                                                                   44 V, 5.5 A, quad power half-bridge
                                                                                               Datasheet - production data
                                                                        Description
                                                                        The STA510A is a monolithic, quad, half-bridge
                                                                        stage in multipower BCD technology. The device
                                                                        can be used as dual-bridge or reconfigured, by
                                                                        connecting the CONFIG pin to the VDD pin, as
                                                                        single-bridge with double current capability, or as
                                                                        half-bridge (binary mode) with half current
                                                                        capability.
                                                                        The device is particularly designed to make the
                                                                        output stage of a stereo all-digital high-efficiency
                      PSSO36 (slug up)
                                                                        (DDX) amplifier, which employs a pulse-width
                                                                        modulator driver. The STA510A is capable of
                                                                        delivering an output power of 50 W into 3 Î© loads
                                                                        with THD = 10% and VCC = 36 V. In single BTL
Features                                                                configuration the device can deliver 200 W into a
                                                                        3 Î© load with THD = 10% and VCC = 36 V.
â€¢ Multipower BCD technology
â€¢ Minimum input/output pulse width distortion                           The input pins have a threshold proportional to VL
                                                                        pin voltage.
â€¢ 150 mâ„¦ RDS(on) complementary DMOS output
    stage
â€¢ CMOS compatible logic inputs
â€¢ Thermal protection
â€¢ Thermal warning output
â€¢ Undervoltage protection
â€¢ Short-circuit protection
                                                         Table 1. Device summary
            Order code                     Operating temp. range               Package                     Packing
          STA510A13TR                              0Â° to 70Â° C             PSSO36 (slug up)             Tape and reel
January 2019                                                  DocID11077 Rev 3                                            1/18
This is information on a product in full production.                                                                 www.st.com


Contents                                                                                                          STA510A
Contents
1        Audio application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2        Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
3        Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
         3.1    Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
         3.2    Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
         3.3    Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
         3.4    Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4        Technical information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
         4.1    Logic interface and decode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
         4.2    Protection circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.3    Power outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.4    Parallel output / high current operation . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.5    Output filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.6    Application circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
5        Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
6        Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2/18                                    DocID11077 Rev 3


STA510A                                                                                       Audio application circuit
1       Audio application circuit
                                        Figure 1. TAudio application circuit (dual BTL)
                                                                       9&&$                                       9&&
                                                                   
                                   ,1$                  0              &                                       &
                          ,1$                                             Â—)                                       Â—)
                                                                                     /Â—+
                                     9/ 
          9                                                        287$
                                 &21),*                                                  &
                                                                                            Q)
                                                                       287$
                      3:5'1      3:5'1                   0                         &
                                                                     *1'$         S) 5       &
                                             3URWHFWLRQ                                            Q)
                5     5       )$8/7 
                .     .                                                                           &       ÂŸ
                                             ORJLF                 9&&%                         Q)
                                                                                      5   5    &
                               75,67$7(                                                     
                      &                                  0                   &                 Q)
                     Q)                                                   Q)
                                                                                             &
                                7+:$51                               287%                Q)
        7+:$51                                                     
                                   ,1%                              287%           / Â—+
                          ,1%
                                                           0
                                    9''                            *1'%
                                    9'' 
                                    966   5HJXODWRUV
                                                                      9&&$
                                    966 
                                                          0              &
             &        &                                               Q)
            Q)      Q)     9&&6,*                                              /Â—+
                                        
                                                                       287$
                     &                                                                   &
                    Q)        9&&6,*                                                     Q)
                                                                     287$
                                                          0                        &
                          ,1$                                        *1'$         S) 5     &
                                   ,1$                                                          Q)
                                *1'5(*                                                                &    ÂŸ
                                                                    9&&%                         Q)
                                                                                     5 5
                             *1'&/($1                                                             &
                                                        0                   &                Q)
                                                                              Q)
                                                                                            &
                                                                       287%                Q)
                          ,1%                                      
                                   ,1% 
                                                                       287%          / Â—+
                                *1'68%                    0
                                                                     *1'%
                                                                                        '$8%
                                                      DocID11077 Rev 3                                                3/18
                                                                                                                            18


Pin description                                                                    STA510A
2           Pin description
                                  Figure 2. Pin connections (top view)
                         VCCSign       36                         1        GND-SUB
                         VCCSign       35                         2        OUT2B
                              VSS      34                         3        OUT2B
                              VSS      33                         4        VCC2B
                             IN2B      32                         5        GND2B
                             IN2A      31                         6        GND2A
                             IN1B      30                         7        VCC2A
                             IN1A      29                         8        OUT2A
                        TH_WAR         28                         9        OUT2A
                           FAULT       27                        10        OUT1B
                       TRI-STATE       26                        11        OUT1B
                         PWRDN         25                        12        VCC1B
                         CONFIG        24                        13        GND1B
                               VL      23                        14        GND1A
                             VDD       22                        15        VCC1A
                             VDD       21                        16        OUT1A
                        GND-Reg        20                        17        OUT1A
                       GND-Clean       19                        18        N.C.
                                             Table 2. Pin list
                 Pin        Name                               Description
                  1       GND-SUB     Substrate ground
                 2, 3       OUT2B     Output half-bridge 2B
                  4         Vcc2B     Positive supply
                  5        GND2B      Negative supply
                  6        GND2A      Negative supply
                  7         Vcc2A     Positive supply
                 8, 9       OUT2A     Output half-bridge 2A
                10, 11      OUT1B     Output half-bridge 1B
                 12         Vcc1B     Positive supply
                 13        GND1B      Negative supply
                 14        GND1A      Negative supply
                 15         Vcc1A     Positive supply
                16, 17      OUT1A     Output half-bridge 1A
                 18           NC      Not connected
4/18                                  DocID11077 Rev 3


STA510A                                                                                                  Pin description
                                              Table 2. Pin list (continued)
              Pin               Name                                          Description
              19             GND-clean        Logical ground
              20             GND-Reg          Ground for regulator VDD
            21, 22                VDD         5-V regulator referred to ground
              23                   VL         High logical state setting voltage
                                              Configuration
                                              0: normal operation
              24               CONFIG
                                              1: single BTL (mono) mode, join the pins OUT1A to OUT1B and
                                              OUT2A to OUT2B (if IN1A is joined to IN1B and IN2A to IN2B)
                                              Standby (power down):
              25               PWRDN          0: low power consumption mode
                                              1: normal operation
                                              High impedance control:
              26            TRI-STATE         0: all power amplifiers in high-impedance state
                                              1: normal operation
                                              Fault advisor:
              27              FAULT(1)        0: fault detected (short circuit or thermal)
                                              1: normal operation
                                              Thermal warning advisor:
              28              TH-WAR          0: junction temperature = 130 Â°C
                                              1: normal operation
              29                 IN1A         Input of half-bridge 1A
              30                 IN1B         Input of half-bridge 1B
              31                 IN2A         Input of half-bridge 2A
              32                 IN2B         Input of half-bridge 2B
            33, 34                VSS         5-V regulator referred to +VCC
            35, 36           VCCSIGN          Signal positive supply
               -                  EP          Exposed pad up
        1. The pin is open collector. To have a high logic value it needs to be pulled up by a resistor.
                                              DocID11077 Rev 3                                                      5/18
                                                                                                                         18


Electrical specifications                                                                        STA510A
3            Electrical specifications
3.1          Absolute maximum ratings
                                     Table 3. Absolute maximum ratings
  Symbol                                  Parameter                                  Value           Unit
    VCC     DC supply voltage (pin 4, 7, 12, 15)                                       44               V
    Vmax    Maximum voltage on pins 23 to 32                                          5.5               V
     Ptot   Power dissipation (Tcase = 70 Â°C)                                          21              W
     Top    Operating temperature range                                                90              Â°C
   Tstg, Tj Storage and junction temperature                                       -40 to 150          Â°C
3.2          Recommended operating conditions
                              Table 4. Recommended operating conditions(1)
  Symbol                                  Parameter                           Min.    Typ.    Max.    Unit
     Vcc    DC supply voltage                                                  10             39.0      V
     VL     Input logic reference                                             2.7      3.3    5.0       V
    Tamb    Ambient temperature                                                0               70      Â°C
1. Performance not guaranteed beyond recommended operating conditions.
3.3          Thermal data
             The power dissipated within the device depends primarily on the supply voltage, load
             impedance and output modulation level. The PowerSO36 package of the STA510A includes
             an exposed pad or slug on the top of the device to provide a direct thermal path from the die
             to the heatsink.
                                             Table 5. Thermal data
  Symbol                                  Parameter                           Min.    Typ.    Max.    Unit
   Tj-case  Thermal resistance junction to case (thermal pad)                           1     2.5    Â°C/W
    TjSD    Thermal shut-down junction temperature                                    150              Â°C
    Twarn   Thermal warning temperature                                               130              Â°C
    thSD    Thermal shutdown hysteresis                                                25              Â°C
6/18                                            DocID11077 Rev 3


STA510A                                                                            Electrical specifications
3.4         Electrical specifications
            The results in Table 6 below are given for the conditions: VL = 3.3 V, VCC = 36 V, RL = 8 â„¦,
            fsw= 384 kHz and Tamb = 25 Â°C unless otherwise specified. See also Figure 3.
                                     Table 6. Electrical specifications
  Symbol                 Parameter                          Conditions          Min.    Typ.    Max.   Unit
           Power P-channel/N-channel
   RdsON                                           Id = 1 A                             150      200    mÎ©
           MOSFET RDS(on)
           Power P-channel/N-channel leakage
      Idss                                                                                       100    Î¼A
           current
      gN   Power P-channel RDS(on) matching        Id = 1 A                      95                      %
       gP  Power N-channel RDS(on) matching        Id = 1 A                      95                      %
    Dt_s   Low current deadtime (static)           See test circuit Figure 3             10       20     ns
                                                   L = 22 ÂµH, C = 470 nF,
    Dt_d   High current deadtime (dynamic)         RL = 8 â„¦, Id = 3 A,                            50     ns
                                                   see test circuit Figure 5
    td ON  Turn-on delay time                      Resistive load, VCC = 30 V                    100     ns
   td OFF  Turn-off delay time                     Resistive load, VCC = 30 V                    100     ns
       tr  Rise time                               Resistive load, as Figure 3                    25     ns
        tf Fall time                               Resistive load, as Figure 3                    25     ns
                                                                                                VL/2 +
  VIN-High High level input voltage                                                            300 mV    V
                                                                               VL/2 â€“
  VIN-Low  Low level input voltage                                                                       V
                                                                               300 mV
     IIN-H High level input current                Pin voltage = VL                       1             Î¼A
     IIN-L Low level input current                 Pin voltage = 0.3 V                    1             Î¼A
 IPWRDN-H High level PWRDN pin input current       VL= 3.3 V                             35             Î¼A
                                                   VL = 2.7 V                                    0.70
           Low logical state voltage (pins
    VLow                                           VL= 3.3 V                                     0.80    V
           PWRDN, TRISTATE)
                                                   VL= 5.0 V                                     0.85
                                                   VL = 2.7 V                   1.50                     V
           High logical state voltage (pins
    VHigh                                          VL = 3.3 V                    1.7                     V
           PWRDN, TRISTATE)
                                                   VL= 5.0 V                    1.85                     V
    IVCC-  Supply current from VCC in power
                                                   PWRDN = 0                                      3     mA
   PWRDN   down
           Output current pins FAULT -TH-
   IFAULT                                          VPIN = 3.3 V                           1             mA
           WARN when FAULT CONDITIONS
                                                   VCC = 30 V, Pin TRI-STATE
  IVCC-hiz Supply current from VCC in tri-state                                          22             mA
                                                   =0
                                                DocID11077 Rev 3                                         7/18
                                                                                                              18


Electrical specifications                                                                     STA510A
                               Table 6. Electrical specifications (continued)
  Symbol                  Parameter                        Conditions           Min.  Typ.  Max. Unit
                                                  VCC = 30 V, input pulse width
            Supply current from VCC in operation duty cycle = 50%, switching
     IVCC                                                                              70         mA
            both channel switching)               frequency = 384 kHz, no LC
                                                  filters;
     ISCP   Short-circuit current limit                                         5.5     6         A
     VUV    Undervoltage protection threshold                                           7         V
   tpw_min  Output minimum pulse width            No load                        25          40   ns
            ESD maximum withstanding voltage
    ESD     range, test condition CDF-AEC-                                           Â± 1500       V
            Q100-002-â€Human Body Modelâ€
8/18                                           DocID11077 Rev 3


STA510A                                                                                                                 Electrical specifications
                                                       Table 7. Logic truth table
        TRI-STATE            INxA                  INxB                 Q1                Q2                 Q3              Q4          Output mode
             0                  x                     x                OFF               OFF                OFF              OFF                 Hi-Z
             1                  0                     0                OFF               OFF                 ON              ON                DUMP
             1                  0                     1                OFF                ON                 ON              OFF           NEGATIVE
             1                  1                     0                ON                OFF                OFF              ON             POSITIVE
             1                  1                     1                ON                 ON                OFF              OFF             Not used
          Figure 3. Test circuit for low current deadtime for single-ended applications
                                                                                          OUTxY
                                                                                                                               Vcc
                                                                                                                               (3/4)Vcc
                               Low current dead time = MAX(DTr,DTf)
                                                                                                                               (1/2)Vcc
                                                                                                                               (1/4)Vcc
                                                                  +Vcc
                                                                                                                             t
                         Duty cycle = 50%                                                        DTr            DTf
                                                        M58
                                                                       OUTxY                       R 8Î©
                                  INxY
                                                        M57                                                     +
                                                                                                                -
                                                                                                                        V67 =
                                                                                                                    vdc = Vcc/2
                                                              gnd
                                                                                                                         D03AU1458
               Figure 4. Test circuit for high current deadtime for bridge applications
                               High Current Dead time for Bridge application = ABS(DTout(A)-DTin(A))+ABS(DTOUT(B)-DTin(B))
                                                                             +VCC
            Duty cycle=A                                                                                                                   Duty cycle=B
                                                 DTout(A)
                              M58         Q1                                                                            Q2      M64
           DTin(A)                                                                                    DTout(B)                                 DTin(B)
                                            OUTxA                          Rload=8Î©                             OUTxB
                   INxA                                                                                                                      INxB
                                                         L67 22Î¼                              L68 22Î¼
                                               Iout=4.5A                                               Iout=4.5A
                              M57         Q3                  C69                             C70                       Q4      M63
                                                             470nF        C71 470nF         470nF
                                Duty cycle A and B: Fixed to have DC output current of 4.5A in the direction shown in figure         D00AU1162
                                                    DocID11077 Rev 3                                                                                    9/18
                                                                                                                                                             18


Electrical specifications                                                              STA510A
            Figure 5. Block diagram for high current dead time for bridge applications
                                               9&&
                                           4        4
                                           287[$  287[%
                        ,1[$                                            ,1[%
                                           4        4
                                             *1'
                                                            '$8
10/18                                    DocID11077 Rev 3


STA510A                                                                           Technical information
4       Technical information
        The STA510A is a dual channel H-bridge that is able to deliver 100 W per channel (into RL =
        6 â„¦ with THD = 10% and VCC = 36 V) of audio output power very efficiently. It operates in
        conjunction with a pulse-width modulator driver such as the STA321 or STA309A.
        The STA510A converts ternary-, phase-shift- or binary-controlled PWM signals into audio
        power at the load. It includes a logic interface, integrated bridge drivers, high efficiency
        MOSFET outputs and thermal and short-circuit protection circuitry. In differential mode
        (ternary, phase-shift or binary differential), two logic level signals per channel are used to
        control high-speed MOSFET switches to connect the speaker load to the input supply or to
        ground in a bridge configuration, according to the damped ternary modulation operation.
        In binary mode, both full bridge and half bridge modes are supported. The STA510A
        includes overcurrent and thermal protection as well as an undervoltage lockout with
        automatic recovery. A thermal warning status is also provided.
                      Figure 6. Block diagram of full-bridge DDXÂ® or binary mode
                           ,1/>@
                          ,15>@            /RJLF                                2873/
                                9/            LQWHUIDFH          /HIW
                         3:5'1                DQG               +EULGJH
                                              GHFRGH                               2871/
                        75,67$7(
                             )$8/7                                                 28735
                                            3URWHFWLRQ            5LJKW
                        7+:$51                                    +EULGJH
                                                                                   28715
                                            5HJXODWRUV
                            Figure 7. Block diagram of f binary half-bridge mode
                            ,1/>@                              /HIW$
                           ,15>@            /RJLF                               2873/
                                               LQWHUIDFH          Ã²EULGJH
                                9/
                          3:5'1                DQG               /HIW%
                                               GHFRGH                              2871/
                        75,67$7(                                  Ã²EULGJH
                             )$8/7                                5LJKW$           28735
                                             3URWHFWLRQ           Ã²EULGJH
                         7+:$51
                                                                  5LJKW%           28715
                                                                  Ã²EULGJH
                                             5HJXODWRUV
4.1     Logic interface and decode
        The STA510A power outputs are controlled using one or two logic-level timing signals. In
        order to provide a proper logic interface, the VL input must operate at the same voltage as
        the DDX control logic supply.
                                         DocID11077 Rev 3                                            11/18
                                                                                                           18


Technical information                                                                               STA510A
4.2         Protection circuitry
            The STA510A includes protection circuitry for overcurrent and thermal overload conditions.
            A thermal warning pin (THWARN, pin 28, open drain MOSFET) is activated low when the IC
            temperature exceeds 130 Â°C, just in advance of thermal shutdown. When a fault condition is
            detected an internal fault signal immediately disables the output power MOSFETs, placing
            both H-bridges in a high-impedance state. At the same time the open-drain MOSFET of pin
            FAULT (pin 27) is switched on.
            There are two possible modes subsequent to activating a fault.
            â€¢    Shutdown mode: with pins FAULT (with pull-up resistor) and TRISTATE separate, an
                 activated fault disables the device, signalling a low at pin FAULT output. The device
                 may subsequently be reset to normal operation by toggling pin TRISTATE from high to
                 low to high using an external logic signal.
            â€¢    Automatic recovery mode: This is shown in the applications circuits below where pins
                 FAULT and TRISTATE are connected together to a time-constant circuit (R59 and
                 C58). An activated fault forces a reset on pin TRISTATE causing normal operation to
                 resume following a delay determined by the time constant of the circuit. If the fault
                 condition persists, the circuit operation repeats until the fault condition is cleared. An
                 increase in the time constant of the circuit produces a longer recovery interval. Care
                 must be taken in the overall system design not to exceed the protection thesholds
                 under normal operation.
4.3         Power outputs
            The STA510A power and output pins are duplicated to provide a low-impedance path for the
            device bridged outputs. All duplicate power, ground and output pins must be connected for
            proper operation.
            The PWRDN or TRISTATE pin should be used to set all power MOSFETs to the high-
            impedance state during power-up until the logic power supply, VL, has settled.
4.4         Parallel output / high current operation
            When using the DDX mode output, the STA510A outputs can be connected in parallel in
            order to increase the output current capability to a load. In this configuration the STA510A
            can provide up to 200 W into a 3-â„¦ load.
            This mode of operation is enabled with the pin CONFIG (pin 24) connected to pin VDD. The
            inputs are joined so that IN1A = IN1B, IN2A = IN2B and similarly the outputs OUT1A =
            OUT1B, OUT2A = OUT2B as shown in Figure 9.
4.5         Output filtering
            A passive 2nd-order filter is used on the STA510A power outputs to reconstruct the analog
            audio signal. System performance can be significantly affected by the output filter design
            and choice of passive components. A filter design for 6- or 8-â„¦ loads is shown in the
            application circuit of Figure 8, and for 4-â„¦ loads in Figure 9 and Figure 10.
12/18                                         DocID11077 Rev 3


STA510A                                                                                                Technical information
4.6     Application circuits
                        Figure 8. Typical stereo full bridge configuration for up to 2x 100 W
                                                                          9&&$                                                  9&&
                                                                       
                                    ,1$                     0              &                                                 &
                           ,1$                                                Â—)                                                 Â—)
                                                                                         /Â—+
                                      9/   
          9                                                           287$
                                  &21),*                                                     &
                                                                                                Q)
                                                                          287$
                      3:5'1       3:5'1                      0                         &
                                                                        *1'$          S) 5           &
                                                  3URWHFWLRQ                                               Q)
                5     5        )$8/7   
                                                                                                               &            ÂŸ
                .     .
                                                 ORJLF                9&&%                               Q)
                                                                                          5   5         &
                                75,67$7(                                                        
                      &                                      0                   &                     Q)
                     Q)                                                       Q)
                                                                                                 &
                                 7+:$51                                 287%                 Q)
        7+:$51                                                         
                                    ,1%                                287%            / Â—+
                           ,1%
                                                               0
                                     9''                              *1'%
                                     9''   
                                     966       5HJXODWRUV
                                                                         9&&$
                                     966   
                                                              0              &
             &        &                                                  Q)
            Q)      Q)      9&&6,*                                                 / Â—+
                                           
                                                                          287$
                     &                                                                       &
                    Q)         9&&6,*                                                        Q)
                                                                        287$
                                                              0                        &
                           ,1$                                          *1'$          S) 5          &
                                    ,1$                                                                 Q)
                                 *1'5(*                                                                       &          ÂŸ
                                                                       9&&%                               Q)
                                                                                         5 5
                               *1'&/($1                                                                    &
                                                            0                   &                    Q)
                                                                                  Q)
                                                                                                &
                                                                          287%                 Q)
                           ,1%                                         
                                    ,1%   
                                                                          287%           / Â—+
                                 *1'68%                       0
                                                                        *1'%
                                                                                            '$8%
                                  Figure 9. Typical single BTL configuration for up to 180 W
                                                9/
           9                                                              1&
                          Q)                                                                       Â—+
                                      *1'&/($1                              
                                                                                287$
                                                                                                               Q)
                                          *1'5(*                                  287$                           ),/0
                                                    
                  .      Q)                                                                                    Q)
                            ;5                                                   287%           ÂŸ     
                                              9''                                             :     :          ;5
                                                                                287%
                                              9''                                                                       Q)           ÂŸ
                                                                                287$                                  ),/0
                                           &21),*                                                        
                                                                                287$           S) :          Q)
                                                                                                                      ;5
                                         7+:$51
         7+:$51                                                                 287%                          Q)
                                                                                                                 ),/0
                                          3:5'1                                   287%
                Q3:5'1                                                     
                                                                                                      Â—+
                              .        )$8/7
                                                                                9&&$
                                                                                                                    9
                                                    
                                         75,67$7(                                                Â—)             Â—)
                         Q)                                                                   ;5              9
                                              ,1$                                9&&%
                                                                          
                                              ,1%
                     ,1$                           
                                                                                                Q)
                                              ,1$                                9&&$
                                                                                                                   9
                                              ,1%
                     ,1%                                                                      Â—)
                                               966                                9&&%          ;5
                                                                           
                                               966
                                                                                *1'$
                               Q)                                        
                                 ;5      9&&6,*                                  *1'%
                                                                                            Q)
                                Q)     9&&6,*                                  *1'$
                                 ;5                                       
                                 $GG    *1'68%                                   *1'%
                                                                            
                                                                                                  '$8
                                                           DocID11077 Rev 3                                                         13/18
                                                                                                                                           18


Technical information                                                                                                         STA510A
                            Figure 10. Typical quad half-bridge configuration for up to 4x 50 W
                                                                            9&&$                                              9&&
                                                                       
                                          ,1$                0                      Â—)                 5                  &
                                 ,1$                                                                       .                  Â—)
                                                                                                              & Â—)
                                                                                            / Â—+
                                            9/ 
                  9                                                     287$
                                       &21),*                                     5       &
                                                                                             Q)              &
                                                                            287$                                          ÂŸ
                             3:5'1      3:5'1                 0                                                Â—)
                                                                          *1'$                5   &  5
                                                  3URWHFWLRQ                         &             Q) .
                        5    5       )$8/7                                    S)
                        .    .                ORJLF                 9&&%
                             &      75,67$7(                                  &  &
                                                                0
                            Q)                                             Â—) Q)                   5
                                       7+:$51                             287%                           .  &Â—)
                7+:$51                                                                    /Â—+
                                          ,1%                            287%
                                 ,1%                                                 5       &
                                                                0                           Q)
                                           9''                          *1'%                                 &      ÂŸ
                                                                                                       &        Â—)
                                           9''                                                 5        5
                                                                                     &             Q) .
                                           966  5HJXODWRUV                        S)
                                                                           9&&$
                                           966 
                                                               0                      Â—)                 5
                     &       &                                                                          .  &Â—)
                   Q)      Q)     9&&6,*                                             /Â—+
                                               
                                                                            287$
                            &                                                      5       &
                           Q)        9&&6,*                                               Q)
                                                                          287$                                 &      ÂŸ
                                                               0                                                Â—)
                                 ,1$                                      *1'$                5   &  5
                                          ,1$                                     &             Q) .
                                     *1'5(*                                         S)
                                                                         9&&%
                                   *1'&/($1
                                                             0              &  &
                                                                               Â—) Q)
                                                                                                            5
                                                                            287%                           .  &Â—)
                                 ,1%                                                      /Â—+
                                          ,1% 
                                                                            287%
                                                                                      5       &
                                      *1'68%                   0                           Q)
                                                                          *1'%                                 &      ÂŸ
                                                                                                       &        Â—)
                                                                                                 5        5
                                                                                     &             Q) .
                                                                                    S)
                                                                          '$8
Note:       In the above three circuits a PWM modulator as driver is needed.
            The power estimations were made using the STA321+STA510A demo board. The peak
            power duration is for t â‰¤1 s.
14/18                                                        DocID11077 Rev 3


STA510A                                                                         Package information
5       Package information
        In order to meet environmental requirements, ST offers these devices in different grades of
        ECOPACKÂ® packages, depending on their level of environmental compliance. ECOPACKÂ®
        specifications, grade definitions and product status are available at: www.st.com.
        ECOPACKÂ® is an ST trademark.
                        Figure 11. PSSO36 (slug up) package outline
                                                                                    POA_7618147_A
                                        DocID11077 Rev 3                                       15/18
                                                                                                     18


Package information                                                                                              STA510A
                                      Table 8. PSSO36 (slug up) mechanical data
                                              mm                                                 inches
              Dim.
                            Min.             Typ.             Max.               Min.              Typ.           Max.
               A            2.15                               2.47             0.084                            0.097
               A2           2.15                               2.40             0.084                            0.094
               a1             0                               0.075               0                              0.003
                b           0.18                               0.36             0.007                            0.014
                c           0.23                               0.32             0.009                            0.012
              D  (1)
                           10.10                              10.50             0.398                            0.413
              E (1)          7.4                               7.6              0.291                            0.299
                e                            0.50                                                 0.020
               e3                            8.50                                                 0.035
               F                              2.3                                                 0.090
               G                                               0.10                                              0.004
               G1                                              0.06                                              0.002
               H           10.10                              10.50             0.398                            0.413
                h                                              0.40                                              0.016
                L           0.55                               0.85             0.022                            0.033
               M                              4.3                                                 0.169
               N                         10Â° (max.)                                            10Â° (max.)
               O                              1.2                                                 0.047
               Q                              0.8                                                 0.031
               S                              2.9                                                 0.114
               T                             3.65                                                 0.144
               U                              1.0                                                 0.039
               X            4.10                               4.70             0.161                            0.185
               Y            6.50                               7.10             0.256                            0.279
           1. â€œD and Eâ€ do not include mold flash or protrusion. Mold flash or protrusion shall not exceed 0.15 mm
              (0.006â€).
16/18                                           DocID11077 Rev 3


STA510A                                                                       Revision history
6       Revision history
                              Table 9. Document revision history
             Date    Revision                               Changes
         13-Oct-2004    1       Initial release.
         11-Mar-2010    2       Updated description and applications circuits
                                Removed the order code STA510A from the device summary table in
         15-Jan-2019    3
                                cover page.
                                  DocID11077 Rev 3                                        17/18
                                                                                                18


                                                                                                                                STA510A
                                           IMPORTANT NOTICE â€“ PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (â€œSTâ€) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to STâ€™s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasersâ€™ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
                                                Â© 2019 STMicroelectronics â€“ All rights reserved
18/18                                                       DocID11077 Rev 3


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
STMicroelectronics:
 STA510A13TR
