<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Hari Narayana | VLSI Design Portfolio</title>
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600&display=swap" rel="stylesheet">
  <style>
    body {
      font-family: 'Inter', sans-serif;
      margin: 0;
      padding: 0;
      line-height: 1.6;
      background-color: #f8f9fa;
      color: #212529;
    }
    header {
      background-color: #003366;
      color: white;
      padding: 2rem;
      text-align: center;
    }
    section {
      max-width: 900px;
      margin: 2rem auto;
      padding: 0 1rem;
    }
    h1, h2, h3 {
      color: #003366;
    }
    ul {
      padding-left: 1.2rem;
    }
    a {
      color: #0077cc;
      text-decoration: none;
    }
    a:hover {
      text-decoration: underline;
    }
    .contact {
      margin-top: 0.5rem;
      font-size: 0.95rem;
    }
    .card {
      background: white;
      border-radius: 12px;
      padding: 1.5rem;
      margin-bottom: 1.5rem;
      box-shadow: 0 4px 12px rgba(0,0,0,0.05);
    }
  </style>
</head>
<body>
  <header>
    <h1>Hari Narayana</h1>
    <p>ECE Master's Candidate | VLSI Physical Design & CAD | UMass Amherst</p>
    <div class="contact">
      ðŸ“« <a href="mailto:hburra@umass.edu">hburra@umass.edu</a> |
      ðŸ”— <a href="https://linkedin.com/in/Hari1704" target="_blank">LinkedIn</a> |
      ðŸ’» <a href="https://github.com/HariNarayana123" target="_blank">GitHub</a> |
      ðŸ“„ <a href="HariNarayana_Resume.pdf" target="_blank">Resume</a>
    </div>
  </header>

  <section>
    <h2>About Me</h2>
    <p>
      I am a Masterâ€™s student in Electrical and Computer Engineering at the University of Massachusetts Amherst, with a GPA of 3.86/4.0 and an expected graduation in September 2025. My thesis and research work focus on Physical Design, emphasizing RTL-to-GDSII flow, including synthesis, floorplanning, place-and-route (PnR), clock tree synthesis (CTS), and static timing analysis (STA). I am proficient in industry-standard EDA tools from Cadence and Synopsys and have strong experience scripting design flows using Tcl.
    </p>
  </section>

  <section>
    <h2>Technical Skills</h2>
    <ul>
      <li><strong>Programming Languages:</strong> C, C++, Python, Verilog, SystemVerilog, Tcl, Perl, MATLAB</li>
      <li><strong>EDA Tools:</strong> Synopsys DC, PrimeTime, Formality, VCS; Cadence Innovus, Virtuoso, Assura; Siemens ModelSim</li>
      <li><strong>Design Expertise:</strong> RTL-to-GDSII, Clock Tree Synthesis, STA, Timing Closure, CDC, DFT, Low-Power Design</li>
      <li><strong>Protocols:</strong> AMBA (APB, AHB, AXI, CHI), I2C, SPI, UART</li>
      <li><strong>Other Tools:</strong> Git, Linux, Windows</li>
    </ul>
  </section>

  <section>
    <h2>Key Projects</h2>

    <div class="card">
      <h3>Security-Aware PnR for Split-Manufactured ICs</h3>
      <p>
        As a Graduate Research Assistant at UMass VLSI CAD Lab, I developed a novel security-aware placement methodology that reduced power by 12.55%, improved frequency by 41.16%, and minimized wirelength by 16.49% on benchmark circuits. The project involved full RTL-to-GDSII flow using Synopsys DC, Cadence Innovus, Formality, and PrimeTime.
      </p>
    </div>

    <div class="card">
      <h3>ASIC Design and Implementation</h3>
      <p>
        Designed transistor-level schematics and layouts in Cadence Virtuoso, ran DRC/LVS using Assura, extracted parasitics, and simulated using HSPICE. Automated the full RTL-to-GDSII flow via TCL scripting including synthesis, PnR, power grid design, CTS, and STA.
      </p>
    </div>

    <div class="card">
      <h3>PPSFP Fault Simulation & BIST Design</h3>
      <p>
        Created a fault simulation framework using a 32-bit LFSR-based TPG and a 16-bit MISR-based output response analyzer. Achieved 95% fault coverage with 0.0015% aliasing across ISCAS benchmark circuits.
      </p>
    </div>

    <div class="card">
      <h3>MIPS32 Pipeline Implementation</h3>
      <p>
        Developed a Verilog-based pipeline supporting R-type and I-type instructions with 14 ALU operations and HALT functionality. Included testbenches to validate branch handling and pipeline correctness.
      </p>
    </div>

    <div class="card">
      <h3>ALU Design & Optimization with HLS</h3>
      <p>
        Designed a 16-bit ALU using MUXes and adders, synthesized with DC, and routed using Innovus. Integrated scan chains and explored performance vs area trade-offs using HLS techniques.
      </p>
    </div>

  </section>

  <section>
    <h2>Publication</h2>
    <p>
      <strong>GLSVLSI 2025 (Accepted):</strong><br>
      Burra, H.N. et al. "Security Aware Placement for Split Manufactured Integrated Circuit Design Flows." Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI), 2025.
    </p>
  </section>

</body>
</html>

