Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 17:29:29 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_8/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.832      -13.717                     25                 3073       -0.060       -0.858                     45                 3073        1.725        0.000                       0                  3074  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.832      -13.717                     25                 3073       -0.060       -0.858                     45                 3073        1.725        0.000                       0                  3074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.832ns,  Total Violation      -13.717ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.060ns,  Total Violation       -0.858ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 genblk1[144].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.967ns (42.429%)  route 2.669ns (57.571%))
  Logic Levels:           19  (CARRY8=11 LUT2=7 LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 6.218 - 4.000 ) 
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.765ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.698ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.799     2.760    genblk1[144].reg_in/CLK
    SLICE_X117Y545       FDRE                                         r  genblk1[144].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y545       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.837 r  genblk1[144].reg_in/reg_out_reg[2]/Q
                         net (fo=3, estimated)        0.102     2.939    conv/mul76/reg_out_reg[23]_i_1366[2]
    SLICE_X117Y545       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.028 r  conv/mul76/i__i_11/O
                         net (fo=1, routed)           0.016     3.044    conv/mul76/i__i_11_n_0
    SLICE_X117Y545       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.281 r  conv/mul76/i__i_2/O[5]
                         net (fo=2, estimated)        0.296     3.577    genblk1[147].reg_in/out0[4]
    SLICE_X115Y546       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.612 r  genblk1[147].reg_in/reg_out[7]_i_1524/O
                         net (fo=1, routed)           0.011     3.623    conv/add000187/reg_out_reg[7]_i_1111_0[4]
    SLICE_X115Y546       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     3.757 r  conv/add000187/reg_out_reg[7]_i_1353/O[7]
                         net (fo=2, estimated)        0.227     3.984    conv/add000187/reg_out_reg[7]_i_1353_n_8
    SLICE_X116Y547       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.037 r  conv/add000187/reg_out[7]_i_1354/O
                         net (fo=1, routed)           0.015     4.052    conv/add000187/reg_out[7]_i_1354_n_0
    SLICE_X116Y547       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.169 r  conv/add000187/reg_out_reg[7]_i_1111/CO[7]
                         net (fo=1, estimated)        0.026     4.195    conv/add000187/reg_out_reg[7]_i_1111_n_0
    SLICE_X116Y548       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.271 r  conv/add000187/reg_out_reg[23]_i_831/O[1]
                         net (fo=1, estimated)        0.228     4.499    conv/add000187/reg_out_reg[23]_i_831_n_14
    SLICE_X116Y545       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     4.536 r  conv/add000187/reg_out[23]_i_490/O
                         net (fo=1, routed)           0.025     4.561    conv/add000187/reg_out[23]_i_490_n_0
    SLICE_X116Y545       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     4.710 r  conv/add000187/reg_out_reg[23]_i_262/O[4]
                         net (fo=1, estimated)        0.273     4.983    conv/add000187/reg_out_reg[23]_i_262_n_11
    SLICE_X117Y543       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.020 r  conv/add000187/reg_out[23]_i_151/O
                         net (fo=1, routed)           0.025     5.045    conv/add000187/reg_out[23]_i_151_n_0
    SLICE_X117Y543       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.229 r  conv/add000187/reg_out_reg[23]_i_81/O[5]
                         net (fo=2, estimated)        0.490     5.719    conv/add000187/reg_out_reg[23]_i_81_n_10
    SLICE_X124Y544       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.769 r  conv/add000187/reg_out[15]_i_91/O
                         net (fo=1, routed)           0.008     5.777    conv/add000187/reg_out[15]_i_91_n_0
    SLICE_X124Y544       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.892 r  conv/add000187/reg_out_reg[15]_i_50/CO[7]
                         net (fo=1, estimated)        0.026     5.918    conv/add000187/reg_out_reg[15]_i_50_n_0
    SLICE_X124Y545       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.974 r  conv/add000187/reg_out_reg[23]_i_47/O[0]
                         net (fo=2, estimated)        0.336     6.310    conv/add000187/reg_out_reg[23]_i_47_n_15
    SLICE_X124Y538       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     6.388 r  conv/add000187/reg_out_reg[23]_i_26/O[1]
                         net (fo=1, estimated)        0.221     6.609    conv/add000187/reg_out_reg[23]_i_26_n_14
    SLICE_X125Y538       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     6.646 r  conv/add000187/reg_out[23]_i_16/O
                         net (fo=1, routed)           0.016     6.662    conv/add000187/reg_out[23]_i_16_n_0
    SLICE_X125Y538       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     6.899 r  conv/add000187/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.291     7.190    conv/add000188/reg_out_reg[23][21]
    SLICE_X124Y531       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.225 r  conv/add000188/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     7.236    conv/add000188/reg_out[23]_i_5_n_0
    SLICE_X124Y531       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     7.370 r  conv/add000188/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.396    reg_out/D[23]
    SLICE_X124Y531       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.548     6.218    reg_out/CLK
    SLICE_X124Y531       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.356     6.574    
                         clock uncertainty           -0.035     6.539    
    SLICE_X124Y531       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.564    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                 -0.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 demux/genblk1[73].z_reg[73][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[73].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.060ns (40.816%)  route 0.087ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.546ns (routing 0.698ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.765ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.546     2.216    demux/CLK
    SLICE_X127Y539       FDRE                                         r  demux/genblk1[73].z_reg[73][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y539       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.276 r  demux/genblk1[73].z_reg[73][7]/Q
                         net (fo=1, estimated)        0.087     2.363    genblk1[73].reg_in/D[7]
    SLICE_X127Y540       FDRE                                         r  genblk1[73].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.756     2.717    genblk1[73].reg_in/CLK
    SLICE_X127Y540       FDRE                                         r  genblk1[73].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.356     2.361    
    SLICE_X127Y540       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.423    genblk1[73].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                 -0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X126Y537  demux/genblk1[113].z_reg[113][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X120Y505  demux/genblk1[331].z_reg[331][0]/C



