// Seed: 1225702216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_3 or -1'b0) #1;
endmodule
module module_1 #(
    parameter id_7 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout supply1 id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_8 = 1;
  wire id_9;
  assign id_3 = 1 ? -1 : -1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_8,
      id_1,
      id_8,
      id_5,
      id_2,
      id_8,
      id_4
  );
  logic [1 : 1] id_10;
  wire [id_7 : 1] id_11;
endmodule
