/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Tue Oct  3 07:45:43 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 8

#Path 1
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[1].R[0] (dffre at (24,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:799369 side: (RIGHT,) (24,42))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[1].R[0] (dffre at (24,42))                                0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[1].C[0] (dffre at (24,42))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 2
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[21].R[0] (dffre at (24,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:799369 side: (RIGHT,) (24,42))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[21].R[0] (dffre at (24,42))                               0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[21].C[0] (dffre at (24,42))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 3
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[27].R[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:812980 side: (RIGHT,) (24,43))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[27].R[0] (dffre at (24,43))                               0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[27].C[0] (dffre at (24,43))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 4
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[12].R[0] (dffre at (24,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:799369 side: (RIGHT,) (24,42))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[12].R[0] (dffre at (24,42))                               0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[12].C[0] (dffre at (24,42))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 5
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[11].R[0] (dffre at (24,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:799369 side: (RIGHT,) (24,42))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[11].R[0] (dffre at (24,42))                               0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[11].C[0] (dffre at (24,42))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 6
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[10].R[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:812980 side: (RIGHT,) (24,43))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[10].R[0] (dffre at (24,43))                               0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[10].C[0] (dffre at (24,43))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 7
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[29].R[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:812980 side: (RIGHT,) (24,43))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[29].R[0] (dffre at (24,43))                               0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[29].C[0] (dffre at (24,43))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 8
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[8].R[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (IPIN:812980 side: (RIGHT,) (24,43))                           0.101     0.300
| (intra 'clb' routing)                                          0.066     0.366
HRDATA[8].R[0] (dffre at (24,43))                                0.000     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[8].C[0] (dffre at (24,43))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 9
Startpoint: HRDATA[27].Q[0] (dffre at (24,43) clocked by HCLK)
Endpoint  : out:HRDATA[27].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[27].C[0] (dffre at (24,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[27].Q[0] (dffre at (24,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:812903 side: (TOP,) (24,43))                                0.000     0.048
| (CHANX:1175630 L4 length:4 (24,43)->(27,43))                      0.119     0.167
| (CHANY:1254906 L1 length:1 (24,44)->(24,44))                      0.061     0.228
| (CHANX:1179677 L1 length:1 (24,44)->(24,44))                      0.061     0.289
| (IPIN:888578 side: (TOP,) (24,44))                                0.101     0.390
| (intra 'io' routing)                                              0.016     0.405
out:HRDATA[27].outpad[0] (.output at (24,44))                       0.000     0.405
data arrival time                                                             0.405

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.405
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.405


#Path 10
Startpoint: HRDATA[2].Q[0] (dffre at (26,43) clocked by HCLK)
Endpoint  : out:HRDATA[2].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[2].C[0] (dffre at (26,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[2].Q[0] (dffre at (26,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:813205 side: (TOP,) (26,43))                               0.000     0.048
| (CHANX:1175567 L4 length:4 (26,43)->(23,43))                     0.119     0.167
| (CHANY:1257818 L1 length:1 (25,44)->(25,44))                     0.061     0.228
| (CHANX:1179741 L1 length:1 (25,44)->(25,44))                     0.061     0.289
| (IPIN:891442 side: (TOP,) (25,44))                               0.101     0.390
| (intra 'io' routing)                                             0.016     0.405
out:HRDATA[2].outpad[0] (.output at (25,44))                       0.000     0.405
data arrival time                                                            0.405

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.405
----------------------------------------------------------------------------------
slack (MET)                                                                  0.405


#Path 11
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[4].R[0] (dffre at (25,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1175676 L1 length:1 (25,43)->(25,43))                   0.061     0.260
| (IPIN:813104 side: (TOP,) (25,43))                             0.101     0.361
| (intra 'clb' routing)                                          0.066     0.427
HRDATA[4].R[0] (dffre at (25,43))                                0.000     0.427
data arrival time                                                          0.427

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[4].C[0] (dffre at (25,43))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.427
--------------------------------------------------------------------------------
slack (MET)                                                                0.436


#Path 12
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[3].R[0] (dffre at (25,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1175676 L1 length:1 (25,43)->(25,43))                   0.061     0.260
| (IPIN:813104 side: (TOP,) (25,43))                             0.101     0.361
| (intra 'clb' routing)                                          0.066     0.427
HRDATA[3].R[0] (dffre at (25,43))                                0.000     0.427
data arrival time                                                          0.427

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[3].C[0] (dffre at (25,43))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.427
--------------------------------------------------------------------------------
slack (MET)                                                                0.436


#Path 13
Startpoint: HWDATA[29].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][29].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[29].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897094 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263629 L1 length:1 (27,44)->(27,44))                    0.061     0.080
| (CHANX:1175653 L4 length:4 (27,43)->(24,43))                    0.119     0.199
| (IPIN:812930 side: (TOP,) (24,43))                              0.101     0.300
| (intra 'clb' routing)                                           0.131     0.431
U_mem.memory[2][29].D[0] (dffre at (24,43))                       0.000     0.431
data arrival time                                                           0.431

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][29].C[0] (dffre at (24,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.431
---------------------------------------------------------------------------------
slack (MET)                                                                 0.440


#Path 14
Startpoint: HWDATA[28].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][28].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[28].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897093 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263545 L4 length:3 (27,44)->(27,42))                    0.119     0.138
| (IPIN:799807 side: (RIGHT,) (27,42))                            0.101     0.239
| (intra 'clb' routing)                                           0.210     0.449
U_mem.memory[0][28].D[0] (dffre at (27,42))                      -0.000     0.449
data arrival time                                                           0.449

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[0][28].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.449
---------------------------------------------------------------------------------
slack (MET)                                                                 0.458


#Path 15
Startpoint: HWDATA[28].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][28].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[28].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897093 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263545 L4 length:3 (27,44)->(27,42))                    0.119     0.138
| (IPIN:799807 side: (RIGHT,) (27,42))                            0.101     0.239
| (intra 'clb' routing)                                           0.210     0.449
U_mem.memory[2][28].D[0] (dffre at (27,42))                      -0.000     0.449
data arrival time                                                           0.449

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][28].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.449
---------------------------------------------------------------------------------
slack (MET)                                                                 0.458


#Path 16
Startpoint: HRDATA[30].Q[0] (dffre at (22,42) clocked by HCLK)
Endpoint  : out:HRDATA[30].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[30].C[0] (dffre at (22,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[30].Q[0] (dffre at (22,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799155 side: (RIGHT,) (22,42))                              0.000     0.048
| (CHANY:1248996 L4 length:3 (22,42)->(22,44))                      0.119     0.167
| (CHANY:1249086 L1 length:1 (22,44)->(22,44))                      0.061     0.228
| (CHANX:1179630 L4 length:4 (23,44)->(26,44))                      0.119     0.347
| (IPIN:888581 side: (TOP,) (24,44))                                0.101     0.448
| (intra 'io' routing)                                              0.016     0.463
out:HRDATA[30].outpad[0] (.output at (24,44))                       0.000     0.463
data arrival time                                                             0.463

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.463
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.463


#Path 17
Startpoint: HRDATA[22].Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : out:HRDATA[22].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[22].C[0] (dffre at (25,41))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[22].Q[0] (dffre at (25,41)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:782437 side: (TOP,) (25,41))                                0.000     0.048
| (CHANX:1167542 L1 length:1 (25,41)->(25,41))                      0.061     0.109
| (CHANY:1257722 L4 length:3 (25,42)->(25,44))                      0.119     0.228
| (CHANX:1179575 L4 length:4 (25,44)->(22,44))                      0.119     0.347
| (IPIN:888573 side: (TOP,) (24,44))                                0.101     0.448
| (intra 'io' routing)                                              0.016     0.463
out:HRDATA[22].outpad[0] (.output at (24,44))                       0.000     0.463
data arrival time                                                             0.463

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.463
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.463


#Path 18
Startpoint: HWDATA[27].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][27].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[27].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897092 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263481 L4 length:4 (27,44)->(27,41))                    0.119     0.138
| (CHANX:1175641 L4 length:4 (27,43)->(24,43))                    0.119     0.257
| (IPIN:812938 side: (TOP,) (24,43))                              0.101     0.358
| (intra 'clb' routing)                                           0.131     0.489
U_mem.memory[0][27].D[0] (dffre at (24,43))                      -0.000     0.489
data arrival time                                                           0.489

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[0][27].C[0] (dffre at (24,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.489
---------------------------------------------------------------------------------
slack (MET)                                                                 0.498


#Path 19
Startpoint: HRDATA[6].Q[0] (dffre at (26,43) clocked by HCLK)
Endpoint  : out:HRDATA[6].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[6].C[0] (dffre at (26,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[6].Q[0] (dffre at (26,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:813202 side: (TOP,) (26,43))                               0.000     0.048
| (CHANX:1175768 L4 length:4 (26,43)->(29,43))                     0.119     0.167
| (CHANY:1263674 L4 length:1 (27,44)->(27,44))                     0.119     0.286
| (CHANX:1179699 L4 length:4 (27,44)->(24,44))                     0.119     0.405
| (IPIN:891446 side: (TOP,) (25,44))                               0.101     0.506
| (intra 'io' routing)                                             0.016     0.521
out:HRDATA[6].outpad[0] (.output at (25,44))                       0.000     0.521
data arrival time                                                            0.521

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.521
----------------------------------------------------------------------------------
slack (MET)                                                                  0.521


#Path 20
Startpoint: HRDATA[4].Q[0] (dffre at (25,43) clocked by HCLK)
Endpoint  : out:HRDATA[4].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[4].C[0] (dffre at (25,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[4].Q[0] (dffre at (25,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:813069 side: (RIGHT,) (25,43))                             0.000     0.048
| (CHANY:1257780 L4 length:2 (25,43)->(25,44))                     0.119     0.167
| (CHANY:1257836 L4 length:1 (25,44)->(25,44))                     0.119     0.286
| (CHANX:1179579 L4 length:4 (25,44)->(22,44))                     0.119     0.405
| (IPIN:891444 side: (TOP,) (25,44))                               0.101     0.506
| (intra 'io' routing)                                             0.016     0.521
out:HRDATA[4].outpad[0] (.output at (25,44))                       0.000     0.521
data arrival time                                                            0.521

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.521
----------------------------------------------------------------------------------
slack (MET)                                                                  0.521


#Path 21
Startpoint: HRDATA[26].Q[0] (dffre at (22,40) clocked by HCLK)
Endpoint  : out:HRDATA[26].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[26].C[0] (dffre at (22,40))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[26].Q[0] (dffre at (22,40)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:766902 side: (RIGHT,) (22,40))                              0.000     0.048
| (CHANY:1248858 L4 length:4 (22,40)->(22,43))                      0.119     0.167
| (CHANY:1248992 L4 length:3 (22,42)->(22,44))                      0.119     0.286
| (CHANX:1179648 L4 length:4 (23,44)->(26,44))                      0.119     0.405
| (IPIN:888577 side: (TOP,) (24,44))                                0.101     0.506
| (intra 'io' routing)                                              0.016     0.521
out:HRDATA[26].outpad[0] (.output at (24,44))                       0.000     0.521
data arrival time                                                             0.521

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.521
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.521


#Path 22
Startpoint: HRDATA[29].Q[0] (dffre at (24,43) clocked by HCLK)
Endpoint  : out:HRDATA[29].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[29].C[0] (dffre at (24,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[29].Q[0] (dffre at (24,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:812918 side: (RIGHT,) (24,43))                              0.000     0.048
| (CHANY:1254868 L4 length:2 (24,43)->(24,44))                      0.119     0.167
| (CHANY:1254924 L4 length:1 (24,44)->(24,44))                      0.119     0.286
| (CHANX:1179515 L4 length:4 (24,44)->(21,44))                      0.119     0.405
| (IPIN:888580 side: (TOP,) (24,44))                                0.101     0.506
| (intra 'io' routing)                                              0.016     0.521
out:HRDATA[29].outpad[0] (.output at (24,44))                       0.000     0.521
data arrival time                                                             0.521

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.521
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.521


#Path 23
Startpoint: HRDATA[8].Q[0] (dffre at (24,43) clocked by HCLK)
Endpoint  : out:HRDATA[8].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[8].C[0] (dffre at (24,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[8].Q[0] (dffre at (24,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:812921 side: (RIGHT,) (24,43))                             0.000     0.048
| (CHANY:1254842 L1 length:1 (24,43)->(24,43))                     0.061     0.109
| (CHANX:1175698 L4 length:4 (25,43)->(28,43))                     0.119     0.228
| (CHANY:1257830 L1 length:1 (25,44)->(25,44))                     0.061     0.289
| (CHANX:1179561 L4 length:4 (25,44)->(22,44))                     0.119     0.408
| (IPIN:891448 side: (TOP,) (25,44))                               0.101     0.509
| (intra 'io' routing)                                             0.016     0.524
out:HRDATA[8].outpad[0] (.output at (25,44))                       0.000     0.524
data arrival time                                                            0.524

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.524
----------------------------------------------------------------------------------
slack (MET)                                                                  0.524


#Path 24
Startpoint: HRDATA[3].Q[0] (dffre at (25,43) clocked by HCLK)
Endpoint  : out:HRDATA[3].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[3].C[0] (dffre at (25,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[3].Q[0] (dffre at (25,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:813054 side: (TOP,) (25,43))                               0.000     0.048
| (CHANX:1175503 L4 length:4 (25,43)->(22,43))                     0.119     0.167
| (CHANX:1175487 L1 length:1 (22,43)->(22,43))                     0.061     0.228
| (CHANY:1246172 L1 length:1 (21,44)->(21,44))                     0.061     0.289
| (CHANX:1179568 L4 length:4 (22,44)->(25,44))                     0.119     0.408
| (IPIN:891443 side: (TOP,) (25,44))                               0.101     0.509
| (intra 'io' routing)                                             0.016     0.524
out:HRDATA[3].outpad[0] (.output at (25,44))                       0.000     0.524
data arrival time                                                            0.524

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.524
----------------------------------------------------------------------------------
slack (MET)                                                                  0.524


#Path 25
Startpoint: HRDATA[31].Q[0] (dffre at (22,40) clocked by HCLK)
Endpoint  : out:HRDATA[31].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[31].C[0] (dffre at (22,40))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[31].Q[0] (dffre at (22,40)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:766899 side: (RIGHT,) (22,40))                              0.000     0.048
| (CHANY:1248852 L4 length:4 (22,40)->(22,43))                      0.119     0.167
| (CHANX:1175544 L1 length:1 (23,43)->(23,43))                      0.061     0.228
| (CHANY:1252024 L4 length:1 (23,44)->(23,44))                      0.119     0.347
| (CHANX:1179684 L1 length:1 (24,44)->(24,44))                      0.061     0.408
| (IPIN:888582 side: (TOP,) (24,44))                                0.101     0.509
| (intra 'io' routing)                                              0.016     0.524
out:HRDATA[31].outpad[0] (.output at (24,44))                       0.000     0.524
data arrival time                                                             0.524

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.524
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.524


#Path 26
Startpoint: HWDATA[29].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][29].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[29].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897094 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263629 L1 length:1 (27,44)->(27,44))                    0.061     0.080
| (CHANX:1175653 L4 length:4 (27,43)->(24,43))                    0.119     0.199
| (IPIN:812930 side: (TOP,) (24,43))                              0.101     0.300
| (intra 'clb' routing)                                           0.221     0.520
U_mem.memory[0][29].D[0] (dffre at (24,43))                       0.000     0.520
data arrival time                                                           0.520

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[0][29].C[0] (dffre at (24,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.520
---------------------------------------------------------------------------------
slack (MET)                                                                 0.530


#Path 27
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[19].R[0] (dffre at (25,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1167552 L1 length:1 (25,41)->(25,41))                   0.061     0.260
| (CHANY:1257712 L4 length:3 (25,42)->(25,44))                   0.119     0.379
| (IPIN:799518 side: (RIGHT,) (25,42))                           0.101     0.480
| (intra 'clb' routing)                                          0.066     0.546
HRDATA[19].R[0] (dffre at (25,42))                               0.000     0.546
data arrival time                                                          0.546

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[19].C[0] (dffre at (25,42))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.546
--------------------------------------------------------------------------------
slack (MET)                                                                0.555


#Path 28
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[17].R[0] (dffre at (25,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1167552 L1 length:1 (25,41)->(25,41))                   0.061     0.260
| (CHANY:1257712 L4 length:3 (25,42)->(25,44))                   0.119     0.379
| (IPIN:799518 side: (RIGHT,) (25,42))                           0.101     0.480
| (intra 'clb' routing)                                          0.066     0.546
HRDATA[17].R[0] (dffre at (25,42))                               0.000     0.546
data arrival time                                                          0.546

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[17].C[0] (dffre at (25,42))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.546
--------------------------------------------------------------------------------
slack (MET)                                                                0.555


#Path 29
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[16].R[0] (dffre at (25,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1167552 L1 length:1 (25,41)->(25,41))                   0.061     0.260
| (CHANY:1257712 L4 length:3 (25,42)->(25,44))                   0.119     0.379
| (IPIN:799518 side: (RIGHT,) (25,42))                           0.101     0.480
| (intra 'clb' routing)                                          0.066     0.546
HRDATA[16].R[0] (dffre at (25,42))                               0.000     0.546
data arrival time                                                          0.546

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[16].C[0] (dffre at (25,42))                               0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.546
--------------------------------------------------------------------------------
slack (MET)                                                                0.555


#Path 30
Startpoint: HWDATA[7].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][7].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902800 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179817 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1257791 L4 length:2 (25,44)->(25,43))                   0.119     0.257
| (CHANX:1175726 L1 length:1 (26,43)->(26,43))                   0.061     0.318
| (IPIN:813232 side: (TOP,) (26,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.131     0.550
U_mem.memory[2][7].D[0] (dffre at (26,43))                      -0.000     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[2][7].C[0] (dffre at (26,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 31
Startpoint: HWDATA[3].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][3].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902796 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179825 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1260741 L1 length:1 (26,44)->(26,44))                   0.061     0.199
| (CHANX:1175565 L4 length:4 (26,43)->(23,43))                   0.119     0.318
| (IPIN:813087 side: (TOP,) (25,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.131     0.550
U_mem.memory[2][3].D[0] (dffre at (25,43))                      -0.000     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[2][3].C[0] (dffre at (25,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 32
Startpoint: HWDATA[2].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][2].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902795 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179823 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1266555 L1 length:1 (28,44)->(28,44))                   0.061     0.199
| (CHANX:1175703 L4 length:4 (28,43)->(25,43))                   0.119     0.318
| (IPIN:813235 side: (TOP,) (26,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.131     0.550
U_mem.memory[0][2].D[0] (dffre at (26,43))                      -0.000     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[0][2].C[0] (dffre at (26,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 33
Startpoint: HWDATA[31].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][31].D[0] (dffre at (24,40) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[31].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897096 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263491 L4 length:4 (27,44)->(27,41))                    0.119     0.138
| (CHANY:1263451 L1 length:1 (27,41)->(27,41))                    0.061     0.199
| (CHANX:1163447 L4 length:4 (27,40)->(24,40))                    0.119     0.318
| (IPIN:767066 side: (TOP,) (24,40))                              0.101     0.419
| (intra 'clb' routing)                                           0.131     0.550
U_mem.memory[3][31].D[0] (dffre at (24,40))                      -0.000     0.550
data arrival time                                                           0.550

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][31].C[0] (dffre at (24,40))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.550
---------------------------------------------------------------------------------
slack (MET)                                                                 0.559


#Path 34
Startpoint: HWDATA[16].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][16].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[16].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897033 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179707 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANY:1257647 L4 length:4 (25,44)->(25,41))                    0.119     0.257
| (CHANX:1171676 L1 length:1 (26,42)->(26,42))                    0.061     0.318
| (IPIN:799627 side: (TOP,) (26,42))                              0.101     0.419
| (intra 'clb' routing)                                           0.131     0.550
U_mem.memory[1][16].D[0] (dffre at (26,42))                      -0.000     0.550
data arrival time                                                           0.550

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[1][16].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.550
---------------------------------------------------------------------------------
slack (MET)                                                                 0.559


#Path 35
Startpoint: HWDATA[21].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][21].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[21].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897038 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179701 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANY:1254731 L4 length:4 (24,44)->(24,41))                    0.119     0.257
| (CHANX:1171537 L1 length:1 (24,42)->(24,42))                    0.061     0.318
| (IPIN:799319 side: (TOP,) (24,42))                              0.101     0.419
| (intra 'clb' routing)                                           0.131     0.550
U_mem.memory[0][21].D[0] (dffre at (24,42))                      -0.000     0.550
data arrival time                                                           0.550

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[0][21].C[0] (dffre at (24,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.550
---------------------------------------------------------------------------------
slack (MET)                                                                 0.559


#Path 36
Startpoint: HSEL.inpad[0] (.input at (26,44) clocked by HCLK)
Endpoint  : we.D[0] (dffre at (25,41) clocked by HCLK)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
HSEL.inpad[0] (.input at (26,44))                                            0.000     0.000
| (intra 'io' routing)                                                       0.019     0.019
| (OPIN:894161 side: (TOP,) (26,44))                                         0.000     0.019
| (CHANX:1179643 L4 length:4 (26,44)->(23,44))                               0.119     0.138
| (CHANY:1254735 L4 length:4 (24,44)->(24,41))                               0.119     0.257
| (CHANX:1167550 L1 length:1 (25,41)->(25,41))                               0.061     0.318
| (IPIN:782468 side: (TOP,) (25,41))                                         0.101     0.419
| (intra 'clb' routing)                                                      0.066     0.485
$abc$10792$abc$3887$li2_li2.in[2] (.names at (25,41))                       -0.000     0.485
| (primitive '.names' combinational delay)                                   0.065     0.550
$abc$10792$abc$3887$li2_li2.out[0] (.names at (25,41))                       0.000     0.550
| (intra 'clb' routing)                                                      0.000     0.550
we.D[0] (dffre at (25,41))                                                   0.000     0.550
data arrival time                                                                      0.550

clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                              0.000     0.000
| (intra 'io' routing)                                                       0.019     0.019
| (inter-block routing:global net)                                           0.000     0.019
| (intra 'clb' routing)                                                      0.000     0.019
we.C[0] (dffre at (25,41))                                                   0.000     0.019
clock uncertainty                                                            0.000     0.019
cell hold time                                                              -0.028    -0.009
data required time                                                                    -0.009
--------------------------------------------------------------------------------------------
data required time                                                                     0.009
data arrival time                                                                      0.550
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.559


#Path 37
Startpoint: HWDATA[17].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][17].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[17].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897034 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179853 L1 length:1 (27,44)->(27,44))                    0.061     0.080
| (CHANY:1260583 L4 length:4 (26,44)->(26,41))                    0.119     0.199
| (CHANX:1171685 L1 length:1 (26,42)->(26,42))                    0.061     0.260
| (IPIN:799631 side: (TOP,) (26,42))                              0.101     0.361
| (intra 'clb' routing)                                           0.210     0.571
U_mem.memory[3][17].D[0] (dffre at (26,42))                       0.000     0.571
data arrival time                                                           0.571

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][17].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.571
---------------------------------------------------------------------------------
slack (MET)                                                                 0.580


#Path 38
Startpoint: HWDATA[17].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][17].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[17].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897034 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179853 L1 length:1 (27,44)->(27,44))                    0.061     0.080
| (CHANY:1260583 L4 length:4 (26,44)->(26,41))                    0.119     0.199
| (CHANX:1171685 L1 length:1 (26,42)->(26,42))                    0.061     0.260
| (IPIN:799631 side: (TOP,) (26,42))                              0.101     0.361
| (intra 'clb' routing)                                           0.210     0.571
U_mem.memory[1][17].D[0] (dffre at (26,42))                       0.000     0.571
data arrival time                                                           0.571

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[1][17].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.571
---------------------------------------------------------------------------------
slack (MET)                                                                 0.580


#Path 39
Startpoint: HRDATA[5].Q[0] (dffre at (26,43) clocked by HCLK)
Endpoint  : out:HRDATA[5].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[5].C[0] (dffre at (26,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[5].Q[0] (dffre at (26,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:813223 side: (RIGHT,) (26,43))                             0.000     0.048
| (CHANY:1260698 L4 length:2 (26,43)->(26,44))                     0.119     0.167
| (CHANX:1175583 L4 length:4 (26,43)->(23,43))                     0.119     0.286
| (CHANY:1251982 L1 length:1 (23,44)->(23,44))                     0.061     0.347
| (CHANX:1179710 L4 length:4 (24,44)->(27,44))                     0.119     0.466
| (IPIN:891445 side: (TOP,) (25,44))                               0.101     0.566
| (intra 'io' routing)                                             0.016     0.582
out:HRDATA[5].outpad[0] (.output at (25,44))                       0.000     0.582
data arrival time                                                            0.582

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.582
----------------------------------------------------------------------------------
slack (MET)                                                                  0.582


#Path 40
Startpoint: HRDATA[9].Q[0] (dffre at (26,40) clocked by HCLK)
Endpoint  : out:HRDATA[9].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[9].C[0] (dffre at (26,40))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[9].Q[0] (dffre at (26,40)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:767334 side: (TOP,) (26,40))                               0.000     0.048
| (CHANX:1163385 L4 length:4 (26,40)->(23,40))                     0.119     0.167
| (CHANY:1251836 L4 length:4 (23,41)->(23,44))                     0.119     0.286
| (CHANY:1251976 L1 length:1 (23,44)->(23,44))                     0.061     0.347
| (CHANX:1179716 L4 length:4 (24,44)->(27,44))                     0.119     0.466
| (IPIN:891449 side: (TOP,) (25,44))                               0.101     0.566
| (intra 'io' routing)                                             0.016     0.582
out:HRDATA[9].outpad[0] (.output at (25,44))                       0.000     0.582
data arrival time                                                            0.582

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.582
----------------------------------------------------------------------------------
slack (MET)                                                                  0.582


#Path 41
Startpoint: HRDATA[12].Q[0] (dffre at (24,42) clocked by HCLK)
Endpoint  : out:HRDATA[12].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[12].C[0] (dffre at (24,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[12].Q[0] (dffre at (24,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799309 side: (RIGHT,) (24,42))                              0.000     0.048
| (CHANY:1254779 L1 length:1 (24,42)->(24,42))                      0.061     0.109
| (CHANX:1167319 L4 length:4 (24,41)->(21,41))                      0.119     0.228
| (CHANY:1243156 L4 length:3 (20,42)->(20,44))                      0.119     0.347
| (CHANX:1179504 L4 length:4 (21,44)->(24,44))                      0.119     0.466
| (IPIN:888563 side: (TOP,) (24,44))                                0.101     0.566
| (intra 'io' routing)                                              0.016     0.582
out:HRDATA[12].outpad[0] (.output at (24,44))                       0.000     0.582
data arrival time                                                             0.582

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.582
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.582


#Path 42
Startpoint: HRDATA[14].Q[0] (dffre at (22,42) clocked by HCLK)
Endpoint  : out:HRDATA[14].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[14].C[0] (dffre at (22,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[14].Q[0] (dffre at (22,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799158 side: (RIGHT,) (22,42))                              0.000     0.048
| (CHANY:1248986 L4 length:3 (22,42)->(22,44))                      0.119     0.167
| (CHANY:1249054 L4 length:2 (22,43)->(22,44))                      0.119     0.286
| (CHANY:1249066 L1 length:1 (22,44)->(22,44))                      0.061     0.347
| (CHANX:1179650 L4 length:4 (23,44)->(26,44))                      0.119     0.466
| (IPIN:888565 side: (TOP,) (24,44))                                0.101     0.566
| (intra 'io' routing)                                              0.016     0.582
out:HRDATA[14].outpad[0] (.output at (24,44))                       0.000     0.582
data arrival time                                                             0.582

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.582
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.582


#Path 43
Startpoint: HRDATA[18].Q[0] (dffre at (26,40) clocked by HCLK)
Endpoint  : out:HRDATA[18].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[18].C[0] (dffre at (26,40))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[18].Q[0] (dffre at (26,40)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:767337 side: (TOP,) (26,40))                                0.000     0.048
| (CHANX:1163375 L4 length:4 (26,40)->(23,40))                      0.119     0.167
| (CHANY:1248908 L4 length:4 (22,41)->(22,44))                      0.119     0.286
| (CHANY:1249080 L1 length:1 (22,44)->(22,44))                      0.061     0.347
| (CHANX:1179636 L4 length:4 (23,44)->(26,44))                      0.119     0.466
| (IPIN:888569 side: (TOP,) (24,44))                                0.101     0.566
| (intra 'io' routing)                                              0.016     0.582
out:HRDATA[18].outpad[0] (.output at (24,44))                       0.000     0.582
data arrival time                                                             0.582

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.582
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.582


#Path 44
Startpoint: HRDATA[15].Q[0] (dffre at (22,40) clocked by HCLK)
Endpoint  : out:HRDATA[15].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[15].C[0] (dffre at (22,40))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[15].Q[0] (dffre at (22,40)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:766881 side: (TOP,) (22,40))                                0.000     0.048
| (CHANX:1163320 L4 length:4 (22,40)->(25,40))                      0.119     0.167
| (CHANY:1254748 L4 length:4 (24,41)->(24,44))                      0.119     0.286
| (CHANY:1254886 L4 length:2 (24,43)->(24,44))                      0.119     0.405
| (CHANX:1179685 L1 length:1 (24,44)->(24,44))                      0.061     0.466
| (IPIN:888566 side: (TOP,) (24,44))                                0.101     0.566
| (intra 'io' routing)                                              0.016     0.582
out:HRDATA[15].outpad[0] (.output at (24,44))                       0.000     0.582
data arrival time                                                             0.582

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.582
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.582


#Path 45
Startpoint: HRDATA[10].Q[0] (dffre at (24,43) clocked by HCLK)
Endpoint  : out:HRDATA[10].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[10].C[0] (dffre at (24,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[10].Q[0] (dffre at (24,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:812900 side: (TOP,) (24,43))                                0.000     0.048
| (CHANX:1175433 L4 length:4 (24,43)->(21,43))                      0.119     0.167
| (CHANX:1175405 L1 length:1 (21,43)->(21,43))                      0.061     0.228
| (CHANY:1243242 L1 length:1 (20,44)->(20,44))                      0.061     0.289
| (CHANX:1179522 L4 length:4 (21,44)->(24,44))                      0.119     0.408
| (CHANX:1179674 L1 length:1 (24,44)->(24,44))                      0.061     0.469
| (IPIN:888561 side: (TOP,) (24,44))                                0.101     0.570
| (intra 'io' routing)                                              0.016     0.585
out:HRDATA[10].outpad[0] (.output at (24,44))                       0.000     0.585
data arrival time                                                             0.585

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.585
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.585


#Path 46
Startpoint: HRDATA[25].Q[0] (dffre at (22,40) clocked by HCLK)
Endpoint  : out:HRDATA[25].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[25].C[0] (dffre at (22,40))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[25].Q[0] (dffre at (22,40)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:766884 side: (TOP,) (22,40))                                0.000     0.048
| (CHANX:1163278 L1 length:1 (22,40)->(22,40))                      0.061     0.109
| (CHANY:1248930 L4 length:4 (22,41)->(22,44))                      0.119     0.228
| (CHANX:1167414 L1 length:1 (23,41)->(23,41))                      0.061     0.289
| (CHANY:1251898 L4 length:3 (23,42)->(23,44))                      0.119     0.408
| (CHANX:1179672 L1 length:1 (24,44)->(24,44))                      0.061     0.469
| (IPIN:888576 side: (TOP,) (24,44))                                0.101     0.570
| (intra 'io' routing)                                              0.016     0.585
out:HRDATA[25].outpad[0] (.output at (24,44))                       0.000     0.585
data arrival time                                                             0.585

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.585
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.585


#Path 47
Startpoint: HRDATA[24].Q[0] (dffre at (22,42) clocked by HCLK)
Endpoint  : out:HRDATA[24].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[24].C[0] (dffre at (22,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[24].Q[0] (dffre at (22,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799140 side: (TOP,) (22,42))                                0.000     0.048
| (CHANX:1171247 L4 length:4 (22,42)->(19,42))                      0.119     0.167
| (CHANY:1246106 L1 length:1 (21,43)->(21,43))                      0.061     0.228
| (CHANX:1175421 L1 length:1 (21,43)->(21,43))                      0.061     0.289
| (CHANY:1243258 L1 length:1 (20,44)->(20,44))                      0.061     0.350
| (CHANX:1179506 L4 length:4 (21,44)->(24,44))                      0.119     0.469
| (IPIN:888575 side: (TOP,) (24,44))                                0.101     0.570
| (intra 'io' routing)                                              0.016     0.585
out:HRDATA[24].outpad[0] (.output at (24,44))                       0.000     0.585
data arrival time                                                             0.585

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.585
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.585


#Path 48
Startpoint: HRDATA[1].Q[0] (dffre at (24,42) clocked by HCLK)
Endpoint  : out:HRDATA[1].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[1].C[0] (dffre at (24,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[1].Q[0] (dffre at (24,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:799291 side: (TOP,) (24,42))                               0.000     0.048
| (CHANX:1171391 L4 length:4 (24,42)->(21,42))                     0.119     0.167
| (CHANY:1251914 L1 length:1 (23,43)->(23,43))                     0.061     0.228
| (CHANX:1175650 L4 length:4 (24,43)->(27,43))                     0.119     0.347
| (CHANY:1257816 L1 length:1 (25,44)->(25,44))                     0.061     0.408
| (CHANX:1179739 L1 length:1 (25,44)->(25,44))                     0.061     0.469
| (IPIN:891441 side: (TOP,) (25,44))                               0.101     0.570
| (intra 'io' routing)                                             0.016     0.585
out:HRDATA[1].outpad[0] (.output at (25,44))                       0.000     0.585
data arrival time                                                            0.585

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.585
----------------------------------------------------------------------------------
slack (MET)                                                                  0.585


#Path 49
Startpoint: HRDATA[19].Q[0] (dffre at (25,42) clocked by HCLK)
Endpoint  : out:HRDATA[19].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[19].C[0] (dffre at (25,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[19].Q[0] (dffre at (25,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799443 side: (TOP,) (25,42))                                0.000     0.048
| (CHANX:1171441 L4 length:4 (25,42)->(22,42))                      0.119     0.167
| (CHANY:1249028 L1 length:1 (22,43)->(22,43))                      0.061     0.228
| (CHANX:1175560 L4 length:4 (23,43)->(26,43))                      0.119     0.347
| (CHANY:1254890 L1 length:1 (24,44)->(24,44))                      0.061     0.408
| (CHANX:1179661 L1 length:1 (24,44)->(24,44))                      0.061     0.469
| (IPIN:888570 side: (TOP,) (24,44))                                0.101     0.570
| (intra 'io' routing)                                              0.016     0.585
out:HRDATA[19].outpad[0] (.output at (24,44))                       0.000     0.585
data arrival time                                                             0.585

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.585
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.585


#Path 50
Startpoint: HRDATA[13].Q[0] (dffre at (22,42) clocked by HCLK)
Endpoint  : out:HRDATA[13].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[13].C[0] (dffre at (22,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[13].Q[0] (dffre at (22,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799137 side: (TOP,) (22,42))                                0.000     0.048
| (CHANX:1171432 L4 length:4 (22,42)->(25,42))                      0.119     0.167
| (CHANY:1249000 L1 length:1 (22,43)->(22,43))                      0.061     0.228
| (CHANX:1175588 L4 length:4 (23,43)->(26,43))                      0.119     0.347
| (CHANY:1254910 L1 length:1 (24,44)->(24,44))                      0.061     0.408
| (CHANX:1179681 L1 length:1 (24,44)->(24,44))                      0.061     0.469
| (IPIN:888564 side: (TOP,) (24,44))                                0.101     0.570
| (intra 'io' routing)                                              0.016     0.585
out:HRDATA[13].outpad[0] (.output at (24,44))                       0.000     0.585
data arrival time                                                             0.585

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.585
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.585


#Path 51
Startpoint: HWDATA[11].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][11].D[0] (dffre at (27,40) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[11].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902852 side: (RIGHT,) (29,44))                            0.000     0.019
| (CHANY:1269289 L4 length:4 (29,44)->(29,41))                    0.119     0.138
| (CHANX:1163561 L4 length:4 (29,40)->(26,40))                    0.119     0.257
| (IPIN:767514 side: (TOP,) (27,40))                              0.101     0.358
| (intra 'clb' routing)                                           0.221     0.578
U_mem.memory[1][11].D[0] (dffre at (27,40))                      -0.000     0.578
data arrival time                                                           0.578

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[1][11].C[0] (dffre at (27,40))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.578
---------------------------------------------------------------------------------
slack (MET)                                                                 0.588


#Path 52
Startpoint: HWDATA[11].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][11].D[0] (dffre at (27,40) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[11].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902852 side: (RIGHT,) (29,44))                            0.000     0.019
| (CHANY:1269289 L4 length:4 (29,44)->(29,41))                    0.119     0.138
| (CHANX:1163561 L4 length:4 (29,40)->(26,40))                    0.119     0.257
| (IPIN:767514 side: (TOP,) (27,40))                              0.101     0.358
| (intra 'clb' routing)                                           0.221     0.578
U_mem.memory[0][11].D[0] (dffre at (27,40))                      -0.000     0.578
data arrival time                                                           0.578

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[0][11].C[0] (dffre at (27,40))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.578
---------------------------------------------------------------------------------
slack (MET)                                                                 0.588


#Path 53
Startpoint: HWDATA[27].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][27].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[27].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897092 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263481 L4 length:4 (27,44)->(27,41))                    0.119     0.138
| (CHANX:1175641 L4 length:4 (27,43)->(24,43))                    0.119     0.257
| (IPIN:812938 side: (TOP,) (24,43))                              0.101     0.358
| (intra 'clb' routing)                                           0.221     0.578
U_mem.memory[2][27].D[0] (dffre at (24,43))                      -0.000     0.578
data arrival time                                                           0.578

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][27].C[0] (dffre at (24,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.578
---------------------------------------------------------------------------------
slack (MET)                                                                 0.588


#Path 54
Startpoint: HWDATA[11].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][11].D[0] (dffre at (27,40) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[11].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902852 side: (RIGHT,) (29,44))                            0.000     0.019
| (CHANY:1269289 L4 length:4 (29,44)->(29,41))                    0.119     0.138
| (CHANX:1163561 L4 length:4 (29,40)->(26,40))                    0.119     0.257
| (IPIN:767514 side: (TOP,) (27,40))                              0.101     0.358
| (intra 'clb' routing)                                           0.221     0.578
U_mem.memory[2][11].D[0] (dffre at (27,40))                      -0.000     0.578
data arrival time                                                           0.578

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][11].C[0] (dffre at (27,40))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.578
---------------------------------------------------------------------------------
slack (MET)                                                                 0.588


#Path 55
Startpoint: HWDATA[22].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][22].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[22].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897039 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179719 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANY:1260631 L4 length:3 (26,44)->(26,42))                    0.119     0.257
| (IPIN:799660 side: (RIGHT,) (26,42))                            0.101     0.358
| (intra 'clb' routing)                                           0.221     0.578
U_mem.memory[1][22].D[0] (dffre at (26,42))                      -0.000     0.578
data arrival time                                                           0.578

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[1][22].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.578
---------------------------------------------------------------------------------
slack (MET)                                                                 0.588


#Path 56
Startpoint: HWDATA[11].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][11].D[0] (dffre at (27,40) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[11].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902852 side: (RIGHT,) (29,44))                            0.000     0.019
| (CHANY:1269289 L4 length:4 (29,44)->(29,41))                    0.119     0.138
| (CHANX:1163561 L4 length:4 (29,40)->(26,40))                    0.119     0.257
| (IPIN:767514 side: (TOP,) (27,40))                              0.101     0.358
| (intra 'clb' routing)                                           0.221     0.578
U_mem.memory[3][11].D[0] (dffre at (27,40))                      -0.000     0.578
data arrival time                                                           0.578

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][11].C[0] (dffre at (27,40))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.578
---------------------------------------------------------------------------------
slack (MET)                                                                 0.588


#Path 57
Startpoint: HRDATA[17].Q[0] (dffre at (25,42) clocked by HCLK)
Endpoint  : out:HRDATA[17].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[17].C[0] (dffre at (25,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[17].Q[0] (dffre at (25,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799455 side: (RIGHT,) (25,42))                              0.000     0.048
| (CHANY:1257680 L1 length:1 (25,42)->(25,42))                      0.061     0.109
| (CHANX:1171603 L1 length:1 (25,42)->(25,42))                      0.061     0.170
| (CHANY:1254832 L1 length:1 (24,43)->(24,43))                      0.061     0.231
| (CHANX:1175603 L1 length:1 (24,43)->(24,43))                      0.061     0.292
| (CHANY:1251984 L1 length:1 (23,44)->(23,44))                      0.061     0.353
| (CHANX:1179708 L4 length:4 (24,44)->(27,44))                      0.119     0.472
| (IPIN:888568 side: (TOP,) (24,44))                                0.101     0.573
| (intra 'io' routing)                                              0.016     0.588
out:HRDATA[17].outpad[0] (.output at (24,44))                       0.000     0.588
data arrival time                                                             0.588

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.588
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.588


#Path 58
Startpoint: HWDATA[10].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][10].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[10].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902803 side: (TOP,) (29,44))                              0.000     0.019
| (CHANX:1179998 L1 length:1 (29,44)->(29,44))                    0.061     0.080
| (CHANY:1269469 L1 length:1 (29,44)->(29,44))                    0.061     0.141
| (CHANX:1175765 L4 length:4 (29,43)->(26,43))                    0.119     0.260
| (IPIN:813382 side: (TOP,) (27,43))                              0.101     0.361
| (intra 'clb' routing)                                           0.221     0.581
U_mem.memory[1][10].D[0] (dffre at (27,43))                       0.000     0.581
data arrival time                                                           0.581

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[1][10].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.581
---------------------------------------------------------------------------------
slack (MET)                                                                 0.591


#Path 59
Startpoint: HWDATA[10].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][10].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[10].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902803 side: (TOP,) (29,44))                              0.000     0.019
| (CHANX:1179998 L1 length:1 (29,44)->(29,44))                    0.061     0.080
| (CHANY:1269469 L1 length:1 (29,44)->(29,44))                    0.061     0.141
| (CHANX:1175765 L4 length:4 (29,43)->(26,43))                    0.119     0.260
| (IPIN:813382 side: (TOP,) (27,43))                              0.101     0.361
| (intra 'clb' routing)                                           0.221     0.581
U_mem.memory[0][10].D[0] (dffre at (27,43))                       0.000     0.581
data arrival time                                                           0.581

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[0][10].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.581
---------------------------------------------------------------------------------
slack (MET)                                                                 0.591


#Path 60
Startpoint: HWDATA[10].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][10].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[10].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902803 side: (TOP,) (29,44))                              0.000     0.019
| (CHANX:1179998 L1 length:1 (29,44)->(29,44))                    0.061     0.080
| (CHANY:1269469 L1 length:1 (29,44)->(29,44))                    0.061     0.141
| (CHANX:1175765 L4 length:4 (29,43)->(26,43))                    0.119     0.260
| (IPIN:813382 side: (TOP,) (27,43))                              0.101     0.361
| (intra 'clb' routing)                                           0.221     0.581
U_mem.memory[2][10].D[0] (dffre at (27,43))                       0.000     0.581
data arrival time                                                           0.581

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][10].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.581
---------------------------------------------------------------------------------
slack (MET)                                                                 0.591


#Path 61
Startpoint: HWDATA[10].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][10].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[10].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902803 side: (TOP,) (29,44))                              0.000     0.019
| (CHANX:1179998 L1 length:1 (29,44)->(29,44))                    0.061     0.080
| (CHANY:1269469 L1 length:1 (29,44)->(29,44))                    0.061     0.141
| (CHANX:1175765 L4 length:4 (29,43)->(26,43))                    0.119     0.260
| (IPIN:813382 side: (TOP,) (27,43))                              0.101     0.361
| (intra 'clb' routing)                                           0.221     0.581
U_mem.memory[3][10].D[0] (dffre at (27,43))                       0.000     0.581
data arrival time                                                           0.581

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][10].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.581
---------------------------------------------------------------------------------
slack (MET)                                                                 0.591


#Path 62
Startpoint: HWDATA[4].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][4].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902797 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179827 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1266567 L1 length:1 (28,44)->(28,44))                   0.061     0.199
| (CHANX:1175691 L4 length:4 (28,43)->(25,43))                   0.119     0.318
| (IPIN:813393 side: (TOP,) (27,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.165     0.584
U_mem.memory[2][4].D[0] (dffre at (27,43))                      -0.000     0.584
data arrival time                                                          0.584

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[2][4].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.584
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 63
Startpoint: HWDATA[21].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][21].D[0] (dffre at (24,41) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[21].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897038 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179701 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANY:1254731 L4 length:4 (24,44)->(24,41))                    0.119     0.257
| (CHANX:1167475 L1 length:1 (24,41)->(24,41))                    0.061     0.318
| (IPIN:782327 side: (TOP,) (24,41))                              0.101     0.419
| (intra 'clb' routing)                                           0.165     0.584
U_mem.memory[3][21].D[0] (dffre at (24,41))                      -0.000     0.584
data arrival time                                                           0.584

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][21].C[0] (dffre at (24,41))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.584
---------------------------------------------------------------------------------
slack (MET)                                                                 0.593


#Path 64
Startpoint: HWDATA[4].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][4].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902797 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179827 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1266567 L1 length:1 (28,44)->(28,44))                   0.061     0.199
| (CHANX:1175691 L4 length:4 (28,43)->(25,43))                   0.119     0.318
| (IPIN:813393 side: (TOP,) (27,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.165     0.584
U_mem.memory[0][4].D[0] (dffre at (27,43))                      -0.000     0.584
data arrival time                                                          0.584

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[0][4].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.584
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 65
Startpoint: HWDATA[21].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][21].D[0] (dffre at (24,41) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[21].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897038 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179701 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANY:1254731 L4 length:4 (24,44)->(24,41))                    0.119     0.257
| (CHANX:1167475 L1 length:1 (24,41)->(24,41))                    0.061     0.318
| (IPIN:782327 side: (TOP,) (24,41))                              0.101     0.419
| (intra 'clb' routing)                                           0.165     0.584
U_mem.memory[1][21].D[0] (dffre at (24,41))                      -0.000     0.584
data arrival time                                                           0.584

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[1][21].C[0] (dffre at (24,41))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.584
---------------------------------------------------------------------------------
slack (MET)                                                                 0.593


#Path 66
Startpoint: HWDATA[25].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][25].D[0] (dffre at (24,41) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[25].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897042 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179693 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANY:1251839 L4 length:4 (23,44)->(23,41))                    0.119     0.257
| (CHANX:1167470 L1 length:1 (24,41)->(24,41))                    0.061     0.318
| (IPIN:782309 side: (TOP,) (24,41))                              0.101     0.419
| (intra 'clb' routing)                                           0.167     0.586
U_mem.memory[3][25].D[0] (dffre at (24,41))                      -0.000     0.586
data arrival time                                                           0.586

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][25].C[0] (dffre at (24,41))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.586
---------------------------------------------------------------------------------
slack (MET)                                                                 0.595


#Path 67
Startpoint: HWDATA[3].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][3].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902796 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179825 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1260741 L1 length:1 (26,44)->(26,44))                   0.061     0.199
| (CHANX:1175565 L4 length:4 (26,43)->(23,43))                   0.119     0.318
| (IPIN:813087 side: (TOP,) (25,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.167     0.586
U_mem.memory[0][3].D[0] (dffre at (25,43))                      -0.000     0.586
data arrival time                                                          0.586

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[0][3].C[0] (dffre at (25,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.586
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 68
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[2].R[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1171551 L1 length:1 (24,42)->(24,42))                   0.061     0.260
| (CHANY:1251932 L1 length:1 (23,43)->(23,43))                   0.061     0.321
| (CHANX:1175632 L4 length:4 (24,43)->(27,43))                   0.119     0.440
| (IPIN:813255 side: (TOP,) (26,43))                             0.101     0.541
| (intra 'clb' routing)                                          0.066     0.607
HRDATA[2].R[0] (dffre at (26,43))                                0.000     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[2].C[0] (dffre at (26,43))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 69
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[7].R[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1171551 L1 length:1 (24,42)->(24,42))                   0.061     0.260
| (CHANY:1251932 L1 length:1 (23,43)->(23,43))                   0.061     0.321
| (CHANX:1175632 L4 length:4 (24,43)->(27,43))                   0.119     0.440
| (IPIN:813255 side: (TOP,) (26,43))                             0.101     0.541
| (intra 'clb' routing)                                          0.066     0.607
HRDATA[7].R[0] (dffre at (26,43))                                0.000     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[7].C[0] (dffre at (26,43))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 70
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[6].R[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1171551 L1 length:1 (24,42)->(24,42))                   0.061     0.260
| (CHANY:1251932 L1 length:1 (23,43)->(23,43))                   0.061     0.321
| (CHANX:1175632 L4 length:4 (24,43)->(27,43))                   0.119     0.440
| (IPIN:813255 side: (TOP,) (26,43))                             0.101     0.541
| (intra 'clb' routing)                                          0.066     0.607
HRDATA[6].R[0] (dffre at (26,43))                                0.000     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[6].C[0] (dffre at (26,43))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 71
Startpoint: HRESETn.inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[5].R[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input at (25,44))                             0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:891278 side: (TOP,) (25,44))                             0.000     0.019
| (CHANX:1179733 L1 length:1 (25,44)->(25,44))                   0.061     0.080
| (CHANY:1254757 L4 length:4 (24,44)->(24,41))                   0.119     0.199
| (CHANX:1171551 L1 length:1 (24,42)->(24,42))                   0.061     0.260
| (CHANY:1251932 L1 length:1 (23,43)->(23,43))                   0.061     0.321
| (CHANX:1175632 L4 length:4 (24,43)->(27,43))                   0.119     0.440
| (IPIN:813255 side: (TOP,) (26,43))                             0.101     0.541
| (intra 'clb' routing)                                          0.066     0.607
HRDATA[5].R[0] (dffre at (26,43))                                0.000     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
HRDATA[5].C[0] (dffre at (26,43))                                0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 72
Startpoint: HWDATA[7].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][7].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902800 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179817 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1257791 L4 length:2 (25,44)->(25,43))                   0.119     0.257
| (CHANX:1171712 L4 length:4 (26,42)->(29,42))                   0.119     0.376
| (IPIN:799777 side: (TOP,) (27,42))                             0.101     0.477
| (intra 'clb' routing)                                          0.131     0.608
U_mem.memory[3][7].D[0] (dffre at (27,42))                       0.000     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[3][7].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 73
Startpoint: HWDATA[7].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][7].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902800 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179817 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1257791 L4 length:2 (25,44)->(25,43))                   0.119     0.257
| (CHANX:1171712 L4 length:4 (26,42)->(29,42))                   0.119     0.376
| (IPIN:799777 side: (TOP,) (27,42))                             0.101     0.477
| (intra 'clb' routing)                                          0.131     0.608
U_mem.memory[1][7].D[0] (dffre at (27,42))                       0.000     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[1][7].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 74
Startpoint: HWDATA[8].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][8].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902801 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179835 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1257723 L4 length:3 (25,44)->(25,42))                   0.119     0.257
| (CHANX:1175521 L4 length:4 (25,43)->(22,43))                   0.119     0.376
| (IPIN:813078 side: (TOP,) (25,43))                             0.101     0.477
| (intra 'clb' routing)                                          0.131     0.608
U_mem.memory[2][8].D[0] (dffre at (25,43))                       0.000     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[2][8].C[0] (dffre at (25,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 75
Startpoint: HWDATA[28].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][28].D[0] (dffre at (22,43) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[28].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897093 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263545 L4 length:3 (27,44)->(27,42))                    0.119     0.138
| (CHANX:1175643 L4 length:4 (27,43)->(24,43))                    0.119     0.257
| (CHANX:1175459 L4 length:4 (24,43)->(21,43))                    0.119     0.376
| (IPIN:812782 side: (TOP,) (22,43))                              0.101     0.477
| (intra 'clb' routing)                                           0.131     0.608
U_mem.memory[1][28].D[0] (dffre at (22,43))                       0.000     0.608
data arrival time                                                           0.608

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[1][28].C[0] (dffre at (22,43))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.608
---------------------------------------------------------------------------------
slack (MET)                                                                 0.617


#Path 76
Startpoint: HWDATA[8].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][8].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902801 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179835 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1257723 L4 length:3 (25,44)->(25,42))                   0.119     0.257
| (CHANX:1175521 L4 length:4 (25,43)->(22,43))                   0.119     0.376
| (IPIN:813078 side: (TOP,) (25,43))                             0.101     0.477
| (intra 'clb' routing)                                          0.131     0.608
U_mem.memory[0][8].D[0] (dffre at (25,43))                       0.000     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[0][8].C[0] (dffre at (25,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 77
Startpoint: HWDATA[14].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][14].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[14].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902855 side: (RIGHT,) (29,44))                            0.000     0.019
| (CHANY:1269455 L1 length:1 (29,44)->(29,44))                    0.061     0.080
| (CHANX:1175779 L4 length:4 (29,43)->(26,43))                    0.119     0.199
| (CHANY:1266487 L1 length:1 (28,43)->(28,43))                    0.061     0.260
| (CHANX:1171643 L4 length:4 (28,42)->(25,42))                    0.119     0.379
| (IPIN:799773 side: (TOP,) (27,42))                              0.101     0.480
| (intra 'clb' routing)                                           0.131     0.611
U_mem.memory[0][14].D[0] (dffre at (27,42))                       0.000     0.611
data arrival time                                                           0.611

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[0][14].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.611
---------------------------------------------------------------------------------
slack (MET)                                                                 0.620


#Path 78
Startpoint: HWDATA[30].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][30].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[30].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897095 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263631 L1 length:1 (27,44)->(27,44))                    0.061     0.080
| (CHANX:1175651 L4 length:4 (27,43)->(24,43))                    0.119     0.199
| (CHANY:1251915 L1 length:1 (23,43)->(23,43))                    0.061     0.260
| (CHANX:1171335 L4 length:4 (23,42)->(20,42))                    0.119     0.379
| (IPIN:799169 side: (TOP,) (22,42))                              0.101     0.480
| (intra 'clb' routing)                                           0.131     0.611
U_mem.memory[2][30].D[0] (dffre at (22,42))                       0.000     0.611
data arrival time                                                           0.611

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][30].C[0] (dffre at (22,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.611
---------------------------------------------------------------------------------
slack (MET)                                                                 0.620


#Path 79
Startpoint: HWDATA[14].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][14].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[14].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:902855 side: (RIGHT,) (29,44))                            0.000     0.019
| (CHANY:1269455 L1 length:1 (29,44)->(29,44))                    0.061     0.080
| (CHANX:1175779 L4 length:4 (29,43)->(26,43))                    0.119     0.199
| (CHANY:1266487 L1 length:1 (28,43)->(28,43))                    0.061     0.260
| (CHANX:1171643 L4 length:4 (28,42)->(25,42))                    0.119     0.379
| (IPIN:799773 side: (TOP,) (27,42))                              0.101     0.480
| (intra 'clb' routing)                                           0.131     0.611
U_mem.memory[2][14].D[0] (dffre at (27,42))                       0.000     0.611
data arrival time                                                           0.611

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][14].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.611
---------------------------------------------------------------------------------
slack (MET)                                                                 0.620


#Path 80
Startpoint: HWDATA[3].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][3].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902796 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179825 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANX:1179875 L1 length:1 (27,44)->(27,44))                   0.061     0.199
| (CHANY:1260641 L4 length:3 (26,44)->(26,42))                   0.119     0.318
| (IPIN:799648 side: (RIGHT,) (26,42))                           0.101     0.419
| (intra 'clb' routing)                                          0.210     0.629
U_mem.memory[3][3].D[0] (dffre at (26,42))                      -0.000     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[3][3].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 81
Startpoint: HWDATA[4].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][4].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902797 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179827 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1266567 L1 length:1 (28,44)->(28,44))                   0.061     0.199
| (CHANX:1175691 L4 length:4 (28,43)->(25,43))                   0.119     0.318
| (IPIN:813393 side: (TOP,) (27,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.210     0.629
U_mem.memory[3][4].D[0] (dffre at (27,43))                      -0.000     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[3][4].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 82
Startpoint: HWDATA[3].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][3].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902796 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179825 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANX:1179875 L1 length:1 (27,44)->(27,44))                   0.061     0.199
| (CHANY:1260641 L4 length:3 (26,44)->(26,42))                   0.119     0.318
| (IPIN:799648 side: (RIGHT,) (26,42))                           0.101     0.419
| (intra 'clb' routing)                                          0.210     0.629
U_mem.memory[1][3].D[0] (dffre at (26,42))                      -0.000     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[1][3].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 83
Startpoint: HWDATA[4].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][4].D[0] (dffre at (27,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902797 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179827 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1266567 L1 length:1 (28,44)->(28,44))                   0.061     0.199
| (CHANX:1175691 L4 length:4 (28,43)->(25,43))                   0.119     0.318
| (IPIN:813393 side: (TOP,) (27,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.210     0.629
U_mem.memory[1][4].D[0] (dffre at (27,43))                      -0.000     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[1][4].C[0] (dffre at (27,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 84
Startpoint: HRDATA[28].Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : out:HRDATA[28].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[28].C[0] (dffre at (25,41))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[28].Q[0] (dffre at (25,41)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:782431 side: (TOP,) (25,41))                                0.000     0.048
| (CHANX:1167371 L4 length:4 (25,41)->(22,41))                      0.119     0.167
| (CHANY:1246056 L4 length:3 (21,42)->(21,44))                      0.119     0.286
| (CHANX:1175403 L1 length:1 (21,43)->(21,43))                      0.061     0.347
| (CHANY:1243240 L1 length:1 (20,44)->(20,44))                      0.061     0.408
| (CHANX:1179524 L4 length:4 (21,44)->(24,44))                      0.119     0.527
| (IPIN:888579 side: (TOP,) (24,44))                                0.101     0.627
| (intra 'io' routing)                                              0.016     0.643
out:HRDATA[28].outpad[0] (.output at (24,44))                       0.000     0.643
data arrival time                                                             0.643

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.643
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.643


#Path 85
Startpoint: HRDATA[21].Q[0] (dffre at (24,42) clocked by HCLK)
Endpoint  : out:HRDATA[21].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[21].C[0] (dffre at (24,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[21].Q[0] (dffre at (24,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799306 side: (RIGHT,) (24,42))                              0.000     0.048
| (CHANY:1254773 L1 length:1 (24,42)->(24,42))                      0.061     0.109
| (CHANX:1167325 L4 length:4 (24,41)->(21,41))                      0.119     0.228
| (CHANY:1251908 L4 length:3 (23,42)->(23,44))                      0.119     0.347
| (CHANY:1251998 L1 length:1 (23,44)->(23,44))                      0.061     0.408
| (CHANX:1179694 L4 length:4 (24,44)->(27,44))                      0.119     0.527
| (IPIN:888572 side: (TOP,) (24,44))                                0.101     0.627
| (intra 'io' routing)                                              0.016     0.643
out:HRDATA[21].outpad[0] (.output at (24,44))                       0.000     0.643
data arrival time                                                             0.643

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.643
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.643


#Path 86
Startpoint: HRDATA[11].Q[0] (dffre at (24,42) clocked by HCLK)
Endpoint  : out:HRDATA[11].outpad[0] (.output at (24,44) clocked by HCLK)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                     0.000     0.000
| (intra 'io' routing)                                              0.019     0.019
| (inter-block routing:global net)                                  0.000     0.019
| (intra 'clb' routing)                                             0.000     0.019
HRDATA[11].C[0] (dffre at (24,42))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                       0.029     0.048
HRDATA[11].Q[0] (dffre at (24,42)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                             0.000     0.048
| (OPIN:799288 side: (TOP,) (24,42))                                0.000     0.048
| (CHANX:1171369 L4 length:4 (24,42)->(21,42))                      0.119     0.167
| (CHANY:1251912 L1 length:1 (23,43)->(23,43))                      0.061     0.228
| (CHANX:1175531 L1 length:1 (23,43)->(23,43))                      0.061     0.289
| (CHANY:1249064 L1 length:1 (22,44)->(22,44))                      0.061     0.350
| (CHANX:1179652 L4 length:4 (23,44)->(26,44))                      0.119     0.469
| (CHANX:1179676 L1 length:1 (24,44)->(24,44))                      0.061     0.530
| (IPIN:888562 side: (TOP,) (24,44))                                0.101     0.630
| (intra 'io' routing)                                              0.016     0.646
out:HRDATA[11].outpad[0] (.output at (24,44))                       0.000     0.646
data arrival time                                                             0.646

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                           -0.000
data arrival time                                                             0.646
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.646


#Path 87
Startpoint: HRDATA[7].Q[0] (dffre at (26,43) clocked by HCLK)
Endpoint  : out:HRDATA[7].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[7].C[0] (dffre at (26,43))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[7].Q[0] (dffre at (26,43)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:813220 side: (RIGHT,) (26,43))                             0.000     0.048
| (CHANY:1260661 L1 length:1 (26,43)->(26,43))                     0.061     0.109
| (CHANX:1171734 L1 length:1 (27,42)->(27,42))                     0.061     0.170
| (CHANY:1263509 L1 length:1 (27,42)->(27,42))                     0.061     0.231
| (CHANX:1167517 L4 length:4 (27,41)->(24,41))                     0.119     0.350
| (CHANY:1257734 L4 length:3 (25,42)->(25,44))                     0.119     0.469
| (CHANX:1179751 L1 length:1 (25,44)->(25,44))                     0.061     0.530
| (IPIN:891447 side: (TOP,) (25,44))                               0.101     0.630
| (intra 'io' routing)                                             0.016     0.646
out:HRDATA[7].outpad[0] (.output at (25,44))                       0.000     0.646
data arrival time                                                            0.646

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.646
----------------------------------------------------------------------------------
slack (MET)                                                                  0.646


#Path 88
Startpoint: HRDATA[0].Q[0] (dffre at (26,40) clocked by HCLK)
Endpoint  : out:HRDATA[0].outpad[0] (.output at (25,44) clocked by HCLK)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                    0.000     0.000
| (intra 'io' routing)                                             0.019     0.019
| (inter-block routing:global net)                                 0.000     0.019
| (intra 'clb' routing)                                            0.000     0.019
HRDATA[0].C[0] (dffre at (26,40))                                  0.000     0.019
| (primitive 'dffre' Tcq_min)                                      0.029     0.048
HRDATA[0].Q[0] (dffre at (26,40)) [clock-to-output]                0.000     0.048
| (intra 'clb' routing)                                            0.000     0.048
| (OPIN:767349 side: (RIGHT,) (26,40))                             0.000     0.048
| (CHANY:1260494 L4 length:4 (26,40)->(26,43))                     0.119     0.167
| (CHANX:1171679 L1 length:1 (26,42)->(26,42))                     0.061     0.228
| (CHANY:1257756 L1 length:1 (25,43)->(25,43))                     0.061     0.289
| (CHANX:1175679 L1 length:1 (25,43)->(25,43))                     0.061     0.350
| (CHANY:1254908 L1 length:1 (24,44)->(24,44))                     0.061     0.411
| (CHANX:1179760 L4 length:4 (25,44)->(28,44))                     0.119     0.530
| (IPIN:891440 side: (TOP,) (25,44))                               0.101     0.630
| (intra 'io' routing)                                             0.016     0.646
out:HRDATA[0].outpad[0] (.output at (25,44))                       0.000     0.646
data arrival time                                                            0.646

clock HCLK (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            0.646
----------------------------------------------------------------------------------
slack (MET)                                                                  0.646


#Path 89
Startpoint: HWDATA[2].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][2].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902795 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179823 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1266555 L1 length:1 (28,44)->(28,44))                   0.061     0.199
| (CHANX:1175703 L4 length:4 (28,43)->(25,43))                   0.119     0.318
| (IPIN:813235 side: (TOP,) (26,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.221     0.639
U_mem.memory[2][2].D[0] (dffre at (26,43))                      -0.000     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[2][2].C[0] (dffre at (26,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 90
Startpoint: HWDATA[1].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][1].D[0] (dffre at (25,40) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[1].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902794 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179821 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1257663 L4 length:4 (25,44)->(25,41))                   0.119     0.257
| (CHANX:1163475 L1 length:1 (25,40)->(25,40))                   0.061     0.318
| (IPIN:767215 side: (TOP,) (25,40))                             0.101     0.419
| (intra 'clb' routing)                                          0.221     0.639
U_mem.memory[3][1].D[0] (dffre at (25,40))                      -0.000     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[3][1].C[0] (dffre at (25,40))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 91
Startpoint: HWDATA[7].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][7].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902800 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179817 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1257791 L4 length:2 (25,44)->(25,43))                   0.119     0.257
| (CHANX:1175726 L1 length:1 (26,43)->(26,43))                   0.061     0.318
| (IPIN:813232 side: (TOP,) (26,43))                             0.101     0.419
| (intra 'clb' routing)                                          0.221     0.639
U_mem.memory[0][7].D[0] (dffre at (26,43))                      -0.000     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[0][7].C[0] (dffre at (26,43))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 92
Startpoint: HWDATA[8].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][8].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902801 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179835 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1263471 L4 length:4 (27,44)->(27,41))                   0.119     0.257
| (CHANX:1171741 L1 length:1 (27,42)->(27,42))                   0.061     0.318
| (IPIN:799778 side: (TOP,) (27,42))                             0.101     0.419
| (intra 'clb' routing)                                          0.221     0.639
U_mem.memory[1][8].D[0] (dffre at (27,42))                      -0.000     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[1][8].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 93
Startpoint: HWDATA[21].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][21].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[21].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897038 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179701 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANY:1254731 L4 length:4 (24,44)->(24,41))                    0.119     0.257
| (CHANX:1171537 L1 length:1 (24,42)->(24,42))                    0.061     0.318
| (IPIN:799319 side: (TOP,) (24,42))                              0.101     0.419
| (intra 'clb' routing)                                           0.221     0.639
U_mem.memory[2][21].D[0] (dffre at (24,42))                      -0.000     0.639
data arrival time                                                           0.639

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[2][21].C[0] (dffre at (24,42))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.639
---------------------------------------------------------------------------------
slack (MET)                                                                 0.648


#Path 94
Startpoint: HWDATA[8].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][8].D[0] (dffre at (27,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902801 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179835 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANY:1263471 L4 length:4 (27,44)->(27,41))                   0.119     0.257
| (CHANX:1171741 L1 length:1 (27,42)->(27,42))                   0.061     0.318
| (IPIN:799778 side: (TOP,) (27,42))                             0.101     0.419
| (intra 'clb' routing)                                          0.221     0.639
U_mem.memory[3][8].D[0] (dffre at (27,42))                      -0.000     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[3][8].C[0] (dffre at (27,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 95
Startpoint: HWDATA[28].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][28].D[0] (dffre at (24,40) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[28].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897093 side: (RIGHT,) (27,44))                            0.000     0.019
| (CHANY:1263545 L4 length:3 (27,44)->(27,42))                    0.119     0.138
| (CHANY:1263419 L4 length:4 (27,43)->(27,40))                    0.119     0.257
| (CHANX:1163459 L4 length:4 (27,40)->(24,40))                    0.119     0.376
| (IPIN:767074 side: (TOP,) (24,40))                              0.101     0.477
| (intra 'clb' routing)                                           0.165     0.642
U_mem.memory[3][28].D[0] (dffre at (24,40))                       0.000     0.642
data arrival time                                                           0.642

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][28].C[0] (dffre at (24,40))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.642
---------------------------------------------------------------------------------
slack (MET)                                                                 0.651


#Path 96
Startpoint: HWDATA[6].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[2][6].D[0] (dffre at (27,41) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[6].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902799 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179847 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANX:1179877 L1 length:1 (27,44)->(27,44))                   0.061     0.199
| (CHANY:1260577 L4 length:4 (26,44)->(26,41))                   0.119     0.318
| (CHANX:1167668 L1 length:1 (27,41)->(27,41))                   0.061     0.379
| (IPIN:782781 side: (TOP,) (27,41))                             0.101     0.480
| (intra 'clb' routing)                                          0.165     0.645
U_mem.memory[2][6].D[0] (dffre at (27,41))                       0.000     0.645
data arrival time                                                          0.645

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[2][6].C[0] (dffre at (27,41))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.645
--------------------------------------------------------------------------------
slack (MET)                                                                0.654


#Path 97
Startpoint: HWDATA[6].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[0][6].D[0] (dffre at (27,41) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[6].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902799 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179847 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANX:1179877 L1 length:1 (27,44)->(27,44))                   0.061     0.199
| (CHANY:1260577 L4 length:4 (26,44)->(26,41))                   0.119     0.318
| (CHANX:1167668 L1 length:1 (27,41)->(27,41))                   0.061     0.379
| (IPIN:782781 side: (TOP,) (27,41))                             0.101     0.480
| (intra 'clb' routing)                                          0.165     0.645
U_mem.memory[0][6].D[0] (dffre at (27,41))                       0.000     0.645
data arrival time                                                          0.645

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[0][6].C[0] (dffre at (27,41))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.645
--------------------------------------------------------------------------------
slack (MET)                                                                0.654


#Path 98
Startpoint: HWDATA[22].inpad[0] (.input at (27,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][22].D[0] (dffre at (24,41) clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWDATA[22].inpad[0] (.input at (27,44))                           0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (OPIN:897039 side: (TOP,) (27,44))                              0.000     0.019
| (CHANX:1179719 L4 length:4 (27,44)->(24,44))                    0.119     0.138
| (CHANX:1179749 L1 length:1 (25,44)->(25,44))                    0.061     0.199
| (CHANY:1254753 L4 length:4 (24,44)->(24,41))                    0.119     0.318
| (CHANX:1167477 L1 length:1 (24,41)->(24,41))                    0.061     0.379
| (IPIN:782328 side: (TOP,) (24,41))                              0.101     0.480
| (intra 'clb' routing)                                           0.165     0.645
U_mem.memory[3][22].D[0] (dffre at (24,41))                       0.000     0.645
data arrival time                                                           0.645

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                   0.000     0.000
| (intra 'io' routing)                                            0.019     0.019
| (inter-block routing:global net)                                0.000     0.019
| (intra 'clb' routing)                                           0.000     0.019
U_mem.memory[3][22].C[0] (dffre at (24,41))                       0.000     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.645
---------------------------------------------------------------------------------
slack (MET)                                                                 0.654


#Path 99
Startpoint: HWDATA[2].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[1][2].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902795 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179823 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANX:1179869 L1 length:1 (27,44)->(27,44))                   0.061     0.199
| (CHANY:1260579 L4 length:4 (26,44)->(26,41))                   0.119     0.318
| (CHANX:1171673 L1 length:1 (26,42)->(26,42))                   0.061     0.379
| (IPIN:799625 side: (TOP,) (26,42))                             0.101     0.480
| (intra 'clb' routing)                                          0.167     0.647
U_mem.memory[1][2].D[0] (dffre at (26,42))                       0.000     0.647
data arrival time                                                          0.647

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[1][2].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.647
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 100
Startpoint: HWDATA[2].inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : U_mem.memory[3][2].D[0] (dffre at (26,42) clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input at (29,44))                           0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (OPIN:902795 side: (TOP,) (29,44))                             0.000     0.019
| (CHANX:1179823 L4 length:4 (29,44)->(26,44))                   0.119     0.138
| (CHANX:1179869 L1 length:1 (27,44)->(27,44))                   0.061     0.199
| (CHANY:1260579 L4 length:4 (26,44)->(26,41))                   0.119     0.318
| (CHANX:1171673 L1 length:1 (26,42)->(26,42))                   0.061     0.379
| (IPIN:799625 side: (TOP,) (26,42))                             0.101     0.480
| (intra 'clb' routing)                                          0.167     0.647
U_mem.memory[3][2].D[0] (dffre at (26,42))                       0.000     0.647
data arrival time                                                          0.647

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.019     0.019
| (inter-block routing:global net)                               0.000     0.019
| (intra 'clb' routing)                                          0.000     0.019
U_mem.memory[3][2].C[0] (dffre at (26,42))                       0.000     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.647
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#End of timing report
