Generated by Fabric Compiler ( version 2022.2 <build 117120> ) at Fri Jul  7 19:29:12 2023


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                  
+----------------------------------------------------------------------------------------------------------+
| Input      | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/DDR_HDMI_Loop_Demo.v                      
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/DDR3/DDR_RD_Ctrl.v                        
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/DDR3/DDR_WR_Ctrl.v                        
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/DDR3/DDR_Arbitration_Ctrl.v               
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/Image_Process_Interface.v                 
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/DDR3/DDR3_Interface.v                     
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/Frame_RD_Interface.v                      
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/iic_dri.v                                 
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/ms72xx_ctl.v                              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/ms7200_ctl.v                              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/ms7210_ctl.v                              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/rtl/cmos_8_16bit.v                        
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/rtl/power_on_delay.v                      
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/rtl/i2c_com.v                             
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/reg_config.v                              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface1.v              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/source/Frame_WR_Interface2.v              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/source/key_ctl.v                          
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/src/btn_deb_fix.v                         
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/source/Image_Preprocess_Interface.v       
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/source/source/Video_Analyze_Interface.v          
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/ipcore/FIFO_16x4096x128/FIFO_16x4096x128.idf     
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/ipcore/FIFO_128x512x16/FIFO_128x512x16.idf       
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/ipcore/DDR3_Inst/DDR3_Inst.idf                   
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/ipcore/Config_HDMI/Config_HDMI.idf               
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/ipcore/pll/pll.idf                               
| Output     | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/compile/DDR_HDMI_Loop_Demo_comp.adf              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/compile/DDR_HDMI_Loop_Demo.cmr                   
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/compile/cmr.db                                   
+----------------------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo} -top_module DDR_HDMI_Loop_Demo
Peak memory: 205 MB
Total CPU time to compile completion : 0h:0m:10s
Process Total CPU time to compile completion : 0h:0m:10s
Total real time to compile completion : 0h:0m:20s
