--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml SOCMF.twx SOCMF.ncd -o SOCMF.twr SOCMF.pcf

Design file:              SOCMF.ncd
Physical constraint file: SOCMF.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5097 paths analyzed, 499 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.495ns.
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk (SLICE_X43Y112.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/sh_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 0)
  Clock Path Skew:      -0.508ns (0.994 - 1.502)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y33.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X43Y112.SR     net (fanout=334)      3.517   rst
    SLICE_X43Y112.CLK    Trck                  0.212   U6/P7SEG/sh_clk
                                                       U6/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.435ns logic, 3.517ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X30Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 1)
  Clock Path Skew:      -0.338ns (0.992 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y33.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X29Y68.A6      net (fanout=334)      2.787   rst
    SLICE_X29Y68.A       Tilo                  0.043   U6/P7SEG/rst_inv
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X30Y68.CE      net (fanout=2)        0.198   U6/P7SEG/rst_inv
    SLICE_X30Y68.CLK     Tceck                 0.201   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (0.467ns logic, 2.985ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0 (SLICE_X30Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 1)
  Clock Path Skew:      -0.338ns (0.992 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y33.AQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X29Y68.A6      net (fanout=334)      2.787   rst
    SLICE_X29Y68.A       Tilo                  0.043   U6/P7SEG/rst_inv
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X30Y68.CE      net (fanout=2)        0.198   U6/P7SEG/rst_inv
    SLICE_X30Y68.CLK     Tceck                 0.201   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (0.467ns logic, 2.985ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0 (SLICE_X30Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/S_0_1 (FF)
  Destination:          U6/P7SEG/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/S_0_1 to U6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.AMUX    Tshcko                0.129   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_0_1
    SLICE_X30Y68.A6      net (fanout=1)        0.056   U6/P7SEG/S_0_1
    SLICE_X30Y68.CLK     Tah         (-Th)     0.032   U6/P7SEG/S<1>
                                                       U6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       U6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.097ns logic, 0.056ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/Go_1 (SLICE_X32Y69.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_0 (FF)
  Destination:          U6/P7SEG/Go_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_0 to U6/P7SEG/Go_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.BMUX    Tshcko                0.127   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_0
    SLICE_X32Y69.CX      net (fanout=5)        0.121   U6/P7SEG/Go<0>
    SLICE_X32Y69.CLK     Tckdi       (-Th)     0.047   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_1
    -------------------------------------------------  ---------------------------
    Total                                      0.201ns (0.080ns logic, 0.121ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk_1 (SLICE_X32Y70.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/sh_clk_1 (FF)
  Destination:          U6/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/sh_clk_1 to U6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.AQ      Tcko                  0.100   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/sh_clk_1
    SLICE_X32Y70.A3      net (fanout=1)        0.135   U6/P7SEG/sh_clk_1
    SLICE_X32Y70.CLK     Tah         (-Th)     0.032   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.068ns logic, 0.135ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_0/SR
  Location pin: SLICE_X39Y67.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_1/SR
  Location pin: SLICE_X39Y67.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.495|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5097 paths, 0 nets, and 642 connections

Design statistics:
   Minimum period:   4.495ns{1}   (Maximum frequency: 222.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 22 18:47:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 822 MB



