

================================================================
== Vitis HLS Report for 'block_mm_Pipeline_2'
================================================================
* Date:           Mon Jul 28 11:58:59 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.094 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       49|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_17_fu_260_p2     |         +|   0|  0|  12|           5|           1|
    |exitcond793_fu_254_p2  |      icmp|   0|  0|  10|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  22|          10|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    5|         10|
    |empty_fu_66              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_66  |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_2|  return value|
|AB_15_out         |  out|   32|      ap_vld|            AB_15_out|       pointer|
|AB_15_out_ap_vld  |  out|    1|      ap_vld|            AB_15_out|       pointer|
|AB_14_out         |  out|   32|      ap_vld|            AB_14_out|       pointer|
|AB_14_out_ap_vld  |  out|    1|      ap_vld|            AB_14_out|       pointer|
|AB_13_out         |  out|   32|      ap_vld|            AB_13_out|       pointer|
|AB_13_out_ap_vld  |  out|    1|      ap_vld|            AB_13_out|       pointer|
|AB_12_out         |  out|   32|      ap_vld|            AB_12_out|       pointer|
|AB_12_out_ap_vld  |  out|    1|      ap_vld|            AB_12_out|       pointer|
|AB_11_out         |  out|   32|      ap_vld|            AB_11_out|       pointer|
|AB_11_out_ap_vld  |  out|    1|      ap_vld|            AB_11_out|       pointer|
|AB_10_out         |  out|   32|      ap_vld|            AB_10_out|       pointer|
|AB_10_out_ap_vld  |  out|    1|      ap_vld|            AB_10_out|       pointer|
|AB_9_out          |  out|   32|      ap_vld|             AB_9_out|       pointer|
|AB_9_out_ap_vld   |  out|    1|      ap_vld|             AB_9_out|       pointer|
|AB_8_out          |  out|   32|      ap_vld|             AB_8_out|       pointer|
|AB_8_out_ap_vld   |  out|    1|      ap_vld|             AB_8_out|       pointer|
|AB_7_out          |  out|   32|      ap_vld|             AB_7_out|       pointer|
|AB_7_out_ap_vld   |  out|    1|      ap_vld|             AB_7_out|       pointer|
|AB_6_out          |  out|   32|      ap_vld|             AB_6_out|       pointer|
|AB_6_out_ap_vld   |  out|    1|      ap_vld|             AB_6_out|       pointer|
|AB_5_out          |  out|   32|      ap_vld|             AB_5_out|       pointer|
|AB_5_out_ap_vld   |  out|    1|      ap_vld|             AB_5_out|       pointer|
|AB_4_out          |  out|   32|      ap_vld|             AB_4_out|       pointer|
|AB_4_out_ap_vld   |  out|    1|      ap_vld|             AB_4_out|       pointer|
|AB_3_out          |  out|   32|      ap_vld|             AB_3_out|       pointer|
|AB_3_out_ap_vld   |  out|    1|      ap_vld|             AB_3_out|       pointer|
|AB_2_out          |  out|   32|      ap_vld|             AB_2_out|       pointer|
|AB_2_out_ap_vld   |  out|    1|      ap_vld|             AB_2_out|       pointer|
|AB_1_out          |  out|   32|      ap_vld|             AB_1_out|       pointer|
|AB_1_out_ap_vld   |  out|    1|      ap_vld|             AB_1_out|       pointer|
|AB_out            |  out|   32|      ap_vld|               AB_out|       pointer|
|AB_out_ap_vld     |  out|    1|      ap_vld|               AB_out|       pointer|
+------------------+-----+-----+------------+---------------------+--------------+

