\hypertarget{structLLWU__Type}{}\section{L\+L\+W\+U\+\_\+\+Type Struct Reference}
\label{structLLWU__Type}\index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_af4e20147909cf3d6a8ec04750fc36833}{P\+E1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_a95ff50f29c9dd8bb33ab20a0cbb24a67}{P\+E2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_aea83255d229cf9f16973c2e2c289d084}{P\+E3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_a3e7dd04bfade7dc646336a69827f8d8f}{P\+E4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_aded2b9c734957e9882cefccb5029c51f}{ME}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_a7a06923d73cbfb32196f92cec9832679}{F1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_a2e0cf4aaae8993a69589806facbdb943}{F2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{structLLWU__Type_a3c0a1985283644dfd4d68600e899b55f}{F3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_aa94a3a9f881724ef6ed7658e387aa159}{F\+I\+L\+T1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_a5736205996ff7fc8e4eba49f8f0e44ea}{F\+I\+L\+T2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLLWU__Type_ace78cf7cc590f959ee7485ef82661ab3}{R\+ST}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+L\+WU -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!F1@{F1}}
\index{F1@{F1}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F1}{F1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+F1}\hypertarget{structLLWU__Type_a7a06923d73cbfb32196f92cec9832679}{}\label{structLLWU__Type_a7a06923d73cbfb32196f92cec9832679}
L\+L\+WU Flag 1 register, offset\+: 0x5 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!F2@{F2}}
\index{F2@{F2}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F2}{F2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+F2}\hypertarget{structLLWU__Type_a2e0cf4aaae8993a69589806facbdb943}{}\label{structLLWU__Type_a2e0cf4aaae8993a69589806facbdb943}
L\+L\+WU Flag 2 register, offset\+: 0x6 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!F3@{F3}}
\index{F3@{F3}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F3}{F3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+F3}\hypertarget{structLLWU__Type_a3c0a1985283644dfd4d68600e899b55f}{}\label{structLLWU__Type_a3c0a1985283644dfd4d68600e899b55f}
L\+L\+WU Flag 3 register, offset\+: 0x7 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!F\+I\+L\+T1@{F\+I\+L\+T1}}
\index{F\+I\+L\+T1@{F\+I\+L\+T1}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+I\+L\+T1}{FILT1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+F\+I\+L\+T1}\hypertarget{structLLWU__Type_aa94a3a9f881724ef6ed7658e387aa159}{}\label{structLLWU__Type_aa94a3a9f881724ef6ed7658e387aa159}
L\+L\+WU Pin Filter 1 register, offset\+: 0x8 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!F\+I\+L\+T2@{F\+I\+L\+T2}}
\index{F\+I\+L\+T2@{F\+I\+L\+T2}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+I\+L\+T2}{FILT2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+F\+I\+L\+T2}\hypertarget{structLLWU__Type_a5736205996ff7fc8e4eba49f8f0e44ea}{}\label{structLLWU__Type_a5736205996ff7fc8e4eba49f8f0e44ea}
L\+L\+WU Pin Filter 2 register, offset\+: 0x9 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!ME@{ME}}
\index{ME@{ME}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{ME}{ME}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+ME}\hypertarget{structLLWU__Type_aded2b9c734957e9882cefccb5029c51f}{}\label{structLLWU__Type_aded2b9c734957e9882cefccb5029c51f}
L\+L\+WU Module Enable register, offset\+: 0x4 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!P\+E1@{P\+E1}}
\index{P\+E1@{P\+E1}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+E1}{PE1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+P\+E1}\hypertarget{structLLWU__Type_af4e20147909cf3d6a8ec04750fc36833}{}\label{structLLWU__Type_af4e20147909cf3d6a8ec04750fc36833}
L\+L\+WU Pin Enable 1 register, offset\+: 0x0 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!P\+E2@{P\+E2}}
\index{P\+E2@{P\+E2}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+E2}{PE2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+P\+E2}\hypertarget{structLLWU__Type_a95ff50f29c9dd8bb33ab20a0cbb24a67}{}\label{structLLWU__Type_a95ff50f29c9dd8bb33ab20a0cbb24a67}
L\+L\+WU Pin Enable 2 register, offset\+: 0x1 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!P\+E3@{P\+E3}}
\index{P\+E3@{P\+E3}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+E3}{PE3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+P\+E3}\hypertarget{structLLWU__Type_aea83255d229cf9f16973c2e2c289d084}{}\label{structLLWU__Type_aea83255d229cf9f16973c2e2c289d084}
L\+L\+WU Pin Enable 3 register, offset\+: 0x2 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!P\+E4@{P\+E4}}
\index{P\+E4@{P\+E4}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+E4}{PE4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+P\+E4}\hypertarget{structLLWU__Type_a3e7dd04bfade7dc646336a69827f8d8f}{}\label{structLLWU__Type_a3e7dd04bfade7dc646336a69827f8d8f}
L\+L\+WU Pin Enable 4 register, offset\+: 0x3 \index{L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}!R\+ST@{R\+ST}}
\index{R\+ST@{R\+ST}!L\+L\+W\+U\+\_\+\+Type@{L\+L\+W\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+ST}{RST}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+L\+W\+U\+\_\+\+Type\+::\+R\+ST}\hypertarget{structLLWU__Type_ace78cf7cc590f959ee7485ef82661ab3}{}\label{structLLWU__Type_ace78cf7cc590f959ee7485ef82661ab3}
L\+L\+WU Reset Enable register, offset\+: 0xA 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
