$date
	Sun Oct 23 00:17:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#144350
b11000 &
b11000 %
1$
b11000 !
1"
#144351
0"
#144354
b1100 &
b1100 %
#144358
b110 &
b110 %
#144362
b11 &
b11 %
#144366
b1010 &
b1010 %
#144370
b101 &
b101 %
#144374
b10000 &
b10000 %
#144378
b1000 &
b1000 %
#144382
b100 &
b100 %
#144386
b10 &
b10 %
#144390
b1 &
1#
b1 %
#144394
b0 &
b0 %
0#
0$
#1218811
b10100 !
1"
#1218814
b10100 &
b10100 %
1$
#1218815
0"
#1218818
b1010 &
b1010 %
#1218822
b101 &
b101 %
#1218826
b10000 &
b10000 %
#1218830
b1000 &
b1000 %
#1218834
b100 &
b100 %
#1218838
b10 &
b10 %
#1218842
b1 &
b1 %
1#
#1218846
b0 &
0#
b0 %
0$
#2140001
b10111 !
1"
#2140002
b10111 &
b10111 %
1$
#2140003
0"
#2140006
b1000110 &
b1000110 %
#2140010
b100011 &
b100011 %
#2140014
b1101010 &
b1101010 %
#2140018
b110101 &
b110101 %
#2140022
b10100000 &
b10100000 %
#2140026
b1010000 &
b1010000 %
#2140030
b101000 &
b101000 %
#2140034
b10100 &
b10100 %
#2140038
b1010 &
b1010 %
#2140042
b101 &
b101 %
#2140046
b10000 &
b10000 %
#2140050
b1000 &
b1000 %
#2140054
b100 &
b100 %
#2140058
b10 &
b10 %
#2140062
b1 &
1#
b1 %
#2140066
b0 &
b0 %
0#
0$
#4500012
