Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 22:22:36 2025
| Host         : Kahu running 64-bit major release  (build 9200)
| Command      : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
| Design       : toplevel
| Device       : xczu1cg-sbva484-1-e
| Speed File   : -1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  | 2890 |     0 |          0 |     37440 |  7.72 |
|   LUT as Logic             | 2818 |     0 |          0 |     37440 |  7.53 |
|   LUT as Memory            |   72 |     0 |          0 |     15840 |  0.45 |
|     LUT as Distributed RAM |   72 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 2043 |     0 |          0 |     74880 |  2.73 |
|   Register as Flip Flop    | 2043 |     0 |          0 |     74880 |  2.73 |
|   Register as Latch        |    0 |     0 |          0 |     74880 |  0.00 |
| CARRY8                     |   98 |     0 |          0 |      4680 |  2.09 |
| F7 Muxes                   |    0 |     0 |          0 |     18720 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |      9360 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |      4680 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 147   |          Yes |         Set |            - |
| 1896  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   36 |     0 |          0 |       108 | 33.33 |
|   RAMB36/FIFO*    |   36 |     0 |          0 |       108 | 33.33 |
|     RAMB36E2 only |   36 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       216 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       216 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   17 |     0 |          0 |        82 | 20.73 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       184 |  0.54 |
|   BUFGCE             |    1 |     0 |          0 |        76 |  1.32 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| PS8       |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1896 |            Register |
| LUT6     | 1188 |                 CLB |
| LUT4     |  966 |                 CLB |
| LUT5     |  503 |                 CLB |
| LUT3     |  273 |                 CLB |
| LUT2     |  258 |                 CLB |
| FDSE     |  147 |            Register |
| RAMD32   |  124 |                 CLB |
| CARRY8   |   98 |                 CLB |
| LUT1     |   97 |                 CLB |
| RAMB36E2 |   36 |            BLOCKRAM |
| RAMS32   |   20 |                 CLB |
| INBUF    |   15 |                 I/O |
| IBUFCTRL |   15 |              Others |
| OBUFT    |   12 |                 I/O |
| OBUF     |    2 |                 I/O |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| zynqTOclkwizard_zynq_ultra_ps_e_0_0 |    1 |
| zynqTOclkwizard_clk_wiz_0_0         |    1 |
| aee_rom                             |    1 |
+-------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


