
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Zedboard/1DCFNN/1DCFNN_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program_Files/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_OneDCFNN_IP_0_2/design_1_OneDCFNN_IP_0_2.dcp' for cell 'design_1_i/OneDCFNN_IP_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_1/design_1_axi_timer_0_1.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1230.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_1/design_1_axi_timer_0_1.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_1/design_1_axi_timer_0_1.xdc] for cell 'design_1_i/axi_timer_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1230.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1230.461 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1230.461 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 166977cd4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.230 ; gain = 358.770

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d201604d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 1818.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 116 cells and removed 157 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1481e2e9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.845 . Memory (MB): peak = 1818.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11e8ccf4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1818.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 106 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11e8ccf4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1818.633 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11e8ccf4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1818.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11e8ccf4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1818.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             116  |             157  |                                              0  |
|  Constant propagation         |               4  |               8  |                                              0  |
|  Sweep                        |               0  |             106  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1818.633 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 89ac1781

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1818.633 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 90
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 64862f51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1963.539 ; gain = 0.000
Ending Power Optimization Task | Checksum: 64862f51

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1963.539 ; gain = 144.906

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: e74767c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1963.539 ; gain = 0.000
Ending Final Cleanup Task | Checksum: e74767c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.539 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e74767c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.539 ; gain = 733.078
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 45218b34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1963.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ecba407c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e386431d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e386431d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e386431d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ce83417d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 3c281dd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 8a7d6cf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 53 LUTNM shape to break, 649 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 53, total 53, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 352 nets or LUTs. Breaked 53 LUTs, combined 299 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           53  |            299  |                   352  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           53  |            299  |                   352  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1306f7938

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 83a821a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 2 Global Placement | Checksum: 83a821a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e64aefcc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d4c4bed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: afa30bda

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ae26d93d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f8bf7f4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f04cd097

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b522920c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a5505f71

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: ee19d176

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ee19d176

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fd0ea88

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.979 | TNS=-683.265 |
Phase 1 Physical Synthesis Initialization | Checksum: 17c4fa7a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1589aed8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fd0ea88

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.017. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f10f5f28

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f10f5f28

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f10f5f28

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                4x4|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f10f5f28

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f10f5f28

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 273db6619

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000
Ending Placer Task | Checksum: 18a4283f7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.609 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1963.539 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 1.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.703 | TNS=-662.753 |
Phase 1 Physical Synthesis Initialization | Checksum: 13373e8bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.947 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.703 | TNS=-662.753 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000
Phase 2 DSP Register Optimization | Checksum: 13373e8bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.703 | TNS=-662.753 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_4__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_12__0_n_0.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_12__0
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_12__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.700 | TNS=-662.705 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.699 | TNS=-662.689 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.658 | TNS=-662.033 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_12__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_12__0
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_4__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_4__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_12__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.627 | TNS=-661.537 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_1__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_1__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_1__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_9__0_n_0.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_9__0
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_9__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.608 | TNS=-661.233 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_3__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_3__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_3__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_11__0_n_0.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_11__0
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.599 | TNS=-661.089 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_2__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_2__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.578 | TNS=-660.753 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0
INFO: [Physopt 32-601] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0. Net driver design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.576 | TNS=-660.721 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_2__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_2__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_10__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_10__0
INFO: [Physopt 32-134] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_10__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_10__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_10__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.571 | TNS=-660.641 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_4__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.567 | TNS=-660.577 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0
INFO: [Physopt 32-134] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.546 | TNS=-660.241 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.546 | TNS=-660.241 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.543 | TNS=-660.193 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.532 | TNS=-660.017 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.505 | TNS=-659.585 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[18].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_9
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.496 | TNS=-659.441 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[10].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_9
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.484 | TNS=-659.249 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_1__0_n_0.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_1__0
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.479 | TNS=-659.169 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_2__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_2__0
INFO: [Physopt 32-601] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_2__0_n_0. Net driver design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_2__0 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.470 | TNS=-659.025 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[18].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_9
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.469 | TNS=-659.009 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.461 | TNS=-658.881 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.447 | TNS=-658.657 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.443 | TNS=-658.593 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_4__0
INFO: [Physopt 32-601] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_4__0_n_0. Net driver design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_4__0 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.443 | TNS=-658.593 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_2__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_2__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_9__0_n_0.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_9__0
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_9__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.442 | TNS=-658.577 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.440 | TNS=-658.545 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.438 | TNS=-658.513 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[26]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.436 | TNS=-658.481 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[22]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.431 | TNS=-658.401 |
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[26]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[26]_repN.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_9_replica
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[26]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.428 | TNS=-658.353 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.425 | TNS=-658.305 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.425 | TNS=-658.305 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.422 | TNS=-658.257 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[16].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_11
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.419 | TNS=-658.209 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.416 | TNS=-658.161 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.412 | TNS=-658.097 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.409 | TNS=-658.049 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.401 | TNS=-657.921 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.401 | TNS=-657.921 |
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_9_n_0.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_9
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.398 | TNS=-657.873 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.392 | TNS=-657.777 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[20].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_11
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.392 | TNS=-657.777 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[14].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_9
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.389 | TNS=-657.729 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[22]_repN.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_9_replica
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[22]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.387 | TNS=-657.697 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[23].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_12
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.382 | TNS=-657.617 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.381 | TNS=-657.601 |
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10_n_0.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.381 | TNS=-657.601 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.375 | TNS=-657.505 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__7_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[28].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_i_9
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.370 | TNS=-657.425 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.368 | TNS=-657.393 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[15]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.363 | TNS=-657.313 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.361 | TNS=-657.281 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_4__0
INFO: [Physopt 32-571] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_4__0_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.360 | TNS=-657.265 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[6]. Net driver design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_9 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.360 | TNS=-657.265 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__6_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.355 | TNS=-657.185 |
INFO: [Physopt 32-601] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[4]. Net driver design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_11 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.355 | TNS=-657.185 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.346 | TNS=-657.041 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.345 | TNS=-657.025 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.343 | TNS=-656.993 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.340 | TNS=-656.945 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_i_4__0
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__4_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.335 | TNS=-656.865 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_2_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_2
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.333 | TNS=-656.833 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.332 | TNS=-656.817 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_2_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_2
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[25].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_10
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.331 | TNS=-656.801 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.329 | TNS=-656.769 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_2_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_2
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[21]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.327 | TNS=-656.737 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.326 | TNS=-656.721 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_2_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_2
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[9].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_10
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.323 | TNS=-656.673 |
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[6].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_9
INFO: [Physopt 32-710] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.318 | TNS=-656.593 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.316 | TNS=-656.561 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_10
INFO: [Physopt 32-81] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.316 | TNS=-656.561 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_4__0
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.314 | TNS=-656.529 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__0_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__0_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[6].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_9
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.309 | TNS=-656.449 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[5].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_13
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.304 | TNS=-656.369 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[14].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_9
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.299 | TNS=-656.289 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_10
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.297 | TNS=-656.257 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[19].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_12
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.296 | TNS=-656.241 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.293 | TNS=-656.193 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_2_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_2
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[13].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_i_10
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.290 | TNS=-656.145 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_2_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_2
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[21]_repN.  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_10_replica
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[21]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.289 | TNS=-656.129 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[4].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_11
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.281 | TNS=-656.001 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[3].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_10
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.275 | TNS=-655.905 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.274 | TNS=-655.889 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[21]_repN.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_10_replica
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[21]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.274 | TNS=-655.889 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.270 | TNS=-655.825 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__203_carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.268 | TNS=-655.793 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[16].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_11
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.267 | TNS=-655.777 |
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.266 | TNS=-655.761 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[7].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__0_i_12
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.260 | TNS=-655.665 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_2_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_2
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17]_repN.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_i_10_replica
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[17]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.259 | TNS=-655.649 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[20].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_i_11
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.256 | TNS=-655.601 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15].  Re-placed instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]
INFO: [Physopt 32-735] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.099 | TNS=-653.089 |
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.099 | TNS=-653.089 |
Phase 3 Critical Path Optimization | Checksum: 13373e8bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.539 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.099 | TNS=-653.089 |
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]
INFO: [Physopt 32-572] Net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0.  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15].  Did not re-place instance design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.099 | TNS=-653.089 |
Phase 4 Critical Path Optimization | Checksum: 13373e8bb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-11.099 | TNS=-653.089 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.604  |          9.664  |            6  |              0  |                    92  |           0  |           2  |  00:00:09  |
|  Total          |          0.604  |          9.664  |            6  |              0  |                    92  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.539 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1148a1f77

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
642 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.608 . Memory (MB): peak = 1963.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ecf7c82b ConstDB: 0 ShapeSum: 1236d75d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c7015374

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.016 ; gain = 76.477
Post Restoration Checksum: NetGraph: 353de869 NumContArr: 91c36b0b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7015374

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.043 ; gain = 76.504

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c7015374

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.605 ; gain = 84.066

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c7015374

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.605 ; gain = 84.066
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1187c4934

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.188 ; gain = 111.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.860| TNS=-634.772| WHS=-0.299 | THS=-91.288|

Phase 2 Router Initialization | Checksum: 173cba955

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2110.152 ; gain = 146.613

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11866
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11866
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 173cba955

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2110.152 ; gain = 146.613
Phase 3 Initial Routing | Checksum: 1b7d0f108

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2110.152 ; gain = 146.613
INFO: [Route 35-580] Design has 22 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/output_pixel_reg[10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3587
 Number of Nodes with overlaps = 1421
 Number of Nodes with overlaps = 467
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.174| TNS=-3909.960| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1703734b8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2110.152 ; gain = 146.613

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 763
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.962| TNS=-3909.430| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10dcea71a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2110.152 ; gain = 146.613

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 728
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.950| TNS=-3900.125| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18313bbb0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2110.152 ; gain = 146.613
Phase 4 Rip-up And Reroute | Checksum: 18313bbb0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2110.152 ; gain = 146.613

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12ea68d12

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2110.152 ; gain = 146.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.835| TNS=-3872.908| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11fdc3f3e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11fdc3f3e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168
Phase 5 Delay and Skew Optimization | Checksum: 11fdc3f3e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 123377486

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.751| TNS=-1430.217| WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e8ec61df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168
Phase 6 Post Hold Fix | Checksum: e8ec61df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.31754 %
  Global Horizontal Routing Utilization  = 3.10548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15ab624db

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ab624db

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2124.707 ; gain = 161.168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 121e06d2f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2124.707 ; gain = 161.168

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.751| TNS=-1430.217| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 121e06d2f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2124.707 ; gain = 161.168
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2124.707 ; gain = 161.168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
662 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2124.707 ; gain = 161.168
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.828 . Memory (MB): peak = 2124.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
674 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[0] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[10] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[11] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[12] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[12]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[13] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[13]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[14] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[15] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[15]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[16] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[16]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[17] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[17]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[18] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[18]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[19] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[19]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[1] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[20] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[20]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[21] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[21]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[22] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[22]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[23] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[23]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[24] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[24]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[25] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[25]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[26] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[26]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[27] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[27]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[28] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[28]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[29] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[29]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[2] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[30] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[30]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[31] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[31]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[3] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[4] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[5] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[6] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[7] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[8] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[9] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 58 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Oct  9 19:10:33 2022. For additional details about this file, please refer to the WebTalk help file at E:/Program_Files/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2615.398 ; gain = 490.414
INFO: [Common 17-206] Exiting Vivado at Sun Oct  9 19:10:34 2022...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1234.062 ; gain = 4.492
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for avnet.com:zedboard:part0:1.4. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for avnet.com:zedboard:part0:1.4. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1234.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1478 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1536.512 ; gain = 2.938
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1536.512 ; gain = 2.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1536.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1537.062 ; gain = 313.867
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program_Files/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[0] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[10] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[11] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[12] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[12]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[13] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[13]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[14] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[15] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[15]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[16] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[16]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[17] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[17]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[18] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[18]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[19] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[19]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[1] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[20] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[20]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[21] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[21]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[22] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[22]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[23] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[23]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[24] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[24]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[25] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[25]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[26] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[26]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[27] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[27]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[28] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[28]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[29] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[29]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[2] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[30] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[30]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[31] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[31]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[3] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[4] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[5] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[6] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[7] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[8] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[9] multiplier stage design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_convolutional_top/u_conv_processing_element/u_conv_mult_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/u_df_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fully_connected_top/u_fc_processing_element/u_fc_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 58 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Oct  9 19:25:49 2022. For additional details about this file, please refer to the WebTalk help file at E:/Program_Files/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 58 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2121.273 ; gain = 584.211
INFO: [Common 17-206] Exiting Vivado at Sun Oct  9 19:25:49 2022...
