#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x133a04d70 .scope module, "RAM_tb" "RAM_tb" 2 20;
 .timescale 0 0;
v0x133a20130_0 .var "addr", 11 0;
v0x133a201e0_0 .var "clk", 0 0;
v0x133a20270_0 .var "data_in", 15 0;
v0x133a20340_0 .net "data_out", 15 0, v0x133a1fdd0_0;  1 drivers
v0x133a203f0_0 .var "re", 0 0;
v0x133a204c0_0 .var "we", 0 0;
S_0x133a06d30 .scope module, "dut" "top" 2 29, 2 3 0, S_0x133a04d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "addr";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 16 "data_out";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
v0x133a04ee0_0 .net "addr", 11 0, v0x133a20130_0;  1 drivers
v0x133a1fc90_0 .net "clk", 0 0, v0x133a201e0_0;  1 drivers
v0x133a1fd30_0 .net "data_in", 15 0, v0x133a20270_0;  1 drivers
v0x133a1fdd0_0 .var "data_out", 15 0;
v0x133a1fe80 .array "mem", 4095 0, 15 0;
v0x133a1ff60_0 .net "re", 0 0, v0x133a203f0_0;  1 drivers
v0x133a20000_0 .net "we", 0 0, v0x133a204c0_0;  1 drivers
E_0x133a09ac0 .event posedge, v0x133a1fc90_0;
    .scope S_0x133a06d30;
T_0 ;
    %wait E_0x133a09ac0;
    %load/vec4 v0x133a20000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x133a1fd30_0;
    %load/vec4 v0x133a04ee0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133a1fe80, 0, 4;
T_0.0 ;
    %load/vec4 v0x133a1ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x133a04ee0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x133a1fe80, 4;
    %assign/vec4 v0x133a1fdd0_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x133a04d70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a201e0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x133a20130_0, 0, 12;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x133a20270_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a204c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a203f0_0, 0, 1;
    %wait E_0x133a09ac0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x133a20130_0, 0, 12;
    %pushi/vec4 42405, 0, 16;
    %store/vec4 v0x133a20270_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133a204c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a203f0_0, 0, 1;
    %wait E_0x133a09ac0;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x133a20130_0, 0, 12;
    %pushi/vec4 23130, 0, 16;
    %store/vec4 v0x133a20270_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133a204c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a203f0_0, 0, 1;
    %wait E_0x133a09ac0;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x133a20130_0, 0, 12;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x133a20270_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133a204c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a203f0_0, 0, 1;
    %wait E_0x133a09ac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a204c0_0, 0, 1;
    %wait E_0x133a09ac0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x133a20130_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133a203f0_0, 0, 1;
    %wait E_0x133a09ac0;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x133a20130_0, 0, 12;
    %wait E_0x133a09ac0;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x133a20130_0, 0, 12;
    %wait E_0x133a09ac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133a203f0_0, 0, 1;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x133a04d70;
T_2 ;
    %vpi_call 2 87 "$dumpfile", "ram.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133a04d70 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x133a04d70;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x133a201e0_0;
    %inv;
    %store/vec4 v0x133a201e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/ram/RAM_tb.v";
