

================================================================
== Vitis HLS Report for 'backProp_8_4_10_s'
================================================================
* Date:           Sat Apr 12 12:19:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.996 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      167|      167|  1.670 us|  1.670 us|  167|  167|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172   |backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2   |       42|       42|   0.420 us|   0.420 us|   41|   41|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186  |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33  |       66|       66|   0.660 us|   0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212   |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3   |       82|       82|   0.820 us|   0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227                  |backProp_8_4_10_Pipeline_VITIS_LOOP_190_1                  |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247                   |backProp_8_4_10_Pipeline_VITIS_LOOP_31_1                   |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259                  |backProp_8_4_10_Pipeline_VITIS_LOOP_208_3                  |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     388|   1263|    -|
|Memory           |        0|    -|      25|     16|    0|
|Multiplexer      |        -|    -|       0|    246|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|     427|   1529|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227                  |backProp_8_4_10_Pipeline_VITIS_LOOP_190_1                  |        0|   0|  105|  157|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259                  |backProp_8_4_10_Pipeline_VITIS_LOOP_208_3                  |        0|   1|   33|  263|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247                   |backProp_8_4_10_Pipeline_VITIS_LOOP_31_1                   |        0|   0|    9|  120|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172   |backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2   |        0|   0|   24|  187|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212   |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3   |        0|   3|   57|  241|    0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186  |backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33  |        0|   3|  160|  295|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   7|  388| 1263|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                    Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_l_plus1_T_U  |backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W  |        0|  25|  16|    0|    40|   25|     1|         1000|
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                             |        0|  25|  16|    0|    40|   25|     1|         1000|
    +---------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |agg_result_0_o         |  20|          4|   25|        100|
    |agg_result_0_o_ap_vld  |  20|          4|    1|          4|
    |agg_result_1_o         |  20|          4|   25|        100|
    |agg_result_1_o_ap_vld  |  20|          4|    1|          4|
    |agg_result_2_o         |  20|          4|   25|        100|
    |agg_result_2_o_ap_vld  |  20|          4|    1|          4|
    |agg_result_3_o         |  20|          4|   25|        100|
    |agg_result_3_o_ap_vld  |  20|          4|    1|          4|
    |ap_NS_fsm              |  49|          9|    1|          9|
    |w_l_plus1_T_address0   |  14|          3|    6|         18|
    |w_l_plus1_T_ce0        |  14|          3|    1|          3|
    |w_l_plus1_T_we0        |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 246|         49|  113|        448|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                        Name                                       | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                          |  8|   0|    8|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg                  |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg                  |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg                   |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg   |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg  |  1|   0|    1|          0|
    |grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg   |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                              | 14|   0|   14|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>|  return value|
|agg_result_0_i         |   in|   25|     ap_ovld|        agg_result_0|       pointer|
|agg_result_0_o         |  out|   25|     ap_ovld|        agg_result_0|       pointer|
|agg_result_0_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_0|       pointer|
|agg_result_1_i         |   in|   25|     ap_ovld|        agg_result_1|       pointer|
|agg_result_1_o         |  out|   25|     ap_ovld|        agg_result_1|       pointer|
|agg_result_1_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_1|       pointer|
|agg_result_2_i         |   in|   25|     ap_ovld|        agg_result_2|       pointer|
|agg_result_2_o         |  out|   25|     ap_ovld|        agg_result_2|       pointer|
|agg_result_2_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_2|       pointer|
|agg_result_3_i         |   in|   25|     ap_ovld|        agg_result_3|       pointer|
|agg_result_3_o         |  out|   25|     ap_ovld|        agg_result_3|       pointer|
|agg_result_3_o_ap_vld  |  out|    1|     ap_ovld|        agg_result_3|       pointer|
|w_l_plus1_0_address0   |  out|    4|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_0_ce0        |  out|    1|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_0_q0         |   in|   25|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_1_address0   |  out|    4|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_1_ce0        |  out|    1|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_1_q0         |   in|   25|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_2_address0   |  out|    4|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_2_ce0        |  out|    1|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_2_q0         |   in|   25|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_3_address0   |  out|    4|   ap_memory|         w_l_plus1_3|         array|
|w_l_plus1_3_ce0        |  out|    1|   ap_memory|         w_l_plus1_3|         array|
|w_l_plus1_3_q0         |   in|   25|   ap_memory|         w_l_plus1_3|         array|
|d_l_plus1_0_address0   |  out|    4|   ap_memory|         d_l_plus1_0|         array|
|d_l_plus1_0_ce0        |  out|    1|   ap_memory|         d_l_plus1_0|         array|
|d_l_plus1_0_q0         |   in|   25|   ap_memory|         d_l_plus1_0|         array|
|input_0_address0       |  out|    3|   ap_memory|             input_0|         array|
|input_0_ce0            |  out|    1|   ap_memory|             input_0|         array|
|input_0_q0             |   in|   24|   ap_memory|             input_0|         array|
|weights_0_address0     |  out|    2|   ap_memory|           weights_0|         array|
|weights_0_ce0          |  out|    1|   ap_memory|           weights_0|         array|
|weights_0_q0           |   in|   25|   ap_memory|           weights_0|         array|
|weights_1_address0     |  out|    2|   ap_memory|           weights_1|         array|
|weights_1_ce0          |  out|    1|   ap_memory|           weights_1|         array|
|weights_1_q0           |   in|   25|   ap_memory|           weights_1|         array|
|weights_2_address0     |  out|    2|   ap_memory|           weights_2|         array|
|weights_2_ce0          |  out|    1|   ap_memory|           weights_2|         array|
|weights_2_q0           |   in|   25|   ap_memory|           weights_2|         array|
|weights_3_address0     |  out|    2|   ap_memory|           weights_3|         array|
|weights_3_ce0          |  out|    1|   ap_memory|           weights_3|         array|
|weights_3_q0           |   in|   25|   ap_memory|           weights_3|         array|
|weights_4_address0     |  out|    2|   ap_memory|           weights_4|         array|
|weights_4_ce0          |  out|    1|   ap_memory|           weights_4|         array|
|weights_4_q0           |   in|   25|   ap_memory|           weights_4|         array|
|weights_5_address0     |  out|    2|   ap_memory|           weights_5|         array|
|weights_5_ce0          |  out|    1|   ap_memory|           weights_5|         array|
|weights_5_q0           |   in|   25|   ap_memory|           weights_5|         array|
|weights_6_address0     |  out|    2|   ap_memory|           weights_6|         array|
|weights_6_ce0          |  out|    1|   ap_memory|           weights_6|         array|
|weights_6_q0           |   in|   25|   ap_memory|           weights_6|         array|
|weights_7_address0     |  out|    2|   ap_memory|           weights_7|         array|
|weights_7_ce0          |  out|    1|   ap_memory|           weights_7|         array|
|weights_7_q0           |   in|   25|   ap_memory|           weights_7|         array|
|p_read                 |   in|   25|     ap_none|              p_read|        scalar|
|p_read1                |   in|   25|     ap_none|             p_read1|        scalar|
|p_read2                |   in|   25|     ap_none|             p_read2|        scalar|
|p_read3                |   in|   25|     ap_none|             p_read3|        scalar|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_16_load_loc = alloca i64 1"   --->   Operation 9 'alloca' 'output_16_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_13_load_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'output_13_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_10_load_loc = alloca i64 1"   --->   Operation 11 'alloca' 'output_10_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_load_loc = alloca i64 1"   --->   Operation 12 'alloca' 'output_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%net_3_load_loc = alloca i64 1"   --->   Operation 13 'alloca' 'net_3_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%net_2_load_loc = alloca i64 1"   --->   Operation 14 'alloca' 'net_2_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%net_1_load_loc = alloca i64 1"   --->   Operation 15 'alloca' 'net_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%net_load_loc = alloca i64 1"   --->   Operation 16 'alloca' 'net_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%C_load_loc = alloca i64 1"   --->   Operation 17 'alloca' 'C_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%C_29_load_loc = alloca i64 1"   --->   Operation 18 'alloca' 'C_29_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_31_load_loc = alloca i64 1"   --->   Operation 19 'alloca' 'C_31_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_33_load_loc = alloca i64 1"   --->   Operation 20 'alloca' 'C_33_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%w_l_plus1_T = alloca i64 1" [../layer.h:184]   --->   Operation 21 'alloca' 'w_l_plus1_T' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, i25 %w_l_plus1_0, i25 %w_l_plus1_1, i25 %w_l_plus1_2, i25 %w_l_plus1_3, i25 %w_l_plus1_T"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i24 %input_0, i25 %C_33_load_loc, i25 %C_31_load_loc, i25 %C_29_load_loc, i25 %C_load_loc"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 24 [1/2] (1.86ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, i25 %w_l_plus1_0, i25 %w_l_plus1_1, i25 %w_l_plus1_2, i25 %w_l_plus1_3, i25 %w_l_plus1_T"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_0, i25 0"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_1, i25 0"   --->   Operation 26 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_2, i25 0"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_3, i25 0"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.86ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i24 %input_0, i25 %C_33_load_loc, i25 %C_31_load_loc, i25 %C_29_load_loc, i25 %C_load_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_read3136 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 30 'read' 'p_read3136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_read2135 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 31 'read' 'p_read2135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_read1134 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 32 'read' 'p_read1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_read133 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 33 'read' 'p_read133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %agg_result_0, i25 %w_l_plus1_T, i25 %d_l_plus1_0, i25 %agg_result_1, i25 %agg_result_2, i25 %agg_result_3"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%C_33_load = load i25 %C_33_load_loc"   --->   Operation 35 'load' 'C_33_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%C_31_load = load i25 %C_31_load_loc"   --->   Operation 36 'load' 'C_31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%C_29_load = load i25 %C_29_load_loc"   --->   Operation 37 'load' 'C_29_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%C_load = load i25 %C_load_loc"   --->   Operation 38 'load' 'C_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.21ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1, i25 %C_load, i25 %C_29_load, i25 %C_31_load, i25 %C_33_load, i25 %p_read133, i25 %p_read1134, i25 %p_read2135, i25 %p_read3136, i25 %net_load_loc, i25 %net_1_load_loc, i25 %net_2_load_loc, i25 %net_3_load_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.67>
ST_4 : Operation 40 [1/2] (5.67ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %agg_result_0, i25 %w_l_plus1_T, i25 %d_l_plus1_0, i25 %agg_result_1, i25 %agg_result_2, i25 %agg_result_3"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/2] (1.72ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1, i25 %C_load, i25 %C_29_load, i25 %C_31_load, i25 %C_33_load, i25 %p_read133, i25 %p_read1134, i25 %p_read2135, i25 %p_read3136, i25 %net_load_loc, i25 %net_1_load_loc, i25 %net_2_load_loc, i25 %net_3_load_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%net_load = load i25 %net_load_loc"   --->   Operation 42 'load' 'net_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%net_1_load = load i25 %net_1_load_loc"   --->   Operation 43 'load' 'net_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%net_2_load = load i25 %net_2_load_loc"   --->   Operation 44 'load' 'net_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%net_3_load = load i25 %net_3_load_loc"   --->   Operation 45 'load' 'net_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (2.15ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1, i25 %net_load, i25 %net_1_load, i25 %net_2_load, i25 %net_3_load, i18 %output_load_loc, i18 %output_10_load_loc, i18 %output_13_load_1_loc, i18 %output_16_load_loc"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.72>
ST_6 : Operation 47 [1/2] (1.72ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1, i25 %net_load, i25 %net_1_load, i25 %net_2_load, i25 %net_3_load, i18 %output_load_loc, i18 %output_10_load_loc, i18 %output_13_load_1_loc, i18 %output_16_load_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.31>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%output_load = load i18 %output_load_loc"   --->   Operation 48 'load' 'output_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%output_10_load = load i18 %output_10_load_loc"   --->   Operation 49 'load' 'output_10_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%output_13_load = load i18 %output_13_load_1_loc"   --->   Operation 50 'load' 'output_13_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%output_16_load = load i18 %output_16_load_loc"   --->   Operation 51 'load' 'output_16_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [2/2] (5.31ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3, i25 %agg_result_0, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i18 %output_load, i18 %output_10_load, i18 %output_13_load, i18 %output_16_load"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 5.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.54>
ST_8 : Operation 53 [1/2] (6.54ns)   --->   "%call_ln0 = call void @backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3, i25 %agg_result_0, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i18 %output_load, i18 %output_10_load, i18 %output_13_load, i18 %output_16_load"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [../layer.h:222]   --->   Operation 54 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ agg_result_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ agg_result_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ agg_result_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w_l_plus1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_l_plus1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_16_load_loc   (alloca) [ 001111110]
output_13_load_1_loc (alloca) [ 001111110]
output_10_load_loc   (alloca) [ 001111110]
output_load_loc      (alloca) [ 001111110]
net_3_load_loc       (alloca) [ 001111000]
net_2_load_loc       (alloca) [ 001111000]
net_1_load_loc       (alloca) [ 001111000]
net_load_loc         (alloca) [ 001111000]
C_load_loc           (alloca) [ 011100000]
C_29_load_loc        (alloca) [ 011100000]
C_31_load_loc        (alloca) [ 011100000]
C_33_load_loc        (alloca) [ 011100000]
w_l_plus1_T          (alloca) [ 001110000]
call_ln0             (call  ) [ 000000000]
write_ln0            (write ) [ 000000000]
write_ln0            (write ) [ 000000000]
write_ln0            (write ) [ 000000000]
write_ln0            (write ) [ 000000000]
call_ln0             (call  ) [ 000000000]
p_read3136           (read  ) [ 000010000]
p_read2135           (read  ) [ 000010000]
p_read1134           (read  ) [ 000010000]
p_read133            (read  ) [ 000010000]
C_33_load            (load  ) [ 000010000]
C_31_load            (load  ) [ 000010000]
C_29_load            (load  ) [ 000010000]
C_load               (load  ) [ 000010000]
call_ln0             (call  ) [ 000000000]
call_ln0             (call  ) [ 000000000]
net_load             (load  ) [ 000000100]
net_1_load           (load  ) [ 000000100]
net_2_load           (load  ) [ 000000100]
net_3_load           (load  ) [ 000000100]
call_ln0             (call  ) [ 000000000]
output_load          (load  ) [ 000000001]
output_10_load       (load  ) [ 000000001]
output_13_load       (load  ) [ 000000001]
output_16_load       (load  ) [ 000000001]
call_ln0             (call  ) [ 000000000]
ret_ln222            (ret   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_l_plus1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_l_plus1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_l_plus1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_l_plus1_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_l_plus1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l_plus1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="output_16_load_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_16_load_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_13_load_1_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_13_load_1_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_10_load_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_10_load_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_load_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_load_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="net_3_load_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_3_load_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="net_2_load_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_2_load_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="net_1_load_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_1_load_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="net_load_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_load_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="C_load_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_load_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="C_29_load_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_29_load_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="C_31_load_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_31_load_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="C_33_load_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_33_load_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="w_l_plus1_T_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_l_plus1_T/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="25" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="25" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="25" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="25" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read3136_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="25" slack="0"/>
<pin id="150" dir="0" index="1" bw="25" slack="0"/>
<pin id="151" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read3136/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read2135_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="25" slack="0"/>
<pin id="156" dir="0" index="1" bw="25" slack="0"/>
<pin id="157" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read2135/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read1134_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="0"/>
<pin id="162" dir="0" index="1" bw="25" slack="0"/>
<pin id="163" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1134/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read133_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="25" slack="0"/>
<pin id="168" dir="0" index="1" bw="25" slack="0"/>
<pin id="169" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read133/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="25" slack="0"/>
<pin id="175" dir="0" index="2" bw="25" slack="0"/>
<pin id="176" dir="0" index="3" bw="25" slack="0"/>
<pin id="177" dir="0" index="4" bw="25" slack="0"/>
<pin id="178" dir="0" index="5" bw="25" slack="0"/>
<pin id="179" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="25" slack="0"/>
<pin id="189" dir="0" index="2" bw="25" slack="0"/>
<pin id="190" dir="0" index="3" bw="25" slack="0"/>
<pin id="191" dir="0" index="4" bw="25" slack="0"/>
<pin id="192" dir="0" index="5" bw="25" slack="0"/>
<pin id="193" dir="0" index="6" bw="25" slack="0"/>
<pin id="194" dir="0" index="7" bw="25" slack="0"/>
<pin id="195" dir="0" index="8" bw="25" slack="0"/>
<pin id="196" dir="0" index="9" bw="24" slack="0"/>
<pin id="197" dir="0" index="10" bw="25" slack="0"/>
<pin id="198" dir="0" index="11" bw="25" slack="0"/>
<pin id="199" dir="0" index="12" bw="25" slack="0"/>
<pin id="200" dir="0" index="13" bw="25" slack="0"/>
<pin id="201" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="25" slack="0"/>
<pin id="215" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="216" dir="0" index="3" bw="25" slack="0"/>
<pin id="217" dir="0" index="4" bw="25" slack="0"/>
<pin id="218" dir="0" index="5" bw="25" slack="0"/>
<pin id="219" dir="0" index="6" bw="25" slack="0"/>
<pin id="220" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="25" slack="0"/>
<pin id="230" dir="0" index="2" bw="25" slack="0"/>
<pin id="231" dir="0" index="3" bw="25" slack="0"/>
<pin id="232" dir="0" index="4" bw="25" slack="0"/>
<pin id="233" dir="0" index="5" bw="25" slack="0"/>
<pin id="234" dir="0" index="6" bw="25" slack="0"/>
<pin id="235" dir="0" index="7" bw="25" slack="0"/>
<pin id="236" dir="0" index="8" bw="25" slack="0"/>
<pin id="237" dir="0" index="9" bw="25" slack="2"/>
<pin id="238" dir="0" index="10" bw="25" slack="2"/>
<pin id="239" dir="0" index="11" bw="25" slack="2"/>
<pin id="240" dir="0" index="12" bw="25" slack="2"/>
<pin id="241" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="25" slack="0"/>
<pin id="250" dir="0" index="2" bw="25" slack="0"/>
<pin id="251" dir="0" index="3" bw="25" slack="0"/>
<pin id="252" dir="0" index="4" bw="25" slack="0"/>
<pin id="253" dir="0" index="5" bw="18" slack="4"/>
<pin id="254" dir="0" index="6" bw="18" slack="4"/>
<pin id="255" dir="0" index="7" bw="18" slack="4"/>
<pin id="256" dir="0" index="8" bw="18" slack="4"/>
<pin id="257" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="25" slack="0"/>
<pin id="262" dir="0" index="2" bw="25" slack="0"/>
<pin id="263" dir="0" index="3" bw="25" slack="0"/>
<pin id="264" dir="0" index="4" bw="25" slack="0"/>
<pin id="265" dir="0" index="5" bw="18" slack="0"/>
<pin id="266" dir="0" index="6" bw="18" slack="0"/>
<pin id="267" dir="0" index="7" bw="18" slack="0"/>
<pin id="268" dir="0" index="8" bw="18" slack="0"/>
<pin id="269" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="C_33_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="25" slack="2"/>
<pin id="277" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_33_load/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="C_31_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="25" slack="2"/>
<pin id="281" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_31_load/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="C_29_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="25" slack="2"/>
<pin id="285" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_29_load/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="C_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="25" slack="2"/>
<pin id="289" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="net_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="4"/>
<pin id="293" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_load/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="net_1_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="25" slack="4"/>
<pin id="297" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_1_load/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="net_2_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="25" slack="4"/>
<pin id="301" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_2_load/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="net_3_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="25" slack="4"/>
<pin id="305" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_3_load/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="output_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="18" slack="6"/>
<pin id="309" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_load/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="output_10_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="18" slack="6"/>
<pin id="313" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_10_load/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="output_13_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="18" slack="6"/>
<pin id="317" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_13_load/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="output_16_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="6"/>
<pin id="321" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_16_load/7 "/>
</bind>
</comp>

<comp id="323" class="1005" name="output_16_load_loc_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="18" slack="4"/>
<pin id="325" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="output_16_load_loc "/>
</bind>
</comp>

<comp id="329" class="1005" name="output_13_load_1_loc_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="18" slack="4"/>
<pin id="331" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="output_13_load_1_loc "/>
</bind>
</comp>

<comp id="335" class="1005" name="output_10_load_loc_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="18" slack="4"/>
<pin id="337" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="output_10_load_loc "/>
</bind>
</comp>

<comp id="341" class="1005" name="output_load_loc_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="4"/>
<pin id="343" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="output_load_loc "/>
</bind>
</comp>

<comp id="347" class="1005" name="net_3_load_loc_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="25" slack="2"/>
<pin id="349" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="net_3_load_loc "/>
</bind>
</comp>

<comp id="353" class="1005" name="net_2_load_loc_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="25" slack="2"/>
<pin id="355" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="net_2_load_loc "/>
</bind>
</comp>

<comp id="359" class="1005" name="net_1_load_loc_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="2"/>
<pin id="361" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="net_1_load_loc "/>
</bind>
</comp>

<comp id="365" class="1005" name="net_load_loc_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="25" slack="2"/>
<pin id="367" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="net_load_loc "/>
</bind>
</comp>

<comp id="371" class="1005" name="C_load_loc_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="25" slack="0"/>
<pin id="373" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="C_load_loc "/>
</bind>
</comp>

<comp id="377" class="1005" name="C_29_load_loc_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="25" slack="0"/>
<pin id="379" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="C_29_load_loc "/>
</bind>
</comp>

<comp id="383" class="1005" name="C_31_load_loc_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="25" slack="0"/>
<pin id="385" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="C_31_load_loc "/>
</bind>
</comp>

<comp id="389" class="1005" name="C_33_load_loc_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="25" slack="0"/>
<pin id="391" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="C_33_load_loc "/>
</bind>
</comp>

<comp id="395" class="1005" name="p_read3136_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="25" slack="1"/>
<pin id="397" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read3136 "/>
</bind>
</comp>

<comp id="400" class="1005" name="p_read2135_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="25" slack="1"/>
<pin id="402" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read2135 "/>
</bind>
</comp>

<comp id="405" class="1005" name="p_read1134_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="25" slack="1"/>
<pin id="407" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read1134 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_read133_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="25" slack="1"/>
<pin id="412" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read133 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="185"><net_src comp="112" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="212" pin=6"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="243"><net_src comp="166" pin="2"/><net_sink comp="227" pin=5"/></net>

<net id="244"><net_src comp="160" pin="2"/><net_sink comp="227" pin=6"/></net>

<net id="245"><net_src comp="154" pin="2"/><net_sink comp="227" pin=7"/></net>

<net id="246"><net_src comp="148" pin="2"/><net_sink comp="227" pin=8"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="259" pin=4"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="259" pin=5"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="259" pin=6"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="259" pin=7"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="259" pin=8"/></net>

<net id="326"><net_src comp="64" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="247" pin=8"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="332"><net_src comp="68" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="247" pin=7"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="338"><net_src comp="72" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="247" pin=6"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="344"><net_src comp="76" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="247" pin=5"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="350"><net_src comp="80" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="227" pin=12"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="356"><net_src comp="84" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="227" pin=11"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="362"><net_src comp="88" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="227" pin=10"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="368"><net_src comp="92" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="227" pin=9"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="374"><net_src comp="96" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="186" pin=13"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="380"><net_src comp="100" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="186" pin=12"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="386"><net_src comp="104" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="186" pin=11"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="392"><net_src comp="108" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="186" pin=10"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="398"><net_src comp="148" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="227" pin=8"/></net>

<net id="403"><net_src comp="154" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="227" pin=7"/></net>

<net id="408"><net_src comp="160" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="227" pin=6"/></net>

<net id="413"><net_src comp="166" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="227" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {2 3 4 7 8 }
	Port: agg_result_1 | {2 3 4 7 8 }
	Port: agg_result_2 | {2 3 4 7 8 }
	Port: agg_result_3 | {2 3 4 7 8 }
	Port: w_l_plus1_0 | {}
	Port: w_l_plus1_1 | {}
	Port: w_l_plus1_2 | {}
	Port: w_l_plus1_3 | {}
	Port: weights_0 | {}
	Port: weights_1 | {}
	Port: weights_2 | {}
	Port: weights_3 | {}
	Port: weights_4 | {}
	Port: weights_5 | {}
	Port: weights_6 | {}
	Port: weights_7 | {}
 - Input state : 
	Port: backProp<8, 4, 10> : agg_result_0 | {7 8 }
	Port: backProp<8, 4, 10> : agg_result_1 | {7 8 }
	Port: backProp<8, 4, 10> : agg_result_2 | {7 8 }
	Port: backProp<8, 4, 10> : agg_result_3 | {7 8 }
	Port: backProp<8, 4, 10> : w_l_plus1_0 | {1 2 }
	Port: backProp<8, 4, 10> : w_l_plus1_1 | {1 2 }
	Port: backProp<8, 4, 10> : w_l_plus1_2 | {1 2 }
	Port: backProp<8, 4, 10> : w_l_plus1_3 | {1 2 }
	Port: backProp<8, 4, 10> : d_l_plus1_0 | {3 4 }
	Port: backProp<8, 4, 10> : input_0 | {1 2 }
	Port: backProp<8, 4, 10> : weights_0 | {1 2 }
	Port: backProp<8, 4, 10> : weights_1 | {1 2 }
	Port: backProp<8, 4, 10> : weights_2 | {1 2 }
	Port: backProp<8, 4, 10> : weights_3 | {1 2 }
	Port: backProp<8, 4, 10> : weights_4 | {1 2 }
	Port: backProp<8, 4, 10> : weights_5 | {1 2 }
	Port: backProp<8, 4, 10> : weights_6 | {1 2 }
	Port: backProp<8, 4, 10> : weights_7 | {1 2 }
	Port: backProp<8, 4, 10> : p_read | {3 }
	Port: backProp<8, 4, 10> : p_read1 | {3 }
	Port: backProp<8, 4, 10> : p_read2 | {3 }
	Port: backProp<8, 4, 10> : p_read3 | {3 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7
		call_ln0 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172 |    0    |  1.956  |    37   |   147   |
|          | grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186 |    3    |  4.401  |   176   |   253   |
|   call   |  grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212 |    3    |  0.978  |    64   |   173   |
|          |         grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227         |    0    |    0    |   103   |    92   |
|          |          grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247         |    0    |    0    |    75   |    90   |
|          |         grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259         |    1    |  1.956  |    30   |   195   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        write_ln0_write_fu_116                        |    0    |    0    |    0    |    0    |
|   write  |                        write_ln0_write_fu_124                        |    0    |    0    |    0    |    0    |
|          |                        write_ln0_write_fu_132                        |    0    |    0    |    0    |    0    |
|          |                        write_ln0_write_fu_140                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        p_read3136_read_fu_148                        |    0    |    0    |    0    |    0    |
|   read   |                        p_read2135_read_fu_154                        |    0    |    0    |    0    |    0    |
|          |                        p_read1134_read_fu_160                        |    0    |    0    |    0    |    0    |
|          |                         p_read133_read_fu_166                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    7    |  9.291  |   485   |   950   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|w_l_plus1_T|    0   |   25   |   16   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   25   |   16   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    C_29_load_loc_reg_377   |   25   |
|    C_31_load_loc_reg_383   |   25   |
|    C_33_load_loc_reg_389   |   25   |
|     C_load_loc_reg_371     |   25   |
|   net_1_load_loc_reg_359   |   25   |
|   net_2_load_loc_reg_353   |   25   |
|   net_3_load_loc_reg_347   |   25   |
|    net_load_loc_reg_365    |   25   |
| output_10_load_loc_reg_335 |   18   |
|output_13_load_1_loc_reg_329|   18   |
| output_16_load_loc_reg_323 |   18   |
|   output_load_loc_reg_341  |   18   |
|     p_read1134_reg_405     |   25   |
|      p_read133_reg_410     |   25   |
|     p_read2135_reg_400     |   25   |
|     p_read3136_reg_395     |   25   |
+----------------------------+--------+
|            Total           |   372  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 |  p5  |   2  |  25  |   50   ||    0    ||    9    |
| grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 |  p6  |   2  |  25  |   50   ||    0    ||    9    |
| grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 |  p7  |   2  |  25  |   50   ||    0    ||    9    |
| grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227 |  p8  |   2  |  25  |   50   ||    0    ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Total                        |      |      |      |   200  ||  1.956  ||    0    ||    36   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    9   |   485  |   950  |    -   |
|   Memory  |    0   |    -   |    -   |   25   |   16   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |    -   |   372  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   11   |   882  |  1002  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
