ARM GAS  /tmp/ccAOXRT3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c"
   1:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
   2:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @version V1.4.0
   6:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @date    04-August-2014
   7:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           + Internal/external clocks, PLL, CSS and MCO configuration
  10:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           + System, AHB and APB busses clocks configuration
  11:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           + Peripheral clocks configuration
  12:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           + Interrupts and flags management
  13:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
  14:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  @verbatim                
  15:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================
  16:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****                       ##### RCC specific features #####
  17:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================
  18:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     [..]  
  19:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       After reset the device is running from Internal High Speed oscillator 
  20:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  21:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  22:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       SRAM, Flash and JTAG.
  23:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  24:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  25:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  26:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  27:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           are assigned to be used for debug purpose.
  28:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     [..]          
  29:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       Once the device started from reset, the user application has to:        
  30:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
ARM GAS  /tmp/ccAOXRT3.s 			page 2


  31:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           (if the application needs higher frequency/performance)
  32:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  33:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  34:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  35:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  36:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)                       
  37:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  @endverbatim    
  38:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   ******************************************************************************
  39:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @attention
  40:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
  41:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  42:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
  43:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  44:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * You may not use this file except in compliance with the License.
  45:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * You may obtain a copy of the License at:
  46:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
  47:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  48:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
  49:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  50:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  51:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  52:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * See the License for the specific language governing permissions and
  53:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * limitations under the License.
  54:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
  55:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   ******************************************************************************
  56:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
  57:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
  58:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  59:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  60:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
  61:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  62:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @{
  63:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
  64:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
  65:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  66:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  67:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @{
  68:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */ 
  69:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
  70:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  71:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  72:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  73:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  74:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  75:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  76:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  77:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  78:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  79:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  80:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  81:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  82:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  83:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  84:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  85:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  86:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  87:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
ARM GAS  /tmp/ccAOXRT3.s 			page 3


  88:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
  89:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of PLLSAION bit */
  90:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define PLLSAION_BitNumber        0x1C
  91:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CR_PLLSAION_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLSAION_BitNumber * 4))
  92:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
  93:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  94:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  95:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  96:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  97:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  98:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
  99:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
 100:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
 101:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
 102:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
 103:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
 104:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
 105:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
 106:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 107:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 108:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 109:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 110:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 111:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 112:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 113:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 114:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* --- DCKCFGR Register ---*/
 115:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Alias word address of TIMPRE bit */
 116:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define DCKCFGR_OFFSET            (RCC_OFFSET + 0x8C)
 117:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define TIMPRE_BitNumber          0x18
 118:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (DCKCFGR_OFFSET * 32) + (TIMPRE_BitNumber * 4))
 119:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 120:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 121:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 122:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 124:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 125:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 126:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 127:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 129:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 130:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 132:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 133:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 134:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 135:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 136:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 137:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 138:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 139:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 140:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 141:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 142:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 143:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 144:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/ccAOXRT3.s 			page 4


 145:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 146:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 147:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @{
 148:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */ 
 149:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 150:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 151:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 152:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *
 153:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** @verbatim   
 154:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===================================================================================
 155:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ##### Internal and  external clocks, PLL, CSS and MCO configuration functions #####
 156:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===================================================================================  
 157:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     [..]
 158:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the internal/external clocks,
 159:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       PLLs, CSS and MCO pins.
 160:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 161:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 162:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           the PLL as System clock source.
 163:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 164:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 165:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           clock source.
 166:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 167:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 168:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 169:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 170:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 171:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 172:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 173:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 174:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 175:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****              the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 176:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 177:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 178:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           high-quality audio performance on the I2S interface or SAI interface in case 
 179:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           of STM32F429x/439x devices.
 180:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****      
 181:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) PLLSAI clocked by (HSI or HSE), used to generate an accurate clock to SAI 
 182:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           interface and LCD TFT controller available only for STM32F42xxx/43xxx devices.
 183:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 184:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) CSS (Clock security system), once enable and if a HSE clock failure occurs 
 185:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          (HSE used directly or through PLL as System clock source), the System clock
 186:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          is automatically switched to HSI and an interrupt is generated if enabled. 
 187:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 188:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          exception vector.   
 189:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 190:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 191:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PA8 pin.
 192:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 193:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 194:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PC9 pin.
 195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  @endverbatim
 196:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @{
 197:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 198:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 200:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 201:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
ARM GAS  /tmp/ccAOXRT3.s 			page 5


 202:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 203:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 204:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 205:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 206:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 207:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 208:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks  
 209:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 210:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  None
 211:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 212:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 213:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 214:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
  29              		.loc 1 214 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 215:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 216:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  34              		.loc 1 216 3 view .LVU1
  35              		.loc 1 216 11 is_stmt 0 view .LVU2
  36 0000 0E4B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38 0004 42F00102 		orr	r2, r2, #1
  39 0008 1A60     		str	r2, [r3]
 217:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 218:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 219:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  40              		.loc 1 219 3 is_stmt 1 view .LVU3
  41              		.loc 1 219 13 is_stmt 0 view .LVU4
  42 000a 0021     		movs	r1, #0
  43 000c 9960     		str	r1, [r3, #8]
 220:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 221:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42/43xxx devices) bits */
 222:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xEAF6FFFF;
  44              		.loc 1 222 3 is_stmt 1 view .LVU5
  45              		.loc 1 222 11 is_stmt 0 view .LVU6
  46 000e 1A68     		ldr	r2, [r3]
  47 0010 22F0A852 		bic	r2, r2, #352321536
  48 0014 22F41022 		bic	r2, r2, #589824
  49 0018 1A60     		str	r2, [r3]
 223:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 224:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 225:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  50              		.loc 1 225 3 is_stmt 1 view .LVU7
  51              		.loc 1 225 16 is_stmt 0 view .LVU8
  52 001a 094A     		ldr	r2, .L2+4
  53 001c 5A60     		str	r2, [r3, #4]
 226:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 227:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset PLLI2SCFGR register */
 228:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = 0x20003000;
  54              		.loc 1 228 3 is_stmt 1 view .LVU9
  55              		.loc 1 228 19 is_stmt 0 view .LVU10
  56 001e 094A     		ldr	r2, .L2+8
  57 0020 C3F88420 		str	r2, [r3, #132]
 229:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
ARM GAS  /tmp/ccAOXRT3.s 			page 6


 230:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset PLLSAICFGR register, only available for STM32F42/43xxx devices */
 231:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = 0x24003000;
  58              		.loc 1 231 3 is_stmt 1 view .LVU11
  59              		.loc 1 231 19 is_stmt 0 view .LVU12
  60 0024 02F18062 		add	r2, r2, #67108864
  61 0028 C3F88820 		str	r2, [r3, #136]
 232:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  
 233:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 234:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  62              		.loc 1 234 3 is_stmt 1 view .LVU13
  63              		.loc 1 234 11 is_stmt 0 view .LVU14
  64 002c 1A68     		ldr	r2, [r3]
  65 002e 22F48022 		bic	r2, r2, #262144
  66 0032 1A60     		str	r2, [r3]
 235:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 236:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 237:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  67              		.loc 1 237 3 is_stmt 1 view .LVU15
  68              		.loc 1 237 12 is_stmt 0 view .LVU16
  69 0034 D960     		str	r1, [r3, #12]
 238:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 239:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx devices */
 240:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = 0x00000000; 
  70              		.loc 1 240 3 is_stmt 1 view .LVU17
  71              		.loc 1 240 16 is_stmt 0 view .LVU18
  72 0036 C3F88C10 		str	r1, [r3, #140]
 241:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
  73              		.loc 1 241 1 view .LVU19
  74 003a 7047     		bx	lr
  75              	.L3:
  76              		.align	2
  77              	.L2:
  78 003c 00380240 		.word	1073887232
  79 0040 10300024 		.word	603992080
  80 0044 00300020 		.word	536883200
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.RCC_HSEConfig,"ax",%progbits
  85              		.align	1
  86              		.global	RCC_HSEConfig
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	RCC_HSEConfig:
  93              	.LVL0:
  94              	.LFB131:
 242:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 243:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 244:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 245:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 246:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 247:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 248:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 249:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 250:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 251:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
ARM GAS  /tmp/ccAOXRT3.s 			page 7


 252:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 253:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 254:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         function.    
 255:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 256:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 257:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 258:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 259:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 260:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 261:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 262:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 263:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 264:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
  95              		.loc 1 264 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 265:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 266:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 100              		.loc 1 266 3 view .LVU21
 267:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 268:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 269:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 101              		.loc 1 269 3 view .LVU22
 102              		.loc 1 269 38 is_stmt 0 view .LVU23
 103 0000 024B     		ldr	r3, .L5
 104 0002 0022     		movs	r2, #0
 105 0004 1A70     		strb	r2, [r3]
 270:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 271:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 272:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 106              		.loc 1 272 3 is_stmt 1 view .LVU24
 107              		.loc 1 272 38 is_stmt 0 view .LVU25
 108 0006 1870     		strb	r0, [r3]
 273:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 109              		.loc 1 273 1 view .LVU26
 110 0008 7047     		bx	lr
 111              	.L6:
 112 000a 00BF     		.align	2
 113              	.L5:
 114 000c 02380240 		.word	1073887234
 115              		.cfi_endproc
 116              	.LFE131:
 118              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 119              		.align	1
 120              		.global	RCC_AdjustHSICalibrationValue
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	RCC_AdjustHSICalibrationValue:
 127              	.LVL1:
 128              	.LFB133:
 274:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 275:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 276:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
ARM GAS  /tmp/ccAOXRT3.s 			page 8


 277:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 278:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 279:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 280:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 281:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 282:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  None
 283:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 284:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 285:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 286:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 287:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 288:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 289:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 290:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 291:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 292:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 293:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   do
 294:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 295:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 296:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     startupcounter++;
 297:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 298:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 299:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 300:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 301:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 302:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 303:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
 304:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 305:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     status = ERROR;
 306:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 307:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   return (status);
 308:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 309:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 310:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 311:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 312:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 313:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 314:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 315:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 316:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 317:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 318:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 319:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 129              		.loc 1 319 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 320:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 134              		.loc 1 320 3 view .LVU28
 321:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 322:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 135              		.loc 1 322 3 view .LVU29
 323:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 324:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 136              		.loc 1 324 3 view .LVU30
 137              		.loc 1 324 10 is_stmt 0 view .LVU31
ARM GAS  /tmp/ccAOXRT3.s 			page 9


 138 0000 034A     		ldr	r2, .L8
 139 0002 1368     		ldr	r3, [r2]
 140              	.LVL2:
 325:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 326:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 327:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 141              		.loc 1 327 3 is_stmt 1 view .LVU32
 142              		.loc 1 327 10 is_stmt 0 view .LVU33
 143 0004 23F0F803 		bic	r3, r3, #248
 144              	.LVL3:
 328:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 329:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 330:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 145              		.loc 1 330 3 is_stmt 1 view .LVU34
 146              		.loc 1 330 10 is_stmt 0 view .LVU35
 147 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 148              	.LVL4:
 331:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 332:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
 333:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 149              		.loc 1 333 3 is_stmt 1 view .LVU36
 150              		.loc 1 333 11 is_stmt 0 view .LVU37
 151 000c 1360     		str	r3, [r2]
 334:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 152              		.loc 1 334 1 view .LVU38
 153 000e 7047     		bx	lr
 154              	.L9:
 155              		.align	2
 156              	.L8:
 157 0010 00380240 		.word	1073887232
 158              		.cfi_endproc
 159              	.LFE133:
 161              		.section	.text.RCC_HSICmd,"ax",%progbits
 162              		.align	1
 163              		.global	RCC_HSICmd
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	RCC_HSICmd:
 170              	.LVL5:
 171              	.LFB134:
 335:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 336:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 337:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 338:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 339:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 340:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 341:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 342:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 343:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 344:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 345:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 346:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 347:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         system clock source.  
 348:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 349:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
ARM GAS  /tmp/ccAOXRT3.s 			page 10


 350:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 351:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 352:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 353:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 354:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 172              		.loc 1 355 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 356:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 357:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 177              		.loc 1 357 3 view .LVU40
 358:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 359:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 178              		.loc 1 359 3 view .LVU41
 179              		.loc 1 359 34 is_stmt 0 view .LVU42
 180 0000 014B     		ldr	r3, .L11
 181 0002 1860     		str	r0, [r3]
 360:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 182              		.loc 1 360 1 view .LVU43
 183 0004 7047     		bx	lr
 184              	.L12:
 185 0006 00BF     		.align	2
 186              	.L11:
 187 0008 00004742 		.word	1111949312
 188              		.cfi_endproc
 189              	.LFE134:
 191              		.section	.text.RCC_LSEConfig,"ax",%progbits
 192              		.align	1
 193              		.global	RCC_LSEConfig
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu fpv4-sp-d16
 199              	RCC_LSEConfig:
 200              	.LVL6:
 201              	.LFB135:
 361:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 362:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 363:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 364:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 365:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 366:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 367:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 368:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 369:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 370:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 371:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 372:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 373:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 374:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 375:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 376:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 377:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 378:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
ARM GAS  /tmp/ccAOXRT3.s 			page 11


 379:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 380:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 202              		.loc 1 380 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 381:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 382:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 207              		.loc 1 382 3 view .LVU45
 383:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 384:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 385:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 386:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 208              		.loc 1 386 3 view .LVU46
 209              		.loc 1 386 34 is_stmt 0 view .LVU47
 210 0000 084B     		ldr	r3, .L17
 211 0002 0022     		movs	r2, #0
 212 0004 1A70     		strb	r2, [r3]
 387:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 388:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 389:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 213              		.loc 1 389 3 is_stmt 1 view .LVU48
 214              		.loc 1 389 34 is_stmt 0 view .LVU49
 215 0006 1A70     		strb	r2, [r3]
 390:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 391:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 392:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 216              		.loc 1 392 3 is_stmt 1 view .LVU50
 217 0008 0128     		cmp	r0, #1
 218 000a 02D0     		beq	.L14
 219 000c 0428     		cmp	r0, #4
 220 000e 04D0     		beq	.L15
 221 0010 7047     		bx	lr
 222              	.L14:
 393:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 394:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 395:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 396:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 223              		.loc 1 396 7 view .LVU51
 224              		.loc 1 396 38 is_stmt 0 view .LVU52
 225 0012 044B     		ldr	r3, .L17
 226 0014 0122     		movs	r2, #1
 227 0016 1A70     		strb	r2, [r3]
 397:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 228              		.loc 1 397 7 is_stmt 1 view .LVU53
 229 0018 7047     		bx	lr
 230              	.L15:
 398:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 399:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 400:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 231              		.loc 1 400 7 view .LVU54
 232              		.loc 1 400 38 is_stmt 0 view .LVU55
 233 001a 024B     		ldr	r3, .L17
 234 001c 0522     		movs	r2, #5
 235 001e 1A70     		strb	r2, [r3]
 401:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
ARM GAS  /tmp/ccAOXRT3.s 			page 12


 236              		.loc 1 401 7 is_stmt 1 view .LVU56
 402:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     default:
 403:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 404:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 405:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 237              		.loc 1 405 1 is_stmt 0 view .LVU57
 238 0020 7047     		bx	lr
 239              	.L18:
 240 0022 00BF     		.align	2
 241              	.L17:
 242 0024 70380240 		.word	1073887344
 243              		.cfi_endproc
 244              	.LFE135:
 246              		.section	.text.RCC_LSICmd,"ax",%progbits
 247              		.align	1
 248              		.global	RCC_LSICmd
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 252              		.fpu fpv4-sp-d16
 254              	RCC_LSICmd:
 255              	.LVL7:
 256              	.LFB136:
 406:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 407:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 408:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 409:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 410:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 411:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 412:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 413:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 414:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 415:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 416:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 417:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 418:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 419:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 420:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 257              		.loc 1 420 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		@ link register save eliminated.
 421:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 422:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 262              		.loc 1 422 3 view .LVU59
 423:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 424:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 263              		.loc 1 424 3 view .LVU60
 264              		.loc 1 424 35 is_stmt 0 view .LVU61
 265 0000 014B     		ldr	r3, .L20
 266 0002 1860     		str	r0, [r3]
 425:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 267              		.loc 1 425 1 view .LVU62
 268 0004 7047     		bx	lr
 269              	.L21:
 270 0006 00BF     		.align	2
ARM GAS  /tmp/ccAOXRT3.s 			page 13


 271              	.L20:
 272 0008 800E4742 		.word	1111953024
 273              		.cfi_endproc
 274              	.LFE136:
 276              		.section	.text.RCC_PLLConfig,"ax",%progbits
 277              		.align	1
 278              		.global	RCC_PLLConfig
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu fpv4-sp-d16
 284              	RCC_PLLConfig:
 285              	.LVL8:
 286              	.LFB137:
 426:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 427:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 428:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 429:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 430:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
 431:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 432:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 433:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 434:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 435:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 436:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
 437:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 438:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 439:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 440:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 441:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 442:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
 443:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 444:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 445:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 446:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 447:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
 448:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 449:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 450:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 451:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 452:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
 453:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 454:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 455:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 456:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 457:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 458:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         correctly.
 459:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
 460:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 461:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 462:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 463:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 287              		.loc 1 463 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 4, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
ARM GAS  /tmp/ccAOXRT3.s 			page 14


 464:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 465:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 292              		.loc 1 465 3 view .LVU64
 466:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 293              		.loc 1 466 3 view .LVU65
 467:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 294              		.loc 1 467 3 view .LVU66
 468:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 295              		.loc 1 468 3 view .LVU67
 469:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 296              		.loc 1 469 3 view .LVU68
 470:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 471:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 297              		.loc 1 471 3 view .LVU69
 298              		.loc 1 471 23 is_stmt 0 view .LVU70
 299 0000 41EA8211 		orr	r1, r1, r2, lsl #6
 300              	.LVL9:
 301              		.loc 1 471 47 view .LVU71
 302 0004 5B08     		lsrs	r3, r3, #1
 303              	.LVL10:
 304              		.loc 1 471 53 view .LVU72
 305 0006 013B     		subs	r3, r3, #1
 306              		.loc 1 471 37 view .LVU73
 307 0008 41EA0341 		orr	r1, r1, r3, lsl #16
 308              		.loc 1 471 64 view .LVU74
 309 000c 0143     		orrs	r1, r1, r0
 310              		.loc 1 471 82 view .LVU75
 311 000e 0098     		ldr	r0, [sp]
 312              	.LVL11:
 313              		.loc 1 471 82 view .LVU76
 314 0010 41EA0061 		orr	r1, r1, r0, lsl #24
 315              		.loc 1 471 16 view .LVU77
 316 0014 014B     		ldr	r3, .L23
 317 0016 5960     		str	r1, [r3, #4]
 318              	.LVL12:
 472:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 473:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 319              		.loc 1 473 1 view .LVU78
 320 0018 7047     		bx	lr
 321              	.L24:
 322 001a 00BF     		.align	2
 323              	.L23:
 324 001c 00380240 		.word	1073887232
 325              		.cfi_endproc
 326              	.LFE137:
 328              		.section	.text.RCC_PLLCmd,"ax",%progbits
 329              		.align	1
 330              		.global	RCC_PLLCmd
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 334              		.fpu fpv4-sp-d16
 336              	RCC_PLLCmd:
 337              	.LVL13:
 338              	.LFB138:
 474:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 475:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/ccAOXRT3.s 			page 15


 476:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 477:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 478:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 479:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 480:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 481:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 482:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 483:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 484:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 485:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 486:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 339              		.loc 1 486 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 487:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 488:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 344              		.loc 1 488 3 view .LVU80
 489:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 345              		.loc 1 489 3 view .LVU81
 346              		.loc 1 489 34 is_stmt 0 view .LVU82
 347 0000 014B     		ldr	r3, .L26
 348 0002 1860     		str	r0, [r3]
 490:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 349              		.loc 1 490 1 view .LVU83
 350 0004 7047     		bx	lr
 351              	.L27:
 352 0006 00BF     		.align	2
 353              	.L26:
 354 0008 60004742 		.word	1111949408
 355              		.cfi_endproc
 356              	.LFE138:
 358              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 359              		.align	1
 360              		.global	RCC_PLLI2SConfig
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 364              		.fpu fpv4-sp-d16
 366              	RCC_PLLI2SConfig:
 367              	.LVL14:
 368              	.LFB139:
 491:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 492:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #if defined (STM32F40_41xxx) || defined (STM32F401xx)
 493:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 494:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 495:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
 496:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F405xx/407xx, STM32F415xx/417xx 
 497:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         or STM32F401xx devices. 
 498:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *    
 499:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 500:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 501:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 502:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *             
 503:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 504:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
ARM GAS  /tmp/ccAOXRT3.s 			page 16


 505:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 506:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 507:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *    
 508:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 509:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 510:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 511:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 512:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
 513:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 514:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 515:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 516:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 369              		.loc 1 516 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 517:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 518:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 374              		.loc 1 518 3 view .LVU85
 519:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 375              		.loc 1 519 3 view .LVU86
 520:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 521:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 376              		.loc 1 521 3 view .LVU87
 377              		.loc 1 521 47 is_stmt 0 view .LVU88
 378 0000 0907     		lsls	r1, r1, #28
 379              	.LVL15:
 380              		.loc 1 521 36 view .LVU89
 381 0002 41EA8011 		orr	r1, r1, r0, lsl #6
 382              		.loc 1 521 19 view .LVU90
 383 0006 024B     		ldr	r3, .L29
 384 0008 C3F88410 		str	r1, [r3, #132]
 522:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 385              		.loc 1 522 1 view .LVU91
 386 000c 7047     		bx	lr
 387              	.L30:
 388 000e 00BF     		.align	2
 389              	.L29:
 390 0010 00380240 		.word	1073887232
 391              		.cfi_endproc
 392              	.LFE139:
 394              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 395              		.align	1
 396              		.global	RCC_PLLI2SCmd
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 400              		.fpu fpv4-sp-d16
 402              	RCC_PLLI2SCmd:
 403              	.LVL16:
 404              	.LFB140:
 523:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 524:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #elif defined (STM32F411xE)
 525:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 526:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 527:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
ARM GAS  /tmp/ccAOXRT3.s 			page 17


 528:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F411xE devices. 
 529:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *    
 530:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 531:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 532:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 533:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
 534:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SM: specifies the division factor for PLLI2S VCO input clock
 535:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 536:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
 537:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 538:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLI2S jitter.
 539:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
 540:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 541:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 542:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 543:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 544:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *    
 545:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 546:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 547:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 548:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 549:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
 550:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 551:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 552:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR, uint32_t PLLI2SM)
 553:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 554:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 555:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 556:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SM));
 557:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 558:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 559:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28) | PLLI2SM;
 560:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 561:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 562:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #elif defined (STM32F427_437xx) || defined (STM32F429_439xx)
 563:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 564:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 565:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
 566:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 567:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         
 568:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 569:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 570:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 571:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *             
 572:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 573:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 574:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 575:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 576:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
 577:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SQ: specifies the division factor for SAI1 clock
 578:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 579:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                 
 580:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 581:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 582:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 583:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 584:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   the PLLI2SR parameter is only available with STM32F42xxx/43xxx devices.  
ARM GAS  /tmp/ccAOXRT3.s 			page 18


 585:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
 586:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 587:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 588:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR)
 589:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 590:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 591:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 592:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SQ));
 593:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 594:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 595:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SQ << 24) | (PLLI2SR << 28);
 596:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 597:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #else
 598:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F401xx */
 599:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 600:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 601:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 602:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 603:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 604:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 605:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 606:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 607:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 405              		.loc 1 607 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409              		@ link register save eliminated.
 608:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 609:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 410              		.loc 1 609 3 view .LVU93
 610:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 411              		.loc 1 610 3 view .LVU94
 412              		.loc 1 610 37 is_stmt 0 view .LVU95
 413 0000 014B     		ldr	r3, .L32
 414 0002 1860     		str	r0, [r3]
 611:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 415              		.loc 1 611 1 view .LVU96
 416 0004 7047     		bx	lr
 417              	.L33:
 418 0006 00BF     		.align	2
 419              	.L32:
 420 0008 68004742 		.word	1111949416
 421              		.cfi_endproc
 422              	.LFE140:
 424              		.section	.text.RCC_PLLSAIConfig,"ax",%progbits
 425              		.align	1
 426              		.global	RCC_PLLSAIConfig
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 430              		.fpu fpv4-sp-d16
 432              	RCC_PLLSAIConfig:
 433              	.LVL17:
 434              	.LFB141:
 612:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 613:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/ccAOXRT3.s 			page 19


 614:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 615:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *
 616:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 617:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *        
 618:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 619:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 620:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 621:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *             
 622:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 623:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 624:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 625:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 626:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           
 627:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 628:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 629:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            
 630:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  PLLSAIR: specifies the division factor for LTDC clock
 631:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 632:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
 633:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 634:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 635:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
 636:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 435              		.loc 1 636 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439              		@ link register save eliminated.
 637:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 638:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 440              		.loc 1 638 3 view .LVU98
 639:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
 441              		.loc 1 639 3 view .LVU99
 640:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 641:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 442              		.loc 1 641 3 view .LVU100
 443              		.loc 1 641 47 is_stmt 0 view .LVU101
 444 0000 0906     		lsls	r1, r1, #24
 445              	.LVL18:
 446              		.loc 1 641 36 view .LVU102
 447 0002 41EA8011 		orr	r1, r1, r0, lsl #6
 448              		.loc 1 641 54 view .LVU103
 449 0006 41EA0271 		orr	r1, r1, r2, lsl #28
 450              		.loc 1 641 19 view .LVU104
 451 000a 024B     		ldr	r3, .L35
 452 000c C3F88810 		str	r1, [r3, #136]
 642:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 453              		.loc 1 642 1 view .LVU105
 454 0010 7047     		bx	lr
 455              	.L36:
 456 0012 00BF     		.align	2
 457              	.L35:
 458 0014 00380240 		.word	1073887232
 459              		.cfi_endproc
 460              	.LFE141:
 462              		.section	.text.RCC_PLLSAICmd,"ax",%progbits
 463              		.align	1
ARM GAS  /tmp/ccAOXRT3.s 			page 20


 464              		.global	RCC_PLLSAICmd
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 468              		.fpu fpv4-sp-d16
 470              	RCC_PLLSAICmd:
 471              	.LVL19:
 472              	.LFB142:
 643:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 644:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 645:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLSAI. 
 646:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
 647:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 648:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *       
 649:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
 650:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
 651:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 652:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 653:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PLLSAICmd(FunctionalState NewState)
 654:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 473              		.loc 1 654 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 655:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 656:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 478              		.loc 1 656 3 view .LVU107
 657:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 479              		.loc 1 657 3 view .LVU108
 480              		.loc 1 657 37 is_stmt 0 view .LVU109
 481 0000 014B     		ldr	r3, .L38
 482 0002 1860     		str	r0, [r3]
 658:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 483              		.loc 1 658 1 view .LVU110
 484 0004 7047     		bx	lr
 485              	.L39:
 486 0006 00BF     		.align	2
 487              	.L38:
 488 0008 70004742 		.word	1111949424
 489              		.cfi_endproc
 490              	.LFE142:
 492              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 493              		.align	1
 494              		.global	RCC_ClockSecuritySystemCmd
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 498              		.fpu fpv4-sp-d16
 500              	RCC_ClockSecuritySystemCmd:
 501              	.LVL20:
 502              	.LFB143:
 659:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 660:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 661:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 662:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 663:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
ARM GAS  /tmp/ccAOXRT3.s 			page 21


 664:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 665:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 666:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 667:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 668:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 669:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 670:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 671:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 672:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 503              		.loc 1 672 1 is_stmt 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507              		@ link register save eliminated.
 673:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 674:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 508              		.loc 1 674 3 view .LVU112
 675:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 509              		.loc 1 675 3 view .LVU113
 510              		.loc 1 675 34 is_stmt 0 view .LVU114
 511 0000 014B     		ldr	r3, .L41
 512 0002 1860     		str	r0, [r3]
 676:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 513              		.loc 1 676 1 view .LVU115
 514 0004 7047     		bx	lr
 515              	.L42:
 516 0006 00BF     		.align	2
 517              	.L41:
 518 0008 4C004742 		.word	1111949388
 519              		.cfi_endproc
 520              	.LFE143:
 522              		.section	.text.RCC_MCO1Config,"ax",%progbits
 523              		.align	1
 524              		.global	RCC_MCO1Config
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 528              		.fpu fpv4-sp-d16
 530              	RCC_MCO1Config:
 531              	.LVL21:
 532              	.LFB144:
 677:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 678:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 679:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 680:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 681:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 682:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 683:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 684:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 685:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 686:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 687:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 688:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 689:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 690:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 691:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 692:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
ARM GAS  /tmp/ccAOXRT3.s 			page 22


 693:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 694:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 695:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 696:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 697:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 533              		.loc 1 697 1 is_stmt 1 view -0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537              		@ link register save eliminated.
 698:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 538              		.loc 1 698 3 view .LVU117
 699:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 700:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 701:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 539              		.loc 1 701 3 view .LVU118
 702:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 540              		.loc 1 702 3 view .LVU119
 703:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 704:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 541              		.loc 1 704 3 view .LVU120
 542              		.loc 1 704 10 is_stmt 0 view .LVU121
 543 0000 034A     		ldr	r2, .L44
 544 0002 9368     		ldr	r3, [r2, #8]
 545              	.LVL22:
 705:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 706:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 707:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 546              		.loc 1 707 3 is_stmt 1 view .LVU122
 547              		.loc 1 707 10 is_stmt 0 view .LVU123
 548 0004 23F0EC63 		bic	r3, r3, #123731968
 549              	.LVL23:
 708:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 709:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 710:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 550              		.loc 1 710 3 is_stmt 1 view .LVU124
 551              		.loc 1 710 28 is_stmt 0 view .LVU125
 552 0008 0843     		orrs	r0, r0, r1
 553              	.LVL24:
 554              		.loc 1 710 10 view .LVU126
 555 000a 1843     		orrs	r0, r0, r3
 556              	.LVL25:
 711:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 712:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
 713:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 557              		.loc 1 713 3 is_stmt 1 view .LVU127
 558              		.loc 1 713 13 is_stmt 0 view .LVU128
 559 000c 9060     		str	r0, [r2, #8]
 714:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 560              		.loc 1 714 1 view .LVU129
 561 000e 7047     		bx	lr
 562              	.L45:
 563              		.align	2
 564              	.L44:
 565 0010 00380240 		.word	1073887232
 566              		.cfi_endproc
 567              	.LFE144:
ARM GAS  /tmp/ccAOXRT3.s 			page 23


 569              		.section	.text.RCC_MCO2Config,"ax",%progbits
 570              		.align	1
 571              		.global	RCC_MCO2Config
 572              		.syntax unified
 573              		.thumb
 574              		.thumb_func
 575              		.fpu fpv4-sp-d16
 577              	RCC_MCO2Config:
 578              	.LVL26:
 579              	.LFB145:
 715:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 716:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 717:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 718:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 719:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 720:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 721:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 722:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 723:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 724:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 725:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 726:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 727:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 728:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 729:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 730:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 731:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 732:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 733:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 734:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 735:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 580              		.loc 1 735 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 736:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 585              		.loc 1 736 3 view .LVU131
 737:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 738:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 739:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 586              		.loc 1 739 3 view .LVU132
 740:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 587              		.loc 1 740 3 view .LVU133
 741:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 742:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 588              		.loc 1 742 3 view .LVU134
 589              		.loc 1 742 10 is_stmt 0 view .LVU135
 590 0000 034A     		ldr	r2, .L47
 591 0002 9368     		ldr	r3, [r2, #8]
 592              	.LVL27:
 743:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 744:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 745:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 593              		.loc 1 745 3 is_stmt 1 view .LVU136
 594              		.loc 1 745 10 is_stmt 0 view .LVU137
 595 0004 23F07843 		bic	r3, r3, #-134217728
ARM GAS  /tmp/ccAOXRT3.s 			page 24


 596              	.LVL28:
 746:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 747:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 748:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 597              		.loc 1 748 3 is_stmt 1 view .LVU138
 598              		.loc 1 748 28 is_stmt 0 view .LVU139
 599 0008 0843     		orrs	r0, r0, r1
 600              	.LVL29:
 601              		.loc 1 748 10 view .LVU140
 602 000a 1843     		orrs	r0, r0, r3
 603              	.LVL30:
 749:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 750:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
 751:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 604              		.loc 1 751 3 is_stmt 1 view .LVU141
 605              		.loc 1 751 13 is_stmt 0 view .LVU142
 606 000c 9060     		str	r0, [r2, #8]
 752:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 607              		.loc 1 752 1 view .LVU143
 608 000e 7047     		bx	lr
 609              	.L48:
 610              		.align	2
 611              	.L47:
 612 0010 00380240 		.word	1073887232
 613              		.cfi_endproc
 614              	.LFE145:
 616              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 617              		.align	1
 618              		.global	RCC_SYSCLKConfig
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 622              		.fpu fpv4-sp-d16
 624              	RCC_SYSCLKConfig:
 625              	.LVL31:
 626              	.LFB146:
 753:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 754:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 755:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @}
 756:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 757:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 758:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 759:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 760:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *
 761:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** @verbatim   
 762:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================
 763:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       ##### System, AHB and APB busses clocks configuration functions #####
 764:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================  
 765:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     [..]
 766:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the System, AHB, APB1 and 
 767:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       APB2 busses clocks.
 768:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 769:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 770:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           HSE and PLL.
 771:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable 
 772:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped 
 773:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived 
ARM GAS  /tmp/ccAOXRT3.s 			page 25


 774:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           from AHB clock through configurable prescalers and used to clock 
 775:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           the peripherals mapped on these busses. You can use 
 776:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 777:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 778:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 779:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         (+@) I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 780:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****              from an external clock mapped on the I2S_CKIN pin. 
 781:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****              You have to use RCC_I2SCLKConfig() function to configure this clock. 
 782:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 783:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****              divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 784:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****              functions to configure this clock. 
 785:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         (+@) USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 786:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****              to work correctly, while the SDIO require a frequency equal or lower than
 787:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****              to 48. This clock is derived of the main PLL through PLLQ divider.
 788:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         (+@) IWDG clock which is always the LSI clock.
 789:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****        
 790:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) For STM32F405xx/407xx and STM32F415xx/417xx devices, the maximum frequency 
 791:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz. Depending 
 792:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          on the device voltage range, the maximum frequency should be adapted accordingly:
 793:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 794:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 795:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 796:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 797:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 798:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 799:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
 800:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 801:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  | 
 802:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 803:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
 804:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 805:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
 806:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 807:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
 808:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 809:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|150< HCLK <= 168|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120| 
 810:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 811:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140| 
 812:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 813:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |154 < HCLK <= 168|140 < HCLK <= 160|
 814:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +---------------|----------------|----------------|-----------------|-----------------+ 
 815:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) For STM32F42xxx/43xxx devices, the maximum frequency of the SYSCLK and HCLK is 180 MHz, 
 816:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           PCLK2 90 MHz and PCLK1 45 MHz. Depending on the device voltage range, the maximum 
 817:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
 818:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 819:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 820:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 821:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 822:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 823:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 824:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
 825:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 826:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  | 
 827:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 828:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
 829:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 830:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
ARM GAS  /tmp/ccAOXRT3.s 			page 26


 831:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 832:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
 833:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 834:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 180|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120| 
 835:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 836:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140| 
 837:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 838:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |168< HCLK <= 180|154 < HCLK <= 176|140 < HCLK <= 160|
 839:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 840:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |8WS(9CPU cycle)|      NA        |      NA        |176 < HCLK <= 180|160 < HCLK <= 168|
 841:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
 842:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****    
 843:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) For STM32F401xx devices, the maximum frequency of the SYSCLK and HCLK is 84 MHz, 
 844:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           PCLK2 84 MHz and PCLK1 42 MHz. Depending on the device voltage range, the maximum 
 845:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
 846:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 847:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 848:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 849:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 850:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 851:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 852:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
 853:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 854:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  | 
 855:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 856:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 84 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
 857:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 858:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|      NA        |72 < HCLK <= 84 |66 < HCLK <= 84  |60 < HCLK <= 80  |
 859:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 860:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |      NA        |      NA         |80 < HCLK <= 84  | 
 861:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
 862:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 863:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) For STM32F411xE devices, the maximum frequency of the SYSCLK and HCLK is 100 MHz, 
 864:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           PCLK2 100 MHz and PCLK1 50 MHz. Depending on the device voltage range, the maximum 
 865:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
 866:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
 867:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 868:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
 869:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 870:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 871:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 872:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 873:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 874:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 64 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  |
 875:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 876:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|64 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 877:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 878:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 100|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 879:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 880:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |96 < HCLK <= 100|72 < HCLK <= 90  |64 < HCLK <= 80  |
 881:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 882:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|      NA        |       NA       |90 < HCLK <= 100 |80 < HCLK <= 96  |
 883:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
 884:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |       NA       |        NA       |96 < HCLK <= 100 |
 885:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
 886:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 887:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       -@- On STM32F405xx/407xx and STM32F415xx/417xx devices: 
ARM GAS  /tmp/ccAOXRT3.s 			page 27


 888:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS = '0', the maximum value of fHCLK = 144MHz. 
 889:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS = '1', the maximum value of fHCLK = 168MHz. 
 890:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           [..] 
 891:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           On STM32F42xxx/43xxx devices:
 892:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 120MHz.
 893:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 144MHz.
 894:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11', the maximum value of f  is 168MHz 
 895:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           [..]  
 896:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           On STM32F401x devices:
 897:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 64MHz.
 898:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 84MHz.
 899:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           On STM32F411xE devices:
 900:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01' the maximum value of fHCLK is 64MHz.
 901:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10' the maximum value of fHCLK is 84MHz.
 902:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11' the maximum value of fHCLK is 100MHz.
 903:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 904:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****        You can use PWR_MainRegulatorModeConfig() function to control VOS bits.
 905:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 906:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** @endverbatim
 907:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @{
 908:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 909:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 910:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 911:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 912:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 913:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 914:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 915:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 916:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 917:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 918:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 919:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 920:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 921:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 922:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 923:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 924:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 925:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 926:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 927:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 928:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 929:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 930:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 627              		.loc 1 930 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		@ link register save eliminated.
 931:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 632              		.loc 1 931 3 view .LVU145
 932:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 933:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 934:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 633              		.loc 1 934 3 view .LVU146
 935:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 936:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 634              		.loc 1 936 3 view .LVU147
ARM GAS  /tmp/ccAOXRT3.s 			page 28


 635              		.loc 1 936 10 is_stmt 0 view .LVU148
 636 0000 034A     		ldr	r2, .L50
 637 0002 9368     		ldr	r3, [r2, #8]
 638              	.LVL32:
 937:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 938:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 939:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 639              		.loc 1 939 3 is_stmt 1 view .LVU149
 640              		.loc 1 939 10 is_stmt 0 view .LVU150
 641 0004 23F00303 		bic	r3, r3, #3
 642              	.LVL33:
 940:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 941:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 942:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 643              		.loc 1 942 3 is_stmt 1 view .LVU151
 644              		.loc 1 942 10 is_stmt 0 view .LVU152
 645 0008 0343     		orrs	r3, r3, r0
 646              	.LVL34:
 943:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 944:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
 945:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 647              		.loc 1 945 3 is_stmt 1 view .LVU153
 648              		.loc 1 945 13 is_stmt 0 view .LVU154
 649 000a 9360     		str	r3, [r2, #8]
 946:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 650              		.loc 1 946 1 view .LVU155
 651 000c 7047     		bx	lr
 652              	.L51:
 653 000e 00BF     		.align	2
 654              	.L50:
 655 0010 00380240 		.word	1073887232
 656              		.cfi_endproc
 657              	.LFE146:
 659              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 660              		.align	1
 661              		.global	RCC_GetSYSCLKSource
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	RCC_GetSYSCLKSource:
 668              	.LFB147:
 947:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 948:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 949:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 950:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  None
 951:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 952:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         of the following:
 953:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 954:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 955:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 956:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 957:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 958:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 669              		.loc 1 958 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccAOXRT3.s 			page 29


 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673              		@ link register save eliminated.
 959:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 674              		.loc 1 959 3 view .LVU157
 675              		.loc 1 959 24 is_stmt 0 view .LVU158
 676 0000 024B     		ldr	r3, .L53
 677 0002 9868     		ldr	r0, [r3, #8]
 960:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 678              		.loc 1 960 1 view .LVU159
 679 0004 00F00C00 		and	r0, r0, #12
 680 0008 7047     		bx	lr
 681              	.L54:
 682 000a 00BF     		.align	2
 683              	.L53:
 684 000c 00380240 		.word	1073887232
 685              		.cfi_endproc
 686              	.LFE147:
 688              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 689              		.align	1
 690              		.global	RCC_HCLKConfig
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 694              		.fpu fpv4-sp-d16
 696              	RCC_HCLKConfig:
 697              	.LVL35:
 698              	.LFB148:
 961:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 962:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
 963:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 964:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 965:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 966:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 967:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 968:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 969:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 970:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 971:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 972:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 973:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 974:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 975:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 976:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 977:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 978:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 979:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 980:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
 981:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
 982:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 983:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 699              		.loc 1 983 1 is_stmt 1 view -0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703              		@ link register save eliminated.
 984:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 704              		.loc 1 984 3 view .LVU161
ARM GAS  /tmp/ccAOXRT3.s 			page 30


 985:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
 986:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 987:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 705              		.loc 1 987 3 view .LVU162
 988:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 989:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 706              		.loc 1 989 3 view .LVU163
 707              		.loc 1 989 10 is_stmt 0 view .LVU164
 708 0000 034A     		ldr	r2, .L56
 709 0002 9368     		ldr	r3, [r2, #8]
 710              	.LVL36:
 990:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 991:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 992:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 711              		.loc 1 992 3 is_stmt 1 view .LVU165
 712              		.loc 1 992 10 is_stmt 0 view .LVU166
 713 0004 23F0F003 		bic	r3, r3, #240
 714              	.LVL37:
 993:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 994:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 995:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 715              		.loc 1 995 3 is_stmt 1 view .LVU167
 716              		.loc 1 995 10 is_stmt 0 view .LVU168
 717 0008 0343     		orrs	r3, r3, r0
 718              	.LVL38:
 996:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 997:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
 998:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 719              		.loc 1 998 3 is_stmt 1 view .LVU169
 720              		.loc 1 998 13 is_stmt 0 view .LVU170
 721 000a 9360     		str	r3, [r2, #8]
 999:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 722              		.loc 1 999 1 view .LVU171
 723 000c 7047     		bx	lr
 724              	.L57:
 725 000e 00BF     		.align	2
 726              	.L56:
 727 0010 00380240 		.word	1073887232
 728              		.cfi_endproc
 729              	.LFE148:
 731              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 732              		.align	1
 733              		.global	RCC_PCLK1Config
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 737              		.fpu fpv4-sp-d16
 739              	RCC_PCLK1Config:
 740              	.LVL39:
 741              	.LFB149:
1000:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1001:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1002:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1003:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
1004:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
1005:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1006:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
ARM GAS  /tmp/ccAOXRT3.s 			page 31


1007:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
1008:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
1009:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
1010:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
1011:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
1012:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1013:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1014:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
1015:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 742              		.loc 1 1015 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
1016:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 747              		.loc 1 1016 3 view .LVU173
1017:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1018:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1019:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 748              		.loc 1 1019 3 view .LVU174
1020:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1021:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 749              		.loc 1 1021 3 view .LVU175
 750              		.loc 1 1021 10 is_stmt 0 view .LVU176
 751 0000 034A     		ldr	r2, .L59
 752 0002 9368     		ldr	r3, [r2, #8]
 753              	.LVL40:
1022:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1023:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
1024:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 754              		.loc 1 1024 3 is_stmt 1 view .LVU177
 755              		.loc 1 1024 10 is_stmt 0 view .LVU178
 756 0004 23F4E053 		bic	r3, r3, #7168
 757              	.LVL41:
1025:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1026:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
1027:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 758              		.loc 1 1027 3 is_stmt 1 view .LVU179
 759              		.loc 1 1027 10 is_stmt 0 view .LVU180
 760 0008 0343     		orrs	r3, r3, r0
 761              	.LVL42:
1028:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1029:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
1030:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 762              		.loc 1 1030 3 is_stmt 1 view .LVU181
 763              		.loc 1 1030 13 is_stmt 0 view .LVU182
 764 000a 9360     		str	r3, [r2, #8]
1031:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 765              		.loc 1 1031 1 view .LVU183
 766 000c 7047     		bx	lr
 767              	.L60:
 768 000e 00BF     		.align	2
 769              	.L59:
 770 0010 00380240 		.word	1073887232
 771              		.cfi_endproc
 772              	.LFE149:
 774              		.section	.text.RCC_PCLK2Config,"ax",%progbits
ARM GAS  /tmp/ccAOXRT3.s 			page 32


 775              		.align	1
 776              		.global	RCC_PCLK2Config
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu fpv4-sp-d16
 782              	RCC_PCLK2Config:
 783              	.LVL43:
 784              	.LFB150:
1032:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1033:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1034:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
1035:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
1036:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1037:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1038:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
1039:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
1040:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
1041:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
1042:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
1043:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1044:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1045:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
1046:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 785              		.loc 1 1046 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789              		@ link register save eliminated.
1047:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 790              		.loc 1 1047 3 view .LVU185
1048:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1049:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1050:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 791              		.loc 1 1050 3 view .LVU186
1051:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1052:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 792              		.loc 1 1052 3 view .LVU187
 793              		.loc 1 1052 10 is_stmt 0 view .LVU188
 794 0000 034A     		ldr	r2, .L62
 795 0002 9368     		ldr	r3, [r2, #8]
 796              	.LVL44:
1053:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1054:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
1055:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 797              		.loc 1 1055 3 is_stmt 1 view .LVU189
 798              		.loc 1 1055 10 is_stmt 0 view .LVU190
 799 0004 23F46043 		bic	r3, r3, #57344
 800              	.LVL45:
1056:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1057:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
1058:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 801              		.loc 1 1058 3 is_stmt 1 view .LVU191
 802              		.loc 1 1058 10 is_stmt 0 view .LVU192
 803 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 804              	.LVL46:
1059:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
ARM GAS  /tmp/ccAOXRT3.s 			page 33


1060:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
1061:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 805              		.loc 1 1061 3 is_stmt 1 view .LVU193
 806              		.loc 1 1061 13 is_stmt 0 view .LVU194
 807 000c 9360     		str	r3, [r2, #8]
1062:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 808              		.loc 1 1062 1 view .LVU195
 809 000e 7047     		bx	lr
 810              	.L63:
 811              		.align	2
 812              	.L62:
 813 0010 00380240 		.word	1073887232
 814              		.cfi_endproc
 815              	.LFE150:
 817              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 818              		.align	1
 819              		.global	RCC_GetClocksFreq
 820              		.syntax unified
 821              		.thumb
 822              		.thumb_func
 823              		.fpu fpv4-sp-d16
 825              	RCC_GetClocksFreq:
 826              	.LVL47:
 827              	.LFB151:
1063:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1064:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1065:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
1066:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
1067:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
1068:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
1069:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
1070:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
1071:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1072:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1073:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
1074:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
1075:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
1076:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1077:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
1078:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
1079:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
1080:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1081:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                have wrong result.
1082:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                
1083:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1084:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
1085:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
1086:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
1087:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
1088:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *     
1089:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
1090:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1091:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
1092:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
1093:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
1094:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *    
1095:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
ARM GAS  /tmp/ccAOXRT3.s 			page 34


1096:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1097:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
1098:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 828              		.loc 1 1098 1 is_stmt 1 view -0
 829              		.cfi_startproc
 830              		@ args = 0, pretend = 0, frame = 0
 831              		@ frame_needed = 0, uses_anonymous_args = 0
 832              		@ link register save eliminated.
 833              		.loc 1 1098 1 is_stmt 0 view .LVU197
 834 0000 10B4     		push	{r4}
 835              	.LCFI0:
 836              		.cfi_def_cfa_offset 4
 837              		.cfi_offset 4, -4
1099:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 838              		.loc 1 1099 3 is_stmt 1 view .LVU198
 839              	.LVL48:
1100:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1101:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1102:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 840              		.loc 1 1102 3 view .LVU199
 841              		.loc 1 1102 12 is_stmt 0 view .LVU200
 842 0002 294B     		ldr	r3, .L73
 843 0004 9B68     		ldr	r3, [r3, #8]
 844              		.loc 1 1102 7 view .LVU201
 845 0006 03F00C03 		and	r3, r3, #12
 846              	.LVL49:
1103:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1104:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   switch (tmp)
 847              		.loc 1 1104 3 is_stmt 1 view .LVU202
 848 000a 042B     		cmp	r3, #4
 849 000c 23D0     		beq	.L65
 850 000e 082B     		cmp	r3, #8
 851 0010 24D0     		beq	.L66
 852 0012 13B1     		cbz	r3, .L72
1105:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1106:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
1107:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
1108:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
1109:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
1110:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
1111:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
1112:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
1113:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1114:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1115:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
1116:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****          */    
1117:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
1118:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
1119:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       
1120:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
1121:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       {
1122:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
1124:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
1125:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       else
1126:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       {
1127:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
ARM GAS  /tmp/ccAOXRT3.s 			page 35


1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
1129:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
1130:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
1132:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
1133:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
1134:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     default:
1135:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 853              		.loc 1 1135 7 view .LVU203
 854              		.loc 1 1135 36 is_stmt 0 view .LVU204
 855 0014 254B     		ldr	r3, .L73+4
 856              	.LVL50:
 857              		.loc 1 1135 36 view .LVU205
 858 0016 0360     		str	r3, [r0]
1136:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 859              		.loc 1 1136 7 is_stmt 1 view .LVU206
 860 0018 01E0     		b	.L68
 861              	.LVL51:
 862              	.L72:
1107:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 863              		.loc 1 1107 7 view .LVU207
1107:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 864              		.loc 1 1107 36 is_stmt 0 view .LVU208
 865 001a 244B     		ldr	r3, .L73+4
 866              	.LVL52:
1107:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 867              		.loc 1 1107 36 view .LVU209
 868 001c 0360     		str	r3, [r0]
1108:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 869              		.loc 1 1108 7 is_stmt 1 view .LVU210
 870              	.LVL53:
 871              	.L68:
1137:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1138:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
1139:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1140:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
1141:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 872              		.loc 1 1141 3 view .LVU211
 873              		.loc 1 1141 12 is_stmt 0 view .LVU212
 874 001e 224C     		ldr	r4, .L73
 875 0020 A368     		ldr	r3, [r4, #8]
 876              	.LVL54:
1142:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 877              		.loc 1 1142 3 is_stmt 1 view .LVU213
 878              		.loc 1 1142 7 is_stmt 0 view .LVU214
 879 0022 C3F30313 		ubfx	r3, r3, #4, #4
 880              	.LVL55:
1143:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 881              		.loc 1 1143 3 is_stmt 1 view .LVU215
 882              		.loc 1 1143 27 is_stmt 0 view .LVU216
 883 0026 2249     		ldr	r1, .L73+8
 884 0028 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 885              	.LVL56:
 886              		.loc 1 1143 27 view .LVU217
 887 002a DAB2     		uxtb	r2, r3
 888              	.LVL57:
1144:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
ARM GAS  /tmp/ccAOXRT3.s 			page 36


1145:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 889              		.loc 1 1145 3 is_stmt 1 view .LVU218
 890              		.loc 1 1145 42 is_stmt 0 view .LVU219
 891 002c 0368     		ldr	r3, [r0]
 892              		.loc 1 1145 61 view .LVU220
 893 002e D340     		lsrs	r3, r3, r2
 894              		.loc 1 1145 30 view .LVU221
 895 0030 4360     		str	r3, [r0, #4]
1146:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1147:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
1148:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 896              		.loc 1 1148 3 is_stmt 1 view .LVU222
 897              		.loc 1 1148 12 is_stmt 0 view .LVU223
 898 0032 A268     		ldr	r2, [r4, #8]
 899              	.LVL58:
1149:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 900              		.loc 1 1149 3 is_stmt 1 view .LVU224
 901              		.loc 1 1149 7 is_stmt 0 view .LVU225
 902 0034 C2F38222 		ubfx	r2, r2, #10, #3
 903              	.LVL59:
1150:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 904              		.loc 1 1150 3 is_stmt 1 view .LVU226
 905              		.loc 1 1150 27 is_stmt 0 view .LVU227
 906 0038 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 907              	.LVL60:
 908              		.loc 1 1150 27 view .LVU228
 909 003a D2B2     		uxtb	r2, r2
 910              	.LVL61:
1151:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
1152:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 911              		.loc 1 1152 3 is_stmt 1 view .LVU229
 912              		.loc 1 1152 60 is_stmt 0 view .LVU230
 913 003c 23FA02F2 		lsr	r2, r3, r2
 914              	.LVL62:
 915              		.loc 1 1152 31 view .LVU231
 916 0040 8260     		str	r2, [r0, #8]
1153:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1154:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
1155:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 917              		.loc 1 1155 3 is_stmt 1 view .LVU232
 918              		.loc 1 1155 12 is_stmt 0 view .LVU233
 919 0042 A268     		ldr	r2, [r4, #8]
 920              	.LVL63:
1156:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 921              		.loc 1 1156 3 is_stmt 1 view .LVU234
 922              		.loc 1 1156 7 is_stmt 0 view .LVU235
 923 0044 C2F34232 		ubfx	r2, r2, #13, #3
 924              	.LVL64:
1157:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 925              		.loc 1 1157 3 is_stmt 1 view .LVU236
 926              		.loc 1 1157 27 is_stmt 0 view .LVU237
 927 0048 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 928              	.LVL65:
 929              		.loc 1 1157 27 view .LVU238
 930 004a D2B2     		uxtb	r2, r2
 931              	.LVL66:
1158:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
ARM GAS  /tmp/ccAOXRT3.s 			page 37


1159:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 932              		.loc 1 1159 3 is_stmt 1 view .LVU239
 933              		.loc 1 1159 60 is_stmt 0 view .LVU240
 934 004c D340     		lsrs	r3, r3, r2
 935              		.loc 1 1159 31 view .LVU241
 936 004e C360     		str	r3, [r0, #12]
1160:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 937              		.loc 1 1160 1 view .LVU242
 938 0050 5DF8044B 		ldr	r4, [sp], #4
 939              	.LCFI1:
 940              		.cfi_remember_state
 941              		.cfi_restore 4
 942              		.cfi_def_cfa_offset 0
 943 0054 7047     		bx	lr
 944              	.LVL67:
 945              	.L65:
 946              	.LCFI2:
 947              		.cfi_restore_state
1110:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 948              		.loc 1 1110 7 is_stmt 1 view .LVU243
1110:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 949              		.loc 1 1110 36 is_stmt 0 view .LVU244
 950 0056 174B     		ldr	r3, .L73+12
 951              	.LVL68:
1110:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 952              		.loc 1 1110 36 view .LVU245
 953 0058 0360     		str	r3, [r0]
1111:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 954              		.loc 1 1111 7 is_stmt 1 view .LVU246
 955 005a E0E7     		b	.L68
 956              	.LVL69:
 957              	.L66:
1117:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 958              		.loc 1 1117 7 view .LVU247
1117:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 959              		.loc 1 1117 23 is_stmt 0 view .LVU248
 960 005c 124B     		ldr	r3, .L73
 961              	.LVL70:
1117:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 962              		.loc 1 1117 23 view .LVU249
 963 005e 5A68     		ldr	r2, [r3, #4]
 964              	.LVL71:
1118:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       
 965              		.loc 1 1118 7 is_stmt 1 view .LVU250
1118:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       
 966              		.loc 1 1118 17 is_stmt 0 view .LVU251
 967 0060 5B68     		ldr	r3, [r3, #4]
1118:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       
 968              		.loc 1 1118 12 view .LVU252
 969 0062 03F03F03 		and	r3, r3, #63
 970              	.LVL72:
1120:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       {
 971              		.loc 1 1120 7 is_stmt 1 view .LVU253
1120:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       {
 972              		.loc 1 1120 10 is_stmt 0 view .LVU254
 973 0066 12F4800F 		tst	r2, #4194304
 974 006a 12D0     		beq	.L69
ARM GAS  /tmp/ccAOXRT3.s 			page 38


1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 975              		.loc 1 1123 9 is_stmt 1 view .LVU255
1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 976              		.loc 1 1123 29 is_stmt 0 view .LVU256
 977 006c 114A     		ldr	r2, .L73+12
 978              	.LVL73:
1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 979              		.loc 1 1123 29 view .LVU257
 980 006e B2FBF3F2 		udiv	r2, r2, r3
1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 981              		.loc 1 1123 44 view .LVU258
 982 0072 0D4B     		ldr	r3, .L73
 983              	.LVL74:
1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 984              		.loc 1 1123 44 view .LVU259
 985 0074 5B68     		ldr	r3, [r3, #4]
1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 986              		.loc 1 1123 74 view .LVU260
 987 0076 C3F38813 		ubfx	r3, r3, #6, #9
1123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 988              		.loc 1 1123 16 view .LVU261
 989 007a 03FB02F3 		mul	r3, r3, r2
 990              	.LVL75:
 991              	.L70:
1131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 992              		.loc 1 1131 7 is_stmt 1 view .LVU262
1131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 993              		.loc 1 1131 20 is_stmt 0 view .LVU263
 994 007e 0A4A     		ldr	r2, .L73
 995 0080 5268     		ldr	r2, [r2, #4]
1131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 996              		.loc 1 1131 50 view .LVU264
 997 0082 C2F30142 		ubfx	r2, r2, #16, #2
1131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 998              		.loc 1 1131 56 view .LVU265
 999 0086 0132     		adds	r2, r2, #1
1131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1000              		.loc 1 1131 12 view .LVU266
 1001 0088 5200     		lsls	r2, r2, #1
 1002              	.LVL76:
1132:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 1003              		.loc 1 1132 7 is_stmt 1 view .LVU267
1132:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 1004              		.loc 1 1132 44 is_stmt 0 view .LVU268
 1005 008a B3FBF2F3 		udiv	r3, r3, r2
 1006              	.LVL77:
1132:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       break;
 1007              		.loc 1 1132 36 view .LVU269
 1008 008e 0360     		str	r3, [r0]
1133:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     default:
 1009              		.loc 1 1133 7 is_stmt 1 view .LVU270
 1010 0090 C5E7     		b	.L68
 1011              	.LVL78:
 1012              	.L69:
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 1013              		.loc 1 1128 9 view .LVU271
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
ARM GAS  /tmp/ccAOXRT3.s 			page 39


 1014              		.loc 1 1128 29 is_stmt 0 view .LVU272
 1015 0092 064A     		ldr	r2, .L73+4
 1016              	.LVL79:
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 1017              		.loc 1 1128 29 view .LVU273
 1018 0094 B2FBF3F2 		udiv	r2, r2, r3
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 1019              		.loc 1 1128 44 view .LVU274
 1020 0098 034B     		ldr	r3, .L73
 1021              	.LVL80:
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 1022              		.loc 1 1128 44 view .LVU275
 1023 009a 5B68     		ldr	r3, [r3, #4]
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 1024              		.loc 1 1128 74 view .LVU276
 1025 009c C3F38813 		ubfx	r3, r3, #6, #9
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 1026              		.loc 1 1128 16 view .LVU277
 1027 00a0 03FB02F3 		mul	r3, r3, r2
 1028              	.LVL81:
1128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       }
 1029              		.loc 1 1128 16 view .LVU278
 1030 00a4 EBE7     		b	.L70
 1031              	.L74:
 1032 00a6 00BF     		.align	2
 1033              	.L73:
 1034 00a8 00380240 		.word	1073887232
 1035 00ac 0024F400 		.word	16000000
 1036 00b0 00000000 		.word	.LANCHOR0
 1037 00b4 00127A00 		.word	8000000
 1038              		.cfi_endproc
 1039              	.LFE151:
 1041              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1042              		.align	1
 1043              		.global	RCC_RTCCLKConfig
 1044              		.syntax unified
 1045              		.thumb
 1046              		.thumb_func
 1047              		.fpu fpv4-sp-d16
 1049              	RCC_RTCCLKConfig:
 1050              	.LVL82:
 1051              	.LFB152:
1161:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1162:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1163:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @}
1164:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1165:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1166:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
1167:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
1168:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *
1169:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** @verbatim   
1170:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================
1171:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****               ##### Peripheral clocks configuration functions #####
1172:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================  
1173:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     [..] This section provide functions allowing to configure the Peripheral clocks. 
1174:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1175:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) The RTC clock which is derived from the LSI, LSE or HSE clock divided 
ARM GAS  /tmp/ccAOXRT3.s 			page 40


1176:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           by 2 to 31.
1177:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****      
1178:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) After restart from Reset or wakeup from STANDBY, all peripherals are off
1179:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           except internal SRAM, Flash and JTAG. Before to start using a peripheral 
1180:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           you have to enable its interface clock. You can do this using 
1181:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           RCC_AHBPeriphClockCmd(), RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
1182:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1183:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) To reset the peripherals configuration (to the default state after device reset)
1184:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
1185:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           RCC_APB1PeriphResetCmd() functions.
1186:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****      
1187:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****       (#) To further reduce power consumption in SLEEP mode the peripheral clocks 
1188:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           can be disabled prior to executing the WFI or WFE instructions. 
1189:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           You can do this using RCC_AHBPeriphClockLPModeCmd(), 
1190:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****           RCC_APB2PeriphClockLPModeCmd() and RCC_APB1PeriphClockLPModeCmd() functions.  
1191:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1192:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** @endverbatim
1193:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @{
1194:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1196:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1197:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
1198:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
1199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
1200:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
1201:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
1202:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
1203:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
1204:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
1205:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *    
1206:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
1207:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1208:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
1209:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
1210:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
1211:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
1212:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
1213:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
1214:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
1215:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
1216:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
1217:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
1218:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         RTC clock source).
1219:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *  
1220:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1221:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1222:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
1223:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1052              		.loc 1 1223 1 is_stmt 1 view -0
 1053              		.cfi_startproc
 1054              		@ args = 0, pretend = 0, frame = 0
 1055              		@ frame_needed = 0, uses_anonymous_args = 0
 1056              		@ link register save eliminated.
1224:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1057              		.loc 1 1224 3 view .LVU280
1225:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1226:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccAOXRT3.s 			page 41


1227:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 1058              		.loc 1 1227 3 view .LVU281
1228:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1229:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1059              		.loc 1 1229 3 view .LVU282
 1060              		.loc 1 1229 25 is_stmt 0 view .LVU283
 1061 0000 00F44073 		and	r3, r0, #768
 1062              		.loc 1 1229 6 view .LVU284
 1063 0004 B3F5407F 		cmp	r3, #768
 1064 0008 06D0     		beq	.L77
 1065              	.LVL83:
 1066              	.L76:
1230:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
1231:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
1232:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1233:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
1234:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
1235:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1236:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1237:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
1238:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1239:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     /* Store the new value */
1240:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
1241:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1242:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     
1243:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1244:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1067              		.loc 1 1244 3 is_stmt 1 view .LVU285
 1068              		.loc 1 1244 13 is_stmt 0 view .LVU286
 1069 000a 094A     		ldr	r2, .L78
 1070 000c 136F     		ldr	r3, [r2, #112]
 1071              		.loc 1 1244 34 view .LVU287
 1072 000e C0F30B00 		ubfx	r0, r0, #0, #12
 1073              	.LVL84:
 1074              		.loc 1 1244 13 view .LVU288
 1075 0012 1843     		orrs	r0, r0, r3
 1076 0014 1067     		str	r0, [r2, #112]
1245:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1077              		.loc 1 1245 1 view .LVU289
 1078 0016 7047     		bx	lr
 1079              	.LVL85:
 1080              	.L77:
1231:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 1081              		.loc 1 1231 5 is_stmt 1 view .LVU290
1231:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 1082              		.loc 1 1231 12 is_stmt 0 view .LVU291
 1083 0018 0549     		ldr	r1, .L78
 1084 001a 8A68     		ldr	r2, [r1, #8]
 1085              	.LVL86:
1234:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 1086              		.loc 1 1234 5 is_stmt 1 view .LVU292
1234:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 1087              		.loc 1 1234 12 is_stmt 0 view .LVU293
 1088 001c 22F4F812 		bic	r2, r2, #2031616
 1089              	.LVL87:
1237:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 1090              		.loc 1 1237 5 is_stmt 1 view .LVU294
ARM GAS  /tmp/ccAOXRT3.s 			page 42


1237:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 1091              		.loc 1 1237 33 is_stmt 0 view .LVU295
 1092 0020 20F07043 		bic	r3, r0, #-268435456
 1093 0024 23F44073 		bic	r3, r3, #768
1237:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 1094              		.loc 1 1237 12 view .LVU296
 1095 0028 1343     		orrs	r3, r3, r2
 1096              	.LVL88:
1240:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 1097              		.loc 1 1240 5 is_stmt 1 view .LVU297
1240:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 1098              		.loc 1 1240 15 is_stmt 0 view .LVU298
 1099 002a 8B60     		str	r3, [r1, #8]
 1100 002c EDE7     		b	.L76
 1101              	.L79:
 1102 002e 00BF     		.align	2
 1103              	.L78:
 1104 0030 00380240 		.word	1073887232
 1105              		.cfi_endproc
 1106              	.LFE152:
 1108              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1109              		.align	1
 1110              		.global	RCC_RTCCLKCmd
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1114              		.fpu fpv4-sp-d16
 1116              	RCC_RTCCLKCmd:
 1117              	.LVL89:
 1118              	.LFB153:
1246:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1247:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1248:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1249:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1250:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1251:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1252:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1253:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1254:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1255:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1119              		.loc 1 1255 1 is_stmt 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
1256:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1257:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1124              		.loc 1 1257 3 view .LVU300
1258:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1259:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1125              		.loc 1 1259 3 view .LVU301
 1126              		.loc 1 1259 36 is_stmt 0 view .LVU302
 1127 0000 014B     		ldr	r3, .L81
 1128 0002 1860     		str	r0, [r3]
1260:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1129              		.loc 1 1260 1 view .LVU303
 1130 0004 7047     		bx	lr
ARM GAS  /tmp/ccAOXRT3.s 			page 43


 1131              	.L82:
 1132 0006 00BF     		.align	2
 1133              	.L81:
 1134 0008 3C0E4742 		.word	1111952956
 1135              		.cfi_endproc
 1136              	.LFE153:
 1138              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1139              		.align	1
 1140              		.global	RCC_BackupResetCmd
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1144              		.fpu fpv4-sp-d16
 1146              	RCC_BackupResetCmd:
 1147              	.LVL90:
 1148              	.LFB154:
1261:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1262:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1263:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1264:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1265:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1266:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1267:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1268:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1269:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1270:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1271:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1272:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1149              		.loc 1 1272 1 is_stmt 1 view -0
 1150              		.cfi_startproc
 1151              		@ args = 0, pretend = 0, frame = 0
 1152              		@ frame_needed = 0, uses_anonymous_args = 0
 1153              		@ link register save eliminated.
1273:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1274:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1154              		.loc 1 1274 3 view .LVU305
1275:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1155              		.loc 1 1275 3 view .LVU306
 1156              		.loc 1 1275 36 is_stmt 0 view .LVU307
 1157 0000 014B     		ldr	r3, .L84
 1158 0002 1860     		str	r0, [r3]
1276:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1159              		.loc 1 1276 1 view .LVU308
 1160 0004 7047     		bx	lr
 1161              	.L85:
 1162 0006 00BF     		.align	2
 1163              	.L84:
 1164 0008 400E4742 		.word	1111952960
 1165              		.cfi_endproc
 1166              	.LFE154:
 1168              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 1169              		.align	1
 1170              		.global	RCC_I2SCLKConfig
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1174              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccAOXRT3.s 			page 44


 1176              	RCC_I2SCLKConfig:
 1177              	.LVL91:
 1178              	.LFB155:
1277:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1278:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1279:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1280:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1281:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1282:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1283:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1284:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1285:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1286:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1287:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1288:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1289:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1179              		.loc 1 1289 1 is_stmt 1 view -0
 1180              		.cfi_startproc
 1181              		@ args = 0, pretend = 0, frame = 0
 1182              		@ frame_needed = 0, uses_anonymous_args = 0
 1183              		@ link register save eliminated.
1290:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1291:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
 1184              		.loc 1 1291 3 view .LVU310
1292:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1293:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 1185              		.loc 1 1293 3 view .LVU311
 1186              		.loc 1 1293 37 is_stmt 0 view .LVU312
 1187 0000 014B     		ldr	r3, .L87
 1188 0002 1860     		str	r0, [r3]
1294:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1189              		.loc 1 1294 1 view .LVU313
 1190 0004 7047     		bx	lr
 1191              	.L88:
 1192 0006 00BF     		.align	2
 1193              	.L87:
 1194 0008 5C014742 		.word	1111949660
 1195              		.cfi_endproc
 1196              	.LFE155:
 1198              		.section	.text.RCC_SAIPLLI2SClkDivConfig,"ax",%progbits
 1199              		.align	1
 1200              		.global	RCC_SAIPLLI2SClkDivConfig
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu fpv4-sp-d16
 1206              	RCC_SAIPLLI2SClkDivConfig:
 1207              	.LVL92:
 1208              	.LFB156:
1295:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1296:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1297:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLI2S.
1298:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
1299:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1300:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
1301:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLI2S.
1302:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *              
ARM GAS  /tmp/ccAOXRT3.s 			page 45


1303:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLI2SDivQ: specifies the PLLI2S division factor for SAI1 clock .
1304:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1305:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
1306:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *              
1307:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1308:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1309:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
1310:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1209              		.loc 1 1310 1 is_stmt 1 view -0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 0
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 1213              		@ link register save eliminated.
1311:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1214              		.loc 1 1311 3 view .LVU315
1312:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1313:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1314:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
 1215              		.loc 1 1314 3 view .LVU316
1315:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1316:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1216              		.loc 1 1316 3 view .LVU317
 1217              		.loc 1 1316 10 is_stmt 0 view .LVU318
 1218 0000 044A     		ldr	r2, .L90
 1219 0002 D2F88C30 		ldr	r3, [r2, #140]
 1220              	.LVL93:
1317:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1318:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] bits */
1319:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 1221              		.loc 1 1319 3 is_stmt 1 view .LVU319
 1222              		.loc 1 1319 10 is_stmt 0 view .LVU320
 1223 0006 23F01F03 		bic	r3, r3, #31
 1224              	.LVL94:
1320:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1321:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set PLLI2SDIVQ values */
1322:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_PLLI2SDivQ - 1);
 1225              		.loc 1 1322 3 is_stmt 1 view .LVU321
 1226              		.loc 1 1322 29 is_stmt 0 view .LVU322
 1227 000a 0138     		subs	r0, r0, #1
 1228              	.LVL95:
 1229              		.loc 1 1322 10 view .LVU323
 1230 000c 1843     		orrs	r0, r0, r3
 1231              	.LVL96:
1323:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1324:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
1325:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1232              		.loc 1 1325 3 is_stmt 1 view .LVU324
 1233              		.loc 1 1325 16 is_stmt 0 view .LVU325
 1234 000e C2F88C00 		str	r0, [r2, #140]
1326:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1235              		.loc 1 1326 1 view .LVU326
 1236 0012 7047     		bx	lr
 1237              	.L91:
 1238              		.align	2
 1239              	.L90:
 1240 0014 00380240 		.word	1073887232
 1241              		.cfi_endproc
ARM GAS  /tmp/ccAOXRT3.s 			page 46


 1242              	.LFE156:
 1244              		.section	.text.RCC_SAIPLLSAIClkDivConfig,"ax",%progbits
 1245              		.align	1
 1246              		.global	RCC_SAIPLLSAIClkDivConfig
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1250              		.fpu fpv4-sp-d16
 1252              	RCC_SAIPLLSAIClkDivConfig:
 1253              	.LVL97:
 1254              	.LFB157:
1327:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1328:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1329:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLSAI.
1330:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
1331:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1332:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *        
1333:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1334:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
1335:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivQ: specifies the PLLSAI division factor for SAI1 clock .
1336:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1337:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
1338:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *              
1339:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1340:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1341:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
1342:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1255              		.loc 1 1342 1 is_stmt 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              		@ link register save eliminated.
1343:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1260              		.loc 1 1343 3 view .LVU328
1344:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1345:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1346:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
 1261              		.loc 1 1346 3 view .LVU329
1347:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1348:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1262              		.loc 1 1348 3 view .LVU330
 1263              		.loc 1 1348 10 is_stmt 0 view .LVU331
 1264 0000 054A     		ldr	r2, .L93
 1265 0002 D2F88C30 		ldr	r3, [r2, #140]
 1266              	.LVL98:
1349:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1350:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
1351:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 1267              		.loc 1 1351 3 is_stmt 1 view .LVU332
 1268              		.loc 1 1351 10 is_stmt 0 view .LVU333
 1269 0006 23F4F853 		bic	r3, r3, #7936
 1270              	.LVL99:
1352:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1353:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVQ values */
1354:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 1271              		.loc 1 1354 3 is_stmt 1 view .LVU334
 1272              		.loc 1 1354 30 is_stmt 0 view .LVU335
ARM GAS  /tmp/ccAOXRT3.s 			page 47


 1273 000a 0138     		subs	r0, r0, #1
 1274              	.LVL100:
 1275              		.loc 1 1354 10 view .LVU336
 1276 000c 43EA0023 		orr	r3, r3, r0, lsl #8
 1277              	.LVL101:
1355:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1356:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
1357:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1278              		.loc 1 1357 3 is_stmt 1 view .LVU337
 1279              		.loc 1 1357 16 is_stmt 0 view .LVU338
 1280 0010 C2F88C30 		str	r3, [r2, #140]
1358:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1281              		.loc 1 1358 1 view .LVU339
 1282 0014 7047     		bx	lr
 1283              	.L94:
 1284 0016 00BF     		.align	2
 1285              	.L93:
 1286 0018 00380240 		.word	1073887232
 1287              		.cfi_endproc
 1288              	.LFE157:
 1290              		.section	.text.RCC_SAIBlockACLKConfig,"ax",%progbits
 1291              		.align	1
 1292              		.global	RCC_SAIBlockACLKConfig
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1296              		.fpu fpv4-sp-d16
 1298              	RCC_SAIBlockACLKConfig:
 1299              	.LVL102:
 1300              	.LFB158:
1359:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1360:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1361:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockA clock source selection.
1362:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
1363:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1364:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *       
1365:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1366:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1367:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockACLKSource: specifies the SAI Block A clock source.
1368:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1369:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1370:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1371:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1372:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1373:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
1374:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block A clock
1375:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1376:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1377:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
1378:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1301              		.loc 1 1378 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305              		@ link register save eliminated.
1379:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1306              		.loc 1 1379 3 view .LVU341
ARM GAS  /tmp/ccAOXRT3.s 			page 48


1380:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1381:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1382:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
 1307              		.loc 1 1382 3 view .LVU342
1383:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1384:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1308              		.loc 1 1384 3 view .LVU343
 1309              		.loc 1 1384 10 is_stmt 0 view .LVU344
 1310 0000 044A     		ldr	r2, .L96
 1311 0002 D2F88C30 		ldr	r3, [r2, #140]
 1312              	.LVL103:
1385:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1386:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1387:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 1313              		.loc 1 1387 3 is_stmt 1 view .LVU345
 1314              		.loc 1 1387 10 is_stmt 0 view .LVU346
 1315 0006 23F44013 		bic	r3, r3, #3145728
 1316              	.LVL104:
1388:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1389:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set SAI Block A source selection value */
1390:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockACLKSource;
 1317              		.loc 1 1390 3 is_stmt 1 view .LVU347
 1318              		.loc 1 1390 10 is_stmt 0 view .LVU348
 1319 000a 0343     		orrs	r3, r3, r0
 1320              	.LVL105:
1391:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1392:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
1393:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1321              		.loc 1 1393 3 is_stmt 1 view .LVU349
 1322              		.loc 1 1393 16 is_stmt 0 view .LVU350
 1323 000c C2F88C30 		str	r3, [r2, #140]
1394:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1324              		.loc 1 1394 1 view .LVU351
 1325 0010 7047     		bx	lr
 1326              	.L97:
 1327 0012 00BF     		.align	2
 1328              	.L96:
 1329 0014 00380240 		.word	1073887232
 1330              		.cfi_endproc
 1331              	.LFE158:
 1333              		.section	.text.RCC_SAIBlockBCLKConfig,"ax",%progbits
 1334              		.align	1
 1335              		.global	RCC_SAIBlockBCLKConfig
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1339              		.fpu fpv4-sp-d16
 1341              	RCC_SAIBlockBCLKConfig:
 1342              	.LVL106:
 1343              	.LFB159:
1395:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1396:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1397:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockB clock source selection.
1398:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
1399:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices.
1400:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *       
1401:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
ARM GAS  /tmp/ccAOXRT3.s 			page 49


1402:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1403:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockBCLKSource: specifies the SAI Block B clock source.
1404:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1405:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1406:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1407:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1408:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1409:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
1410:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block B clock
1411:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1412:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1413:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
1414:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1344              		.loc 1 1414 1 is_stmt 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
1415:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1349              		.loc 1 1415 3 view .LVU353
1416:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1417:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1418:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
 1350              		.loc 1 1418 3 view .LVU354
1419:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1420:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1351              		.loc 1 1420 3 view .LVU355
 1352              		.loc 1 1420 10 is_stmt 0 view .LVU356
 1353 0000 044A     		ldr	r2, .L99
 1354 0002 D2F88C30 		ldr	r3, [r2, #140]
 1355              	.LVL107:
1421:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1422:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
1423:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 1356              		.loc 1 1423 3 is_stmt 1 view .LVU357
 1357              		.loc 1 1423 10 is_stmt 0 view .LVU358
 1358 0006 23F44003 		bic	r3, r3, #12582912
 1359              	.LVL108:
1424:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1425:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set SAI Block B source selection value */
1426:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockBCLKSource;
 1360              		.loc 1 1426 3 is_stmt 1 view .LVU359
 1361              		.loc 1 1426 10 is_stmt 0 view .LVU360
 1362 000a 0343     		orrs	r3, r3, r0
 1363              	.LVL109:
1427:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1428:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
1429:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1364              		.loc 1 1429 3 is_stmt 1 view .LVU361
 1365              		.loc 1 1429 16 is_stmt 0 view .LVU362
 1366 000c C2F88C30 		str	r3, [r2, #140]
1430:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1367              		.loc 1 1430 1 view .LVU363
 1368 0010 7047     		bx	lr
 1369              	.L100:
 1370 0012 00BF     		.align	2
 1371              	.L99:
ARM GAS  /tmp/ccAOXRT3.s 			page 50


 1372 0014 00380240 		.word	1073887232
 1373              		.cfi_endproc
 1374              	.LFE159:
 1376              		.section	.text.RCC_LTDCCLKDivConfig,"ax",%progbits
 1377              		.align	1
 1378              		.global	RCC_LTDCCLKDivConfig
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1382              		.fpu fpv4-sp-d16
 1384              	RCC_LTDCCLKDivConfig:
 1385              	.LVL110:
 1386              	.LFB160:
1431:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1432:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1433:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1434:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the LTDC clock Divider coming from PLLSAI.
1435:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
1436:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   The LTDC peripheral is only available with STM32F429xx/439xx Devices.
1437:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *      
1438:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1439:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
1440:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivR: specifies the PLLSAI division factor for LTDC clock .
1441:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 16.
1442:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR  
1443:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            
1444:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1445:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1446:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
1447:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1387              		.loc 1 1447 1 is_stmt 1 view -0
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
 1391              		@ link register save eliminated.
1448:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1392              		.loc 1 1448 3 view .LVU365
1449:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1450:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1451:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
 1393              		.loc 1 1451 3 view .LVU366
1452:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1453:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1394              		.loc 1 1453 3 view .LVU367
 1395              		.loc 1 1453 10 is_stmt 0 view .LVU368
 1396 0000 044A     		ldr	r2, .L102
 1397 0002 D2F88C30 		ldr	r3, [r2, #140]
 1398              	.LVL111:
1454:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1455:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Clear PLLSAIDIVR[2:0] bits */
1456:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 1399              		.loc 1 1456 3 is_stmt 1 view .LVU369
 1400              		.loc 1 1456 10 is_stmt 0 view .LVU370
 1401 0006 23F44033 		bic	r3, r3, #196608
 1402              	.LVL112:
1457:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1458:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVR values */
ARM GAS  /tmp/ccAOXRT3.s 			page 51


1459:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_PLLSAIDivR;
 1403              		.loc 1 1459 3 is_stmt 1 view .LVU371
 1404              		.loc 1 1459 10 is_stmt 0 view .LVU372
 1405 000a 0343     		orrs	r3, r3, r0
 1406              	.LVL113:
1460:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1461:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Store the new value */
1462:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1407              		.loc 1 1462 3 is_stmt 1 view .LVU373
 1408              		.loc 1 1462 16 is_stmt 0 view .LVU374
 1409 000c C2F88C30 		str	r3, [r2, #140]
1463:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1410              		.loc 1 1463 1 view .LVU375
 1411 0010 7047     		bx	lr
 1412              	.L103:
 1413 0012 00BF     		.align	2
 1414              	.L102:
 1415 0014 00380240 		.word	1073887232
 1416              		.cfi_endproc
 1417              	.LFE160:
 1419              		.section	.text.RCC_TIMCLKPresConfig,"ax",%progbits
 1420              		.align	1
 1421              		.global	RCC_TIMCLKPresConfig
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1425              		.fpu fpv4-sp-d16
 1427              	RCC_TIMCLKPresConfig:
 1428              	.LVL114:
 1429              	.LFB161:
1464:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1465:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1466:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Configures the Timers clocks prescalers selection.
1467:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * 
1468:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx and STM32F401xx/411xE devices. 
1469:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *   
1470:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_TIMCLKPrescaler : specifies the Timers clocks prescalers selection
1471:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         This parameter can be one of the following values:
1472:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescDesactivated: The Timers kernels clocks prescaler is 
1473:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1 or 2, 
1474:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to 
1475:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                 division by 4 or more.
1476:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                   
1477:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescActivated: The Timers kernels clocks prescaler is 
1478:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, 
1479:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
1480:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                 to division by 8 or more.
1481:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1482:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1483:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
1484:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1430              		.loc 1 1484 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
1485:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccAOXRT3.s 			page 52


1486:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));
 1435              		.loc 1 1486 3 view .LVU377
1487:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1488:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 1436              		.loc 1 1488 3 view .LVU378
 1437              		.loc 1 1488 40 is_stmt 0 view .LVU379
 1438 0000 014B     		ldr	r3, .L105
 1439 0002 1860     		str	r0, [r3]
1489:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
1490:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1440              		.loc 1 1490 1 view .LVU380
 1441 0004 7047     		bx	lr
 1442              	.L106:
 1443 0006 00BF     		.align	2
 1444              	.L105:
 1445 0008 E0114742 		.word	1111953888
 1446              		.cfi_endproc
 1447              	.LFE161:
 1449              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 1450              		.align	1
 1451              		.global	RCC_AHB1PeriphClockCmd
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1455              		.fpu fpv4-sp-d16
 1457              	RCC_AHB1PeriphClockCmd:
 1458              	.LVL115:
 1459              	.LFB162:
1491:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1492:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1493:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1494:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1495:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1496:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         using it.   
1497:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1498:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1499:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1500:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1501:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1502:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1503:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1504:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1505:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1506:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1507:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1508:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
1509:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)  
1510:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1511:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1512:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1513:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1514:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1515:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices)  
1516:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1517:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1518:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1519:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
ARM GAS  /tmp/ccAOXRT3.s 			page 53


1520:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1521:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1522:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1523:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1524:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1525:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1526:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1527:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1460              		.loc 1 1527 1 is_stmt 1 view -0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 0, uses_anonymous_args = 0
 1464              		@ link register save eliminated.
1528:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1529:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 1465              		.loc 1 1529 3 view .LVU382
1530:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1531:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1466              		.loc 1 1531 3 view .LVU383
1532:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1467              		.loc 1 1532 3 view .LVU384
 1468              		.loc 1 1532 6 is_stmt 0 view .LVU385
 1469 0000 21B1     		cbz	r1, .L108
1533:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1534:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1470              		.loc 1 1534 5 is_stmt 1 view .LVU386
 1471              		.loc 1 1534 18 is_stmt 0 view .LVU387
 1472 0002 054A     		ldr	r2, .L110
 1473 0004 136B     		ldr	r3, [r2, #48]
 1474 0006 1843     		orrs	r0, r0, r3
 1475              	.LVL116:
 1476              		.loc 1 1534 18 view .LVU388
 1477 0008 1063     		str	r0, [r2, #48]
 1478 000a 7047     		bx	lr
 1479              	.LVL117:
 1480              	.L108:
1535:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1536:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1537:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1538:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1481              		.loc 1 1538 5 is_stmt 1 view .LVU389
 1482              		.loc 1 1538 18 is_stmt 0 view .LVU390
 1483 000c 024A     		ldr	r2, .L110
 1484 000e 136B     		ldr	r3, [r2, #48]
 1485 0010 23EA0000 		bic	r0, r3, r0
 1486              	.LVL118:
 1487              		.loc 1 1538 18 view .LVU391
 1488 0014 1063     		str	r0, [r2, #48]
1539:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1540:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1489              		.loc 1 1540 1 view .LVU392
 1490 0016 7047     		bx	lr
 1491              	.L111:
 1492              		.align	2
 1493              	.L110:
 1494 0018 00380240 		.word	1073887232
 1495              		.cfi_endproc
ARM GAS  /tmp/ccAOXRT3.s 			page 54


 1496              	.LFE162:
 1498              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 1499              		.align	1
 1500              		.global	RCC_AHB2PeriphClockCmd
 1501              		.syntax unified
 1502              		.thumb
 1503              		.thumb_func
 1504              		.fpu fpv4-sp-d16
 1506              	RCC_AHB2PeriphClockCmd:
 1507              	.LVL119:
 1508              	.LFB163:
1541:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1542:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1543:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1544:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1545:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1546:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         using it. 
1547:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1548:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1549:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1550:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1551:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1552:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1553:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1554:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1555:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1556:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1557:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1558:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1559:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1509              		.loc 1 1559 1 is_stmt 1 view -0
 1510              		.cfi_startproc
 1511              		@ args = 0, pretend = 0, frame = 0
 1512              		@ frame_needed = 0, uses_anonymous_args = 0
 1513              		@ link register save eliminated.
1560:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1561:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1514              		.loc 1 1561 3 view .LVU394
1562:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1515              		.loc 1 1562 3 view .LVU395
1563:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1564:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1516              		.loc 1 1564 3 view .LVU396
 1517              		.loc 1 1564 6 is_stmt 0 view .LVU397
 1518 0000 21B1     		cbz	r1, .L113
1565:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1566:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1519              		.loc 1 1566 5 is_stmt 1 view .LVU398
 1520              		.loc 1 1566 18 is_stmt 0 view .LVU399
 1521 0002 054A     		ldr	r2, .L115
 1522 0004 536B     		ldr	r3, [r2, #52]
 1523 0006 1843     		orrs	r0, r0, r3
 1524              	.LVL120:
 1525              		.loc 1 1566 18 view .LVU400
 1526 0008 5063     		str	r0, [r2, #52]
 1527 000a 7047     		bx	lr
 1528              	.LVL121:
ARM GAS  /tmp/ccAOXRT3.s 			page 55


 1529              	.L113:
1567:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1568:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1569:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1570:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1530              		.loc 1 1570 5 is_stmt 1 view .LVU401
 1531              		.loc 1 1570 18 is_stmt 0 view .LVU402
 1532 000c 024A     		ldr	r2, .L115
 1533 000e 536B     		ldr	r3, [r2, #52]
 1534 0010 23EA0000 		bic	r0, r3, r0
 1535              	.LVL122:
 1536              		.loc 1 1570 18 view .LVU403
 1537 0014 5063     		str	r0, [r2, #52]
1571:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1572:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1538              		.loc 1 1572 1 view .LVU404
 1539 0016 7047     		bx	lr
 1540              	.L116:
 1541              		.align	2
 1542              	.L115:
 1543 0018 00380240 		.word	1073887232
 1544              		.cfi_endproc
 1545              	.LFE163:
 1547              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1548              		.align	1
 1549              		.global	RCC_AHB3PeriphClockCmd
 1550              		.syntax unified
 1551              		.thumb
 1552              		.thumb_func
 1553              		.fpu fpv4-sp-d16
 1555              	RCC_AHB3PeriphClockCmd:
 1556              	.LVL123:
 1557              	.LFB164:
1573:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1574:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1575:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1576:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1577:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1578:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         using it. 
1579:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1580:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1581:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                  or RCC_AHB3Periph_FMC (STM32F42xxx/43xxx devices)  
1582:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1583:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1584:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1585:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1586:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1587:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1558              		.loc 1 1587 1 is_stmt 1 view -0
 1559              		.cfi_startproc
 1560              		@ args = 0, pretend = 0, frame = 0
 1561              		@ frame_needed = 0, uses_anonymous_args = 0
 1562              		@ link register save eliminated.
1588:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1589:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
 1563              		.loc 1 1589 3 view .LVU406
1590:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /tmp/ccAOXRT3.s 			page 56


 1564              		.loc 1 1590 3 view .LVU407
1591:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1592:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1565              		.loc 1 1592 3 view .LVU408
 1566              		.loc 1 1592 6 is_stmt 0 view .LVU409
 1567 0000 21B1     		cbz	r1, .L118
1593:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1594:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1568              		.loc 1 1594 5 is_stmt 1 view .LVU410
 1569              		.loc 1 1594 18 is_stmt 0 view .LVU411
 1570 0002 054A     		ldr	r2, .L120
 1571 0004 936B     		ldr	r3, [r2, #56]
 1572 0006 1843     		orrs	r0, r0, r3
 1573              	.LVL124:
 1574              		.loc 1 1594 18 view .LVU412
 1575 0008 9063     		str	r0, [r2, #56]
 1576 000a 7047     		bx	lr
 1577              	.LVL125:
 1578              	.L118:
1595:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1596:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1597:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1598:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1579              		.loc 1 1598 5 is_stmt 1 view .LVU413
 1580              		.loc 1 1598 18 is_stmt 0 view .LVU414
 1581 000c 024A     		ldr	r2, .L120
 1582 000e 936B     		ldr	r3, [r2, #56]
 1583 0010 23EA0000 		bic	r0, r3, r0
 1584              	.LVL126:
 1585              		.loc 1 1598 18 view .LVU415
 1586 0014 9063     		str	r0, [r2, #56]
1599:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1600:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1587              		.loc 1 1600 1 view .LVU416
 1588 0016 7047     		bx	lr
 1589              	.L121:
 1590              		.align	2
 1591              	.L120:
 1592 0018 00380240 		.word	1073887232
 1593              		.cfi_endproc
 1594              	.LFE164:
 1596              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1597              		.align	1
 1598              		.global	RCC_APB1PeriphClockCmd
 1599              		.syntax unified
 1600              		.thumb
 1601              		.thumb_func
 1602              		.fpu fpv4-sp-d16
 1604              	RCC_APB1PeriphClockCmd:
 1605              	.LVL127:
 1606              	.LFB165:
1601:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1602:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1603:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1604:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1605:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1606:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         using it. 
ARM GAS  /tmp/ccAOXRT3.s 			page 57


1607:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1608:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1609:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1610:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1611:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1612:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1613:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1614:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1615:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1616:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1617:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1618:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1619:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1620:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1621:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1622:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1623:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1624:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1625:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1626:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1627:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1628:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1629:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1630:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1631:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1632:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
1633:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
1634:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1635:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1636:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1637:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1638:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1639:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1607              		.loc 1 1639 1 is_stmt 1 view -0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 0
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 1611              		@ link register save eliminated.
1640:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1641:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
 1612              		.loc 1 1641 3 view .LVU418
1642:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1613              		.loc 1 1642 3 view .LVU419
1643:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1644:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1614              		.loc 1 1644 3 view .LVU420
 1615              		.loc 1 1644 6 is_stmt 0 view .LVU421
 1616 0000 21B1     		cbz	r1, .L123
1645:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1646:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1617              		.loc 1 1646 5 is_stmt 1 view .LVU422
 1618              		.loc 1 1646 18 is_stmt 0 view .LVU423
 1619 0002 054A     		ldr	r2, .L125
 1620 0004 136C     		ldr	r3, [r2, #64]
 1621 0006 1843     		orrs	r0, r0, r3
 1622              	.LVL128:
 1623              		.loc 1 1646 18 view .LVU424
ARM GAS  /tmp/ccAOXRT3.s 			page 58


 1624 0008 1064     		str	r0, [r2, #64]
 1625 000a 7047     		bx	lr
 1626              	.LVL129:
 1627              	.L123:
1647:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1648:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1649:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1650:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1628              		.loc 1 1650 5 is_stmt 1 view .LVU425
 1629              		.loc 1 1650 18 is_stmt 0 view .LVU426
 1630 000c 024A     		ldr	r2, .L125
 1631 000e 136C     		ldr	r3, [r2, #64]
 1632 0010 23EA0000 		bic	r0, r3, r0
 1633              	.LVL130:
 1634              		.loc 1 1650 18 view .LVU427
 1635 0014 1064     		str	r0, [r2, #64]
1651:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1652:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1636              		.loc 1 1652 1 view .LVU428
 1637 0016 7047     		bx	lr
 1638              	.L126:
 1639              		.align	2
 1640              	.L125:
 1641 0018 00380240 		.word	1073887232
 1642              		.cfi_endproc
 1643              	.LFE165:
 1645              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1646              		.align	1
 1647              		.global	RCC_APB2PeriphClockCmd
 1648              		.syntax unified
 1649              		.thumb
 1650              		.thumb_func
 1651              		.fpu fpv4-sp-d16
 1653              	RCC_APB2PeriphClockCmd:
 1654              	.LVL131:
 1655              	.LFB166:
1653:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1654:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1655:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1656:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1657:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1658:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         using it.
1659:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1660:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1661:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1662:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1663:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1664:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1665:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1666:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1667:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1668:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1669:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1670:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
1671:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1672:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1673:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
ARM GAS  /tmp/ccAOXRT3.s 			page 59


1674:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1675:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
1676:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
1677:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx devices) 
1678:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices) 
1679:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1680:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1681:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1682:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1683:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1684:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1656              		.loc 1 1684 1 is_stmt 1 view -0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660              		@ link register save eliminated.
1685:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1686:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1661              		.loc 1 1686 3 view .LVU430
1687:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1662              		.loc 1 1687 3 view .LVU431
1688:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1689:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1663              		.loc 1 1689 3 view .LVU432
 1664              		.loc 1 1689 6 is_stmt 0 view .LVU433
 1665 0000 21B1     		cbz	r1, .L128
1690:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1691:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1666              		.loc 1 1691 5 is_stmt 1 view .LVU434
 1667              		.loc 1 1691 18 is_stmt 0 view .LVU435
 1668 0002 054A     		ldr	r2, .L130
 1669 0004 536C     		ldr	r3, [r2, #68]
 1670 0006 1843     		orrs	r0, r0, r3
 1671              	.LVL132:
 1672              		.loc 1 1691 18 view .LVU436
 1673 0008 5064     		str	r0, [r2, #68]
 1674 000a 7047     		bx	lr
 1675              	.LVL133:
 1676              	.L128:
1692:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1693:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1694:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1695:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1677              		.loc 1 1695 5 is_stmt 1 view .LVU437
 1678              		.loc 1 1695 18 is_stmt 0 view .LVU438
 1679 000c 024A     		ldr	r2, .L130
 1680 000e 536C     		ldr	r3, [r2, #68]
 1681 0010 23EA0000 		bic	r0, r3, r0
 1682              	.LVL134:
 1683              		.loc 1 1695 18 view .LVU439
 1684 0014 5064     		str	r0, [r2, #68]
1696:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1697:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1685              		.loc 1 1697 1 view .LVU440
 1686 0016 7047     		bx	lr
 1687              	.L131:
 1688              		.align	2
ARM GAS  /tmp/ccAOXRT3.s 			page 60


 1689              	.L130:
 1690 0018 00380240 		.word	1073887232
 1691              		.cfi_endproc
 1692              	.LFE166:
 1694              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 1695              		.align	1
 1696              		.global	RCC_AHB1PeriphResetCmd
 1697              		.syntax unified
 1698              		.thumb
 1699              		.thumb_func
 1700              		.fpu fpv4-sp-d16
 1702              	RCC_AHB1PeriphResetCmd:
 1703              	.LVL135:
 1704              	.LFB167:
1698:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1699:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1700:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1701:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1702:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1703:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1704:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1705:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1706:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1707:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1708:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1709:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1710:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1711:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1712:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:   GPIOJ clock (STM32F42xxx/43xxx devices) 
1713:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:   GPIOK clock (STM32F42xxx/43xxxdevices)   
1714:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1715:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1716:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1717:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:   DMA2D clock (STM32F429xx/439xx devices)   
1718:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1719:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1720:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                  
1721:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1722:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1723:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1724:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1725:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1726:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1705              		.loc 1 1726 1 is_stmt 1 view -0
 1706              		.cfi_startproc
 1707              		@ args = 0, pretend = 0, frame = 0
 1708              		@ frame_needed = 0, uses_anonymous_args = 0
 1709              		@ link register save eliminated.
1727:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1728:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
 1710              		.loc 1 1728 3 view .LVU442
1729:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1711              		.loc 1 1729 3 view .LVU443
1730:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1731:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1712              		.loc 1 1731 3 view .LVU444
 1713              		.loc 1 1731 6 is_stmt 0 view .LVU445
ARM GAS  /tmp/ccAOXRT3.s 			page 61


 1714 0000 21B1     		cbz	r1, .L133
1732:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1733:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1715              		.loc 1 1733 5 is_stmt 1 view .LVU446
 1716              		.loc 1 1733 19 is_stmt 0 view .LVU447
 1717 0002 054A     		ldr	r2, .L135
 1718 0004 1369     		ldr	r3, [r2, #16]
 1719 0006 1843     		orrs	r0, r0, r3
 1720              	.LVL136:
 1721              		.loc 1 1733 19 view .LVU448
 1722 0008 1061     		str	r0, [r2, #16]
 1723 000a 7047     		bx	lr
 1724              	.LVL137:
 1725              	.L133:
1734:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1735:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1736:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1737:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1726              		.loc 1 1737 5 is_stmt 1 view .LVU449
 1727              		.loc 1 1737 19 is_stmt 0 view .LVU450
 1728 000c 024A     		ldr	r2, .L135
 1729 000e 1369     		ldr	r3, [r2, #16]
 1730 0010 23EA0000 		bic	r0, r3, r0
 1731              	.LVL138:
 1732              		.loc 1 1737 19 view .LVU451
 1733 0014 1061     		str	r0, [r2, #16]
1738:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1739:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1734              		.loc 1 1739 1 view .LVU452
 1735 0016 7047     		bx	lr
 1736              	.L136:
 1737              		.align	2
 1738              	.L135:
 1739 0018 00380240 		.word	1073887232
 1740              		.cfi_endproc
 1741              	.LFE167:
 1743              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 1744              		.align	1
 1745              		.global	RCC_AHB2PeriphResetCmd
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1749              		.fpu fpv4-sp-d16
 1751              	RCC_AHB2PeriphResetCmd:
 1752              	.LVL139:
 1753              	.LFB168:
1740:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1741:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1742:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1743:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1744:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1745:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1746:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1747:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1748:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1749:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1750:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
ARM GAS  /tmp/ccAOXRT3.s 			page 62


1751:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1752:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1753:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1754:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1755:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1754              		.loc 1 1755 1 is_stmt 1 view -0
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 0
 1757              		@ frame_needed = 0, uses_anonymous_args = 0
 1758              		@ link register save eliminated.
1756:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1757:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1759              		.loc 1 1757 3 view .LVU454
1758:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1760              		.loc 1 1758 3 view .LVU455
1759:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1760:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1761              		.loc 1 1760 3 view .LVU456
 1762              		.loc 1 1760 6 is_stmt 0 view .LVU457
 1763 0000 21B1     		cbz	r1, .L138
1761:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1762:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1764              		.loc 1 1762 5 is_stmt 1 view .LVU458
 1765              		.loc 1 1762 19 is_stmt 0 view .LVU459
 1766 0002 054A     		ldr	r2, .L140
 1767 0004 5369     		ldr	r3, [r2, #20]
 1768 0006 1843     		orrs	r0, r0, r3
 1769              	.LVL140:
 1770              		.loc 1 1762 19 view .LVU460
 1771 0008 5061     		str	r0, [r2, #20]
 1772 000a 7047     		bx	lr
 1773              	.LVL141:
 1774              	.L138:
1763:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1764:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1765:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1766:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1775              		.loc 1 1766 5 is_stmt 1 view .LVU461
 1776              		.loc 1 1766 19 is_stmt 0 view .LVU462
 1777 000c 024A     		ldr	r2, .L140
 1778 000e 5369     		ldr	r3, [r2, #20]
 1779 0010 23EA0000 		bic	r0, r3, r0
 1780              	.LVL142:
 1781              		.loc 1 1766 19 view .LVU463
 1782 0014 5061     		str	r0, [r2, #20]
1767:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1768:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1783              		.loc 1 1768 1 view .LVU464
 1784 0016 7047     		bx	lr
 1785              	.L141:
 1786              		.align	2
 1787              	.L140:
 1788 0018 00380240 		.word	1073887232
 1789              		.cfi_endproc
 1790              	.LFE168:
 1792              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 1793              		.align	1
ARM GAS  /tmp/ccAOXRT3.s 			page 63


 1794              		.global	RCC_AHB3PeriphResetCmd
 1795              		.syntax unified
 1796              		.thumb
 1797              		.thumb_func
 1798              		.fpu fpv4-sp-d16
 1800              	RCC_AHB3PeriphResetCmd:
 1801              	.LVL143:
 1802              	.LFB169:
1769:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1770:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1771:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1772:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1773:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1774:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                  or RCC_AHB3Periph_FMC (STM32F42xxx/43xxx devices)  
1775:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1776:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1777:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1778:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1779:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1780:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1803              		.loc 1 1780 1 is_stmt 1 view -0
 1804              		.cfi_startproc
 1805              		@ args = 0, pretend = 0, frame = 0
 1806              		@ frame_needed = 0, uses_anonymous_args = 0
 1807              		@ link register save eliminated.
1781:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1782:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 1808              		.loc 1 1782 3 view .LVU466
1783:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1809              		.loc 1 1783 3 view .LVU467
1784:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1785:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1810              		.loc 1 1785 3 view .LVU468
 1811              		.loc 1 1785 6 is_stmt 0 view .LVU469
 1812 0000 21B1     		cbz	r1, .L143
1786:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1787:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1813              		.loc 1 1787 5 is_stmt 1 view .LVU470
 1814              		.loc 1 1787 19 is_stmt 0 view .LVU471
 1815 0002 054A     		ldr	r2, .L145
 1816 0004 9369     		ldr	r3, [r2, #24]
 1817 0006 1843     		orrs	r0, r0, r3
 1818              	.LVL144:
 1819              		.loc 1 1787 19 view .LVU472
 1820 0008 9061     		str	r0, [r2, #24]
 1821 000a 7047     		bx	lr
 1822              	.LVL145:
 1823              	.L143:
1788:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1789:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1790:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1791:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1824              		.loc 1 1791 5 is_stmt 1 view .LVU473
 1825              		.loc 1 1791 19 is_stmt 0 view .LVU474
 1826 000c 024A     		ldr	r2, .L145
 1827 000e 9369     		ldr	r3, [r2, #24]
 1828 0010 23EA0000 		bic	r0, r3, r0
ARM GAS  /tmp/ccAOXRT3.s 			page 64


 1829              	.LVL146:
 1830              		.loc 1 1791 19 view .LVU475
 1831 0014 9061     		str	r0, [r2, #24]
1792:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1793:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1832              		.loc 1 1793 1 view .LVU476
 1833 0016 7047     		bx	lr
 1834              	.L146:
 1835              		.align	2
 1836              	.L145:
 1837 0018 00380240 		.word	1073887232
 1838              		.cfi_endproc
 1839              	.LFE169:
 1841              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1842              		.align	1
 1843              		.global	RCC_APB1PeriphResetCmd
 1844              		.syntax unified
 1845              		.thumb
 1846              		.thumb_func
 1847              		.fpu fpv4-sp-d16
 1849              	RCC_APB1PeriphResetCmd:
 1850              	.LVL147:
 1851              	.LFB170:
1794:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1795:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1796:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1797:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1798:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1799:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1800:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1801:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1802:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1803:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1804:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1805:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1806:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1807:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1808:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1809:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1810:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1811:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1812:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1813:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1814:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1815:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1816:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1817:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1818:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1819:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1820:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1821:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1822:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
1823:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock  
1824:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1825:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1826:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1827:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
ARM GAS  /tmp/ccAOXRT3.s 			page 65


1828:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1829:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1852              		.loc 1 1829 1 is_stmt 1 view -0
 1853              		.cfi_startproc
 1854              		@ args = 0, pretend = 0, frame = 0
 1855              		@ frame_needed = 0, uses_anonymous_args = 0
 1856              		@ link register save eliminated.
1830:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1831:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1857              		.loc 1 1831 3 view .LVU478
1832:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1858              		.loc 1 1832 3 view .LVU479
1833:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1859              		.loc 1 1833 3 view .LVU480
 1860              		.loc 1 1833 6 is_stmt 0 view .LVU481
 1861 0000 21B1     		cbz	r1, .L148
1834:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1835:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1862              		.loc 1 1835 5 is_stmt 1 view .LVU482
 1863              		.loc 1 1835 19 is_stmt 0 view .LVU483
 1864 0002 054A     		ldr	r2, .L150
 1865 0004 136A     		ldr	r3, [r2, #32]
 1866 0006 1843     		orrs	r0, r0, r3
 1867              	.LVL148:
 1868              		.loc 1 1835 19 view .LVU484
 1869 0008 1062     		str	r0, [r2, #32]
 1870 000a 7047     		bx	lr
 1871              	.LVL149:
 1872              	.L148:
1836:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1837:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1838:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1839:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1873              		.loc 1 1839 5 is_stmt 1 view .LVU485
 1874              		.loc 1 1839 19 is_stmt 0 view .LVU486
 1875 000c 024A     		ldr	r2, .L150
 1876 000e 136A     		ldr	r3, [r2, #32]
 1877 0010 23EA0000 		bic	r0, r3, r0
 1878              	.LVL150:
 1879              		.loc 1 1839 19 view .LVU487
 1880 0014 1062     		str	r0, [r2, #32]
1840:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1841:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1881              		.loc 1 1841 1 view .LVU488
 1882 0016 7047     		bx	lr
 1883              	.L151:
 1884              		.align	2
 1885              	.L150:
 1886 0018 00380240 		.word	1073887232
 1887              		.cfi_endproc
 1888              	.LFE170:
 1890              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1891              		.align	1
 1892              		.global	RCC_APB2PeriphResetCmd
 1893              		.syntax unified
 1894              		.thumb
 1895              		.thumb_func
ARM GAS  /tmp/ccAOXRT3.s 			page 66


 1896              		.fpu fpv4-sp-d16
 1898              	RCC_APB2PeriphResetCmd:
 1899              	.LVL151:
 1900              	.LFB171:
1842:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1843:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1844:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1845:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1846:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1847:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1848:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1849:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1850:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1851:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1852:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1853:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1854:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1855:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1856:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock  
1857:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1858:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1859:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1860:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1861:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
1862:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
1863:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx devices) 
1864:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)   
1865:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1866:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1867:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1868:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1869:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1870:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1901              		.loc 1 1870 1 is_stmt 1 view -0
 1902              		.cfi_startproc
 1903              		@ args = 0, pretend = 0, frame = 0
 1904              		@ frame_needed = 0, uses_anonymous_args = 0
 1905              		@ link register save eliminated.
1871:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1872:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
 1906              		.loc 1 1872 3 view .LVU490
1873:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1907              		.loc 1 1873 3 view .LVU491
1874:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1908              		.loc 1 1874 3 view .LVU492
 1909              		.loc 1 1874 6 is_stmt 0 view .LVU493
 1910 0000 21B1     		cbz	r1, .L153
1875:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1876:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1911              		.loc 1 1876 5 is_stmt 1 view .LVU494
 1912              		.loc 1 1876 19 is_stmt 0 view .LVU495
 1913 0002 054A     		ldr	r2, .L155
 1914 0004 536A     		ldr	r3, [r2, #36]
 1915 0006 1843     		orrs	r0, r0, r3
 1916              	.LVL152:
 1917              		.loc 1 1876 19 view .LVU496
 1918 0008 5062     		str	r0, [r2, #36]
ARM GAS  /tmp/ccAOXRT3.s 			page 67


 1919 000a 7047     		bx	lr
 1920              	.LVL153:
 1921              	.L153:
1877:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1878:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1879:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1880:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1922              		.loc 1 1880 5 is_stmt 1 view .LVU497
 1923              		.loc 1 1880 19 is_stmt 0 view .LVU498
 1924 000c 024A     		ldr	r2, .L155
 1925 000e 536A     		ldr	r3, [r2, #36]
 1926 0010 23EA0000 		bic	r0, r3, r0
 1927              	.LVL154:
 1928              		.loc 1 1880 19 view .LVU499
 1929 0014 5062     		str	r0, [r2, #36]
1881:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1882:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1930              		.loc 1 1882 1 view .LVU500
 1931 0016 7047     		bx	lr
 1932              	.L156:
 1933              		.align	2
 1934              	.L155:
 1935 0018 00380240 		.word	1073887232
 1936              		.cfi_endproc
 1937              	.LFE171:
 1939              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 1940              		.align	1
 1941              		.global	RCC_AHB1PeriphClockLPModeCmd
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1945              		.fpu fpv4-sp-d16
 1947              	RCC_AHB1PeriphClockLPModeCmd:
 1948              	.LVL155:
 1949              	.LFB172:
1883:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1884:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1885:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1886:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1887:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         power consumption.
1888:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1889:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1890:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1891:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1892:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1893:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1894:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1895:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1896:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1897:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1898:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1899:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1900:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1901:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
1902:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)   
1903:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1904:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
ARM GAS  /tmp/ccAOXRT3.s 			page 68


1905:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1906:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1907:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices) 
1908:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1909:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1910:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1911:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1912:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1913:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1914:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1915:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1916:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1917:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1918:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1919:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1950              		.loc 1 1919 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
1920:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1921:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
 1955              		.loc 1 1921 3 view .LVU502
1922:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1956              		.loc 1 1922 3 view .LVU503
1923:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1957              		.loc 1 1923 3 view .LVU504
 1958              		.loc 1 1923 6 is_stmt 0 view .LVU505
 1959 0000 21B1     		cbz	r1, .L158
1924:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1925:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1960              		.loc 1 1925 5 is_stmt 1 view .LVU506
 1961              		.loc 1 1925 20 is_stmt 0 view .LVU507
 1962 0002 054A     		ldr	r2, .L160
 1963 0004 136D     		ldr	r3, [r2, #80]
 1964 0006 1843     		orrs	r0, r0, r3
 1965              	.LVL156:
 1966              		.loc 1 1925 20 view .LVU508
 1967 0008 1065     		str	r0, [r2, #80]
 1968 000a 7047     		bx	lr
 1969              	.LVL157:
 1970              	.L158:
1926:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1927:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1928:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1929:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 1971              		.loc 1 1929 5 is_stmt 1 view .LVU509
 1972              		.loc 1 1929 20 is_stmt 0 view .LVU510
 1973 000c 024A     		ldr	r2, .L160
 1974 000e 136D     		ldr	r3, [r2, #80]
 1975 0010 23EA0000 		bic	r0, r3, r0
 1976              	.LVL158:
 1977              		.loc 1 1929 20 view .LVU511
 1978 0014 1065     		str	r0, [r2, #80]
1930:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1931:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 1979              		.loc 1 1931 1 view .LVU512
ARM GAS  /tmp/ccAOXRT3.s 			page 69


 1980 0016 7047     		bx	lr
 1981              	.L161:
 1982              		.align	2
 1983              	.L160:
 1984 0018 00380240 		.word	1073887232
 1985              		.cfi_endproc
 1986              	.LFE172:
 1988              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 1989              		.align	1
 1990              		.global	RCC_AHB2PeriphClockLPModeCmd
 1991              		.syntax unified
 1992              		.thumb
 1993              		.thumb_func
 1994              		.fpu fpv4-sp-d16
 1996              	RCC_AHB2PeriphClockLPModeCmd:
 1997              	.LVL159:
 1998              	.LFB173:
1932:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1933:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1934:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1935:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1936:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *           power consumption.
1937:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1938:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1939:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1940:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1941:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1942:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1943:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1944:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1945:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1946:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1947:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1948:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1949:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1950:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1951:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 1999              		.loc 1 1951 1 is_stmt 1 view -0
 2000              		.cfi_startproc
 2001              		@ args = 0, pretend = 0, frame = 0
 2002              		@ frame_needed = 0, uses_anonymous_args = 0
 2003              		@ link register save eliminated.
1952:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1953:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 2004              		.loc 1 1953 3 view .LVU514
1954:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2005              		.loc 1 1954 3 view .LVU515
1955:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2006              		.loc 1 1955 3 view .LVU516
 2007              		.loc 1 1955 6 is_stmt 0 view .LVU517
 2008 0000 21B1     		cbz	r1, .L163
1956:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1957:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 2009              		.loc 1 1957 5 is_stmt 1 view .LVU518
 2010              		.loc 1 1957 20 is_stmt 0 view .LVU519
 2011 0002 054A     		ldr	r2, .L165
 2012 0004 536D     		ldr	r3, [r2, #84]
ARM GAS  /tmp/ccAOXRT3.s 			page 70


 2013 0006 1843     		orrs	r0, r0, r3
 2014              	.LVL160:
 2015              		.loc 1 1957 20 view .LVU520
 2016 0008 5065     		str	r0, [r2, #84]
 2017 000a 7047     		bx	lr
 2018              	.LVL161:
 2019              	.L163:
1958:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1959:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1960:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1961:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 2020              		.loc 1 1961 5 is_stmt 1 view .LVU521
 2021              		.loc 1 1961 20 is_stmt 0 view .LVU522
 2022 000c 024A     		ldr	r2, .L165
 2023 000e 536D     		ldr	r3, [r2, #84]
 2024 0010 23EA0000 		bic	r0, r3, r0
 2025              	.LVL162:
 2026              		.loc 1 1961 20 view .LVU523
 2027 0014 5065     		str	r0, [r2, #84]
1962:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1963:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2028              		.loc 1 1963 1 view .LVU524
 2029 0016 7047     		bx	lr
 2030              	.L166:
 2031              		.align	2
 2032              	.L165:
 2033 0018 00380240 		.word	1073887232
 2034              		.cfi_endproc
 2035              	.LFE173:
 2037              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 2038              		.align	1
 2039              		.global	RCC_AHB3PeriphClockLPModeCmd
 2040              		.syntax unified
 2041              		.thumb
 2042              		.thumb_func
 2043              		.fpu fpv4-sp-d16
 2045              	RCC_AHB3PeriphClockLPModeCmd:
 2046              	.LVL163:
 2047              	.LFB174:
1964:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1965:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1966:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1967:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1968:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         power consumption.
1969:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1970:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1971:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1972:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1973:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *                                  or RCC_AHB3Periph_FMC (STM32F429x/439x devices) 
1974:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1975:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1976:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
1977:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
1978:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1979:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2048              		.loc 1 1979 1 is_stmt 1 view -0
 2049              		.cfi_startproc
ARM GAS  /tmp/ccAOXRT3.s 			page 71


 2050              		@ args = 0, pretend = 0, frame = 0
 2051              		@ frame_needed = 0, uses_anonymous_args = 0
 2052              		@ link register save eliminated.
1980:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1981:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 2053              		.loc 1 1981 3 view .LVU526
1982:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2054              		.loc 1 1982 3 view .LVU527
1983:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2055              		.loc 1 1983 3 view .LVU528
 2056              		.loc 1 1983 6 is_stmt 0 view .LVU529
 2057 0000 21B1     		cbz	r1, .L168
1984:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1985:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 2058              		.loc 1 1985 5 is_stmt 1 view .LVU530
 2059              		.loc 1 1985 20 is_stmt 0 view .LVU531
 2060 0002 054A     		ldr	r2, .L170
 2061 0004 936D     		ldr	r3, [r2, #88]
 2062 0006 1843     		orrs	r0, r0, r3
 2063              	.LVL164:
 2064              		.loc 1 1985 20 view .LVU532
 2065 0008 9065     		str	r0, [r2, #88]
 2066 000a 7047     		bx	lr
 2067              	.LVL165:
 2068              	.L168:
1986:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1987:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
1988:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
1989:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 2069              		.loc 1 1989 5 is_stmt 1 view .LVU533
 2070              		.loc 1 1989 20 is_stmt 0 view .LVU534
 2071 000c 024A     		ldr	r2, .L170
 2072 000e 936D     		ldr	r3, [r2, #88]
 2073 0010 23EA0000 		bic	r0, r3, r0
 2074              	.LVL166:
 2075              		.loc 1 1989 20 view .LVU535
 2076 0014 9065     		str	r0, [r2, #88]
1990:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
1991:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2077              		.loc 1 1991 1 view .LVU536
 2078 0016 7047     		bx	lr
 2079              	.L171:
 2080              		.align	2
 2081              	.L170:
 2082 0018 00380240 		.word	1073887232
 2083              		.cfi_endproc
 2084              	.LFE174:
 2086              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 2087              		.align	1
 2088              		.global	RCC_APB1PeriphClockLPModeCmd
 2089              		.syntax unified
 2090              		.thumb
 2091              		.thumb_func
 2092              		.fpu fpv4-sp-d16
 2094              	RCC_APB1PeriphClockLPModeCmd:
 2095              	.LVL167:
 2096              	.LFB175:
ARM GAS  /tmp/ccAOXRT3.s 			page 72


1992:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
1993:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
1994:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1995:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1996:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         power consumption.
1997:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1998:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1999:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
2000:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2001:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2002:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2003:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2004:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2005:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2006:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2007:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2008:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2009:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2010:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2011:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2012:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2013:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2014:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2015:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2016:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2017:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2018:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2019:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2020:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2021:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2022:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2023:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2024:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2025:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
2026:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2027:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2028:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
2029:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2030:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2031:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2097              		.loc 1 2031 1 is_stmt 1 view -0
 2098              		.cfi_startproc
 2099              		@ args = 0, pretend = 0, frame = 0
 2100              		@ frame_needed = 0, uses_anonymous_args = 0
 2101              		@ link register save eliminated.
2032:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2033:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 2102              		.loc 1 2033 3 view .LVU538
2034:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2103              		.loc 1 2034 3 view .LVU539
2035:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2104              		.loc 1 2035 3 view .LVU540
 2105              		.loc 1 2035 6 is_stmt 0 view .LVU541
 2106 0000 21B1     		cbz	r1, .L173
2036:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2037:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2107              		.loc 1 2037 5 is_stmt 1 view .LVU542
ARM GAS  /tmp/ccAOXRT3.s 			page 73


 2108              		.loc 1 2037 20 is_stmt 0 view .LVU543
 2109 0002 054A     		ldr	r2, .L175
 2110 0004 136E     		ldr	r3, [r2, #96]
 2111 0006 1843     		orrs	r0, r0, r3
 2112              	.LVL168:
 2113              		.loc 1 2037 20 view .LVU544
 2114 0008 1066     		str	r0, [r2, #96]
 2115 000a 7047     		bx	lr
 2116              	.LVL169:
 2117              	.L173:
2038:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2039:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
2040:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2041:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 2118              		.loc 1 2041 5 is_stmt 1 view .LVU545
 2119              		.loc 1 2041 20 is_stmt 0 view .LVU546
 2120 000c 024A     		ldr	r2, .L175
 2121 000e 136E     		ldr	r3, [r2, #96]
 2122 0010 23EA0000 		bic	r0, r3, r0
 2123              	.LVL170:
 2124              		.loc 1 2041 20 view .LVU547
 2125 0014 1066     		str	r0, [r2, #96]
2042:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2043:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2126              		.loc 1 2043 1 view .LVU548
 2127 0016 7047     		bx	lr
 2128              	.L176:
 2129              		.align	2
 2130              	.L175:
 2131 0018 00380240 		.word	1073887232
 2132              		.cfi_endproc
 2133              	.LFE175:
 2135              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 2136              		.align	1
 2137              		.global	RCC_APB2PeriphClockLPModeCmd
 2138              		.syntax unified
 2139              		.thumb
 2140              		.thumb_func
 2141              		.fpu fpv4-sp-d16
 2143              	RCC_APB2PeriphClockLPModeCmd:
 2144              	.LVL171:
 2145              	.LFB176:
2044:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2045:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2046:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
2047:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2048:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         power consumption.
2049:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2050:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2051:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
2052:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2053:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2054:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2055:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2056:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2057:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2058:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
ARM GAS  /tmp/ccAOXRT3.s 			page 74


2059:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2060:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2061:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2062:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
2063:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2064:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2065:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2066:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2067:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2068:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2069:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx devices) 
2070:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)   
2071:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2072:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2073:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
2074:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2075:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2076:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2146              		.loc 1 2076 1 is_stmt 1 view -0
 2147              		.cfi_startproc
 2148              		@ args = 0, pretend = 0, frame = 0
 2149              		@ frame_needed = 0, uses_anonymous_args = 0
 2150              		@ link register save eliminated.
2077:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2078:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 2151              		.loc 1 2078 3 view .LVU550
2079:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2152              		.loc 1 2079 3 view .LVU551
2080:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2153              		.loc 1 2080 3 view .LVU552
 2154              		.loc 1 2080 6 is_stmt 0 view .LVU553
 2155 0000 21B1     		cbz	r1, .L178
2081:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2082:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2156              		.loc 1 2082 5 is_stmt 1 view .LVU554
 2157              		.loc 1 2082 20 is_stmt 0 view .LVU555
 2158 0002 054A     		ldr	r2, .L180
 2159 0004 536E     		ldr	r3, [r2, #100]
 2160 0006 1843     		orrs	r0, r0, r3
 2161              	.LVL172:
 2162              		.loc 1 2082 20 view .LVU556
 2163 0008 5066     		str	r0, [r2, #100]
 2164 000a 7047     		bx	lr
 2165              	.LVL173:
 2166              	.L178:
2083:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2084:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
2085:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2086:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 2167              		.loc 1 2086 5 is_stmt 1 view .LVU557
 2168              		.loc 1 2086 20 is_stmt 0 view .LVU558
 2169 000c 024A     		ldr	r2, .L180
 2170 000e 536E     		ldr	r3, [r2, #100]
 2171 0010 23EA0000 		bic	r0, r3, r0
 2172              	.LVL174:
 2173              		.loc 1 2086 20 view .LVU559
 2174 0014 5066     		str	r0, [r2, #100]
ARM GAS  /tmp/ccAOXRT3.s 			page 75


2087:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2088:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2175              		.loc 1 2088 1 view .LVU560
 2176 0016 7047     		bx	lr
 2177              	.L181:
 2178              		.align	2
 2179              	.L180:
 2180 0018 00380240 		.word	1073887232
 2181              		.cfi_endproc
 2182              	.LFE176:
 2184              		.section	.text.RCC_LSEModeConfig,"ax",%progbits
 2185              		.align	1
 2186              		.global	RCC_LSEModeConfig
 2187              		.syntax unified
 2188              		.thumb
 2189              		.thumb_func
 2190              		.fpu fpv4-sp-d16
 2192              	RCC_LSEModeConfig:
 2193              	.LVL175:
 2194              	.LFB177:
2089:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2090:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2091:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief Configures the External Low Speed oscillator mode (LSE mode).
2092:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @note This mode is only available for STM32F411xx devices.
2093:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  Mode: specifies the LSE mode.
2094:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2095:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
2096:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
2097:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
2098:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2099:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_LSEModeConfig(uint8_t Mode)
2100:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2195              		.loc 1 2100 1 is_stmt 1 view -0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 0
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
2101:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2102:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE_MODE(Mode));
 2200              		.loc 1 2102 3 view .LVU562
2103:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   
2104:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if(Mode == RCC_LSE_HIGHDRIVE_MODE)
 2201              		.loc 1 2104 3 view .LVU563
 2202              		.loc 1 2104 5 is_stmt 0 view .LVU564
 2203 0000 0128     		cmp	r0, #1
 2204 0002 05D0     		beq	.L185
2105:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2106:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
2107:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2108:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
2109:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2110:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 2205              		.loc 1 2110 5 is_stmt 1 view .LVU565
 2206 0004 054A     		ldr	r2, .L186
 2207 0006 136F     		ldr	r3, [r2, #112]
 2208 0008 23F00803 		bic	r3, r3, #8
 2209 000c 1367     		str	r3, [r2, #112]
ARM GAS  /tmp/ccAOXRT3.s 			page 76


2111:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2112:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2210              		.loc 1 2112 1 is_stmt 0 view .LVU566
 2211 000e 7047     		bx	lr
 2212              	.L185:
2106:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2213              		.loc 1 2106 5 is_stmt 1 view .LVU567
 2214 0010 024A     		ldr	r2, .L186
 2215 0012 136F     		ldr	r3, [r2, #112]
 2216 0014 43F00803 		orr	r3, r3, #8
 2217 0018 1367     		str	r3, [r2, #112]
 2218 001a 7047     		bx	lr
 2219              	.L187:
 2220              		.align	2
 2221              	.L186:
 2222 001c 00380240 		.word	1073887232
 2223              		.cfi_endproc
 2224              	.LFE177:
 2226              		.section	.text.RCC_ITConfig,"ax",%progbits
 2227              		.align	1
 2228              		.global	RCC_ITConfig
 2229              		.syntax unified
 2230              		.thumb
 2231              		.thumb_func
 2232              		.fpu fpv4-sp-d16
 2234              	RCC_ITConfig:
 2235              	.LVL176:
 2236              	.LFB178:
2113:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2114:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2115:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @}
2116:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2117:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2118:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
2119:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
2120:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  *
2121:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** @verbatim   
2122:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================
2123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****                 ##### Interrupts and flags management functions #####
2124:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****  ===============================================================================  
2125:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2126:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** @endverbatim
2127:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @{
2128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2129:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2130:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
2132:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
2133:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2134:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
2135:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
2136:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
2137:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
2138:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
2139:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
2140:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx devices)
2141:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
ARM GAS  /tmp/ccAOXRT3.s 			page 77


2142:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2143:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
2144:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2145:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
2146:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2237              		.loc 1 2146 1 view -0
 2238              		.cfi_startproc
 2239              		@ args = 0, pretend = 0, frame = 0
 2240              		@ frame_needed = 0, uses_anonymous_args = 0
 2241              		@ link register save eliminated.
2147:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2148:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 2242              		.loc 1 2148 3 view .LVU569
2149:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2243              		.loc 1 2149 3 view .LVU570
2150:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2244              		.loc 1 2150 3 view .LVU571
 2245              		.loc 1 2150 6 is_stmt 0 view .LVU572
 2246 0000 21B1     		cbz	r1, .L189
2151:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2152:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
2153:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2247              		.loc 1 2153 5 is_stmt 1 view .LVU573
 2248              		.loc 1 2153 41 is_stmt 0 view .LVU574
 2249 0002 054A     		ldr	r2, .L191
 2250 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2251 0006 1843     		orrs	r0, r0, r3
 2252              	.LVL177:
 2253              		.loc 1 2153 41 view .LVU575
 2254 0008 1070     		strb	r0, [r2]
 2255 000a 7047     		bx	lr
 2256              	.LVL178:
 2257              	.L189:
2154:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2155:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
2156:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2157:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
2158:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 2258              		.loc 1 2158 5 is_stmt 1 view .LVU576
 2259              		.loc 1 2158 41 is_stmt 0 view .LVU577
 2260 000c 024A     		ldr	r2, .L191
 2261 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2262 0010 23EA0000 		bic	r0, r3, r0
 2263              	.LVL179:
 2264              		.loc 1 2158 41 view .LVU578
 2265 0014 1070     		strb	r0, [r2]
2159:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2160:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2266              		.loc 1 2160 1 view .LVU579
 2267 0016 7047     		bx	lr
 2268              	.L192:
 2269              		.align	2
 2270              	.L191:
 2271 0018 0D380240 		.word	1073887245
 2272              		.cfi_endproc
 2273              	.LFE178:
 2275              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
ARM GAS  /tmp/ccAOXRT3.s 			page 78


 2276              		.align	1
 2277              		.global	RCC_GetFlagStatus
 2278              		.syntax unified
 2279              		.thumb
 2280              		.thumb_func
 2281              		.fpu fpv4-sp-d16
 2283              	RCC_GetFlagStatus:
 2284              	.LVL180:
 2285              	.LFB179:
2161:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2162:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2163:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
2164:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
2165:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2166:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
2167:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
2168:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
2169:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
2170:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLSAIRDY: PLLSAI clock ready (only for STM32F42xxx/43xxx devices)
2171:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
2172:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
2173:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
2174:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
2175:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
2176:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
2177:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
2178:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
2179:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
2180:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
2181:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2182:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
2183:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2286              		.loc 1 2183 1 is_stmt 1 view -0
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 0
 2289              		@ frame_needed = 0, uses_anonymous_args = 0
 2290              		@ link register save eliminated.
2184:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 2291              		.loc 1 2184 3 view .LVU581
2185:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 2292              		.loc 1 2185 3 view .LVU582
2186:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 2293              		.loc 1 2186 3 view .LVU583
2187:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2188:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2189:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 2294              		.loc 1 2189 3 view .LVU584
2190:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2191:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
2192:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 2295              		.loc 1 2192 3 view .LVU585
 2296              		.loc 1 2192 18 is_stmt 0 view .LVU586
 2297 0000 4309     		lsrs	r3, r0, #5
 2298              	.LVL181:
2193:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2299              		.loc 1 2193 3 is_stmt 1 view .LVU587
 2300              		.loc 1 2193 6 is_stmt 0 view .LVU588
ARM GAS  /tmp/ccAOXRT3.s 			page 79


 2301 0002 012B     		cmp	r3, #1
 2302 0004 0CD0     		beq	.L199
2194:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
2196:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2197:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2303              		.loc 1 2197 8 is_stmt 1 view .LVU589
 2304              		.loc 1 2197 11 is_stmt 0 view .LVU590
 2305 0006 022B     		cmp	r3, #2
 2306 0008 0DD0     		beq	.L200
2198:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
2200:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2201:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
2202:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2203:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 2307              		.loc 1 2203 5 is_stmt 1 view .LVU591
 2308              		.loc 1 2203 15 is_stmt 0 view .LVU592
 2309 000a 094B     		ldr	r3, .L201
 2310              	.LVL182:
 2311              		.loc 1 2203 15 view .LVU593
 2312 000c 5B6F     		ldr	r3, [r3, #116]
 2313              	.LVL183:
 2314              	.L195:
2204:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2205:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2206:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Get the flag position */
2207:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 2315              		.loc 1 2207 3 is_stmt 1 view .LVU594
 2316              		.loc 1 2207 7 is_stmt 0 view .LVU595
 2317 000e 00F01F00 		and	r0, r0, #31
 2318              	.LVL184:
2208:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2319              		.loc 1 2208 3 is_stmt 1 view .LVU596
 2320              		.loc 1 2208 42 is_stmt 0 view .LVU597
 2321 0012 23FA00F0 		lsr	r0, r3, r0
 2322              	.LVL185:
 2323              		.loc 1 2208 6 view .LVU598
 2324 0016 10F0010F 		tst	r0, #1
 2325 001a 07D0     		beq	.L198
2209:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2210:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2326              		.loc 1 2210 15 view .LVU599
 2327 001c 0120     		movs	r0, #1
 2328 001e 7047     		bx	lr
 2329              	.LVL186:
 2330              	.L199:
2195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2331              		.loc 1 2195 5 is_stmt 1 view .LVU600
2195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2332              		.loc 1 2195 15 is_stmt 0 view .LVU601
 2333 0020 034B     		ldr	r3, .L201
 2334              	.LVL187:
2195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2335              		.loc 1 2195 15 view .LVU602
 2336 0022 1B68     		ldr	r3, [r3]
 2337              	.LVL188:
ARM GAS  /tmp/ccAOXRT3.s 			page 80


2195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2338              		.loc 1 2195 15 view .LVU603
 2339 0024 F3E7     		b	.L195
 2340              	.LVL189:
 2341              	.L200:
2199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2342              		.loc 1 2199 5 is_stmt 1 view .LVU604
2199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2343              		.loc 1 2199 15 is_stmt 0 view .LVU605
 2344 0026 024B     		ldr	r3, .L201
 2345              	.LVL190:
2199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2346              		.loc 1 2199 15 view .LVU606
 2347 0028 1B6F     		ldr	r3, [r3, #112]
 2348              	.LVL191:
2199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2349              		.loc 1 2199 15 view .LVU607
 2350 002a F0E7     		b	.L195
 2351              	.LVL192:
 2352              	.L198:
2211:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2212:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
2213:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2214:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2353              		.loc 1 2214 15 view .LVU608
 2354 002c 0020     		movs	r0, #0
 2355              	.LVL193:
2215:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2216:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Return the flag status */
2217:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   return bitstatus;
 2356              		.loc 1 2217 3 is_stmt 1 view .LVU609
2218:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2357              		.loc 1 2218 1 is_stmt 0 view .LVU610
 2358 002e 7047     		bx	lr
 2359              	.L202:
 2360              		.align	2
 2361              	.L201:
 2362 0030 00380240 		.word	1073887232
 2363              		.cfi_endproc
 2364              	.LFE179:
 2366              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 2367              		.align	1
 2368              		.global	RCC_WaitForHSEStartUp
 2369              		.syntax unified
 2370              		.thumb
 2371              		.thumb_func
 2372              		.fpu fpv4-sp-d16
 2374              	RCC_WaitForHSEStartUp:
 2375              	.LFB132:
 288:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 2376              		.loc 1 288 1 is_stmt 1 view -0
 2377              		.cfi_startproc
 2378              		@ args = 0, pretend = 0, frame = 8
 2379              		@ frame_needed = 0, uses_anonymous_args = 0
 2380 0000 00B5     		push	{lr}
 2381              	.LCFI3:
 2382              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccAOXRT3.s 			page 81


 2383              		.cfi_offset 14, -4
 2384 0002 83B0     		sub	sp, sp, #12
 2385              	.LCFI4:
 2386              		.cfi_def_cfa_offset 16
 289:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2387              		.loc 1 289 3 view .LVU612
 289:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2388              		.loc 1 289 17 is_stmt 0 view .LVU613
 2389 0004 0023     		movs	r3, #0
 2390 0006 0193     		str	r3, [sp, #4]
 290:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 2391              		.loc 1 290 3 is_stmt 1 view .LVU614
 2392              	.LVL194:
 291:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 2393              		.loc 1 291 3 view .LVU615
 2394              	.L205:
 293:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 2395              		.loc 1 293 3 discriminator 2 view .LVU616
 295:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     startupcounter++;
 2396              		.loc 1 295 5 discriminator 2 view .LVU617
 295:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     startupcounter++;
 2397              		.loc 1 295 17 is_stmt 0 discriminator 2 view .LVU618
 2398 0008 3120     		movs	r0, #49
 2399 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 2400              	.LVL195:
 296:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2401              		.loc 1 296 5 is_stmt 1 discriminator 2 view .LVU619
 296:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2402              		.loc 1 296 19 is_stmt 0 discriminator 2 view .LVU620
 2403 000e 019B     		ldr	r3, [sp, #4]
 2404 0010 0133     		adds	r3, r3, #1
 2405 0012 0193     		str	r3, [sp, #4]
 297:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 2406              		.loc 1 297 10 is_stmt 1 discriminator 2 view .LVU621
 297:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 2407              		.loc 1 297 27 is_stmt 0 discriminator 2 view .LVU622
 2408 0014 019B     		ldr	r3, [sp, #4]
 297:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 2409              		.loc 1 297 3 discriminator 2 view .LVU623
 2410 0016 B3F5A04F 		cmp	r3, #20480
 2411 001a 01D0     		beq	.L204
 297:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 2412              		.loc 1 297 51 discriminator 1 view .LVU624
 2413 001c 0028     		cmp	r0, #0
 2414 001e F3D0     		beq	.L205
 2415              	.L204:
 299:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 2416              		.loc 1 299 3 is_stmt 1 view .LVU625
 299:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 2417              		.loc 1 299 7 is_stmt 0 view .LVU626
 2418 0020 3120     		movs	r0, #49
 2419              	.LVL196:
 299:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
 2420              		.loc 1 299 7 view .LVU627
 2421 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 2422              	.LVL197:
 299:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
ARM GAS  /tmp/ccAOXRT3.s 			page 82


 2423              		.loc 1 299 6 view .LVU628
 2424 0026 00B1     		cbz	r0, .L206
 301:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
 2425              		.loc 1 301 12 view .LVU629
 2426 0028 0120     		movs	r0, #1
 2427              	.L206:
 2428              	.LVL198:
 307:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2429              		.loc 1 307 3 is_stmt 1 view .LVU630
 308:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
 2430              		.loc 1 308 1 is_stmt 0 view .LVU631
 2431 002a 03B0     		add	sp, sp, #12
 2432              	.LCFI5:
 2433              		.cfi_def_cfa_offset 4
 2434              		@ sp needed
 2435 002c 5DF804FB 		ldr	pc, [sp], #4
 2436              		.cfi_endproc
 2437              	.LFE132:
 2439              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2440              		.align	1
 2441              		.global	RCC_ClearFlag
 2442              		.syntax unified
 2443              		.thumb
 2444              		.thumb_func
 2445              		.fpu fpv4-sp-d16
 2447              	RCC_ClearFlag:
 2448              	.LFB180:
2219:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2220:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2221:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
2222:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
2223:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
2224:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  None
2225:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
2226:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2227:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
2228:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2449              		.loc 1 2228 1 is_stmt 1 view -0
 2450              		.cfi_startproc
 2451              		@ args = 0, pretend = 0, frame = 0
 2452              		@ frame_needed = 0, uses_anonymous_args = 0
 2453              		@ link register save eliminated.
2229:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
2230:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2454              		.loc 1 2230 3 view .LVU633
 2455              		.loc 1 2230 12 is_stmt 0 view .LVU634
 2456 0000 024A     		ldr	r2, .L209
 2457 0002 536F     		ldr	r3, [r2, #116]
 2458 0004 43F08073 		orr	r3, r3, #16777216
 2459 0008 5367     		str	r3, [r2, #116]
2231:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2460              		.loc 1 2231 1 view .LVU635
 2461 000a 7047     		bx	lr
 2462              	.L210:
 2463              		.align	2
 2464              	.L209:
 2465 000c 00380240 		.word	1073887232
ARM GAS  /tmp/ccAOXRT3.s 			page 83


 2466              		.cfi_endproc
 2467              	.LFE180:
 2469              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2470              		.align	1
 2471              		.global	RCC_GetITStatus
 2472              		.syntax unified
 2473              		.thumb
 2474              		.thumb_func
 2475              		.fpu fpv4-sp-d16
 2477              	RCC_GetITStatus:
 2478              	.LVL199:
 2479              	.LFB181:
2232:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2233:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2234:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
2235:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
2236:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2237:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
2238:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
2239:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
2240:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
2241:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
2242:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt           
2243:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx devi
2244:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
2245:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
2246:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2247:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
2248:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2480              		.loc 1 2248 1 is_stmt 1 view -0
 2481              		.cfi_startproc
 2482              		@ args = 0, pretend = 0, frame = 0
 2483              		@ frame_needed = 0, uses_anonymous_args = 0
 2484              		@ link register save eliminated.
2249:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2485              		.loc 1 2249 3 view .LVU637
2250:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2251:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2252:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 2486              		.loc 1 2252 3 view .LVU638
2253:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2254:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
2255:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2487              		.loc 1 2255 3 view .LVU639
 2488              		.loc 1 2255 11 is_stmt 0 view .LVU640
 2489 0000 034B     		ldr	r3, .L214
 2490 0002 DB68     		ldr	r3, [r3, #12]
 2491              		.loc 1 2255 6 view .LVU641
 2492 0004 1842     		tst	r0, r3
 2493 0006 01D0     		beq	.L213
2256:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2257:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2494              		.loc 1 2257 15 view .LVU642
 2495 0008 0120     		movs	r0, #1
 2496              	.LVL200:
 2497              		.loc 1 2257 15 view .LVU643
 2498 000a 7047     		bx	lr
ARM GAS  /tmp/ccAOXRT3.s 			page 84


 2499              	.LVL201:
 2500              	.L213:
2258:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2259:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   else
2260:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   {
2261:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2501              		.loc 1 2261 15 view .LVU644
 2502 000c 0020     		movs	r0, #0
 2503              	.LVL202:
2262:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   }
2263:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
2264:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   return  bitstatus;
 2504              		.loc 1 2264 3 is_stmt 1 view .LVU645
2265:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2505              		.loc 1 2265 1 is_stmt 0 view .LVU646
 2506 000e 7047     		bx	lr
 2507              	.L215:
 2508              		.align	2
 2509              	.L214:
 2510 0010 00380240 		.word	1073887232
 2511              		.cfi_endproc
 2512              	.LFE181:
 2514              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2515              		.align	1
 2516              		.global	RCC_ClearITPendingBit
 2517              		.syntax unified
 2518              		.thumb
 2519              		.thumb_func
 2520              		.fpu fpv4-sp-d16
 2522              	RCC_ClearITPendingBit:
 2523              	.LVL203:
 2524              	.LFB182:
2266:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2267:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** /**
2268:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
2269:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
2270:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2271:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
2272:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
2273:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
2274:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
2275:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
2276:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
2277:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx devices)  
2278:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
2279:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   * @retval None
2280:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   */
2281:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
2282:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** {
 2525              		.loc 1 2282 1 is_stmt 1 view -0
 2526              		.cfi_startproc
 2527              		@ args = 0, pretend = 0, frame = 0
 2528              		@ frame_needed = 0, uses_anonymous_args = 0
 2529              		@ link register save eliminated.
2283:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2284:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 2530              		.loc 1 2284 3 view .LVU648
ARM GAS  /tmp/ccAOXRT3.s 			page 85


2285:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** 
2286:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
2287:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****      pending bits */
2288:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2531              		.loc 1 2288 3 view .LVU649
 2532              		.loc 1 2288 39 is_stmt 0 view .LVU650
 2533 0000 014B     		ldr	r3, .L217
 2534 0002 1870     		strb	r0, [r3]
2289:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_rcc.c **** }
 2535              		.loc 1 2289 1 view .LVU651
 2536 0004 7047     		bx	lr
 2537              	.L218:
 2538 0006 00BF     		.align	2
 2539              	.L217:
 2540 0008 0E380240 		.word	1073887246
 2541              		.cfi_endproc
 2542              	.LFE182:
 2544              		.section	.data.APBAHBPrescTable,"aw"
 2545              		.align	2
 2546              		.set	.LANCHOR0,. + 0
 2549              	APBAHBPrescTable:
 2550 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2550      01020304 
 2550      01020304 
 2550      06
 2551 000d 070809   		.ascii	"\007\010\011"
 2552              		.text
 2553              	.Letext0:
 2554              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2555              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2556              		.file 4 "Core/Inc/system_stm32f4xx.h"
 2557              		.file 5 "Core/Inc/stm32f4xx.h"
 2558              		.file 6 "Drivers/STM32F4xx_FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccAOXRT3.s 			page 86


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_rcc.c
     /tmp/ccAOXRT3.s:18     .text.RCC_DeInit:0000000000000000 $t
     /tmp/ccAOXRT3.s:26     .text.RCC_DeInit:0000000000000000 RCC_DeInit
     /tmp/ccAOXRT3.s:78     .text.RCC_DeInit:000000000000003c $d
     /tmp/ccAOXRT3.s:85     .text.RCC_HSEConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:92     .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
     /tmp/ccAOXRT3.s:114    .text.RCC_HSEConfig:000000000000000c $d
     /tmp/ccAOXRT3.s:119    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
     /tmp/ccAOXRT3.s:126    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
     /tmp/ccAOXRT3.s:157    .text.RCC_AdjustHSICalibrationValue:0000000000000010 $d
     /tmp/ccAOXRT3.s:162    .text.RCC_HSICmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:169    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
     /tmp/ccAOXRT3.s:187    .text.RCC_HSICmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:192    .text.RCC_LSEConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:199    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
     /tmp/ccAOXRT3.s:242    .text.RCC_LSEConfig:0000000000000024 $d
     /tmp/ccAOXRT3.s:247    .text.RCC_LSICmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:254    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
     /tmp/ccAOXRT3.s:272    .text.RCC_LSICmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:277    .text.RCC_PLLConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:284    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
     /tmp/ccAOXRT3.s:324    .text.RCC_PLLConfig:000000000000001c $d
     /tmp/ccAOXRT3.s:329    .text.RCC_PLLCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:336    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
     /tmp/ccAOXRT3.s:354    .text.RCC_PLLCmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:359    .text.RCC_PLLI2SConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:366    .text.RCC_PLLI2SConfig:0000000000000000 RCC_PLLI2SConfig
     /tmp/ccAOXRT3.s:390    .text.RCC_PLLI2SConfig:0000000000000010 $d
     /tmp/ccAOXRT3.s:395    .text.RCC_PLLI2SCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:402    .text.RCC_PLLI2SCmd:0000000000000000 RCC_PLLI2SCmd
     /tmp/ccAOXRT3.s:420    .text.RCC_PLLI2SCmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:425    .text.RCC_PLLSAIConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:432    .text.RCC_PLLSAIConfig:0000000000000000 RCC_PLLSAIConfig
     /tmp/ccAOXRT3.s:458    .text.RCC_PLLSAIConfig:0000000000000014 $d
     /tmp/ccAOXRT3.s:463    .text.RCC_PLLSAICmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:470    .text.RCC_PLLSAICmd:0000000000000000 RCC_PLLSAICmd
     /tmp/ccAOXRT3.s:488    .text.RCC_PLLSAICmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:493    .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:500    .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
     /tmp/ccAOXRT3.s:518    .text.RCC_ClockSecuritySystemCmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:523    .text.RCC_MCO1Config:0000000000000000 $t
     /tmp/ccAOXRT3.s:530    .text.RCC_MCO1Config:0000000000000000 RCC_MCO1Config
     /tmp/ccAOXRT3.s:565    .text.RCC_MCO1Config:0000000000000010 $d
     /tmp/ccAOXRT3.s:570    .text.RCC_MCO2Config:0000000000000000 $t
     /tmp/ccAOXRT3.s:577    .text.RCC_MCO2Config:0000000000000000 RCC_MCO2Config
     /tmp/ccAOXRT3.s:612    .text.RCC_MCO2Config:0000000000000010 $d
     /tmp/ccAOXRT3.s:617    .text.RCC_SYSCLKConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:624    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
     /tmp/ccAOXRT3.s:655    .text.RCC_SYSCLKConfig:0000000000000010 $d
     /tmp/ccAOXRT3.s:660    .text.RCC_GetSYSCLKSource:0000000000000000 $t
     /tmp/ccAOXRT3.s:667    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
     /tmp/ccAOXRT3.s:684    .text.RCC_GetSYSCLKSource:000000000000000c $d
     /tmp/ccAOXRT3.s:689    .text.RCC_HCLKConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:696    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
     /tmp/ccAOXRT3.s:727    .text.RCC_HCLKConfig:0000000000000010 $d
     /tmp/ccAOXRT3.s:732    .text.RCC_PCLK1Config:0000000000000000 $t
ARM GAS  /tmp/ccAOXRT3.s 			page 87


     /tmp/ccAOXRT3.s:739    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
     /tmp/ccAOXRT3.s:770    .text.RCC_PCLK1Config:0000000000000010 $d
     /tmp/ccAOXRT3.s:775    .text.RCC_PCLK2Config:0000000000000000 $t
     /tmp/ccAOXRT3.s:782    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
     /tmp/ccAOXRT3.s:813    .text.RCC_PCLK2Config:0000000000000010 $d
     /tmp/ccAOXRT3.s:818    .text.RCC_GetClocksFreq:0000000000000000 $t
     /tmp/ccAOXRT3.s:825    .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
     /tmp/ccAOXRT3.s:1034   .text.RCC_GetClocksFreq:00000000000000a8 $d
     /tmp/ccAOXRT3.s:1042   .text.RCC_RTCCLKConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1049   .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
     /tmp/ccAOXRT3.s:1104   .text.RCC_RTCCLKConfig:0000000000000030 $d
     /tmp/ccAOXRT3.s:1109   .text.RCC_RTCCLKCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1116   .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
     /tmp/ccAOXRT3.s:1134   .text.RCC_RTCCLKCmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:1139   .text.RCC_BackupResetCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1146   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
     /tmp/ccAOXRT3.s:1164   .text.RCC_BackupResetCmd:0000000000000008 $d
     /tmp/ccAOXRT3.s:1169   .text.RCC_I2SCLKConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1176   .text.RCC_I2SCLKConfig:0000000000000000 RCC_I2SCLKConfig
     /tmp/ccAOXRT3.s:1194   .text.RCC_I2SCLKConfig:0000000000000008 $d
     /tmp/ccAOXRT3.s:1199   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1206   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000000 RCC_SAIPLLI2SClkDivConfig
     /tmp/ccAOXRT3.s:1240   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000014 $d
     /tmp/ccAOXRT3.s:1245   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1252   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000000 RCC_SAIPLLSAIClkDivConfig
     /tmp/ccAOXRT3.s:1286   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000018 $d
     /tmp/ccAOXRT3.s:1291   .text.RCC_SAIBlockACLKConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1298   .text.RCC_SAIBlockACLKConfig:0000000000000000 RCC_SAIBlockACLKConfig
     /tmp/ccAOXRT3.s:1329   .text.RCC_SAIBlockACLKConfig:0000000000000014 $d
     /tmp/ccAOXRT3.s:1334   .text.RCC_SAIBlockBCLKConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1341   .text.RCC_SAIBlockBCLKConfig:0000000000000000 RCC_SAIBlockBCLKConfig
     /tmp/ccAOXRT3.s:1372   .text.RCC_SAIBlockBCLKConfig:0000000000000014 $d
     /tmp/ccAOXRT3.s:1377   .text.RCC_LTDCCLKDivConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1384   .text.RCC_LTDCCLKDivConfig:0000000000000000 RCC_LTDCCLKDivConfig
     /tmp/ccAOXRT3.s:1415   .text.RCC_LTDCCLKDivConfig:0000000000000014 $d
     /tmp/ccAOXRT3.s:1420   .text.RCC_TIMCLKPresConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:1427   .text.RCC_TIMCLKPresConfig:0000000000000000 RCC_TIMCLKPresConfig
     /tmp/ccAOXRT3.s:1445   .text.RCC_TIMCLKPresConfig:0000000000000008 $d
     /tmp/ccAOXRT3.s:1450   .text.RCC_AHB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1457   .text.RCC_AHB1PeriphClockCmd:0000000000000000 RCC_AHB1PeriphClockCmd
     /tmp/ccAOXRT3.s:1494   .text.RCC_AHB1PeriphClockCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1499   .text.RCC_AHB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1506   .text.RCC_AHB2PeriphClockCmd:0000000000000000 RCC_AHB2PeriphClockCmd
     /tmp/ccAOXRT3.s:1543   .text.RCC_AHB2PeriphClockCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1548   .text.RCC_AHB3PeriphClockCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1555   .text.RCC_AHB3PeriphClockCmd:0000000000000000 RCC_AHB3PeriphClockCmd
     /tmp/ccAOXRT3.s:1592   .text.RCC_AHB3PeriphClockCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1597   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1604   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
     /tmp/ccAOXRT3.s:1641   .text.RCC_APB1PeriphClockCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1646   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1653   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
     /tmp/ccAOXRT3.s:1690   .text.RCC_APB2PeriphClockCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1695   .text.RCC_AHB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1702   .text.RCC_AHB1PeriphResetCmd:0000000000000000 RCC_AHB1PeriphResetCmd
     /tmp/ccAOXRT3.s:1739   .text.RCC_AHB1PeriphResetCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1744   .text.RCC_AHB2PeriphResetCmd:0000000000000000 $t
ARM GAS  /tmp/ccAOXRT3.s 			page 88


     /tmp/ccAOXRT3.s:1751   .text.RCC_AHB2PeriphResetCmd:0000000000000000 RCC_AHB2PeriphResetCmd
     /tmp/ccAOXRT3.s:1788   .text.RCC_AHB2PeriphResetCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1793   .text.RCC_AHB3PeriphResetCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1800   .text.RCC_AHB3PeriphResetCmd:0000000000000000 RCC_AHB3PeriphResetCmd
     /tmp/ccAOXRT3.s:1837   .text.RCC_AHB3PeriphResetCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1842   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1849   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
     /tmp/ccAOXRT3.s:1886   .text.RCC_APB1PeriphResetCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1891   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1898   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
     /tmp/ccAOXRT3.s:1935   .text.RCC_APB2PeriphResetCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1940   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1947   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 RCC_AHB1PeriphClockLPModeCmd
     /tmp/ccAOXRT3.s:1984   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:1989   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:1996   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 RCC_AHB2PeriphClockLPModeCmd
     /tmp/ccAOXRT3.s:2033   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:2038   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:2045   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 RCC_AHB3PeriphClockLPModeCmd
     /tmp/ccAOXRT3.s:2082   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:2087   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:2094   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 RCC_APB1PeriphClockLPModeCmd
     /tmp/ccAOXRT3.s:2131   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:2136   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/ccAOXRT3.s:2143   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 RCC_APB2PeriphClockLPModeCmd
     /tmp/ccAOXRT3.s:2180   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/ccAOXRT3.s:2185   .text.RCC_LSEModeConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:2192   .text.RCC_LSEModeConfig:0000000000000000 RCC_LSEModeConfig
     /tmp/ccAOXRT3.s:2222   .text.RCC_LSEModeConfig:000000000000001c $d
     /tmp/ccAOXRT3.s:2227   .text.RCC_ITConfig:0000000000000000 $t
     /tmp/ccAOXRT3.s:2234   .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
     /tmp/ccAOXRT3.s:2271   .text.RCC_ITConfig:0000000000000018 $d
     /tmp/ccAOXRT3.s:2276   .text.RCC_GetFlagStatus:0000000000000000 $t
     /tmp/ccAOXRT3.s:2283   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
     /tmp/ccAOXRT3.s:2362   .text.RCC_GetFlagStatus:0000000000000030 $d
     /tmp/ccAOXRT3.s:2367   .text.RCC_WaitForHSEStartUp:0000000000000000 $t
     /tmp/ccAOXRT3.s:2374   .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
     /tmp/ccAOXRT3.s:2440   .text.RCC_ClearFlag:0000000000000000 $t
     /tmp/ccAOXRT3.s:2447   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
     /tmp/ccAOXRT3.s:2465   .text.RCC_ClearFlag:000000000000000c $d
     /tmp/ccAOXRT3.s:2470   .text.RCC_GetITStatus:0000000000000000 $t
     /tmp/ccAOXRT3.s:2477   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
     /tmp/ccAOXRT3.s:2510   .text.RCC_GetITStatus:0000000000000010 $d
     /tmp/ccAOXRT3.s:2515   .text.RCC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccAOXRT3.s:2522   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
     /tmp/ccAOXRT3.s:2540   .text.RCC_ClearITPendingBit:0000000000000008 $d
     /tmp/ccAOXRT3.s:2545   .data.APBAHBPrescTable:0000000000000000 $d
     /tmp/ccAOXRT3.s:2549   .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable

NO UNDEFINED SYMBOLS
