name: memories_read_two_mux
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/memories/read_two_mux.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module top (
	clk,
	we,
	re,
	reset,
	addr,
	wdata,
	rdata
);
	input clk;
	input we;
	input re;
	input reset;
	input [7:0] addr;
	input [7:0] wdata;
	output reg [7:0] rdata;
	reg [2047:0] bram;
	(* keep *) wire dummy;
	always @(posedge clk) begin
		rdata <= (re ? (reset ? 8'b0 : bram[((255 - addr) * 8)+:8]) : rdata);
		if (we) bram[((255 - addr) * 8)+:8] <= wdata;
	end
endmodule
