---
layout: archive
title: "Profile"
permalink: /
author_profile: true
---

<style>
.profile-hero {
  display: flex;
  align-items: center;
  gap: 42px;
  margin: 10px 0 42px 0;
  padding: 34px;
  border-radius: 26px;
  background: linear-gradient(135deg, #f8fafc 0%, #eef7fb 45%, #ffffff 100%);
  box-shadow: 0 12px 34px rgba(15, 23, 42, 0.10);
  border: 1px solid #e6eef3;
}

.profile-hero-text {
  flex: 1;
}

.profile-kicker {
  color: #2f80a0;
  font-weight: 700;
  font-size: 14px;
  letter-spacing: 0.06em;
  text-transform: uppercase;
  margin-bottom: 8px;
}

.profile-hero h1 {
  font-size: 38px;
  line-height: 1.15;
  margin: 0 0 12px 0;
  color: #2f3437;
}

.profile-subtitle {
  font-size: 18px;
  line-height: 1.75;
  color: #4b5563;
  margin-bottom: 22px;
}

.profile-photo-main {
  width: 230px;
  height: 230px;
  object-fit: cover;
  border-radius: 50%;
  box-shadow: 0 14px 36px rgba(15, 23, 42, 0.22);
  border: 5px solid #ffffff;
}

.profile-buttons a {
  display: inline-block;
  padding: 10px 18px;
  margin: 6px 8px 6px 0;
  border-radius: 999px;
  text-decoration: none;
  font-size: 14px;
  font-weight: 700;
  background: #2f80a0;
  color: #ffffff;
  box-shadow: 0 5px 12px rgba(47, 128, 160, 0.22);
}

.profile-buttons a.secondary {
  background: #ffffff;
  color: #2f80a0;
  border: 1px solid #2f80a0;
  box-shadow: none;
}

.section-title {
  margin-top: 42px;
  margin-bottom: 18px;
  font-size: 25px;
  color: #2f3437;
  border-bottom: 1px solid #e5e7eb;
  padding-bottom: 8px;
}

.research-grid {
  display: grid;
  grid-template-columns: repeat(2, minmax(0, 1fr));
  gap: 18px;
  margin-top: 18px;
}

.research-card {
  padding: 23px;
  border-radius: 20px;
  background: #ffffff;
  box-shadow: 0 8px 24px rgba(15, 23, 42, 0.08);
  border: 1px solid #edf2f7;
  transition: transform 0.2s ease, box-shadow 0.2s ease;
}

.research-card:hover {
  transform: translateY(-4px);
  box-shadow: 0 14px 30px rgba(15, 23, 42, 0.13);
}

.research-card h3 {
  margin-top: 0;
  margin-bottom: 10px;
  color: #2f80a0;
  font-size: 19px;
}

.research-card p {
  color: #4b5563;
  line-height: 1.7;
  margin-bottom: 0;
}

.pipeline-box {
  margin-top: 18px;
  padding: 26px;
  border-radius: 22px;
  background: #0f172a;
  color: #e5e7eb;
  box-shadow: 0 10px 30px rgba(15, 23, 42, 0.18);
}

.pipeline-title {
  color: #ffffff;
  font-weight: 800;
  margin-bottom: 18px;
  font-size: 18px;
}

.pipeline-flow {
  display: flex;
  flex-wrap: wrap;
  gap: 10px;
  align-items: center;
}

.pipeline-node {
  padding: 10px 14px;
  border-radius: 14px;
  background: rgba(255,255,255,0.10);
  border: 1px solid rgba(255,255,255,0.16);
  font-weight: 700;
  color: #ffffff;
}

.pipeline-arrow {
  color: #93c5fd;
  font-weight: 900;
}

.pub-card {
  padding: 20px 22px;
  margin-bottom: 16px;
  border-radius: 18px;
  background: #ffffff;
  border-left: 5px solid #2f80a0;
  box-shadow: 0 6px 20px rgba(15, 23, 42, 0.07);
}

.pub-card h3 {
  margin-top: 0;
  margin-bottom: 8px;
  color: #2f3437;
  font-size: 18px;
}

.pub-card p {
  margin: 6px 0;
  color: #4b5563;
  line-height: 1.65;
}

.pub-links a {
  margin-right: 10px;
  font-weight: 700;
  color: #2f80a0;
}

.timeline-block {
  padding-left: 20px;
  border-left: 4px solid #2f80a0;
  margin-bottom: 26px;
}

.timeline-block h3 {
  margin-bottom: 4px;
  color: #2f3437;
}

.timeline-block p {
  color: #4b5563;
  line-height: 1.7;
}

.badge {
  display: inline-block;
  padding: 7px 13px;
  margin: 5px 7px 5px 0;
  border-radius: 999px;
  background: #eef7fb;
  color: #2f80a0;
  font-size: 14px;
  font-weight: 700;
}

.highlight-box {
  margin-top: 22px;
  padding: 20px 24px;
  border-radius: 18px;
  background: #f8fafc;
  border: 1px solid #e5e7eb;
  color: #4b5563;
  line-height: 1.75;
}

@media (max-width: 768px) {
  .profile-hero {
    flex-direction: column-reverse;
    text-align: center;
    padding: 26px;
  }

  .profile-photo-main {
    width: 190px;
    height: 190px;
  }

  .research-grid {
    grid-template-columns: 1fr;
  }

  .pipeline-flow {
    flex-direction: column;
    align-items: stretch;
  }

  .pipeline-arrow {
    text-align: center;
  }
}
</style>

<div class="profile-hero">

  <div class="profile-hero-text">
    <div class="profile-kicker">AI Accelerators · Reinforcement Learning · FPGA/NPU</div>

    <h1>Wei Xiangqing</h1>

    <p class="profile-subtitle">
      I am a doctoral researcher focusing on <strong>hardware–software co-design</strong>
      for deep learning accelerators. My current work builds closed-loop
      <strong>reinforcement-learning-driven scheduling frameworks</strong> for NPU and FPGA-based
      neural network accelerators.
    </p>

    <div class="profile-buttons">
      <a href="{{ site.baseurl }}/publications/">Publications</a>
      <a class="secondary" href="https://github.com/wxq96">GitHub</a>
      <a class="secondary" href="https://scholar.google.com/citations?user=PS_CX0AAAAAJ">Google Scholar</a>
    </div>
  </div>

  <img class="profile-photo-main"
       src="{{ site.baseurl }}/images/profile_photo_wei.png"
       alt="Wei Xiangqing profile photo">

</div>

<h2 class="section-title">Research Focus</h2>

<div class="research-grid">

  <div class="research-card">
    <h3>RL-driven Accelerator Scheduling</h3>
    <p>
      I study reinforcement-learning-based scheduling methods for neural network accelerators,
      focusing on tile dispatch, PE allocation, latency reduction, energy efficiency, and utilization improvement.
    </p>
  </div>

  <div class="research-card">
    <h3>Tile-level DAG Modeling</h3>
    <p>
      I model CNN workloads as tile-level directed acyclic graphs to capture computation dependencies,
      weight reuse, memory conflicts, and hardware execution constraints.
    </p>
  </div>

  <div class="research-card">
    <h3>NPU and FPGA Acceleration</h3>
    <p>
      My work involves NVDLA-style and Gemmini-style accelerator modeling, MAC/PE-array analysis,
      RTL-level instrumentation, and FPGA-based validation.
    </p>
  </div>

  <div class="research-card">
    <h3>Memory-aware Optimization</h3>
    <p>
      I am interested in RL-driven memory optimization for sparse neural models, including prefetching,
      bank allocation, data reuse, and irregular memory-access scheduling.
    </p>
  </div>

</div>

<h2 class="section-title">Research Pipeline</h2>

<div class="pipeline-box">
  <div class="pipeline-title">Closed-loop hardware-aware optimization framework</div>

  <div class="pipeline-flow">
    <div class="pipeline-node">DNN Model</div>
    <div class="pipeline-arrow">→</div>
    <div class="pipeline-node">Tile DAG</div>
    <div class="pipeline-arrow">→</div>
    <div class="pipeline-node">RL Scheduler</div>
    <div class="pipeline-arrow">→</div>
    <div class="pipeline-node">PE Array / NPU</div>
    <div class="pipeline-arrow">→</div>
    <div class="pipeline-node">Latency & Energy Feedback</div>
  </div>
</div>

<h2 class="section-title">Selected Publications</h2>

<div class="pub-card">
  <h3>RL-Based Scheduling and Allocation of MAC Units in Multi-Precision Edge CNN Accelerators</h3>
  <p>
    <strong>Wei Xiangqing</strong>, Yun-ju Baek.
    <em>NOLTA 2025 — International Symposium on Nonlinear Theory and Its Applications</em>, 2025.
  </p>
  <p class="pub-links">
    <a href="#">PDF</a>
    <a href="#">Code</a>
  </p>
</div>

<div class="pub-card">
  <h3>Design and Optimization of Integer Divider Based on SRT4</h3>
  <p>
    <strong>Wei Xiangqing</strong>, Qin Shuijie.
    <em>Microprocessors</em>, Vol. 43, No. 2, pp. 1–5, 2022.
  </p>
  <p class="pub-links">
    <a href="#">PDF</a>
  </p>
</div>

<h2 class="section-title">Academic Background</h2>

<div class="timeline-block">
  <h3>Research Assistant</h3>
  <p>
    <strong>Chiba University, Japan</strong><br>
    Research area: AI accelerators, NPU scheduling, reinforcement learning, FPGA-based accelerator design.
  </p>
</div>

<div class="timeline-block">
  <h3>Master’s Degree in Integrated Circuit Engineering</h3>
  <p>
    <strong>Guizhou University, China</strong><br>
    Research area: RISC-V processor design, integer execution units, Booth multiplication,
    SRT division, and digital circuit design.
  </p>
</div>

<h2 class="section-title">Research Keywords</h2>

<p>
  <span class="badge">AI Accelerators</span>
  <span class="badge">NPU</span>
  <span class="badge">FPGA</span>
  <span class="badge">Reinforcement Learning</span>
  <span class="badge">Tile-level Scheduling</span>
  <span class="badge">DAG Modeling</span>
  <span class="badge">Sparse Neural Networks</span>
  <span class="badge">Hardware-Software Co-design</span>
  <span class="badge">Computer Architecture</span>
  <span class="badge">RTL Design</span>
</p>

<div class="highlight-box">
  <strong>Current research direction:</strong>
  I am building structure-aware and memory-aware scheduling frameworks for deep learning accelerators,
  aiming to bridge neural network workload modeling, reinforcement learning, and hardware-level execution feedback.
</div>
