@inproceedings{Chen:2018:LHT,
 author = {Chen, Sanchuan and Liu, Fangfei and Mi, Zeyu and Zhang, Yinqian and Lee, Ruby B. and Chen, Haibo and Wang, XiaoFeng},
 title = {Leveraging Hardware Transactional Memory for Cache Side-Channel Defenses},
 booktitle = {Proceedings of the 2018 on Asia Conference on Computer and Communications Security},
 series = {ASIACCS '18},
 year = {2018},
 isbn = {978-1-4503-5576-6},
 location = {Incheon, Republic of Korea},
 pages = {601--608},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/3196494.3196501},
 doi = {10.1145/3196494.3196501},
 acmid = {3196501},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cpu cache, hardware transactional memory, side channels},
}
