
*** Running xst
    with args -ifn top.xst -ofn top.srp -intstyle ise

Reading design: top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/IMP_SPC2_TW/FPGA/Papilio/project_1/project_1.srcs/sources_1/imports/FPGA/spc2.v" into library work
Parsing module <spc2>.
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/IMP_SPC2_TW/FPGA/Papilio/project_1/project_1.srcs/sources_1/imports/FPGA/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <spc2>.
WARNING:HDLCompiler:413 - "/home/saul/projects/digital/DIGIMP/IMP_SPC2_TW/FPGA/Papilio/project_1/project_1.srcs/sources_1/imports/FPGA/spc2.v" Line 80: Result of 32-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/saul/projects/digital/DIGIMP/IMP_SPC2_TW/FPGA/Papilio/project_1/project_1.srcs/sources_1/imports/FPGA/top.v".
    Summary:
	inferred   8 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <spc2>.
    Related source file is "/home/saul/projects/digital/DIGIMP/IMP_SPC2_TW/FPGA/Papilio/project_1/project_1.srcs/sources_1/imports/FPGA/spc2.v".
    Found 1-bit register for signal <IQ>.
    Found 1-bit register for signal <CE>.
    Found 1-bit register for signal <NS>.
    Found 1-bit register for signal <FS>.
    Found 1-bit register for signal <RE>.
    Found 4-bit register for signal <F>.
    Found 4-bit register for signal <GS>.
    Found 3-bit register for signal <GD>.
    Found 16-bit register for signal <out>.
    Found 5-bit register for signal <count>.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_2_OUT<4:0>> created at line 80.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <spc2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Registers                                            : 10
 1-bit register                                        : 5
 16-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <spc2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <spc2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit down counter                                    : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <spc2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | IBUF+BUFG              | 21    |
spc2_1/strobe(spc2_1/strobe1:O)    | NONE(*)(spc2_1/GD_2)   | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.410ns (Maximum Frequency: 414.938MHz)
   Minimum input arrival time before clock: 4.326ns
   Maximum output required time after clock: 5.158ns
   Maximum combinational path delay: 6.328ns

=========================================================================
