================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Wed Jul 02 19:06:42 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         TRANS_FFT
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              23509
FF:               10879
DSP:              262
BRAM:             20
URAM:             0
SRL:              123


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 6.518       |
| Post-Route     | 7.404       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                           | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                           | 23509 | 10879 | 262 | 20   |      |     |        |      |         |          |        |
|   (inst)                                       | 184   | 3707  |     |      |      |     |        |      |         |          |        |
|   DATA_x_U                                     | 925   |       |     | 4    |      |     |        |      |         |          |        |
|   DATA_y_U                                     | 789   |       |     | 4    |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U59       | 1361  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U60       | 1809  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U61       | 1560  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U62       | 1561  | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U63       | 866   | 367   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U64       | 836   | 367   | 3   |      |      |     |        |      |         |          |        |
|   data_x_U_x                                   | 201   |       |     | 4    |      |     |        |      |         |          |        |
|   data_y_U_x                                   | 410   |       |     | 4    |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U67            | 165   | 150   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U68            | 150   | 150   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U69            | 118   | 189   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U70            | 100   | 211   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U71            | 100   | 147   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U72            | 100   | 211   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U74            | 100   | 211   | 8   |      |      |     |        |      |         |          |        |
|     (dmul_64ns_64ns_64_4_max_dsp_1_U74)        |       | 128   |     |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U65           | 769   | 366   | 3   |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U66           | 772   | 366   | 3   |      |      |     |        |      |         |          |        |
|   grp_fft1D_512_Pipeline_twiddles1_fu_2026     | 382   | 278   |     |      |      |     |        |      |         |          |        |
|     (grp_fft1D_512_Pipeline_twiddles1_fu_2026) | 372   | 276   |     |      |      |     |        |      |         |          |        |
|   grp_fft1D_512_Pipeline_twiddles_fu_2005      | 594   | 395   |     |      |      |     |        |      |         |          |        |
|     (grp_fft1D_512_Pipeline_twiddles_fu_2005)  | 573   | 393   |     |      |      |     |        |      |         |          |        |
|   grp_sin_or_cos_double_s_fu_6916              | 4478  | 1281  | 91  |      |      |     |        |      |         |          |        |
|     (grp_sin_or_cos_double_s_fu_6916)          | 1030  | 472   |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K0_U           | 283   | 59    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K1_U           | 209   | 18    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K2_U           | 166   | 26    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K3_U           | 130   | 16    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K4_U           | 94    | 25    |     |      |      |     |        |      |         |          |        |
|     mul_170s_53ns_170_2_1_U9                   | 604   | 86    | 27  |      |      |     |        |      |         |          |        |
|     mul_35ns_25ns_60_1_1_U1                    | 25    |       | 2   |      |      |     |        |      |         |          |        |
|     mul_42ns_33ns_75_1_1_U2                    | 102   |       | 4   |      |      |     |        |      |         |          |        |
|     mul_49ns_44s_93_1_1_U3                     | 103   | 81    | 6   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U4                    | 508   | 85    | 9   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U5                    | 81    | 62    | 9   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U6                    | 81    | 128   | 9   |      |      |     |        |      |         |          |        |
|     mul_56ns_52s_108_1_1_U7                    | 247   |       | 9   |      |      |     |        |      |         |          |        |
|     mul_64s_63ns_126_1_1_U8                    | 176   |       | 16  |      |      |     |        |      |         |          |        |
|     ref_4oPi_table_256_U                       | 642   | 223   |     |      |      |     |        |      |         |          |        |
|   grp_sin_or_cos_double_s_fu_6927              | 4634  | 1003  | 91  |      |      |     |        |      |         |          |        |
|     (grp_sin_or_cos_double_s_fu_6927)          | 1138  | 550   |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K0_U           | 292   | 59    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K1_U           | 208   | 18    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K2_U           | 167   | 26    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K3_U           | 130   | 16    |     |      |      |     |        |      |         |          |        |
|     fourth_order_double_sin_cos_K4_U           | 94    | 25    |     |      |      |     |        |      |         |          |        |
|     mul_170s_53ns_170_2_1_U9                   | 658   | 86    | 27  |      |      |     |        |      |         |          |        |
|     mul_35ns_25ns_60_1_1_U1                    | 25    |       | 2   |      |      |     |        |      |         |          |        |
|     mul_42ns_33ns_75_1_1_U2                    | 102   |       | 4   |      |      |     |        |      |         |          |        |
|     mul_49ns_44s_93_1_1_U3                     | 103   |       | 6   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U4                    | 504   |       | 9   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U5                    | 81    |       | 9   |      |      |     |        |      |         |          |        |
|     mul_49ns_49ns_98_1_1_U6                    | 81    |       | 9   |      |      |     |        |      |         |          |        |
|     mul_56ns_52s_108_1_1_U7                    | 237   |       | 9   |      |      |     |        |      |         |          |        |
|     mul_64s_63ns_126_1_1_U8                    | 176   |       | 16  |      |      |     |        |      |         |          |        |
|     ref_4oPi_table_256_U                       | 642   | 223   |     |      |      |     |        |      |         |          |        |
|   sitodp_32ns_64_2_no_dsp_1_U73                | 109   | 6     |     |      |      |     |        |      |         |          |        |
|     (sitodp_32ns_64_2_no_dsp_1_U73)            | 3     | 6     |     |      |      |     |        |      |         |          |        |
|   sitodp_32ns_64_2_no_dsp_1_U75                | 54    | 3     |     |      |      |     |        |      |         |          |        |
|     (sitodp_32ns_64_2_no_dsp_1_U75)            |       | 3     |     |      |      |     |        |      |         |          |        |
|   smem_U                                       | 415   |       |     | 4    |      |     |        |      |         |          |        |
|   twiddles8_reversed8_U                        | 1     | 3     |     |      |      |     |        |      |         |          |        |
+------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.70%  | OK     |
| FD                                                        | 50%       | 0.62%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.03%  | OK     |
| CARRY8                                                    | 25%       | 0.55%  | OK     |
| MUXF7                                                     | 15%       | 0.17%  | OK     |
| DSP                                                       | 80%       | 4.40%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.74%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.57%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 99     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.17   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                              | ENDPOINT PIN                                                                                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                             |                                                                                                |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.596 | grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/C | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[8]     |           21 |        166 |          7.106 |          4.025 |        3.081 |
| Path2 | 0.616 | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/A[13] |           22 |        150 |          7.089 |          4.003 |        3.086 |
| Path3 | 0.618 | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C | grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/DSP_A_B_DATA_INST/A[8]   |           20 |        150 |          7.093 |          3.933 |        3.160 |
| Path4 | 0.619 | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/B[11] |           22 |        150 |          7.094 |          4.003 |        3.091 |
| Path5 | 0.620 | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST/B[11] |           22 |        150 |          7.092 |          4.003 |        3.089 |
+-------+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                              | Primitive Type         |
    +------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]                                | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__0           | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_273                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_211                | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_225                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_147                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_75__0              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_20__0              | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_16__1              | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_2                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_1                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2                                               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                 | Primitive Type         |
    +---------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]                                   | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2                 | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5                  | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0              | CLB.LUT.LUT6           |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0                                               | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0                                               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                 | Primitive Type         |
    +---------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]                                   | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2                 | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5                  | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0              | CLB.LUT.LUT6           |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0                                               | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0                                                  | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/DSP_A_B_DATA_INST     | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                 | Primitive Type         |
    +---------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]                                   | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2                 | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5                  | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0              | CLB.LUT.LUT6           |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0                                               | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0                                               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                 | Primitive Type         |
    +---------------------------------------------------------------------------------------------+------------------------+
    | grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]                                   | REGISTER.SDR.FDRE      |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2              | CLB.LUT.LUT3           |
    | grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1                | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2                 | CLB.LUT.LUT5           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5                  | CLB.LUT.LUT6           |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0              | CLB.LUT.LUT6           |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0                                               | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0                                                  | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0                                               | CLB.CARRY.CARRY8       |
    | grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fft1D_512_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/fft1D_512_failfast_routed.rpt                 |
| status                   | impl/verilog/report/fft1D_512_status_routed.rpt                   |
| timing                   | impl/verilog/report/fft1D_512_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/fft1D_512_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/fft1D_512_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/fft1D_512_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------+


