//--------------------------------------------------------------------------------
// Auto-generated by Migen (ea1eefe) & LiteX (05869be) on 2020-05-11 01:45:41
//--------------------------------------------------------------------------------
module top(
	input wire clk100,
	output wire led
);

wire sys_clk;
reg sys_rst = 1'd0;
reg [25:0] blink_counter = 26'd0;
reg blink_next0 = 1'd0;
reg blink_next1 = 1'd0;
reg blink_next2 = 1'd0;
reg blink_next3 = 1'd0;
reg blink_next4 = 1'd0;
wire blink0;
wire blink1;
wire blink2;

assign sys_clk = clk100;
assign blink0 = (blink_counter[0] ^ blink_counter[1]);
assign blink1 = (blink_counter[1] ^ blink_counter[2]);
assign blink2 = (blink_counter[2] ^ blink_counter[3]);
assign led = (((blink_next4 ^ blink2) ^ blink1) ^ blink0);

always @(posedge sys_clk) begin
	blink_counter <= (blink_counter + 1'd1);
	blink_next0 <= blink_counter[25];
	blink_next1 <= blink_next0;
	blink_next2 <= blink_next1;
	blink_next3 <= blink_next2;
	blink_next4 <= blink_next3;
	if (sys_rst) begin
		blink_counter <= 26'd0;
		blink_next0 <= 1'd0;
		blink_next1 <= 1'd0;
		blink_next2 <= 1'd0;
		blink_next3 <= 1'd0;
		blink_next4 <= 1'd0;
	end
end

endmodule
