# Advanced Digital Logic Design (ADLD)
This is my repo that stores all my assignments and some projects related to Digital logic design, These are verilog codes to be tested in the VCS - Synopsys software available in college PCs, I have written and tested in Icarus verilog and GTKwave.
