/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az318-257
+ date
Fri Jul 29 14:19:27 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1659104367
+ CACTUS_STARTTIME=1659104367
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Jul 29 2022 (13:47:17)
Run date:          Jul 29 2022 (14:19:27+0000)
Run host:          fv-az318-257.ewvrrcgabbbubjc05i3n4a3pph.dx.internal.cloudapp.net (pid=106680)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az318-257
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110360KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=d2b25eea-38f8-8742-96d8-d6a023bfdfa0, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1014-azure, OSVersion="#17~20.04.1-Ubuntu SMP Thu Jun 23 20:01:51 UTC 2022", HostName=fv-az318-257, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110360KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0030553 sec
      iterations=10000000... time=0.0290224 sec
      iterations=100000000... time=0.297929 sec
      iterations=400000000... time=1.2189 sec
      iterations=400000000... time=0.92565 sec
      result: 2.72801 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0032314 sec
      iterations=10000000... time=0.0359758 sec
      iterations=100000000... time=0.32956 sec
      iterations=300000000... time=0.961682 sec
      iterations=600000000... time=2.04128 sec
      result: 9.40586 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0020509 sec
      iterations=10000000... time=0.0220535 sec
      iterations=100000000... time=0.21503 sec
      iterations=500000000... time=1.06371 sec
      result: 7.52081 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001394 sec
      iterations=10000... time=0.0013717 sec
      iterations=100000... time=0.0140982 sec
      iterations=1000000... time=0.15606 sec
      iterations=7000000... time=1.04527 sec
      result: 1.49325 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.0005317 sec
      iterations=10000... time=0.0059548 sec
      iterations=100000... time=0.0532627 sec
      iterations=1000000... time=0.558541 sec
      iterations=2000000... time=1.08871 sec
      result: 5.44353 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.72e-05 sec
      iterations=1000... time=0.0002664 sec
      iterations=10000... time=0.0027035 sec
      iterations=100000... time=0.0357782 sec
      iterations=1000000... time=0.295818 sec
      iterations=4000000... time=1.24156 sec
      result: 79.1777 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=5.7e-05 sec
      iterations=100... time=0.0005764 sec
      iterations=1000... time=0.0055939 sec
      iterations=10000... time=0.0624003 sec
      iterations=100000... time=0.540378 sec
      iterations=200000... time=1.08771 sec
      result: 36.1509 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=2.75e-05 sec
      iterations=100000... time=0.0002687 sec
      iterations=1000000... time=0.0027524 sec
      iterations=10000000... time=0.0343415 sec
      iterations=100000000... time=0.302011 sec
      iterations=400000000... time=1.21966 sec
      result: 0.381145 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.22e-05 sec
      iterations=10000... time=0.0001921 sec
      iterations=100000... time=0.0019945 sec
      iterations=1000000... time=0.020252 sec
      iterations=10000000... time=0.197826 sec
      iterations=60000000... time=1.14986 sec
      result: 2.39555 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=6.1e-06 sec
      iterations=100... time=5.48e-05 sec
      iterations=1000... time=0.000543 sec
      iterations=10000... time=0.0058107 sec
      iterations=100000... time=0.0629709 sec
      iterations=1000000... time=0.608352 sec
      iterations=2000000... time=1.20652 sec
      result: 40.7386 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=1e-05 sec
      iterations=10... time=9.62e-05 sec
      iterations=100... time=0.0010589 sec
      iterations=1000... time=0.0099496 sec
      iterations=10000... time=0.0951558 sec
      iterations=100000... time=0.951337 sec
      iterations=200000... time=1.88603 sec
      result: 20.8489 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.94e-05 sec
      iterations=10... time=0.0002397 sec
      iterations=100... time=0.0027003 sec
      iterations=1000... time=0.0226864 sec
      iterations=10000... time=0.231659 sec
      iterations=50000... time=1.17829 sec
      result: 0.0733263 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=6.31e-05 sec
      iterations=10... time=0.0004233 sec
      iterations=100... time=0.0039242 sec
      iterations=1000... time=0.0410114 sec
      iterations=10000... time=0.410943 sec
      iterations=30000... time=1.27008 sec
      result: 0.287391 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0067275 sec
      iterations=10... time=0.0676609 sec
      iterations=100... time=0.664471 sec
      iterations=200... time=1.68622 sec
      result: 0.291822 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00319675 sec
      iterations=10000000... time=0.0414143 sec
      iterations=100000000... time=0.407116 sec
      iterations=300000000... time=1.21944 sec
      iterations=300000000... time=0.91426 sec
      result: 1.96604 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0078963 sec
      iterations=10000000... time=0.0478244 sec
      iterations=100000000... time=0.437994 sec
      iterations=300000000... time=1.30725 sec
      result: 7.34366 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00189075 sec
      iterations=10000000... time=0.0327662 sec
      iterations=100000000... time=0.263918 sec
      iterations=400000000... time=1.10578 sec
      result: 5.78779 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00013445 sec
      iterations=10000... time=0.0043999 sec
      iterations=100000... time=0.015392 sec
      iterations=1000000... time=0.196232 sec
      iterations=6000000... time=1.27735 sec
      result: 2.12891 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.00352495 sec
      iterations=10000... time=0.0072459 sec
      iterations=100000... time=0.0795179 sec
      iterations=1000000... time=0.715685 sec
      iterations=2000000... time=1.40484 sec
      result: 7.02418 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.71e-05 sec
      iterations=1000... time=0.00026605 sec
      iterations=10000... time=0.00877235 sec
      iterations=100000... time=0.0427108 sec
      iterations=1000000... time=0.385265 sec
      iterations=3000000... time=1.19692 sec
      result: 61.598 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.35e-06 sec
      iterations=10... time=5.135e-05 sec
      iterations=100... time=0.00048525 sec
      iterations=1000... time=0.00574995 sec
      iterations=10000... time=0.0772789 sec
      iterations=100000... time=0.773246 sec
      iterations=200000... time=1.58471 sec
      result: 24.8131 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=2.755e-05 sec
      iterations=100000... time=0.0002905 sec
      iterations=1000000... time=0.00704545 sec
      iterations=10000000... time=0.0403602 sec
      iterations=100000000... time=0.422825 sec
      iterations=300000000... time=1.25419 sec
      result: 0.522581 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.96e-05 sec
      iterations=10000... time=0.00016775 sec
      iterations=100000... time=0.00208045 sec
      iterations=1000000... time=0.0237691 sec
      iterations=10000000... time=0.259989 sec
      iterations=40000000... time=0.984386 sec
      iterations=80000000... time=2.01398 sec
      result: 3.14684 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=5e-06 sec
      iterations=100... time=5.165e-05 sec
      iterations=1000... time=0.00058825 sec
      iterations=10000... time=0.008969 sec
      iterations=100000... time=0.0687348 sec
      iterations=1000000... time=0.585278 sec
      iterations=2000000... time=1.19192 sec
      result: 41.2378 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.6e-06 sec
      iterations=10... time=9.335e-05 sec
      iterations=100... time=0.0010477 sec
      iterations=1000... time=0.0142261 sec
      iterations=10000... time=0.129488 sec
      iterations=80000... time=1.02178 sec
      result: 15.3933 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=0.0001013 sec
      iterations=100... time=0.0011154 sec
      iterations=1000... time=0.0137795 sec
      iterations=10000... time=0.115293 sec
      iterations=100000... time=1.12979 sec
      result: 0.0645251 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.68e-05 sec
      iterations=10... time=0.0005251 sec
      iterations=100... time=0.0105454 sec
      iterations=1000... time=0.0768644 sec
      iterations=10000... time=0.656166 sec
      iterations=20000... time=1.3233 sec
      result: 0.0881432 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 2250 nsec
    MPI bandwidth: 1.82805 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Jul 29 14:20:21 UTC 2022
+ echo Done.
Done.
  Elapsed time: 54.6 s
