/* m33mu -- an ARMv8-M Emulator
 *
 * SPDX-License-Identifier: AGPL-3.0-or-later
 */

#include <string.h>
#include <stdint.h>
#include "rw612/rw612_mmio.h"
#include "rw612/rw612_romapi.h"
#include "rw612/rw612_secure.h"
#include "rw612/cpu_config.h"
#include "m33mu/memmap.h"
#include "m33mu/mmio.h"
#include "m33mu/nvic.h"

/* -------------------------------------------------------------------------
 * RSTCTL / CLKCTL (paired controllers, two domains)
 *
 *   Domain 0:  RSTCTL0 @ 0x40000000   CLKCTL0 @ 0x40001000
 *   Domain 1:  RSTCTL1 @ 0x40020000   CLKCTL1 @ 0x40021000
 *
 * Each block is 0x1000 wide.  Within each block the per-peripheral arrays
 * (PSCCTL0/1/2 in CLKCTLn, PRSTCTL0/1/2 in RSTCTLn) live at offsets
 * 0x10/0x14/0x18 with SET/CLR/TOG aliases at +0x40/+0x70/+0xA0:
 *
 *   PSCCTLn       0x10 + 4*n
 *   PSCCTLn_SET   0x40 + 4*n   write 1 = set bit in PSCCTLn
 *   PSCCTLn_CLR   0x70 + 4*n   write 1 = clear bit in PSCCTLn
 *   PSCCTLn_TOG   0xA0 + 4*n   write 1 = toggle bit in PSCCTLn
 *
 * Reset semantics are *active high*: a 1 in PRSTCTLn keeps the peripheral
 * held in reset.  Firmware clears the bit (PRSTCTLn_CLR) to release it.
 *
 * mm_rw612_clkctl_periph_active(domain, pscctl_offset, bit) returns MM_TRUE
 * iff the bit is set in CLKCTLn[pscctl_offset] AND clear in RSTCTLn[same].
 * ------------------------------------------------------------------------- */
#define CLKRST_BLOCK_SIZE    0x1000u
#define CLKRST_PCTL_BASE     0x10u   /* PSCCTL0 / PRSTCTL0 */
#define CLKRST_PCTL_LAST     0x18u   /* PSCCTL2 / PRSTCTL2 */
#define CLKRST_PCTL_SET      0x40u
#define CLKRST_PCTL_CLR      0x70u
#define CLKRST_PCTL_TOG      0xA0u

#define CLKRST_DOMAIN_COUNT  2u

struct clkrst_state {
    /* CLKCTL = clk[]; RSTCTL = rst[].  Each is one register-file per domain. */
    mm_u32 clk[CLKRST_DOMAIN_COUNT][CLKRST_BLOCK_SIZE / 4u];
    mm_u32 rst[CLKRST_DOMAIN_COUNT][CLKRST_BLOCK_SIZE / 4u];
};

static struct clkrst_state clkrst;

static mm_bool clkrst_apply_alias(mm_u32 *array, mm_u32 offset, mm_u32 value)
{
    /* Returns MM_TRUE if `offset` was a SET/CLR/TOG alias and the access has
     * been handled; `array` is updated in place.  The alias targets the base
     * register at  offset - alias_base + CLKRST_PCTL_BASE. */
    mm_u32 base_off, idx;

    if (offset >= CLKRST_PCTL_SET &&
        offset <= CLKRST_PCTL_SET + (CLKRST_PCTL_LAST - CLKRST_PCTL_BASE)) {
        base_off = (offset - CLKRST_PCTL_SET) + CLKRST_PCTL_BASE;
        idx = base_off / 4u;
        array[idx] |= value;
        return MM_TRUE;
    }
    if (offset >= CLKRST_PCTL_CLR &&
        offset <= CLKRST_PCTL_CLR + (CLKRST_PCTL_LAST - CLKRST_PCTL_BASE)) {
        base_off = (offset - CLKRST_PCTL_CLR) + CLKRST_PCTL_BASE;
        idx = base_off / 4u;
        array[idx] &= ~value;
        return MM_TRUE;
    }
    if (offset >= CLKRST_PCTL_TOG &&
        offset <= CLKRST_PCTL_TOG + (CLKRST_PCTL_LAST - CLKRST_PCTL_BASE)) {
        base_off = (offset - CLKRST_PCTL_TOG) + CLKRST_PCTL_BASE;
        idx = base_off / 4u;
        array[idx] ^= value;
        return MM_TRUE;
    }
    return MM_FALSE;
}

static mm_bool clkctl_read(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                           mm_u32 *value_out)
{
    mm_u32 domain = (mm_u32)(intptr_t)opaque;
    if (value_out == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > CLKRST_BLOCK_SIZE) return MM_FALSE;
    if (domain >= CLKRST_DOMAIN_COUNT) return MM_FALSE;
    memcpy(value_out, (mm_u8 *)clkrst.clk[domain] + offset, size_bytes);
    return MM_TRUE;
}

static mm_bool clkctl_write(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                            mm_u32 value)
{
    mm_u32 domain = (mm_u32)(intptr_t)opaque;
    if (size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > CLKRST_BLOCK_SIZE) return MM_FALSE;
    if (domain >= CLKRST_DOMAIN_COUNT) return MM_FALSE;
    if (size_bytes == 4u && clkrst_apply_alias(clkrst.clk[domain], offset, value)) {
        return MM_TRUE;
    }
    memcpy((mm_u8 *)clkrst.clk[domain] + offset, &value, size_bytes);
    return MM_TRUE;
}

static mm_bool rstctl_read(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                           mm_u32 *value_out)
{
    mm_u32 domain = (mm_u32)(intptr_t)opaque;
    if (value_out == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > CLKRST_BLOCK_SIZE) return MM_FALSE;
    if (domain >= CLKRST_DOMAIN_COUNT) return MM_FALSE;
    memcpy(value_out, (mm_u8 *)clkrst.rst[domain] + offset, size_bytes);
    return MM_TRUE;
}

static mm_bool rstctl_write(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                            mm_u32 value)
{
    mm_u32 domain = (mm_u32)(intptr_t)opaque;
    if (size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > CLKRST_BLOCK_SIZE) return MM_FALSE;
    if (domain >= CLKRST_DOMAIN_COUNT) return MM_FALSE;
    if (size_bytes == 4u && clkrst_apply_alias(clkrst.rst[domain], offset, value)) {
        return MM_TRUE;
    }
    memcpy((mm_u8 *)clkrst.rst[domain] + offset, &value, size_bytes);
    return MM_TRUE;
}

mm_bool mm_rw612_clkctl_periph_active(mm_u32 domain, mm_u32 pscctl_offset, mm_u32 bit)
{
    mm_u32 mask;
    if (domain >= CLKRST_DOMAIN_COUNT) return MM_FALSE;
    if (pscctl_offset < CLKRST_PCTL_BASE || pscctl_offset > CLKRST_PCTL_LAST) {
        return MM_FALSE;
    }
    mask = (1u << bit);
    return ((clkrst.clk[domain][pscctl_offset / 4u] & mask) != 0u &&
            (clkrst.rst[domain][pscctl_offset / 4u] & mask) == 0u)
           ? MM_TRUE : MM_FALSE;
}

/* -------------------------------------------------------------------------
 * Generic register-file stub (read returns last write, no side effects).
 * Used for the long tail of peripherals that the test firmware does not
 * exercise but the SDK probes during init.
 * ------------------------------------------------------------------------- */
struct periph_stub {
    mm_u32  size;
    mm_u32 *regs;
};

static mm_bool stub_read(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                         mm_u32 *value_out)
{
    const struct periph_stub *ps = (const struct periph_stub *)opaque;
    if (ps == 0 || value_out == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > ps->size) return MM_FALSE;
    memcpy(value_out, (const mm_u8 *)ps->regs + offset, size_bytes);
    return MM_TRUE;
}

static mm_bool stub_write(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                          mm_u32 value)
{
    struct periph_stub *ps = (struct periph_stub *)opaque;
    if (ps == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > ps->size) return MM_FALSE;
    memcpy((mm_u8 *)ps->regs + offset, &value, size_bytes);
    return MM_TRUE;
}

#define DECL_STUB(NAME, BYTES)                              \
    static mm_u32 NAME##_regs[(BYTES) / 4u];                \
    static struct periph_stub NAME##_stub = { (BYTES), NAME##_regs }

static mm_bool stub_reg_pair(struct mmio_bus *bus,
                             struct periph_stub *ps,
                             mm_u32 ns_base)
{
    struct mmio_region reg;
    memset(&reg, 0, sizeof(reg));
    reg.size   = ps->size;
    reg.opaque = ps;
    reg.read   = stub_read;
    reg.write  = stub_write;
    reg.base   = ns_base;
    if (!mmio_bus_register_region(bus, &reg)) return MM_FALSE;
    reg.base   = ns_base + 0x10000000u;
    if (!mmio_bus_register_region(bus, &reg)) return MM_FALSE;
    return MM_TRUE;
}

/* -------------------------------------------------------------------------
 * GPIO  (0x40100000 NS / 0x50100000 S)
 * SECGPIO (0x40154000 NS / 0x50154000 S)
 *
 * Single 32-pin port stub.  Writes to PIN/SET/CLR/NOT/DIR* update local
 * state; nothing is wired to a real GPIO backend.  Same shape as the
 * LPC55S69 driver so the NXP fsl_gpio HAL works unmodified against it.
 * ------------------------------------------------------------------------- */
#define RW612_GPIO_BASE      0x40100000u
#define RW612_SECGPIO_BASE   0x40154000u
#define RW612_GPIO_SIZE      0x2490u

#define GPIO_OFF_BYTE   0x000u
#define GPIO_OFF_WORD   0x080u
#define GPIO_OFF_DIR    0x2000u
#define GPIO_OFF_PIN    0x2100u
#define GPIO_OFF_SET    0x2200u
#define GPIO_OFF_CLR    0x2280u
#define GPIO_OFF_NOT    0x2300u
#define GPIO_OFF_DIRSET 0x2380u
#define GPIO_OFF_DIRCLR 0x2400u
#define GPIO_OFF_DIRNOT 0x2480u

struct gpio_state {
    mm_u32 dir;
    mm_u32 pin;
};

static struct gpio_state gpio0;

static mm_bool gpio_read(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                         mm_u32 *value_out)
{
    struct gpio_state *g = (struct gpio_state *)opaque;
    if (g == 0 || value_out == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > RW612_GPIO_SIZE) return MM_FALSE;
    *value_out = 0;

    if (offset < GPIO_OFF_WORD) {
        if (offset < 32u) *value_out = (g->pin >> offset) & 1u;
        return MM_TRUE;
    }
    if (offset >= GPIO_OFF_WORD && offset < GPIO_OFF_DIR) {
        mm_u32 bit = (offset - GPIO_OFF_WORD) / 4u;
        if (bit < 32u) *value_out = (g->pin >> bit) & 1u;
        return MM_TRUE;
    }
    if (size_bytes == 4u) {
        if (offset == GPIO_OFF_DIR) { *value_out = g->dir; return MM_TRUE; }
        if (offset == GPIO_OFF_PIN) { *value_out = g->pin; return MM_TRUE; }
    }
    return MM_TRUE;
}

static mm_bool gpio_write(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                          mm_u32 value)
{
    struct gpio_state *g = (struct gpio_state *)opaque;
    if (g == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > RW612_GPIO_SIZE) return MM_FALSE;

    if (offset < GPIO_OFF_WORD) {
        if (offset < 32u) {
            if (value & 1u) g->pin |=  (1u << offset);
            else            g->pin &= ~(1u << offset);
        }
        return MM_TRUE;
    }
    if (offset >= GPIO_OFF_WORD && offset < GPIO_OFF_DIR) {
        mm_u32 bit = (offset - GPIO_OFF_WORD) / 4u;
        if (bit < 32u) {
            if (value & 1u) g->pin |=  (1u << bit);
            else            g->pin &= ~(1u << bit);
        }
        return MM_TRUE;
    }
    if (size_bytes != 4u) return MM_TRUE;

    switch (offset) {
    case GPIO_OFF_DIR:    g->dir = value;      return MM_TRUE;
    case GPIO_OFF_PIN:    g->pin = value;      return MM_TRUE;
    case GPIO_OFF_SET:    g->pin |=  value;    return MM_TRUE;
    case GPIO_OFF_CLR:    g->pin &= ~value;    return MM_TRUE;
    case GPIO_OFF_NOT:    g->pin ^=  value;    return MM_TRUE;
    case GPIO_OFF_DIRSET: g->dir |=  value;    return MM_TRUE;
    case GPIO_OFF_DIRCLR: g->dir &= ~value;    return MM_TRUE;
    case GPIO_OFF_DIRNOT: g->dir ^=  value;    return MM_TRUE;
    default: return MM_TRUE;
    }
}

/* -------------------------------------------------------------------------
 * Long tail of peripheral stubs.  Sized just large enough to swallow SDK
 * probes; behaviour added later only if a test exposes a real fault.
 * ------------------------------------------------------------------------- */
DECL_STUB(io_mux,   0x1000u);   /* MCI_IO_MUX  0x40004000 */
DECL_STUB(ahbsc,    0x1000u);   /* AHB SC      0x40148000 */
DECL_STUB(wwdt,     0x1Cu);     /*             0x4000E000 */
DECL_STUB(utick,    0x20u);     /*             0x4000F000 */
DECL_STUB(rtc,      0x60u);     /*             0x40030000 */
DECL_STUB(ostimer,  0x40u);     /*             0x4013B000 */
DECL_STUB(sctimer,  0x550u);    /*             0x40146000 */
DECL_STUB(flexspi,  0x1000u);   /*             0x40134000 */
DECL_STUB(dma0,     0x1000u);   /*             0x40104000 */
DECL_STUB(dma1,     0x1000u);   /*             0x40105000 */
DECL_STUB(gdma,     0x1000u);   /*             0x4014E000 */
DECL_STUB(pint,     0x40u);     /*             0x40025000 */
DECL_STUB(usbh,     0x100u);    /*             0x40114000 */

/* PMU / power / aon */
DECL_STUB(pmu_ns,   0x1000u);   /* PMU         0x40135000 */
DECL_STUB(aon,      0x1000u);   /* AON_DOMAIN  0x4013C000 */

/* WWDT non-zero reset */
#define WWDT_OFF_TC     0x04u
#define WWDT_OFF_TV     0x0Cu
#define WWDT_OFF_WINDOW 0x18u

/* FlexSPI: status register — bit 1 = IPCMDDONE, bit 0 = SEQIDLE.  Read as
 * "always idle" so SDK FlexSPI probes don't spin. */
#define FLEXSPI_OFF_INTR 0x14u
#define FLEXSPI_OFF_STS0 0xE0u

static void rw612_clkrst_apply_resets(void)
{
    mm_u32 d;
    for (d = 0; d < CLKRST_DOMAIN_COUNT; ++d) {
        memset(clkrst.clk[d], 0, sizeof(clkrst.clk[d]));
        /* RSTCTL reset: all bits set (= active reset, peripherals held off). */
        memset(clkrst.rst[d], 0xFFu, sizeof(clkrst.rst[d]));
    }
}

void mm_rw612_mmio_reset(void)
{
    rw612_clkrst_apply_resets();
    memset(&gpio0, 0, sizeof(gpio0));
    memset(io_mux_regs,   0, sizeof(io_mux_regs));
    memset(ahbsc_regs,    0, sizeof(ahbsc_regs));
    memset(wwdt_regs,     0, sizeof(wwdt_regs));
    memset(utick_regs,    0, sizeof(utick_regs));
    memset(rtc_regs,      0, sizeof(rtc_regs));
    memset(ostimer_regs,  0, sizeof(ostimer_regs));
    memset(sctimer_regs,  0, sizeof(sctimer_regs));
    memset(flexspi_regs,  0, sizeof(flexspi_regs));
    memset(dma0_regs,     0, sizeof(dma0_regs));
    memset(dma1_regs,     0, sizeof(dma1_regs));
    memset(gdma_regs,     0, sizeof(gdma_regs));
    memset(pint_regs,     0, sizeof(pint_regs));
    memset(usbh_regs,     0, sizeof(usbh_regs));
    memset(pmu_ns_regs,   0, sizeof(pmu_ns_regs));
    memset(aon_regs,      0, sizeof(aon_regs));

    wwdt_regs[WWDT_OFF_TC     / 4u] = 0xFFu;
    wwdt_regs[WWDT_OFF_TV     / 4u] = 0xFFu;
    wwdt_regs[WWDT_OFF_WINDOW / 4u] = 0xFFFFFFu;

    /* FlexSPI controller: report idle + cmd done so polling loops complete. */
    flexspi_regs[FLEXSPI_OFF_INTR / 4u] = 0x1u;
    flexspi_regs[FLEXSPI_OFF_STS0 / 4u] = 0x3u;

    mm_rw612_secure_reset();
    mm_rw612_romapi_reset();
}

static mm_bool reg_pair(struct mmio_bus *bus, struct mmio_region *r,
                        mm_u32 ns_base, mm_u32 s_base)
{
    r->base = ns_base;
    if (!mmio_bus_register_region(bus, r)) return MM_FALSE;
    r->base = s_base;
    if (!mmio_bus_register_region(bus, r)) return MM_FALSE;
    return MM_TRUE;
}

mm_bool mm_rw612_register_mmio(struct mmio_bus *bus)
{
    struct mmio_region reg;
    if (bus == 0) return MM_FALSE;
    memset(&reg, 0, sizeof(reg));

    /* RSTCTL0 / CLKCTL0 */
    reg.size   = CLKRST_BLOCK_SIZE;
    reg.opaque = (void *)(intptr_t)0;
    reg.read   = rstctl_read;
    reg.write  = rstctl_write;
    if (!reg_pair(bus, &reg, 0x40000000u, 0x50000000u)) return MM_FALSE;
    reg.read   = clkctl_read;
    reg.write  = clkctl_write;
    if (!reg_pair(bus, &reg, 0x40001000u, 0x50001000u)) return MM_FALSE;

    /* RSTCTL1 / CLKCTL1 */
    reg.opaque = (void *)(intptr_t)1;
    reg.read   = rstctl_read;
    reg.write  = rstctl_write;
    if (!reg_pair(bus, &reg, 0x40020000u, 0x50020000u)) return MM_FALSE;
    reg.read   = clkctl_read;
    reg.write  = clkctl_write;
    if (!reg_pair(bus, &reg, 0x40021000u, 0x50021000u)) return MM_FALSE;

    /* GPIO + SECGPIO (alias of the same state) */
    reg.size   = RW612_GPIO_SIZE;
    reg.opaque = &gpio0;
    reg.read   = gpio_read;
    reg.write  = gpio_write;
    if (!reg_pair(bus, &reg, RW612_GPIO_BASE, RW612_GPIO_BASE | 0x10000000u)) return MM_FALSE;
    if (!reg_pair(bus, &reg, RW612_SECGPIO_BASE, RW612_SECGPIO_BASE | 0x10000000u)) return MM_FALSE;

    /* Long tail */
    if (!stub_reg_pair(bus, &io_mux_stub,  0x40004000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &wwdt_stub,    0x4000E000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &utick_stub,   0x4000F000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &pint_stub,    0x40025000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &rtc_stub,     0x40030000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &dma0_stub,    0x40104000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &dma1_stub,    0x40105000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &usbh_stub,    0x40114000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &flexspi_stub, 0x40134000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &pmu_ns_stub,  0x40135000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &ostimer_stub, 0x4013B000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &aon_stub,     0x4013C000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &sctimer_stub, 0x40146000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &ahbsc_stub,   0x40148000u)) return MM_FALSE;
    if (!stub_reg_pair(bus, &gdma_stub,    0x4014E000u)) return MM_FALSE;

    /* Secure subsystem and ROM API */
    if (!mm_rw612_secure_register_mmio(bus)) return MM_FALSE;
    if (!mm_rw612_romapi_register_mmio(bus)) return MM_FALSE;

    return MM_TRUE;
}

void mm_rw612_flash_bind(struct mm_memmap *map,
                         mm_u8 *flash,
                         mm_u32 flash_size,
                         const struct mm_flash_persist *persist,
                         mm_u32 flags)
{
    (void)map;
    (void)flash;
    (void)flash_size;
    (void)persist;
    (void)flags;
}

mm_u64 mm_rw612_cpu_hz(void)
{
    /* RW612 boots from FRO 64 MHz; firmware can switch to SYS_PLL at ~260 MHz. */
    return 64000000ull;
}
