
HomeGuard - FreeRTOS Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb30  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000071c  0800fce0  0800fce0  00010ce0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080103fc  080103fc  000121e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080103fc  080103fc  000113fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010404  08010404  000121e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010404  08010404  00011404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010408  08010408  00011408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0801040c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000121e8  2**0
                  CONTENTS
 10 .bss          00004ff8  200001e8  200001e8  000121e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200051e0  200051e0  000121e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000121e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027540  00000000  00000000  00012218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000062cf  00000000  00000000  00039758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f48  00000000  00000000  0003fa28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001827  00000000  00000000  00041970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002db28  00000000  00000000  00043197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000307fd  00000000  00000000  00070cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001001d2  00000000  00000000  000a14bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a168e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000091d4  00000000  00000000  001a16d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  001aa8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800fcc8 	.word	0x0800fcc8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	0800fcc8 	.word	0x0800fcc8

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <Stepper28BYJ_WriteOutputs>:
    0b0100U, 0b1100U, 0b1000U, 0b1001U
};

/* Drive the 4 GPIO pins for one motor with a 4â€‘bit pattern */
static void Stepper28BYJ_WriteOutputs(const Stepper28BYJ_Context *ctx, uint8_t pattern)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(ctx->port[0], ctx->pin[0], (pattern & 0b0001U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6858      	ldr	r0, [r3, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	8a99      	ldrh	r1, [r3, #20]
 8000f28:	78fb      	ldrb	r3, [r7, #3]
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	461a      	mov	r2, r3
 8000f32:	f004 fa3b 	bl	80053ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ctx->port[1], ctx->pin[1], (pattern & 0b0010U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6898      	ldr	r0, [r3, #8]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	8ad9      	ldrh	r1, [r3, #22]
 8000f3e:	78fb      	ldrb	r3, [r7, #3]
 8000f40:	085b      	lsrs	r3, r3, #1
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	f004 fa2e 	bl	80053ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ctx->port[2], ctx->pin[2], (pattern & 0b0100U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	68d8      	ldr	r0, [r3, #12]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	8b19      	ldrh	r1, [r3, #24]
 8000f58:	78fb      	ldrb	r3, [r7, #3]
 8000f5a:	089b      	lsrs	r3, r3, #2
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	f004 fa21 	bl	80053ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ctx->port[3], ctx->pin[3], (pattern & 0b1000U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6918      	ldr	r0, [r3, #16]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	8b59      	ldrh	r1, [r3, #26]
 8000f72:	78fb      	ldrb	r3, [r7, #3]
 8000f74:	08db      	lsrs	r3, r3, #3
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	f003 0301 	and.w	r3, r3, #1
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	461a      	mov	r2, r3
 8000f80:	f004 fa14 	bl	80053ac <HAL_GPIO_WritePin>
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <Stepper28BYJ_AnyBusy>:

/* Return 1 if any motor still has steps to execute */
static uint8_t Stepper28BYJ_AnyBusy(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < STEPPER28BYJ_MOTOR_MAX; i++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	e00c      	b.n	8000fb2 <Stepper28BYJ_AnyBusy+0x26>
    {
        if (stepperCtx[i].stepsRemaining > 0U)
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <Stepper28BYJ_AnyBusy+0x3c>)
 8000f9c:	015b      	lsls	r3, r3, #5
 8000f9e:	4413      	add	r3, r2
 8000fa0:	331e      	adds	r3, #30
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <Stepper28BYJ_AnyBusy+0x20>
        {
            return 1U;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e006      	b.n	8000fba <Stepper28BYJ_AnyBusy+0x2e>
    for (uint8_t i = 0; i < STEPPER28BYJ_MOTOR_MAX; i++)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	71fb      	strb	r3, [r7, #7]
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d9ef      	bls.n	8000f98 <Stepper28BYJ_AnyBusy+0xc>
        }
    }
    return 0U;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000204 	.word	0x20000204

08000fcc <Stepper28BYJ_Init>:
                                    TIM_HandleTypeDef *timer,
                                    GPIO_TypeDef *portCoil1, uint16_t pinCoil1,
                                    GPIO_TypeDef *portCoil2, uint16_t pinCoil2,
                                    GPIO_TypeDef *portCoil3, uint16_t pinCoil3,
                                    GPIO_TypeDef *portCoil4, uint16_t pinCoil4)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	4603      	mov	r3, r0
 8000fda:	73fb      	strb	r3, [r7, #15]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	81bb      	strh	r3, [r7, #12]
    if (motor >= STEPPER28BYJ_MOTOR_MAX || timer == NULL)
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d802      	bhi.n	8000fec <Stepper28BYJ_Init+0x20>
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d101      	bne.n	8000ff0 <Stepper28BYJ_Init+0x24>
    {
        return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e03e      	b.n	800106e <Stepper28BYJ_Init+0xa2>
    }

    Stepper28BYJ_Context *ctx = &stepperCtx[motor];
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	015b      	lsls	r3, r3, #5
 8000ff4:	4a20      	ldr	r2, [pc, #128]	@ (8001078 <Stepper28BYJ_Init+0xac>)
 8000ff6:	4413      	add	r3, r2
 8000ff8:	617b      	str	r3, [r7, #20]
    ctx->timer = timer;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	68ba      	ldr	r2, [r7, #8]
 8000ffe:	601a      	str	r2, [r3, #0]
    ctx->port[0] = portCoil1;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	605a      	str	r2, [r3, #4]
    ctx->pin[0] = pinCoil1;
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	89ba      	ldrh	r2, [r7, #12]
 800100a:	829a      	strh	r2, [r3, #20]
    ctx->port[1] = portCoil2;
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	6a3a      	ldr	r2, [r7, #32]
 8001010:	609a      	str	r2, [r3, #8]
    ctx->pin[1] = pinCoil2;
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001016:	82da      	strh	r2, [r3, #22]
    ctx->port[2] = portCoil3;
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800101c:	60da      	str	r2, [r3, #12]
    ctx->pin[2] = pinCoil3;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001022:	831a      	strh	r2, [r3, #24]
    ctx->port[3] = portCoil4;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001028:	611a      	str	r2, [r3, #16]
    ctx->pin[3] = pinCoil4;
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800102e:	835a      	strh	r2, [r3, #26]
    ctx->stepIndex = 0U;
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	2200      	movs	r2, #0
 8001034:	771a      	strb	r2, [r3, #28]
    ctx->direction = STEPPER28BYJ_DIR_FORWARD;
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	2201      	movs	r2, #1
 800103a:	775a      	strb	r2, [r3, #29]
    ctx->stepsRemaining = 0U;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	2200      	movs	r2, #0
 8001040:	83da      	strh	r2, [r3, #30]
    Stepper28BYJ_WriteOutputs(ctx, 0U);
 8001042:	2100      	movs	r1, #0
 8001044:	6978      	ldr	r0, [r7, #20]
 8001046:	f7ff ff65 	bl	8000f14 <Stepper28BYJ_WriteOutputs>

    if (sharedTimer == NULL)
 800104a:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <Stepper28BYJ_Init+0xb0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d103      	bne.n	800105a <Stepper28BYJ_Init+0x8e>
    {
        sharedTimer = timer;
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <Stepper28BYJ_Init+0xb0>)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	6013      	str	r3, [r2, #0]
 8001058:	e008      	b.n	800106c <Stepper28BYJ_Init+0xa0>
    }
    else if (sharedTimer->Instance != timer->Instance)
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <Stepper28BYJ_Init+0xb0>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	429a      	cmp	r2, r3
 8001066:	d001      	beq.n	800106c <Stepper28BYJ_Init+0xa0>
    {
        return HAL_ERROR; /* both motors must share the same timer */
 8001068:	2301      	movs	r3, #1
 800106a:	e000      	b.n	800106e <Stepper28BYJ_Init+0xa2>
    }

    return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000204 	.word	0x20000204
 800107c:	20000244 	.word	0x20000244

08001080 <Stepper28BYJ_Move>:

/* Schedule a move for a motor and start timer interrupts if needed */
HAL_StatusTypeDef Stepper28BYJ_Move(Stepper28BYJ_Motor motor, uint16_t steps, int8_t direction)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
 800108a:	460b      	mov	r3, r1
 800108c:	80bb      	strh	r3, [r7, #4]
 800108e:	4613      	mov	r3, r2
 8001090:	71bb      	strb	r3, [r7, #6]
    if (motor >= STEPPER28BYJ_MOTOR_MAX || sharedTimer == NULL || steps == 0U)
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d806      	bhi.n	80010a6 <Stepper28BYJ_Move+0x26>
 8001098:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <Stepper28BYJ_Move+0x70>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d002      	beq.n	80010a6 <Stepper28BYJ_Move+0x26>
 80010a0:	88bb      	ldrh	r3, [r7, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d101      	bne.n	80010aa <Stepper28BYJ_Move+0x2a>
    {
        return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e01d      	b.n	80010e6 <Stepper28BYJ_Move+0x66>
    }

    Stepper28BYJ_Context *ctx = &stepperCtx[motor];
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	015b      	lsls	r3, r3, #5
 80010ae:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <Stepper28BYJ_Move+0x74>)
 80010b0:	4413      	add	r3, r2
 80010b2:	60fb      	str	r3, [r7, #12]
    if (ctx->timer == NULL)
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <Stepper28BYJ_Move+0x40>
    {
        return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e012      	b.n	80010e6 <Stepper28BYJ_Move+0x66>
    }

    ctx->direction = (direction >= 0) ? STEPPER28BYJ_DIR_FORWARD : STEPPER28BYJ_DIR_REVERSE;
 80010c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	db01      	blt.n	80010cc <Stepper28BYJ_Move+0x4c>
 80010c8:	2201      	movs	r2, #1
 80010ca:	e001      	b.n	80010d0 <Stepper28BYJ_Move+0x50>
 80010cc:	f04f 32ff 	mov.w	r2, #4294967295
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	775a      	strb	r2, [r3, #29]
    ctx->stepsRemaining = steps;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	88ba      	ldrh	r2, [r7, #4]
 80010d8:	83da      	strh	r2, [r3, #30]

    return HAL_TIM_Base_Start_IT(sharedTimer);
 80010da:	4b05      	ldr	r3, [pc, #20]	@ (80010f0 <Stepper28BYJ_Move+0x70>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4618      	mov	r0, r3
 80010e0:	f006 fc4a 	bl	8007978 <HAL_TIM_Base_Start_IT>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000244 	.word	0x20000244
 80010f4:	20000204 	.word	0x20000204

080010f8 <Stepper28BYJ_IsBusy>:
    return HAL_OK;
}

/* Check if a motor still has steps pending */
uint8_t Stepper28BYJ_IsBusy(Stepper28BYJ_Motor motor)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
    if (motor >= STEPPER28BYJ_MOTOR_MAX)
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d901      	bls.n	800110c <Stepper28BYJ_IsBusy+0x14>
    {
        return 0U;
 8001108:	2300      	movs	r3, #0
 800110a:	e00a      	b.n	8001122 <Stepper28BYJ_IsBusy+0x2a>
    }
    return (stepperCtx[motor].stepsRemaining > 0U) ? 1U : 0U;
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	4a08      	ldr	r2, [pc, #32]	@ (8001130 <Stepper28BYJ_IsBusy+0x38>)
 8001110:	015b      	lsls	r3, r3, #5
 8001112:	4413      	add	r3, r2
 8001114:	331e      	adds	r3, #30
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <Stepper28BYJ_IsBusy+0x28>
 800111c:	2301      	movs	r3, #1
 800111e:	e000      	b.n	8001122 <Stepper28BYJ_IsBusy+0x2a>
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000204 	.word	0x20000204

08001134 <Stepper28BYJ_SetSpeedPreset>:

/* Change overall step speed (timer prescaler) when no moves are active */
HAL_StatusTypeDef Stepper28BYJ_SetSpeedPreset(Stepper28BYJ_Speed preset)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
    if (sharedTimer == NULL)
 800113e:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <Stepper28BYJ_SetSpeedPreset+0x16>
    {
        return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e026      	b.n	8001198 <Stepper28BYJ_SetSpeedPreset+0x64>
    }

    if (Stepper28BYJ_AnyBusy() == 1U)
 800114a:	f7ff ff1f 	bl	8000f8c <Stepper28BYJ_AnyBusy>
 800114e:	4603      	mov	r3, r0
 8001150:	2b01      	cmp	r3, #1
 8001152:	d101      	bne.n	8001158 <Stepper28BYJ_SetSpeedPreset+0x24>
    {
        return HAL_BUSY;
 8001154:	2302      	movs	r3, #2
 8001156:	e01f      	b.n	8001198 <Stepper28BYJ_SetSpeedPreset+0x64>
    }

    uint32_t prescaler;
    switch (preset)
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <Stepper28BYJ_SetSpeedPreset+0x30>
 800115e:	2b02      	cmp	r3, #2
 8001160:	d004      	beq.n	800116c <Stepper28BYJ_SetSpeedPreset+0x38>
 8001162:	e007      	b.n	8001174 <Stepper28BYJ_SetSpeedPreset+0x40>
    {
        case STEPPER28BYJ_SPEED_LOW:
            prescaler = 16799U;
 8001164:	f244 139f 	movw	r3, #16799	@ 0x419f
 8001168:	60fb      	str	r3, [r7, #12]
            break;
 800116a:	e007      	b.n	800117c <Stepper28BYJ_SetSpeedPreset+0x48>
        case STEPPER28BYJ_SPEED_HIGH:
            prescaler = 4199U;
 800116c:	f241 0367 	movw	r3, #4199	@ 0x1067
 8001170:	60fb      	str	r3, [r7, #12]
            break;
 8001172:	e003      	b.n	800117c <Stepper28BYJ_SetSpeedPreset+0x48>
        case STEPPER28BYJ_SPEED_MEDIUM:
        default:
            prescaler = 8399U;
 8001174:	f242 03cf 	movw	r3, #8399	@ 0x20cf
 8001178:	60fb      	str	r3, [r7, #12]
            break;
 800117a:	bf00      	nop
    }

    sharedTimer->Init.Prescaler = prescaler;
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	605a      	str	r2, [r3, #4]
    sharedTimer->Init.Period = 9U;
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2209      	movs	r2, #9
 800118a:	60da      	str	r2, [r3, #12]
    return HAL_TIM_Base_Init(sharedTimer);
 800118c:	4b04      	ldr	r3, [pc, #16]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f006 fba1 	bl	80078d8 <HAL_TIM_Base_Init>
 8001196:	4603      	mov	r3, r0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000244 	.word	0x20000244

080011a4 <Stepper28BYJ_HandleTimerInterrupt>:

/* Timer ISR hook: on each overflow, step any active motors; stop timer when all done */
void Stepper28BYJ_HandleTimerInterrupt(TIM_HandleTypeDef *htim)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    if ((sharedTimer == NULL) || (htim->Instance != sharedTimer->Instance))
 80011ac:	4b39      	ldr	r3, [pc, #228]	@ (8001294 <Stepper28BYJ_HandleTimerInterrupt+0xf0>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d06b      	beq.n	800128c <Stepper28BYJ_HandleTimerInterrupt+0xe8>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b36      	ldr	r3, [pc, #216]	@ (8001294 <Stepper28BYJ_HandleTimerInterrupt+0xf0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d164      	bne.n	800128c <Stepper28BYJ_HandleTimerInterrupt+0xe8>
    {
        return;
    }

    uint8_t anyActive = 0U;
 80011c2:	2300      	movs	r3, #0
 80011c4:	73fb      	strb	r3, [r7, #15]

    for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 80011c6:	2300      	movs	r3, #0
 80011c8:	73bb      	strb	r3, [r7, #14]
 80011ca:	e03b      	b.n	8001244 <Stepper28BYJ_HandleTimerInterrupt+0xa0>
    {
        Stepper28BYJ_Context *ctx = &stepperCtx[motor];
 80011cc:	7bbb      	ldrb	r3, [r7, #14]
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	4a31      	ldr	r2, [pc, #196]	@ (8001298 <Stepper28BYJ_HandleTimerInterrupt+0xf4>)
 80011d2:	4413      	add	r3, r2
 80011d4:	60bb      	str	r3, [r7, #8]
        if ((ctx->timer == NULL) || (ctx->stepsRemaining == 0U))
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d02e      	beq.n	800123c <Stepper28BYJ_HandleTimerInterrupt+0x98>
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	8bdb      	ldrh	r3, [r3, #30]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d02a      	beq.n	800123c <Stepper28BYJ_HandleTimerInterrupt+0x98>
        {
            continue;
        }

        anyActive = 1U;
 80011e6:	2301      	movs	r3, #1
 80011e8:	73fb      	strb	r3, [r7, #15]

        int8_t newIndex = (int8_t)ctx->stepIndex + ctx->direction;
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	7f1a      	ldrb	r2, [r3, #28]
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	4413      	add	r3, r2
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	737b      	strb	r3, [r7, #13]
        if (newIndex < 0)
 80011fc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001200:	2b00      	cmp	r3, #0
 8001202:	da02      	bge.n	800120a <Stepper28BYJ_HandleTimerInterrupt+0x66>
        {
            newIndex = 7;
 8001204:	2307      	movs	r3, #7
 8001206:	737b      	strb	r3, [r7, #13]
 8001208:	e005      	b.n	8001216 <Stepper28BYJ_HandleTimerInterrupt+0x72>
        }
        else if (newIndex > 7)
 800120a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800120e:	2b07      	cmp	r3, #7
 8001210:	dd01      	ble.n	8001216 <Stepper28BYJ_HandleTimerInterrupt+0x72>
        {
            newIndex = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	737b      	strb	r3, [r7, #13]
        }
        ctx->stepIndex = (uint8_t)newIndex;
 8001216:	7b7a      	ldrb	r2, [r7, #13]
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	771a      	strb	r2, [r3, #28]

        Stepper28BYJ_WriteOutputs(ctx, halfStepSequence[ctx->stepIndex]);
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	7f1b      	ldrb	r3, [r3, #28]
 8001220:	461a      	mov	r2, r3
 8001222:	4b1e      	ldr	r3, [pc, #120]	@ (800129c <Stepper28BYJ_HandleTimerInterrupt+0xf8>)
 8001224:	5c9b      	ldrb	r3, [r3, r2]
 8001226:	4619      	mov	r1, r3
 8001228:	68b8      	ldr	r0, [r7, #8]
 800122a:	f7ff fe73 	bl	8000f14 <Stepper28BYJ_WriteOutputs>
        ctx->stepsRemaining--;
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	8bdb      	ldrh	r3, [r3, #30]
 8001232:	3b01      	subs	r3, #1
 8001234:	b29a      	uxth	r2, r3
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	83da      	strh	r2, [r3, #30]
 800123a:	e000      	b.n	800123e <Stepper28BYJ_HandleTimerInterrupt+0x9a>
            continue;
 800123c:	bf00      	nop
    for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 800123e:	7bbb      	ldrb	r3, [r7, #14]
 8001240:	3301      	adds	r3, #1
 8001242:	73bb      	strb	r3, [r7, #14]
 8001244:	7bbb      	ldrb	r3, [r7, #14]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d9c0      	bls.n	80011cc <Stepper28BYJ_HandleTimerInterrupt+0x28>
    }

    if (anyActive == 0U)
 800124a:	7bfb      	ldrb	r3, [r7, #15]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d11e      	bne.n	800128e <Stepper28BYJ_HandleTimerInterrupt+0xea>
    {
        HAL_TIM_Base_Stop_IT(sharedTimer);
 8001250:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <Stepper28BYJ_HandleTimerInterrupt+0xf0>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f006 fbff 	bl	8007a58 <HAL_TIM_Base_Stop_IT>
        for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 800125a:	2300      	movs	r3, #0
 800125c:	733b      	strb	r3, [r7, #12]
 800125e:	e011      	b.n	8001284 <Stepper28BYJ_HandleTimerInterrupt+0xe0>
        {
            if (stepperCtx[motor].timer != NULL)
 8001260:	7b3b      	ldrb	r3, [r7, #12]
 8001262:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <Stepper28BYJ_HandleTimerInterrupt+0xf4>)
 8001264:	015b      	lsls	r3, r3, #5
 8001266:	4413      	add	r3, r2
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d007      	beq.n	800127e <Stepper28BYJ_HandleTimerInterrupt+0xda>
            {
                Stepper28BYJ_WriteOutputs(&stepperCtx[motor], 0U);
 800126e:	7b3b      	ldrb	r3, [r7, #12]
 8001270:	015b      	lsls	r3, r3, #5
 8001272:	4a09      	ldr	r2, [pc, #36]	@ (8001298 <Stepper28BYJ_HandleTimerInterrupt+0xf4>)
 8001274:	4413      	add	r3, r2
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fe4b 	bl	8000f14 <Stepper28BYJ_WriteOutputs>
        for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 800127e:	7b3b      	ldrb	r3, [r7, #12]
 8001280:	3301      	adds	r3, #1
 8001282:	733b      	strb	r3, [r7, #12]
 8001284:	7b3b      	ldrb	r3, [r7, #12]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d9ea      	bls.n	8001260 <Stepper28BYJ_HandleTimerInterrupt+0xbc>
 800128a:	e000      	b.n	800128e <Stepper28BYJ_HandleTimerInterrupt+0xea>
        return;
 800128c:	bf00      	nop
            }
        }
    }
}
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000244 	.word	0x20000244
 8001298:	20000204 	.word	0x20000204
 800129c:	08010040 	.word	0x08010040

080012a0 <Ultrasonic_Sensor_Init>:
static ultrasonic_Handle_t* sensors[ULTRASONIC_MAX_SENSORS];
static uint8_t sensor_count = 0;

/* Register a sensor and start inputâ€‘capture interrupts on its echo channel */
void Ultrasonic_Sensor_Init(ultrasonic_Handle_t* ultrasonic_sensor)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
    if(sensor_count < ULTRASONIC_MAX_SENSORS){
 80012a8:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <Ultrasonic_Sensor_Init+0x4c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	d80a      	bhi.n	80012c6 <Ultrasonic_Sensor_Init+0x26>
        sensors[sensor_count++] = ultrasonic_sensor;
 80012b0:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <Ultrasonic_Sensor_Init+0x4c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	1c5a      	adds	r2, r3, #1
 80012b6:	b2d1      	uxtb	r1, r2
 80012b8:	4a0c      	ldr	r2, [pc, #48]	@ (80012ec <Ultrasonic_Sensor_Init+0x4c>)
 80012ba:	7011      	strb	r1, [r2, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	4a0c      	ldr	r2, [pc, #48]	@ (80012f0 <Ultrasonic_Sensor_Init+0x50>)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    }
    ultrasonic_sensor->echo_state = WAITING_FOR_RISING;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
    ultrasonic_sensor->ultrasonic_ready = 0;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	705a      	strb	r2, [r3, #1]
    HAL_TIM_IC_Start_IT(ultrasonic_sensor->htim_echo, ultrasonic_sensor->echo_channel);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	4619      	mov	r1, r3
 80012dc:	4610      	mov	r0, r2
 80012de:	f006 fd51 	bl	8007d84 <HAL_TIM_IC_Start_IT>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000258 	.word	0x20000258
 80012f0:	20000248 	.word	0x20000248

080012f4 <Ultrasonic_Trigger>:

/* Emit a trigger pulse if the sensor is idle */
ultrasonic_status_t Ultrasonic_Trigger(ultrasonic_Handle_t* ultrasonic_sensor){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
    if(ultrasonic_sensor->ultrasonic_ready ||
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	785b      	ldrb	r3, [r3, #1]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d103      	bne.n	800130c <Ultrasonic_Trigger+0x18>
       ultrasonic_sensor->echo_state == WAITING_FOR_FALLING){
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	781b      	ldrb	r3, [r3, #0]
    if(ultrasonic_sensor->ultrasonic_ready ||
 8001308:	2b01      	cmp	r3, #1
 800130a:	d101      	bne.n	8001310 <Ultrasonic_Trigger+0x1c>
        return ULTRASONIC_BUSY;
 800130c:	2301      	movs	r3, #1
 800130e:	e03c      	b.n	800138a <Ultrasonic_Trigger+0x96>
    }
    else{
        ultrasonic_sensor->ultrasonic_ready = 0;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	705a      	strb	r2, [r3, #1]
        ultrasonic_sensor->t_fall = 0;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	82da      	strh	r2, [r3, #22]
        ultrasonic_sensor->t_rise = 0;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	829a      	strh	r2, [r3, #20]
        __HAL_TIM_DISABLE(ultrasonic_sensor->htim_trig);           // stop safe
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6a1a      	ldr	r2, [r3, #32]
 800132a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800132e:	4013      	ands	r3, r2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d112      	bne.n	800135a <Ultrasonic_Trigger+0x66>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6a1a      	ldr	r2, [r3, #32]
 800133c:	f240 4344 	movw	r3, #1092	@ 0x444
 8001340:	4013      	ands	r3, r2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d109      	bne.n	800135a <Ultrasonic_Trigger+0x66>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 0201 	bic.w	r2, r2, #1
 8001358:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(ultrasonic_sensor->htim_trig, 0);    // reset CNT
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2200      	movs	r2, #0
 8001362:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_TIM_PWM_Start(ultrasonic_sensor->htim_trig, ultrasonic_sensor->trig_channel);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	691b      	ldr	r3, [r3, #16]
 800136c:	4619      	mov	r1, r3
 800136e:	4610      	mov	r0, r2
 8001370:	f006 fbf0 	bl	8007b54 <HAL_TIM_PWM_Start>
        __HAL_TIM_ENABLE(ultrasonic_sensor->htim_trig);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 0201 	orr.w	r2, r2, #1
 8001386:	601a      	str	r2, [r3, #0]
    }

    return ULTRASONIC_OK;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_TIM_IC_CaptureCallback>:

/* HAL callback: handle echo rising/falling edges for all registered sensors */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08e      	sub	sp, #56	@ 0x38
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < sensor_count; i++)
 800139c:	2300      	movs	r3, #0
 800139e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80013a2:	e0cd      	b.n	8001540 <HAL_TIM_IC_CaptureCallback+0x1ac>
    {
        ultrasonic_Handle_t* s = sensors[i];
 80013a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80013a8:	4a6b      	ldr	r2, [pc, #428]	@ (8001558 <HAL_TIM_IC_CaptureCallback+0x1c4>)
 80013aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ae:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Check if this interrupt is for this sensorâ€™s echo timer */
        if (htim == s->htim_echo)
 80013b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	f040 80bd 	bne.w	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
        {
            uint32_t active_channel = htim->Channel;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	7f1b      	ldrb	r3, [r3, #28]
 80013c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if ((active_channel == HAL_TIM_ACTIVE_CHANNEL_1 && s->echo_channel == TIM_CHANNEL_1) ||
 80013c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d103      	bne.n	80013d0 <HAL_TIM_IC_CaptureCallback+0x3c>
 80013c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d016      	beq.n	80013fe <HAL_TIM_IC_CaptureCallback+0x6a>
 80013d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d103      	bne.n	80013de <HAL_TIM_IC_CaptureCallback+0x4a>
                (active_channel == HAL_TIM_ACTIVE_CHANNEL_2 && s->echo_channel == TIM_CHANNEL_2) ||
 80013d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d00f      	beq.n	80013fe <HAL_TIM_IC_CaptureCallback+0x6a>
 80013de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d103      	bne.n	80013ec <HAL_TIM_IC_CaptureCallback+0x58>
                (active_channel == HAL_TIM_ACTIVE_CHANNEL_3 && s->echo_channel == TIM_CHANNEL_3) ||
 80013e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2b08      	cmp	r3, #8
 80013ea:	d008      	beq.n	80013fe <HAL_TIM_IC_CaptureCallback+0x6a>
 80013ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ee:	2b08      	cmp	r3, #8
 80013f0:	f040 80a1 	bne.w	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
                (active_channel == HAL_TIM_ACTIVE_CHANNEL_4 && s->echo_channel == TIM_CHANNEL_4))
 80013f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	2b0c      	cmp	r3, #12
 80013fa:	f040 809c 	bne.w	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
            {
                /* RISING edge: store t_rise, reâ€‘arm for FALLING */
                if (s->echo_state == WAITING_FOR_RISING)
 80013fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d148      	bne.n	8001498 <HAL_TIM_IC_CaptureCallback+0x104>
                {
                    s->t_rise = __HAL_TIM_GET_COMPARE(s->htim_echo, s->echo_channel);
 8001406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d105      	bne.n	800141a <HAL_TIM_IC_CaptureCallback+0x86>
 800140e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001416:	b29b      	uxth	r3, r3
 8001418:	e018      	b.n	800144c <HAL_TIM_IC_CaptureCallback+0xb8>
 800141a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b04      	cmp	r3, #4
 8001420:	d105      	bne.n	800142e <HAL_TIM_IC_CaptureCallback+0x9a>
 8001422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800142a:	b29b      	uxth	r3, r3
 800142c:	e00e      	b.n	800144c <HAL_TIM_IC_CaptureCallback+0xb8>
 800142e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	2b08      	cmp	r3, #8
 8001434:	d105      	bne.n	8001442 <HAL_TIM_IC_CaptureCallback+0xae>
 8001436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800143e:	b29b      	uxth	r3, r3
 8001440:	e004      	b.n	800144c <HAL_TIM_IC_CaptureCallback+0xb8>
 8001442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	b29b      	uxth	r3, r3
 800144c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800144e:	8293      	strh	r3, [r2, #20]

                    TIM_IC_InitTypeDef cfg = {0};
 8001450:	f107 031c 	add.w	r3, r7, #28
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
                    cfg.ICPolarity  = TIM_INPUTCHANNELPOLARITY_FALLING;
 800145e:	2302      	movs	r3, #2
 8001460:	61fb      	str	r3, [r7, #28]
                    cfg.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001462:	2301      	movs	r3, #1
 8001464:	623b      	str	r3, [r7, #32]
                    cfg.ICFilter    = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	62bb      	str	r3, [r7, #40]	@ 0x28
                    cfg.ICPrescaler = TIM_ICPSC_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
                    HAL_TIM_IC_ConfigChannel(s->htim_echo, &cfg, s->echo_channel);
 800146e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001470:	6858      	ldr	r0, [r3, #4]
 8001472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	4619      	mov	r1, r3
 800147c:	f006 fef4 	bl	8008268 <HAL_TIM_IC_ConfigChannel>
                    HAL_TIM_IC_Start_IT(s->htim_echo, s->echo_channel);
 8001480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	4619      	mov	r1, r3
 800148a:	4610      	mov	r0, r2
 800148c:	f006 fc7a 	bl	8007d84 <HAL_TIM_IC_Start_IT>

                    s->echo_state = WAITING_FOR_FALLING;
 8001490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
 8001496:	e04e      	b.n	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
                }
                /* FALLING edge: store t_fall, compute â€œreadyâ€, reâ€‘arm for RISING */
                else if (s->echo_state == WAITING_FOR_FALLING)
 8001498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d14a      	bne.n	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
                {
                    s->t_fall = __HAL_TIM_GET_COMPARE(s->htim_echo, s->echo_channel);
 80014a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d105      	bne.n	80014b4 <HAL_TIM_IC_CaptureCallback+0x120>
 80014a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	e018      	b.n	80014e6 <HAL_TIM_IC_CaptureCallback+0x152>
 80014b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d105      	bne.n	80014c8 <HAL_TIM_IC_CaptureCallback+0x134>
 80014bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	e00e      	b.n	80014e6 <HAL_TIM_IC_CaptureCallback+0x152>
 80014c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d105      	bne.n	80014dc <HAL_TIM_IC_CaptureCallback+0x148>
 80014d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d8:	b29b      	uxth	r3, r3
 80014da:	e004      	b.n	80014e6 <HAL_TIM_IC_CaptureCallback+0x152>
 80014dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014e8:	82d3      	strh	r3, [r2, #22]

                    TIM_IC_InitTypeDef cfg = {0};
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
                    cfg.ICPolarity  = TIM_INPUTCHANNELPOLARITY_RISING;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
                    cfg.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014fc:	2301      	movs	r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
                    cfg.ICFilter    = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
                    cfg.ICPrescaler = TIM_ICPSC_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
                    HAL_TIM_IC_ConfigChannel(s->htim_echo, &cfg, s->echo_channel);
 8001508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150a:	6858      	ldr	r0, [r3, #4]
 800150c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	4619      	mov	r1, r3
 8001516:	f006 fea7 	bl	8008268 <HAL_TIM_IC_ConfigChannel>
                    HAL_TIM_IC_Start_IT(s->htim_echo, s->echo_channel);
 800151a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	4619      	mov	r1, r3
 8001524:	4610      	mov	r0, r2
 8001526:	f006 fc2d 	bl	8007d84 <HAL_TIM_IC_Start_IT>

                    s->ultrasonic_ready = 1;
 800152a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800152c:	2201      	movs	r2, #1
 800152e:	705a      	strb	r2, [r3, #1]
                    s->echo_state = WAITING_FOR_RISING;
 8001530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < sensor_count; i++)
 8001536:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800153a:	3301      	adds	r3, #1
 800153c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001548:	429a      	cmp	r2, r3
 800154a:	f4ff af2b 	bcc.w	80013a4 <HAL_TIM_IC_CaptureCallback+0x10>
                }
            }
        }
    }
}
 800154e:	bf00      	nop
 8001550:	bf00      	nop
 8001552:	3738      	adds	r7, #56	@ 0x38
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000248 	.word	0x20000248
 800155c:	20000258 	.word	0x20000258

08001560 <Ultrasonic_IsReady>:

/* True if the sensor has a completed measurement ready to read */
uint8_t Ultrasonic_IsReady(ultrasonic_Handle_t* ultrasonic_sensor){
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
    return ultrasonic_sensor->ultrasonic_ready;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	785b      	ldrb	r3, [r3, #1]
}
 800156c:	4618      	mov	r0, r3
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <Ultrasonic_GetDistance>:

/* Convert echo time to distance in cm; returns NaN if not ready */
float Ultrasonic_GetDistance(ultrasonic_Handle_t* ultrasonic_sensor){
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
    if(Ultrasonic_IsReady(ultrasonic_sensor)==0){
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ffed 	bl	8001560 <Ultrasonic_IsReady>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <Ultrasonic_GetDistance+0x18>
        return NAN;
 800158c:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <Ultrasonic_GetDistance+0x58>)
 800158e:	e018      	b.n	80015c2 <Ultrasonic_GetDistance+0x4a>
    }
    else{
        uint16_t time_difference = ultrasonic_sensor->t_fall - ultrasonic_sensor->t_rise ;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	8ada      	ldrh	r2, [r3, #22]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	8a9b      	ldrh	r3, [r3, #20]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	81fb      	strh	r3, [r7, #14]
        ultrasonic_sensor->ultrasonic_ready = 0;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	705a      	strb	r2, [r3, #1]
        float distance = (time_difference / 2.0f) * 0.0343f;
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ac:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80015b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80015d4 <Ultrasonic_GetDistance+0x5c>
 80015b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015bc:	edc7 7a02 	vstr	s15, [r7, #8]
        return distance;
 80015c0:	68bb      	ldr	r3, [r7, #8]
    }
}
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	7fc00000 	.word	0x7fc00000
 80015d4:	3d0c7e28 	.word	0x3d0c7e28

080015d8 <StepperUltrasonic_Init>:
                                         ultrasonic_Handle_t *leftSensor,
                                         Stepper28BYJ_Motor leftMotor,
                                         Stepper28BYJ_Motor rightMotor,
                                         float thresholdCm,
                                         uint32_t triggerIntervalMsParam)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	4611      	mov	r1, r2
 80015e4:	461a      	mov	r2, r3
 80015e6:	ed87 0a00 	vstr	s0, [r7]
 80015ea:	460b      	mov	r3, r1
 80015ec:	71fb      	strb	r3, [r7, #7]
 80015ee:	4613      	mov	r3, r2
 80015f0:	71bb      	strb	r3, [r7, #6]
    if ((rightSensor == NULL) || (leftSensor == NULL))
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d002      	beq.n	80015fe <StepperUltrasonic_Init+0x26>
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <StepperUltrasonic_Init+0x2a>
    {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e048      	b.n	8001694 <StepperUltrasonic_Init+0xbc>
    }

    sensorRight = rightSensor;
 8001602:	4a26      	ldr	r2, [pc, #152]	@ (800169c <StepperUltrasonic_Init+0xc4>)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6013      	str	r3, [r2, #0]
    sensorLeft  = leftSensor;
 8001608:	4a25      	ldr	r2, [pc, #148]	@ (80016a0 <StepperUltrasonic_Init+0xc8>)
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	6013      	str	r3, [r2, #0]
    motorLeft   = leftMotor;
 800160e:	4a25      	ldr	r2, [pc, #148]	@ (80016a4 <StepperUltrasonic_Init+0xcc>)
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	7013      	strb	r3, [r2, #0]
    motorRight  = rightMotor;
 8001614:	4a24      	ldr	r2, [pc, #144]	@ (80016a8 <StepperUltrasonic_Init+0xd0>)
 8001616:	79bb      	ldrb	r3, [r7, #6]
 8001618:	7013      	strb	r3, [r2, #0]

    obstacleThresholdCm = thresholdCm;
 800161a:	4a24      	ldr	r2, [pc, #144]	@ (80016ac <StepperUltrasonic_Init+0xd4>)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	6013      	str	r3, [r2, #0]
    triggerIntervalMs   = (triggerIntervalMsParam == 0U) ? 60U : triggerIntervalMsParam;
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <StepperUltrasonic_Init+0x52>
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	e000      	b.n	800162c <StepperUltrasonic_Init+0x54>
 800162a:	233c      	movs	r3, #60	@ 0x3c
 800162c:	4a20      	ldr	r2, [pc, #128]	@ (80016b0 <StepperUltrasonic_Init+0xd8>)
 800162e:	6013      	str	r3, [r2, #0]

    Ultrasonic_Sensor_Init(sensorRight);
 8001630:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <StepperUltrasonic_Init+0xc4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fe33 	bl	80012a0 <Ultrasonic_Sensor_Init>
    Ultrasonic_Sensor_Init(sensorLeft);
 800163a:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <StepperUltrasonic_Init+0xc8>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fe2e 	bl	80012a0 <Ultrasonic_Sensor_Init>

    fsmState = ROUTE_MEASURE_RIGHT;
 8001644:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <StepperUltrasonic_Init+0xdc>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
    desiredCommand = ROVER_CMD_STRAIGHT;
 800164a:	4b1b      	ldr	r3, [pc, #108]	@ (80016b8 <StepperUltrasonic_Init+0xe0>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
    announcedCommand = ROVER_CMD_STRAIGHT;
 8001650:	4b1a      	ldr	r3, [pc, #104]	@ (80016bc <StepperUltrasonic_Init+0xe4>)
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
    lastTriggerTick = HAL_GetTick();
 8001656:	f002 ff49 	bl	80044ec <HAL_GetTick>
 800165a:	4603      	mov	r3, r0
 800165c:	4a18      	ldr	r2, [pc, #96]	@ (80016c0 <StepperUltrasonic_Init+0xe8>)
 800165e:	6013      	str	r3, [r2, #0]
    lastAnnounceTick = lastTriggerTick;
 8001660:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <StepperUltrasonic_Init+0xe8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a17      	ldr	r2, [pc, #92]	@ (80016c4 <StepperUltrasonic_Init+0xec>)
 8001666:	6013      	str	r3, [r2, #0]
    distanceRight = 0.0f;
 8001668:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <StepperUltrasonic_Init+0xf0>)
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
    distanceLeft  = 0.0f;
 8001670:	4b16      	ldr	r3, [pc, #88]	@ (80016cc <StepperUltrasonic_Init+0xf4>)
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	601a      	str	r2, [r3, #0]

    controllerReady = 1U;
 8001678:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <StepperUltrasonic_Init+0xf8>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]

    StepperUltrasonic_IssueMotion(desiredCommand);
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <StepperUltrasonic_Init+0xe0>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f000 f926 	bl	80018d4 <StepperUltrasonic_IssueMotion>
    StepperUltrasonic_PrintCommand(desiredCommand);
 8001688:	4b0b      	ldr	r3, [pc, #44]	@ (80016b8 <StepperUltrasonic_Init+0xe0>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f000 f97b 	bl	8001988 <StepperUltrasonic_PrintCommand>

    return HAL_OK;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	2000025c 	.word	0x2000025c
 80016a0:	20000260 	.word	0x20000260
 80016a4:	20000264 	.word	0x20000264
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000004 	.word	0x20000004
 80016b0:	20000008 	.word	0x20000008
 80016b4:	20000265 	.word	0x20000265
 80016b8:	20000266 	.word	0x20000266
 80016bc:	20000267 	.word	0x20000267
 80016c0:	20000268 	.word	0x20000268
 80016c4:	2000026c 	.word	0x2000026c
 80016c8:	20000270 	.word	0x20000270
 80016cc:	20000274 	.word	0x20000274
 80016d0:	20000278 	.word	0x20000278

080016d4 <StepperUltrasonic_Process>:

/* Main FSM: trigger sensors, read distances, decide route, queue next move */
void StepperUltrasonic_Process(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
    if (controllerReady == 0U)
 80016da:	4b6a      	ldr	r3, [pc, #424]	@ (8001884 <StepperUltrasonic_Process+0x1b0>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 80cb 	beq.w	800187a <StepperUltrasonic_Process+0x1a6>
    {
        return;
    }

    switch (fsmState)
 80016e4:	4b68      	ldr	r3, [pc, #416]	@ (8001888 <StepperUltrasonic_Process+0x1b4>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d060      	beq.n	80017ae <StepperUltrasonic_Process+0xda>
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	f300 80a7 	bgt.w	8001840 <StepperUltrasonic_Process+0x16c>
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d002      	beq.n	80016fc <StepperUltrasonic_Process+0x28>
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d02d      	beq.n	8001756 <StepperUltrasonic_Process+0x82>
 80016fa:	e0a1      	b.n	8001840 <StepperUltrasonic_Process+0x16c>
    {
        case ROUTE_MEASURE_RIGHT:
        {
            uint32_t now = HAL_GetTick();
 80016fc:	f002 fef6 	bl	80044ec <HAL_GetTick>
 8001700:	6038      	str	r0, [r7, #0]
            if ((now - lastTriggerTick) >= triggerIntervalMs)
 8001702:	4b62      	ldr	r3, [pc, #392]	@ (800188c <StepperUltrasonic_Process+0x1b8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	1ad2      	subs	r2, r2, r3
 800170a:	4b61      	ldr	r3, [pc, #388]	@ (8001890 <StepperUltrasonic_Process+0x1bc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d30a      	bcc.n	8001728 <StepperUltrasonic_Process+0x54>
            {
                if (Ultrasonic_Trigger(sensorRight) == ULTRASONIC_OK)
 8001712:	4b60      	ldr	r3, [pc, #384]	@ (8001894 <StepperUltrasonic_Process+0x1c0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fdec 	bl	80012f4 <Ultrasonic_Trigger>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d102      	bne.n	8001728 <StepperUltrasonic_Process+0x54>
                {
                    lastTriggerTick = now;
 8001722:	4a5a      	ldr	r2, [pc, #360]	@ (800188c <StepperUltrasonic_Process+0x1b8>)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	6013      	str	r3, [r2, #0]
                }
            }

            if (Ultrasonic_IsReady(sensorRight))
 8001728:	4b5a      	ldr	r3, [pc, #360]	@ (8001894 <StepperUltrasonic_Process+0x1c0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff ff17 	bl	8001560 <Ultrasonic_IsReady>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	f000 8087 	beq.w	8001848 <StepperUltrasonic_Process+0x174>
            {
                distanceRight = Ultrasonic_GetDistance(sensorRight);
 800173a:	4b56      	ldr	r3, [pc, #344]	@ (8001894 <StepperUltrasonic_Process+0x1c0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ff1a 	bl	8001578 <Ultrasonic_GetDistance>
 8001744:	eef0 7a40 	vmov.f32	s15, s0
 8001748:	4b53      	ldr	r3, [pc, #332]	@ (8001898 <StepperUltrasonic_Process+0x1c4>)
 800174a:	edc3 7a00 	vstr	s15, [r3]
                fsmState = ROUTE_MEASURE_LEFT;
 800174e:	4b4e      	ldr	r3, [pc, #312]	@ (8001888 <StepperUltrasonic_Process+0x1b4>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001754:	e078      	b.n	8001848 <StepperUltrasonic_Process+0x174>
        }

        case ROUTE_MEASURE_LEFT:
        {
            uint32_t now = HAL_GetTick();
 8001756:	f002 fec9 	bl	80044ec <HAL_GetTick>
 800175a:	6078      	str	r0, [r7, #4]
            if ((now - lastTriggerTick) >= triggerIntervalMs)
 800175c:	4b4b      	ldr	r3, [pc, #300]	@ (800188c <StepperUltrasonic_Process+0x1b8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	1ad2      	subs	r2, r2, r3
 8001764:	4b4a      	ldr	r3, [pc, #296]	@ (8001890 <StepperUltrasonic_Process+0x1bc>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d30a      	bcc.n	8001782 <StepperUltrasonic_Process+0xae>
            {
                if (Ultrasonic_Trigger(sensorLeft) == ULTRASONIC_OK)
 800176c:	4b4b      	ldr	r3, [pc, #300]	@ (800189c <StepperUltrasonic_Process+0x1c8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fdbf 	bl	80012f4 <Ultrasonic_Trigger>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <StepperUltrasonic_Process+0xae>
                {
                    lastTriggerTick = now;
 800177c:	4a43      	ldr	r2, [pc, #268]	@ (800188c <StepperUltrasonic_Process+0x1b8>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6013      	str	r3, [r2, #0]
                }
            }

            if (Ultrasonic_IsReady(sensorLeft))
 8001782:	4b46      	ldr	r3, [pc, #280]	@ (800189c <StepperUltrasonic_Process+0x1c8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff feea 	bl	8001560 <Ultrasonic_IsReady>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d05c      	beq.n	800184c <StepperUltrasonic_Process+0x178>
            {
                distanceLeft = Ultrasonic_GetDistance(sensorLeft);
 8001792:	4b42      	ldr	r3, [pc, #264]	@ (800189c <StepperUltrasonic_Process+0x1c8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff feee 	bl	8001578 <Ultrasonic_GetDistance>
 800179c:	eef0 7a40 	vmov.f32	s15, s0
 80017a0:	4b3f      	ldr	r3, [pc, #252]	@ (80018a0 <StepperUltrasonic_Process+0x1cc>)
 80017a2:	edc3 7a00 	vstr	s15, [r3]
                fsmState = ROUTE_EVALUATE;
 80017a6:	4b38      	ldr	r3, [pc, #224]	@ (8001888 <StepperUltrasonic_Process+0x1b4>)
 80017a8:	2202      	movs	r2, #2
 80017aa:	701a      	strb	r2, [r3, #0]
            }
            break;
 80017ac:	e04e      	b.n	800184c <StepperUltrasonic_Process+0x178>

        case ROUTE_EVALUATE:
        {
            StepperUltrasonic_Command_t newCommand;

            if ((distanceRight >= obstacleThresholdCm) && (distanceLeft >= obstacleThresholdCm))
 80017ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001898 <StepperUltrasonic_Process+0x1c4>)
 80017b0:	ed93 7a00 	vldr	s14, [r3]
 80017b4:	4b3b      	ldr	r3, [pc, #236]	@ (80018a4 <StepperUltrasonic_Process+0x1d0>)
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c2:	db0d      	blt.n	80017e0 <StepperUltrasonic_Process+0x10c>
 80017c4:	4b36      	ldr	r3, [pc, #216]	@ (80018a0 <StepperUltrasonic_Process+0x1cc>)
 80017c6:	ed93 7a00 	vldr	s14, [r3]
 80017ca:	4b36      	ldr	r3, [pc, #216]	@ (80018a4 <StepperUltrasonic_Process+0x1d0>)
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d8:	db02      	blt.n	80017e0 <StepperUltrasonic_Process+0x10c>
            {
                newCommand = ROVER_CMD_STRAIGHT;
 80017da:	2300      	movs	r3, #0
 80017dc:	73fb      	strb	r3, [r7, #15]
 80017de:	e00f      	b.n	8001800 <StepperUltrasonic_Process+0x12c>
            }
            else if (distanceRight >= distanceLeft)
 80017e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001898 <StepperUltrasonic_Process+0x1c4>)
 80017e2:	ed93 7a00 	vldr	s14, [r3]
 80017e6:	4b2e      	ldr	r3, [pc, #184]	@ (80018a0 <StepperUltrasonic_Process+0x1cc>)
 80017e8:	edd3 7a00 	vldr	s15, [r3]
 80017ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f4:	db02      	blt.n	80017fc <StepperUltrasonic_Process+0x128>
            {
                newCommand = ROVER_CMD_TURN_RIGHT;
 80017f6:	2302      	movs	r3, #2
 80017f8:	73fb      	strb	r3, [r7, #15]
 80017fa:	e001      	b.n	8001800 <StepperUltrasonic_Process+0x12c>
            }
            else
            {
                newCommand = ROVER_CMD_TURN_LEFT;
 80017fc:	2301      	movs	r3, #1
 80017fe:	73fb      	strb	r3, [r7, #15]
            }

            desiredCommand = newCommand;
 8001800:	4a29      	ldr	r2, [pc, #164]	@ (80018a8 <StepperUltrasonic_Process+0x1d4>)
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	7013      	strb	r3, [r2, #0]

            uint32_t now = HAL_GetTick();
 8001806:	f002 fe71 	bl	80044ec <HAL_GetTick>
 800180a:	60b8      	str	r0, [r7, #8]
            if ((announcedCommand != newCommand) || (now - lastAnnounceTick >= 1000U))
 800180c:	4b27      	ldr	r3, [pc, #156]	@ (80018ac <StepperUltrasonic_Process+0x1d8>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	7bfa      	ldrb	r2, [r7, #15]
 8001812:	429a      	cmp	r2, r3
 8001814:	d106      	bne.n	8001824 <StepperUltrasonic_Process+0x150>
 8001816:	4b26      	ldr	r3, [pc, #152]	@ (80018b0 <StepperUltrasonic_Process+0x1dc>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	68ba      	ldr	r2, [r7, #8]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001822:	d309      	bcc.n	8001838 <StepperUltrasonic_Process+0x164>
            {
                StepperUltrasonic_PrintCommand(newCommand);
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f8ae 	bl	8001988 <StepperUltrasonic_PrintCommand>
                announcedCommand = newCommand;
 800182c:	4a1f      	ldr	r2, [pc, #124]	@ (80018ac <StepperUltrasonic_Process+0x1d8>)
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	7013      	strb	r3, [r2, #0]
                lastAnnounceTick = now;
 8001832:	4a1f      	ldr	r2, [pc, #124]	@ (80018b0 <StepperUltrasonic_Process+0x1dc>)
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	6013      	str	r3, [r2, #0]
            }

            fsmState = ROUTE_MEASURE_RIGHT;
 8001838:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <StepperUltrasonic_Process+0x1b4>)
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
            break;
 800183e:	e006      	b.n	800184e <StepperUltrasonic_Process+0x17a>
        }

        default:
            fsmState = ROUTE_MEASURE_RIGHT;
 8001840:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <StepperUltrasonic_Process+0x1b4>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
            break;
 8001846:	e002      	b.n	800184e <StepperUltrasonic_Process+0x17a>
            break;
 8001848:	bf00      	nop
 800184a:	e000      	b.n	800184e <StepperUltrasonic_Process+0x17a>
            break;
 800184c:	bf00      	nop
    }

    if ((Stepper28BYJ_IsBusy(motorLeft) == 0U) &&
 800184e:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <StepperUltrasonic_Process+0x1e0>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fc50 	bl	80010f8 <Stepper28BYJ_IsBusy>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10e      	bne.n	800187c <StepperUltrasonic_Process+0x1a8>
        (Stepper28BYJ_IsBusy(motorRight) == 0U))
 800185e:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <StepperUltrasonic_Process+0x1e4>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fc48 	bl	80010f8 <Stepper28BYJ_IsBusy>
 8001868:	4603      	mov	r3, r0
    if ((Stepper28BYJ_IsBusy(motorLeft) == 0U) &&
 800186a:	2b00      	cmp	r3, #0
 800186c:	d106      	bne.n	800187c <StepperUltrasonic_Process+0x1a8>
    {
        StepperUltrasonic_IssueMotion(desiredCommand);
 800186e:	4b0e      	ldr	r3, [pc, #56]	@ (80018a8 <StepperUltrasonic_Process+0x1d4>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f000 f82e 	bl	80018d4 <StepperUltrasonic_IssueMotion>
 8001878:	e000      	b.n	800187c <StepperUltrasonic_Process+0x1a8>
        return;
 800187a:	bf00      	nop
    }
}
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000278 	.word	0x20000278
 8001888:	20000265 	.word	0x20000265
 800188c:	20000268 	.word	0x20000268
 8001890:	20000008 	.word	0x20000008
 8001894:	2000025c 	.word	0x2000025c
 8001898:	20000270 	.word	0x20000270
 800189c:	20000260 	.word	0x20000260
 80018a0:	20000274 	.word	0x20000274
 80018a4:	20000004 	.word	0x20000004
 80018a8:	20000266 	.word	0x20000266
 80018ac:	20000267 	.word	0x20000267
 80018b0:	2000026c 	.word	0x2000026c
 80018b4:	20000264 	.word	0x20000264
 80018b8:	20000000 	.word	0x20000000

080018bc <StepperUltrasonic_HandleStepperTimer>:

/* Called from HAL_TIM_PeriodElapsedCallback in main.c to step the motors */
void StepperUltrasonic_HandleStepperTimer(TIM_HandleTypeDef *htim)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
    Stepper28BYJ_HandleTimerInterrupt(htim);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f7ff fc6d 	bl	80011a4 <Stepper28BYJ_HandleTimerInterrupt>
}
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <StepperUltrasonic_IssueMotion>:

/* Queue motion for both motors according to the chosen command */
static void StepperUltrasonic_IssueMotion(StepperUltrasonic_Command_t cmd)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef sL = HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef sR = HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	73bb      	strb	r3, [r7, #14]

    switch (cmd)
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d030      	beq.n	800194e <StepperUltrasonic_IssueMotion+0x7a>
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	dc43      	bgt.n	8001978 <StepperUltrasonic_IssueMotion+0xa4>
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <StepperUltrasonic_IssueMotion+0x26>
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d015      	beq.n	8001924 <StepperUltrasonic_IssueMotion+0x50>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_TURN_FAST, STEPPER28BYJ_DIR_FORWARD);
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_TURN_SLOW, STEPPER28BYJ_DIR_FORWARD);
            break;

        default:
            return;
 80018f8:	e03e      	b.n	8001978 <StepperUltrasonic_IssueMotion+0xa4>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_STRAIGHT, STEPPER28BYJ_DIR_FORWARD);
 80018fa:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <StepperUltrasonic_IssueMotion+0xac>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2201      	movs	r2, #1
 8001900:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff fbbb 	bl	8001080 <Stepper28BYJ_Move>
 800190a:	4603      	mov	r3, r0
 800190c:	73fb      	strb	r3, [r7, #15]
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_STRAIGHT, STEPPER28BYJ_DIR_FORWARD);
 800190e:	4b1d      	ldr	r3, [pc, #116]	@ (8001984 <StepperUltrasonic_IssueMotion+0xb0>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2201      	movs	r2, #1
 8001914:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff fbb1 	bl	8001080 <Stepper28BYJ_Move>
 800191e:	4603      	mov	r3, r0
 8001920:	73bb      	strb	r3, [r7, #14]
            break;
 8001922:	e02a      	b.n	800197a <StepperUltrasonic_IssueMotion+0xa6>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_TURN_SLOW, STEPPER28BYJ_DIR_FORWARD);
 8001924:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <StepperUltrasonic_IssueMotion+0xac>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2201      	movs	r2, #1
 800192a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fba6 	bl	8001080 <Stepper28BYJ_Move>
 8001934:	4603      	mov	r3, r0
 8001936:	73fb      	strb	r3, [r7, #15]
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_TURN_FAST, STEPPER28BYJ_DIR_FORWARD);
 8001938:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <StepperUltrasonic_IssueMotion+0xb0>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2201      	movs	r2, #1
 800193e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fb9c 	bl	8001080 <Stepper28BYJ_Move>
 8001948:	4603      	mov	r3, r0
 800194a:	73bb      	strb	r3, [r7, #14]
            break;
 800194c:	e015      	b.n	800197a <StepperUltrasonic_IssueMotion+0xa6>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_TURN_FAST, STEPPER28BYJ_DIR_FORWARD);
 800194e:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <StepperUltrasonic_IssueMotion+0xac>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2201      	movs	r2, #1
 8001954:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fb91 	bl	8001080 <Stepper28BYJ_Move>
 800195e:	4603      	mov	r3, r0
 8001960:	73fb      	strb	r3, [r7, #15]
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_TURN_SLOW, STEPPER28BYJ_DIR_FORWARD);
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <StepperUltrasonic_IssueMotion+0xb0>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2201      	movs	r2, #1
 8001968:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fb87 	bl	8001080 <Stepper28BYJ_Move>
 8001972:	4603      	mov	r3, r0
 8001974:	73bb      	strb	r3, [r7, #14]
            break;
 8001976:	e000      	b.n	800197a <StepperUltrasonic_IssueMotion+0xa6>
            return;
 8001978:	bf00      	nop
    }

    /* Ignore HAL_BUSY/ERROR on the second motor; timer is already running. */
    (void)sL;
    (void)sR;
}
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000264 	.word	0x20000264
 8001984:	20000000 	.word	0x20000000

08001988 <StepperUltrasonic_PrintCommand>:

/* Print navigation decision over UART */
static void StepperUltrasonic_PrintCommand(StepperUltrasonic_Command_t cmd)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	71fb      	strb	r3, [r7, #7]
    switch (cmd)
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	2b02      	cmp	r3, #2
 8001996:	d00e      	beq.n	80019b6 <StepperUltrasonic_PrintCommand+0x2e>
 8001998:	2b02      	cmp	r3, #2
 800199a:	dc10      	bgt.n	80019be <StepperUltrasonic_PrintCommand+0x36>
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <StepperUltrasonic_PrintCommand+0x1e>
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d004      	beq.n	80019ae <StepperUltrasonic_PrintCommand+0x26>
            break;
        case ROVER_CMD_TURN_RIGHT:
            printf("Go right!\r\n");
            break;
        default:
            break;
 80019a4:	e00b      	b.n	80019be <StepperUltrasonic_PrintCommand+0x36>
            printf("Continue straight\r\n");
 80019a6:	4808      	ldr	r0, [pc, #32]	@ (80019c8 <StepperUltrasonic_PrintCommand+0x40>)
 80019a8:	f00b ffb6 	bl	800d918 <puts>
            break;
 80019ac:	e008      	b.n	80019c0 <StepperUltrasonic_PrintCommand+0x38>
            printf("Go left!\r\n");
 80019ae:	4807      	ldr	r0, [pc, #28]	@ (80019cc <StepperUltrasonic_PrintCommand+0x44>)
 80019b0:	f00b ffb2 	bl	800d918 <puts>
            break;
 80019b4:	e004      	b.n	80019c0 <StepperUltrasonic_PrintCommand+0x38>
            printf("Go right!\r\n");
 80019b6:	4806      	ldr	r0, [pc, #24]	@ (80019d0 <StepperUltrasonic_PrintCommand+0x48>)
 80019b8:	f00b ffae 	bl	800d918 <puts>
            break;
 80019bc:	e000      	b.n	80019c0 <StepperUltrasonic_PrintCommand+0x38>
            break;
 80019be:	bf00      	nop
    }
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	0800fce0 	.word	0x0800fce0
 80019cc:	0800fcf4 	.word	0x0800fcf4
 80019d0:	0800fd00 	.word	0x0800fd00

080019d4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019da:	463b      	mov	r3, r7
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019e6:	4b21      	ldr	r3, [pc, #132]	@ (8001a6c <MX_ADC1_Init+0x98>)
 80019e8:	4a21      	ldr	r2, [pc, #132]	@ (8001a70 <MX_ADC1_Init+0x9c>)
 80019ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019ec:	4b1f      	ldr	r3, [pc, #124]	@ (8001a6c <MX_ADC1_Init+0x98>)
 80019ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019f4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a6c <MX_ADC1_Init+0x98>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019fa:	4b1c      	ldr	r3, [pc, #112]	@ (8001a6c <MX_ADC1_Init+0x98>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a00:	4b1a      	ldr	r3, [pc, #104]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a06:	4b19      	ldr	r3, [pc, #100]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a0e:	4b17      	ldr	r3, [pc, #92]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a14:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a16:	4a17      	ldr	r2, [pc, #92]	@ (8001a74 <MX_ADC1_Init+0xa0>)
 8001a18:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a1a:	4b14      	ldr	r3, [pc, #80]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a26:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a34:	480d      	ldr	r0, [pc, #52]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a36:	f002 fd89 	bl	800454c <HAL_ADC_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a40:	f001 f8b2 	bl	8002ba8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a50:	463b      	mov	r3, r7
 8001a52:	4619      	mov	r1, r3
 8001a54:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <MX_ADC1_Init+0x98>)
 8001a56:	f002 ff5b 	bl	8004910 <HAL_ADC_ConfigChannel>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a60:	f001 f8a2 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a64:	bf00      	nop
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2000027c 	.word	0x2000027c
 8001a70:	40012000 	.word	0x40012000
 8001a74:	0f000001 	.word	0x0f000001

08001a78 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	@ 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a17      	ldr	r2, [pc, #92]	@ (8001af4 <HAL_ADC_MspInit+0x7c>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d127      	bne.n	8001aea <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	4b16      	ldr	r3, [pc, #88]	@ (8001af8 <HAL_ADC_MspInit+0x80>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa2:	4a15      	ldr	r2, [pc, #84]	@ (8001af8 <HAL_ADC_MspInit+0x80>)
 8001aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aaa:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <HAL_ADC_MspInit+0x80>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b0f      	ldr	r3, [pc, #60]	@ (8001af8 <HAL_ADC_MspInit+0x80>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a0e      	ldr	r2, [pc, #56]	@ (8001af8 <HAL_ADC_MspInit+0x80>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <HAL_ADC_MspInit+0x80>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4805      	ldr	r0, [pc, #20]	@ (8001afc <HAL_ADC_MspInit+0x84>)
 8001ae6:	f003 fab5 	bl	8005054 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001aea:	bf00      	nop
 8001aec:	3728      	adds	r7, #40	@ 0x28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40012000 	.word	0x40012000
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020000 	.word	0x40020000

08001b00 <BME280_Sensor_Init>:
static float bme280_compensate_temperature(bme280_sensor_t *sensor, int32_t adc_T);
static float bme280_compensate_pressure(const bme280_sensor_t *sensor, int32_t adc_P);
static float bme280_compensate_humidity(const bme280_sensor_t *sensor, int32_t adc_H);

void BME280_Sensor_Init(bme280_sensor_t *sensor, I2C_HandleTypeDef *hi2c, uint8_t i2c_address)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	71fb      	strb	r3, [r7, #7]
    if (sensor == NULL)
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d00b      	beq.n	8001b2c <BME280_Sensor_Init+0x2c>
    {
        return;
    }

    memset(sensor, 0, sizeof(*sensor));
 8001b14:	2230      	movs	r2, #48	@ 0x30
 8001b16:	2100      	movs	r1, #0
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f00c f813 	bl	800db44 <memset>
    sensor->hi2c = hi2c;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	68ba      	ldr	r2, [r7, #8]
 8001b22:	601a      	str	r2, [r3, #0]
    sensor->i2c_address = i2c_address;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	79fa      	ldrb	r2, [r7, #7]
 8001b28:	711a      	strb	r2, [r3, #4]
 8001b2a:	e000      	b.n	8001b2e <BME280_Sensor_Init+0x2e>
        return;
 8001b2c:	bf00      	nop
}
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <BME280_Sensor_Begin>:

bme280_status_t BME280_Sensor_Begin(bme280_sensor_t *sensor)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
    if (sensor == NULL || sensor->hi2c == NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <BME280_Sensor_Begin+0x16>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <BME280_Sensor_Begin+0x1a>
    {
        return BME280_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e03c      	b.n	8001bc8 <BME280_Sensor_Begin+0x94>
    }

    uint8_t id = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	73fb      	strb	r3, [r7, #15]
    if (bme280_read8(sensor, BME280_REG_ID, &id) != BME280_OK)
 8001b52:	f107 030f 	add.w	r3, r7, #15
 8001b56:	461a      	mov	r2, r3
 8001b58:	21d0      	movs	r1, #208	@ 0xd0
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f9b9 	bl	8001ed2 <bme280_read8>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <BME280_Sensor_Begin+0x36>
    {
        return BME280_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e02e      	b.n	8001bc8 <BME280_Sensor_Begin+0x94>
    }

    if (id != BME280_CHIP_ID)
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	2b60      	cmp	r3, #96	@ 0x60
 8001b6e:	d001      	beq.n	8001b74 <BME280_Sensor_Begin+0x40>
    {
        return BME280_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e029      	b.n	8001bc8 <BME280_Sensor_Begin+0x94>
    }

    // Soft reset to ensure a known state
    if (bme280_write8(sensor, BME280_REG_RESET, BME280_RESET_VALUE) != BME280_OK)
 8001b74:	22b6      	movs	r2, #182	@ 0xb6
 8001b76:	21e0      	movs	r1, #224	@ 0xe0
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f987 	bl	8001e8c <bme280_write8>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <BME280_Sensor_Begin+0x54>
    {
        return BME280_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e01f      	b.n	8001bc8 <BME280_Sensor_Begin+0x94>
    }
    HAL_Delay(2); // Datasheet: typical reset time ~2 ms
 8001b88:	2002      	movs	r0, #2
 8001b8a:	f002 fcbb 	bl	8004504 <HAL_Delay>

    if (bme280_read_calibration(sensor) != BME280_OK)
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 f8a6 	bl	8001ce0 <bme280_read_calibration>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <BME280_Sensor_Begin+0x6a>
    {
        return BME280_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e014      	b.n	8001bc8 <BME280_Sensor_Begin+0x94>
    }

    // Configure filters/standby (off), humidity oversampling (must be written before ctrl_meas)
    if (bme280_write8(sensor, BME280_REG_CONFIG, BME280_CONFIG_VAL) != BME280_OK)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	21f5      	movs	r1, #245	@ 0xf5
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 f972 	bl	8001e8c <bme280_write8>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <BME280_Sensor_Begin+0x7e>
    {
        return BME280_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e00a      	b.n	8001bc8 <BME280_Sensor_Begin+0x94>
    }
    if (bme280_write8(sensor, BME280_REG_CTRL_HUM, BME280_CTRL_HUM_VAL) != BME280_OK)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	21f2      	movs	r1, #242	@ 0xf2
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 f968 	bl	8001e8c <bme280_write8>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <BME280_Sensor_Begin+0x92>
    {
        return BME280_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <BME280_Sensor_Begin+0x94>
    }

    return BME280_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <BME280_Sensor_Read>:

bme280_status_t BME280_Sensor_Read(bme280_sensor_t *sensor, bme280_reading_t *reading)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	@ 0x28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
    if (sensor == NULL || reading == NULL)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d002      	beq.n	8001be6 <BME280_Sensor_Read+0x16>
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d101      	bne.n	8001bea <BME280_Sensor_Read+0x1a>
    {
        return BME280_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e076      	b.n	8001cd8 <BME280_Sensor_Read+0x108>
    }

    // Kick off one forced conversion using the chosen oversampling.
    if (bme280_write8(sensor, BME280_REG_CTRL_MEAS, BME280_CTRL_MEAS_FORCED) != BME280_OK)
 8001bea:	2225      	movs	r2, #37	@ 0x25
 8001bec:	21f4      	movs	r1, #244	@ 0xf4
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 f94c 	bl	8001e8c <bme280_write8>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <BME280_Sensor_Read+0x2e>
    {
        return BME280_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e06c      	b.n	8001cd8 <BME280_Sensor_Read+0x108>
    }

    // Poll the status bit; conversion time at x1 oversampling is ~7 ms.
    uint32_t timeout = HAL_GetTick() + 20U; // 20 ms guard
 8001bfe:	f002 fc75 	bl	80044ec <HAL_GetTick>
 8001c02:	4603      	mov	r3, r0
 8001c04:	3314      	adds	r3, #20
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t status = 0U;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	75fb      	strb	r3, [r7, #23]
    do
    {
        if (bme280_read8(sensor, BME280_REG_STATUS, &status) != BME280_OK)
 8001c0c:	f107 0317 	add.w	r3, r7, #23
 8001c10:	461a      	mov	r2, r3
 8001c12:	21f3      	movs	r1, #243	@ 0xf3
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f000 f95c 	bl	8001ed2 <bme280_read8>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <BME280_Sensor_Read+0x54>
        {
            return BME280_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e059      	b.n	8001cd8 <BME280_Sensor_Read+0x108>
        }
        if ((status & BME280_STATUS_MEASURING) == 0U)
 8001c24:	7dfb      	ldrb	r3, [r7, #23]
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d006      	beq.n	8001c3c <BME280_Sensor_Read+0x6c>
        {
            break;
        }
    } while (HAL_GetTick() < timeout);
 8001c2e:	f002 fc5d 	bl	80044ec <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d8e8      	bhi.n	8001c0c <BME280_Sensor_Read+0x3c>
 8001c3a:	e000      	b.n	8001c3e <BME280_Sensor_Read+0x6e>
            break;
 8001c3c:	bf00      	nop

    if (status & BME280_STATUS_MEASURING)
 8001c3e:	7dfb      	ldrb	r3, [r7, #23]
 8001c40:	f003 0308 	and.w	r3, r3, #8
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <BME280_Sensor_Read+0x7c>
    {
        return BME280_TIMEOUT;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e045      	b.n	8001cd8 <BME280_Sensor_Read+0x108>
    }

    // Read pressure (3 bytes), temperature (3 bytes), humidity (2 bytes) in one burst
    uint8_t raw[8] = {0};
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
    if (bme280_read_block(sensor, BME280_REG_PRESS_MSB, raw, sizeof(raw)) != BME280_OK)
 8001c56:	f107 020c 	add.w	r2, r7, #12
 8001c5a:	2308      	movs	r3, #8
 8001c5c:	21f7      	movs	r1, #247	@ 0xf7
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f959 	bl	8001f16 <bme280_read_block>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <BME280_Sensor_Read+0x9e>
    {
        return BME280_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e034      	b.n	8001cd8 <BME280_Sensor_Read+0x108>
    }

    int32_t adc_P = ((int32_t)raw[0] << 12) | ((int32_t)raw[1] << 4) | ((int32_t)raw[2] >> 4);
 8001c6e:	7b3b      	ldrb	r3, [r7, #12]
 8001c70:	031a      	lsls	r2, r3, #12
 8001c72:	7b7b      	ldrb	r3, [r7, #13]
 8001c74:	011b      	lsls	r3, r3, #4
 8001c76:	4313      	orrs	r3, r2
 8001c78:	7bba      	ldrb	r2, [r7, #14]
 8001c7a:	0912      	lsrs	r2, r2, #4
 8001c7c:	b2d2      	uxtb	r2, r2
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	623b      	str	r3, [r7, #32]
    int32_t adc_T = ((int32_t)raw[3] << 12) | ((int32_t)raw[4] << 4) | ((int32_t)raw[5] >> 4);
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	031a      	lsls	r2, r3, #12
 8001c86:	7c3b      	ldrb	r3, [r7, #16]
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	7c7a      	ldrb	r2, [r7, #17]
 8001c8e:	0912      	lsrs	r2, r2, #4
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	4313      	orrs	r3, r2
 8001c94:	61fb      	str	r3, [r7, #28]
    int32_t adc_H = ((int32_t)raw[6] << 8)  | ((int32_t)raw[7]);
 8001c96:	7cbb      	ldrb	r3, [r7, #18]
 8001c98:	021b      	lsls	r3, r3, #8
 8001c9a:	7cfa      	ldrb	r2, [r7, #19]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]

    reading->temperature_c = bme280_compensate_temperature(sensor, adc_T);
 8001ca0:	69f9      	ldr	r1, [r7, #28]
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f95c 	bl	8001f60 <bme280_compensate_temperature>
 8001ca8:	eef0 7a40 	vmov.f32	s15, s0
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	edc3 7a00 	vstr	s15, [r3]
    reading->pressure_pa   = bme280_compensate_pressure(sensor, adc_P);
 8001cb2:	6a39      	ldr	r1, [r7, #32]
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f9e1 	bl	800207c <bme280_compensate_pressure>
 8001cba:	eef0 7a40 	vmov.f32	s15, s0
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	edc3 7a02 	vstr	s15, [r3, #8]
    reading->humidity_rh   = bme280_compensate_humidity(sensor, adc_H);
 8001cc4:	69b9      	ldr	r1, [r7, #24]
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 faec 	bl	80022a4 <bme280_compensate_humidity>
 8001ccc:	eef0 7a40 	vmov.f32	s15, s0
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	edc3 7a01 	vstr	s15, [r3, #4]

    return BME280_OK;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3728      	adds	r7, #40	@ 0x28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <bme280_read_calibration>:

// --- Low-level helpers ---
static bme280_status_t bme280_read_calibration(bme280_sensor_t *sensor)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08c      	sub	sp, #48	@ 0x30
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
    uint8_t buf1[26];
    if (bme280_read_block(sensor, 0x88U, buf1, sizeof(buf1)) != BME280_OK)
 8001ce8:	f107 0214 	add.w	r2, r7, #20
 8001cec:	231a      	movs	r3, #26
 8001cee:	2188      	movs	r1, #136	@ 0x88
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f000 f910 	bl	8001f16 <bme280_read_block>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <bme280_read_calibration+0x20>
    {
        return BME280_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e0c1      	b.n	8001e84 <bme280_read_calibration+0x1a4>
    }

    sensor->calib.dig_T1 = (uint16_t)((buf1[1] << 8) | buf1[0]);
 8001d00:	7d7b      	ldrb	r3, [r7, #21]
 8001d02:	b21b      	sxth	r3, r3
 8001d04:	021b      	lsls	r3, r3, #8
 8001d06:	b21a      	sxth	r2, r3
 8001d08:	7d3b      	ldrb	r3, [r7, #20]
 8001d0a:	b21b      	sxth	r3, r3
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	b21b      	sxth	r3, r3
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	80da      	strh	r2, [r3, #6]
    sensor->calib.dig_T2 = (int16_t)((buf1[3] << 8) | buf1[2]);
 8001d16:	7dfb      	ldrb	r3, [r7, #23]
 8001d18:	b21b      	sxth	r3, r3
 8001d1a:	021b      	lsls	r3, r3, #8
 8001d1c:	b21a      	sxth	r2, r3
 8001d1e:	7dbb      	ldrb	r3, [r7, #22]
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	4313      	orrs	r3, r2
 8001d24:	b21a      	sxth	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	811a      	strh	r2, [r3, #8]
    sensor->calib.dig_T3 = (int16_t)((buf1[5] << 8) | buf1[4]);
 8001d2a:	7e7b      	ldrb	r3, [r7, #25]
 8001d2c:	b21b      	sxth	r3, r3
 8001d2e:	021b      	lsls	r3, r3, #8
 8001d30:	b21a      	sxth	r2, r3
 8001d32:	7e3b      	ldrb	r3, [r7, #24]
 8001d34:	b21b      	sxth	r3, r3
 8001d36:	4313      	orrs	r3, r2
 8001d38:	b21a      	sxth	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	815a      	strh	r2, [r3, #10]
    sensor->calib.dig_P1 = (uint16_t)((buf1[7] << 8) | buf1[6]);
 8001d3e:	7efb      	ldrb	r3, [r7, #27]
 8001d40:	b21b      	sxth	r3, r3
 8001d42:	021b      	lsls	r3, r3, #8
 8001d44:	b21a      	sxth	r2, r3
 8001d46:	7ebb      	ldrb	r3, [r7, #26]
 8001d48:	b21b      	sxth	r3, r3
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	819a      	strh	r2, [r3, #12]
    sensor->calib.dig_P2 = (int16_t)((buf1[9] << 8) | buf1[8]);
 8001d54:	7f7b      	ldrb	r3, [r7, #29]
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	021b      	lsls	r3, r3, #8
 8001d5a:	b21a      	sxth	r2, r3
 8001d5c:	7f3b      	ldrb	r3, [r7, #28]
 8001d5e:	b21b      	sxth	r3, r3
 8001d60:	4313      	orrs	r3, r2
 8001d62:	b21a      	sxth	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	81da      	strh	r2, [r3, #14]
    sensor->calib.dig_P3 = (int16_t)((buf1[11] << 8) | buf1[10]);
 8001d68:	7ffb      	ldrb	r3, [r7, #31]
 8001d6a:	b21b      	sxth	r3, r3
 8001d6c:	021b      	lsls	r3, r3, #8
 8001d6e:	b21a      	sxth	r2, r3
 8001d70:	7fbb      	ldrb	r3, [r7, #30]
 8001d72:	b21b      	sxth	r3, r3
 8001d74:	4313      	orrs	r3, r2
 8001d76:	b21a      	sxth	r2, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	821a      	strh	r2, [r3, #16]
    sensor->calib.dig_P4 = (int16_t)((buf1[13] << 8) | buf1[12]);
 8001d7c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	021b      	lsls	r3, r3, #8
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d8a:	b21b      	sxth	r3, r3
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	b21a      	sxth	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	825a      	strh	r2, [r3, #18]
    sensor->calib.dig_P5 = (int16_t)((buf1[15] << 8) | buf1[14]);
 8001d94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d98:	b21b      	sxth	r3, r3
 8001d9a:	021b      	lsls	r3, r3, #8
 8001d9c:	b21a      	sxth	r2, r3
 8001d9e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001da2:	b21b      	sxth	r3, r3
 8001da4:	4313      	orrs	r3, r2
 8001da6:	b21a      	sxth	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	829a      	strh	r2, [r3, #20]
    sensor->calib.dig_P6 = (int16_t)((buf1[17] << 8) | buf1[16]);
 8001dac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001db0:	b21b      	sxth	r3, r3
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b21a      	sxth	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	82da      	strh	r2, [r3, #22]
    sensor->calib.dig_P7 = (int16_t)((buf1[19] << 8) | buf1[18]);
 8001dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	021b      	lsls	r3, r3, #8
 8001dcc:	b21a      	sxth	r2, r3
 8001dce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001dd2:	b21b      	sxth	r3, r3
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	b21a      	sxth	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	831a      	strh	r2, [r3, #24]
    sensor->calib.dig_P8 = (int16_t)((buf1[21] << 8) | buf1[20]);
 8001ddc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001de0:	b21b      	sxth	r3, r3
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	b21a      	sxth	r2, r3
 8001de6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	4313      	orrs	r3, r2
 8001dee:	b21a      	sxth	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	835a      	strh	r2, [r3, #26]
    sensor->calib.dig_P9 = (int16_t)((buf1[23] << 8) | buf1[22]);
 8001df4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001df8:	b21b      	sxth	r3, r3
 8001dfa:	021b      	lsls	r3, r3, #8
 8001dfc:	b21a      	sxth	r2, r3
 8001dfe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001e02:	b21b      	sxth	r3, r3
 8001e04:	4313      	orrs	r3, r2
 8001e06:	b21a      	sxth	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	839a      	strh	r2, [r3, #28]
    sensor->calib.dig_H1 = buf1[25];
 8001e0c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	779a      	strb	r2, [r3, #30]

    uint8_t buf2[7];
    if (bme280_read_block(sensor, 0xE1U, buf2, sizeof(buf2)) != BME280_OK)
 8001e14:	f107 020c 	add.w	r2, r7, #12
 8001e18:	2307      	movs	r3, #7
 8001e1a:	21e1      	movs	r1, #225	@ 0xe1
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f87a 	bl	8001f16 <bme280_read_block>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <bme280_read_calibration+0x14c>
    {
        return BME280_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e02b      	b.n	8001e84 <bme280_read_calibration+0x1a4>
    }

    sensor->calib.dig_H2 = (int16_t)((buf2[1] << 8) | buf2[0]);
 8001e2c:	7b7b      	ldrb	r3, [r7, #13]
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	021b      	lsls	r3, r3, #8
 8001e32:	b21a      	sxth	r2, r3
 8001e34:	7b3b      	ldrb	r3, [r7, #12]
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	b21a      	sxth	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	841a      	strh	r2, [r3, #32]
    sensor->calib.dig_H3 = buf2[2];
 8001e40:	7bba      	ldrb	r2, [r7, #14]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    sensor->calib.dig_H4 = (int16_t)((buf2[3] << 4) | (buf2[4] & 0x0FU));
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	011b      	lsls	r3, r3, #4
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	7c3b      	ldrb	r3, [r7, #16]
 8001e50:	f003 030f 	and.w	r3, r3, #15
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	4313      	orrs	r3, r2
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	b21a      	sxth	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	849a      	strh	r2, [r3, #36]	@ 0x24
    sensor->calib.dig_H5 = (int16_t)((buf2[5] << 4) | (buf2[4] >> 4));
 8001e60:	7c7b      	ldrb	r3, [r7, #17]
 8001e62:	b21b      	sxth	r3, r3
 8001e64:	011b      	lsls	r3, r3, #4
 8001e66:	b21a      	sxth	r2, r3
 8001e68:	7c3b      	ldrb	r3, [r7, #16]
 8001e6a:	091b      	lsrs	r3, r3, #4
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	b21b      	sxth	r3, r3
 8001e70:	4313      	orrs	r3, r2
 8001e72:	b21a      	sxth	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	84da      	strh	r2, [r3, #38]	@ 0x26
    sensor->calib.dig_H6 = (int8_t)buf2[6];
 8001e78:	7cbb      	ldrb	r3, [r7, #18]
 8001e7a:	b25a      	sxtb	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    return BME280_OK;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3730      	adds	r7, #48	@ 0x30
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <bme280_write8>:

static bme280_status_t bme280_write8(bme280_sensor_t *sensor, uint8_t reg, uint8_t value)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af04      	add	r7, sp, #16
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	70fb      	strb	r3, [r7, #3]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	70bb      	strb	r3, [r7, #2]
    return (HAL_I2C_Mem_Write(sensor->hi2c, sensor->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, &value, 1U, HAL_MAX_DELAY) == HAL_OK)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6818      	ldr	r0, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	791b      	ldrb	r3, [r3, #4]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	78fb      	ldrb	r3, [r7, #3]
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001eae:	9302      	str	r3, [sp, #8]
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	9301      	str	r3, [sp, #4]
 8001eb4:	1cbb      	adds	r3, r7, #2
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	2301      	movs	r3, #1
 8001eba:	f003 fbed 	bl	8005698 <HAL_I2C_Mem_Write>
 8001ebe:	4603      	mov	r3, r0
               ? BME280_OK
               : BME280_ERROR;
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	bf14      	ite	ne
 8001ec4:	2301      	movne	r3, #1
 8001ec6:	2300      	moveq	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <bme280_read8>:

static bme280_status_t bme280_read8(bme280_sensor_t *sensor, uint8_t reg, uint8_t *value)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b088      	sub	sp, #32
 8001ed6:	af04      	add	r7, sp, #16
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	460b      	mov	r3, r1
 8001edc:	607a      	str	r2, [r7, #4]
 8001ede:	72fb      	strb	r3, [r7, #11]
    return (HAL_I2C_Mem_Read(sensor->hi2c, sensor->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, value, 1U, HAL_MAX_DELAY) == HAL_OK)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6818      	ldr	r0, [r3, #0]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	791b      	ldrb	r3, [r3, #4]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	7afb      	ldrb	r3, [r7, #11]
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef2:	9302      	str	r3, [sp, #8]
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2301      	movs	r3, #1
 8001efe:	f003 fcc5 	bl	800588c <HAL_I2C_Mem_Read>
 8001f02:	4603      	mov	r3, r0
               ? BME280_OK
               : BME280_ERROR;
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	bf14      	ite	ne
 8001f08:	2301      	movne	r3, #1
 8001f0a:	2300      	moveq	r3, #0
 8001f0c:	b2db      	uxtb	r3, r3
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <bme280_read_block>:

static bme280_status_t bme280_read_block(bme280_sensor_t *sensor, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b088      	sub	sp, #32
 8001f1a:	af04      	add	r7, sp, #16
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	607a      	str	r2, [r7, #4]
 8001f20:	461a      	mov	r2, r3
 8001f22:	460b      	mov	r3, r1
 8001f24:	72fb      	strb	r3, [r7, #11]
 8001f26:	4613      	mov	r3, r2
 8001f28:	813b      	strh	r3, [r7, #8]
    return (HAL_I2C_Mem_Read(sensor->hi2c, sensor->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, buf, len, HAL_MAX_DELAY) == HAL_OK)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6818      	ldr	r0, [r3, #0]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	791b      	ldrb	r3, [r3, #4]
 8001f32:	4619      	mov	r1, r3
 8001f34:	7afb      	ldrb	r3, [r7, #11]
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3c:	9302      	str	r3, [sp, #8]
 8001f3e:	893b      	ldrh	r3, [r7, #8]
 8001f40:	9301      	str	r3, [sp, #4]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	2301      	movs	r3, #1
 8001f48:	f003 fca0 	bl	800588c <HAL_I2C_Mem_Read>
 8001f4c:	4603      	mov	r3, r0
               ? BME280_OK
               : BME280_ERROR;
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	bf14      	ite	ne
 8001f52:	2301      	movne	r3, #1
 8001f54:	2300      	moveq	r3, #0
 8001f56:	b2db      	uxtb	r3, r3
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <bme280_compensate_temperature>:

// --- Compensation formulas from datasheet section 4.2.3 ---
static float bme280_compensate_temperature(bme280_sensor_t *sensor, int32_t adc_T)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
    if (adc_T == 0x800000)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f70:	d102      	bne.n	8001f78 <bme280_compensate_temperature+0x18>
    {
        return 0.0f;
 8001f72:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002064 <bme280_compensate_temperature+0x104>
 8001f76:	e06c      	b.n	8002052 <bme280_compensate_temperature+0xf2>
    }

    float var1 = ((adc_T / 16384.0f) - (sensor->calib.dig_T1 / 1024.0f)) * sensor->calib.dig_T2;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	ee07 3a90 	vmov	s15, r3
 8001f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f82:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8002068 <bme280_compensate_temperature+0x108>
 8001f86:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	88db      	ldrh	r3, [r3, #6]
 8001f8e:	ee07 3a90 	vmov	s15, r3
 8001f92:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f96:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800206c <bme280_compensate_temperature+0x10c>
 8001f9a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001fa8:	ee07 3a90 	vmov	s15, r3
 8001fac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb4:	edc7 7a03 	vstr	s15, [r7, #12]
    float var2 = (((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f)) *
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	ee07 3a90 	vmov	s15, r3
 8001fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fc2:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002070 <bme280_compensate_temperature+0x110>
 8001fc6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	88db      	ldrh	r3, [r3, #6]
 8001fce:	ee07 3a90 	vmov	s15, r3
 8001fd2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fd6:	ed9f 6a27 	vldr	s12, [pc, #156]	@ 8002074 <bme280_compensate_temperature+0x114>
 8001fda:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001fde:	ee37 7a67 	vsub.f32	s14, s14, s15
                  ((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f))) *
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	ee07 3a90 	vmov	s15, r3
 8001fe8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fec:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 8002070 <bme280_compensate_temperature+0x110>
 8001ff0:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	88db      	ldrh	r3, [r3, #6]
 8001ff8:	ee07 3a90 	vmov	s15, r3
 8001ffc:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8002000:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002074 <bme280_compensate_temperature+0x114>
 8002004:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002008:	ee76 7ae7 	vsub.f32	s15, s13, s15
    float var2 = (((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f)) *
 800200c:	ee27 7a27 	vmul.f32	s14, s14, s15
                 sensor->calib.dig_T3;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
                  ((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f))) *
 8002016:	ee07 3a90 	vmov	s15, r3
 800201a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    float var2 = (((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f)) *
 800201e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002022:	edc7 7a02 	vstr	s15, [r7, #8]

    sensor->t_fine = (int32_t)(var1 + var2);
 8002026:	ed97 7a03 	vldr	s14, [r7, #12]
 800202a:	edd7 7a02 	vldr	s15, [r7, #8]
 800202e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002032:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002036:	ee17 2a90 	vmov	r2, s15
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	62da      	str	r2, [r3, #44]	@ 0x2c
    return (var1 + var2) / 5120.0f;
 800203e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002042:	edd7 7a02 	vldr	s15, [r7, #8]
 8002046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800204a:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002078 <bme280_compensate_temperature+0x118>
 800204e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8002052:	eef0 7a47 	vmov.f32	s15, s14
 8002056:	eeb0 0a67 	vmov.f32	s0, s15
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	00000000 	.word	0x00000000
 8002068:	46800000 	.word	0x46800000
 800206c:	44800000 	.word	0x44800000
 8002070:	48000000 	.word	0x48000000
 8002074:	46000000 	.word	0x46000000
 8002078:	45a00000 	.word	0x45a00000

0800207c <bme280_compensate_pressure>:

static float bme280_compensate_pressure(const bme280_sensor_t *sensor, int32_t adc_P)
{
 800207c:	b480      	push	{r7}
 800207e:	b087      	sub	sp, #28
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
    if (adc_P == 0x800000)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800208c:	d102      	bne.n	8002094 <bme280_compensate_pressure+0x18>
    {
        return 0.0f;
 800208e:	f04f 0300 	mov.w	r3, #0
 8002092:	e0ed      	b.n	8002270 <bme280_compensate_pressure+0x1f4>
    }

    float var1 = (sensor->t_fine / 2.0f) - 64000.0f;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002098:	ee07 3a90 	vmov	s15, r3
 800209c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80020a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a8:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 8002284 <bme280_compensate_pressure+0x208>
 80020ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020b0:	edc7 7a05 	vstr	s15, [r7, #20]
    float var2 = var1 * var1 * (sensor->calib.dig_P6 / 32768.0f);
 80020b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80020b8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80020c2:	ee07 3a90 	vmov	s15, r3
 80020c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80020ca:	ed9f 6a6f 	vldr	s12, [pc, #444]	@ 8002288 <bme280_compensate_pressure+0x20c>
 80020ce:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80020d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020d6:	edc7 7a04 	vstr	s15, [r7, #16]
    var2 = var2 + (var1 * sensor->calib.dig_P5 * 2.0f);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80020e0:	ee07 3a90 	vmov	s15, r3
 80020e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80020ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020f4:	ed97 7a04 	vldr	s14, [r7, #16]
 80020f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020fc:	edc7 7a04 	vstr	s15, [r7, #16]
    var2 = (var2 / 4.0f) + (sensor->calib.dig_P4 * 65536.0f);
 8002100:	edd7 7a04 	vldr	s15, [r7, #16]
 8002104:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002108:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002112:	ee07 3a90 	vmov	s15, r3
 8002116:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800211a:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 800228c <bme280_compensate_pressure+0x210>
 800211e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002122:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002126:	edc7 7a04 	vstr	s15, [r7, #16]
    var1 = ((sensor->calib.dig_P3 * var1 * var1 / 524288.0f) + (sensor->calib.dig_P2 * var1)) / 524288.0f;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002130:	ee07 3a90 	vmov	s15, r3
 8002134:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002138:	edd7 7a05 	vldr	s15, [r7, #20]
 800213c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002140:	edd7 7a05 	vldr	s15, [r7, #20]
 8002144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002148:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002290 <bme280_compensate_pressure+0x214>
 800214c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002156:	ee07 3a90 	vmov	s15, r3
 800215a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800215e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002162:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002166:	ee37 7a27 	vadd.f32	s14, s14, s15
 800216a:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8002290 <bme280_compensate_pressure+0x214>
 800216e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002172:	edc7 7a05 	vstr	s15, [r7, #20]
    var1 = (1.0f + (var1 / 32768.0f)) * sensor->calib.dig_P1;
 8002176:	ed97 7a05 	vldr	s14, [r7, #20]
 800217a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002288 <bme280_compensate_pressure+0x20c>
 800217e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002182:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002186:	ee37 7a87 	vadd.f32	s14, s15, s14
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	899b      	ldrh	r3, [r3, #12]
 800218e:	ee07 3a90 	vmov	s15, r3
 8002192:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800219a:	edc7 7a05 	vstr	s15, [r7, #20]

    if (var1 == 0.0f)
 800219e:	edd7 7a05 	vldr	s15, [r7, #20]
 80021a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021aa:	d102      	bne.n	80021b2 <bme280_compensate_pressure+0x136>
    {
        return 0.0f; // Avoid divide by zero
 80021ac:	f04f 0300 	mov.w	r3, #0
 80021b0:	e05e      	b.n	8002270 <bme280_compensate_pressure+0x1f4>
    }

    float pressure = 1048576.0f - (float)adc_P;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	ee07 3a90 	vmov	s15, r3
 80021b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021bc:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002294 <bme280_compensate_pressure+0x218>
 80021c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c4:	edc7 7a03 	vstr	s15, [r7, #12]
    pressure = (pressure - (var2 / 4096.0f)) * 6250.0f / var1;
 80021c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80021cc:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8002298 <bme280_compensate_pressure+0x21c>
 80021d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80021d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021dc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800229c <bme280_compensate_pressure+0x220>
 80021e0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80021e4:	ed97 7a05 	vldr	s14, [r7, #20]
 80021e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021ec:	edc7 7a03 	vstr	s15, [r7, #12]
    var1 = sensor->calib.dig_P9 * pressure * pressure / 2147483648.0f;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80021f6:	ee07 3a90 	vmov	s15, r3
 80021fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002202:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002206:	edd7 7a03 	vldr	s15, [r7, #12]
 800220a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800220e:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80022a0 <bme280_compensate_pressure+0x224>
 8002212:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002216:	edc7 7a05 	vstr	s15, [r7, #20]
    var2 = pressure * sensor->calib.dig_P8 / 32768.0f;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002220:	ee07 3a90 	vmov	s15, r3
 8002224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002228:	edd7 7a03 	vldr	s15, [r7, #12]
 800222c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002230:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8002288 <bme280_compensate_pressure+0x20c>
 8002234:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002238:	edc7 7a04 	vstr	s15, [r7, #16]
    pressure = pressure + ((var1 + var2 + sensor->calib.dig_P7) / 16.0f);
 800223c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002240:	edd7 7a04 	vldr	s15, [r7, #16]
 8002244:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800224e:	ee07 3a90 	vmov	s15, r3
 8002252:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002256:	ee37 7a27 	vadd.f32	s14, s14, s15
 800225a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800225e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002262:	ed97 7a03 	vldr	s14, [r7, #12]
 8002266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800226a:	edc7 7a03 	vstr	s15, [r7, #12]

    return pressure;
 800226e:	68fb      	ldr	r3, [r7, #12]
}
 8002270:	ee07 3a90 	vmov	s15, r3
 8002274:	eeb0 0a67 	vmov.f32	s0, s15
 8002278:	371c      	adds	r7, #28
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	477a0000 	.word	0x477a0000
 8002288:	47000000 	.word	0x47000000
 800228c:	47800000 	.word	0x47800000
 8002290:	49000000 	.word	0x49000000
 8002294:	49800000 	.word	0x49800000
 8002298:	45800000 	.word	0x45800000
 800229c:	45c35000 	.word	0x45c35000
 80022a0:	4f000000 	.word	0x4f000000

080022a4 <bme280_compensate_humidity>:

static float bme280_compensate_humidity(const bme280_sensor_t *sensor, int32_t adc_H)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b08b      	sub	sp, #44	@ 0x2c
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
    float var1 = ((float)sensor->t_fine) - 76800.0f;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b2:	ee07 3a90 	vmov	s15, r3
 80022b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ba:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80023f0 <bme280_compensate_humidity+0x14c>
 80022be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022c2:	edc7 7a08 	vstr	s15, [r7, #32]
    float var2 = (sensor->calib.dig_H4 * 64.0f) + ((sensor->calib.dig_H5 / 16384.0f) * var1);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80022cc:	ee07 3a90 	vmov	s15, r3
 80022d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022d4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80023f4 <bme280_compensate_humidity+0x150>
 80022d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 80022e2:	ee07 3a90 	vmov	s15, r3
 80022e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ea:	ed9f 6a43 	vldr	s12, [pc, #268]	@ 80023f8 <bme280_compensate_humidity+0x154>
 80022ee:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80022f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80022f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022fe:	edc7 7a07 	vstr	s15, [r7, #28]
    float var3 = adc_H - var2;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	ee07 3a90 	vmov	s15, r3
 8002308:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800230c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002310:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002314:	edc7 7a06 	vstr	s15, [r7, #24]
    float var4 = sensor->calib.dig_H2 / 65536.0f;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800231e:	ee07 3a90 	vmov	s15, r3
 8002322:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002326:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80023fc <bme280_compensate_humidity+0x158>
 800232a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800232e:	edc7 7a05 	vstr	s15, [r7, #20]
    float var5 = (1.0f + (sensor->calib.dig_H3 / 67108864.0f) * var1);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002338:	ee07 3a90 	vmov	s15, r3
 800233c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002340:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002400 <bme280_compensate_humidity+0x15c>
 8002344:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002348:	edd7 7a08 	vldr	s15, [r7, #32]
 800234c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002350:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002354:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002358:	edc7 7a04 	vstr	s15, [r7, #16]
    float var6 = 1.0f + (sensor->calib.dig_H6 / 67108864.0f) * var1 * var5;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 8002362:	ee07 3a90 	vmov	s15, r3
 8002366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800236a:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8002400 <bme280_compensate_humidity+0x15c>
 800236e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002372:	edd7 7a08 	vldr	s15, [r7, #32]
 8002376:	ee27 7a27 	vmul.f32	s14, s14, s15
 800237a:	edd7 7a04 	vldr	s15, [r7, #16]
 800237e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002382:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002386:	ee77 7a87 	vadd.f32	s15, s15, s14
 800238a:	edc7 7a03 	vstr	s15, [r7, #12]
    float humidity = var3 * var4 * (var5 * var6);
 800238e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002392:	edd7 7a05 	vldr	s15, [r7, #20]
 8002396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800239a:	edd7 6a04 	vldr	s13, [r7, #16]
 800239e:	edd7 7a03 	vldr	s15, [r7, #12]
 80023a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023aa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Clamp to sensible range
    if (humidity > 100.0f)
 80023ae:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023b2:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002404 <bme280_compensate_humidity+0x160>
 80023b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023be:	dd02      	ble.n	80023c6 <bme280_compensate_humidity+0x122>
    {
        humidity = 100.0f;
 80023c0:	4b11      	ldr	r3, [pc, #68]	@ (8002408 <bme280_compensate_humidity+0x164>)
 80023c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80023c4:	e009      	b.n	80023da <bme280_compensate_humidity+0x136>
    }
    else if (humidity < 0.0f)
 80023c6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d2:	d502      	bpl.n	80023da <bme280_compensate_humidity+0x136>
    {
        humidity = 0.0f;
 80023d4:	f04f 0300 	mov.w	r3, #0
 80023d8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return humidity;
 80023da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023dc:	ee07 3a90 	vmov	s15, r3
}
 80023e0:	eeb0 0a67 	vmov.f32	s0, s15
 80023e4:	372c      	adds	r7, #44	@ 0x2c
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	47960000 	.word	0x47960000
 80023f4:	42800000 	.word	0x42800000
 80023f8:	46800000 	.word	0x46800000
 80023fc:	47800000 	.word	0x47800000
 8002400:	4c800000 	.word	0x4c800000
 8002404:	42c80000 	.word	0x42c80000
 8002408:	42c80000 	.word	0x42c80000

0800240c <Comms_Init>:
#include "comms_service.h"



void Comms_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
    WiFi_Init(&huart1);
 8002410:	4804      	ldr	r0, [pc, #16]	@ (8002424 <Comms_Init+0x18>)
 8002412:	f001 fb77 	bl	8003b04 <WiFi_Init>
    WiFi_Connect(WIFI_SSID, WIFI_PASSWORD);
 8002416:	4904      	ldr	r1, [pc, #16]	@ (8002428 <Comms_Init+0x1c>)
 8002418:	4804      	ldr	r0, [pc, #16]	@ (800242c <Comms_Init+0x20>)
 800241a:	f001 fbff 	bl	8003c1c <WiFi_Connect>
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000510 	.word	0x20000510
 8002428:	0800fd0c 	.word	0x0800fd0c
 800242c:	0800fd18 	.word	0x0800fd18

08002430 <Comms_Upload>:

wifi_status_t Comms_Upload(const sensors_readings_t *data)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
    if (!data)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <Comms_Upload+0x12>
    {
        return WIFI_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e003      	b.n	800244a <Comms_Upload+0x1a>
    }

    return WiFi_Sensors_Upload(data);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f001 ffb4 	bl	80043b0 <WiFi_Sensors_Upload>
 8002448:	4603      	mov	r3, r0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002458:	4a04      	ldr	r2, [pc, #16]	@ (800246c <MX_FREERTOS_Init+0x18>)
 800245a:	2100      	movs	r1, #0
 800245c:	4804      	ldr	r0, [pc, #16]	@ (8002470 <MX_FREERTOS_Init+0x1c>)
 800245e:	f007 ff73 	bl	800a348 <osThreadNew>
 8002462:	4603      	mov	r3, r0
 8002464:	4a03      	ldr	r2, [pc, #12]	@ (8002474 <MX_FREERTOS_Init+0x20>)
 8002466:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	08010048 	.word	0x08010048
 8002470:	08002479 	.word	0x08002479
 8002474:	200002c4 	.word	0x200002c4

08002478 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002480:	2001      	movs	r0, #1
 8002482:	f007 fff3 	bl	800a46c <osDelay>
 8002486:	e7fb      	b.n	8002480 <StartDefaultTask+0x8>

08002488 <Gaz_Sensor_Init>:
static float Gaz_Sensor_ComputeVoltage(const gaz_sensor_t *sensor, uint16_t adc_raw);
static float Gaz_Sensor_ComputeResistance(const gaz_sensor_t *sensor, uint16_t adc_raw);

// Initialize the driver context with defaults and bind the HAL ADC handle.
void Gaz_Sensor_Init(gaz_sensor_t *sensor, ADC_HandleTypeDef *hadc)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
    if (sensor == NULL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00f      	beq.n	80024b8 <Gaz_Sensor_Init+0x30>
    {
        return;
    }

    sensor->hadc = hadc;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	601a      	str	r2, [r3, #0]
    sensor->vref_volts = 3.3f;            // Matches typical STM32 ADC Vref+
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a08      	ldr	r2, [pc, #32]	@ (80024c4 <Gaz_Sensor_Init+0x3c>)
 80024a2:	605a      	str	r2, [r3, #4]
    sensor->load_resistance_ohms = 5000.0f; // RL on the board (5k)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a08      	ldr	r2, [pc, #32]	@ (80024c8 <Gaz_Sensor_Init+0x40>)
 80024a8:	609a      	str	r2, [r3, #8]
    sensor->r0_ohms = 10000.0f;           // Placeholder until calibration writes the real value
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a07      	ldr	r2, [pc, #28]	@ (80024cc <Gaz_Sensor_Init+0x44>)
 80024ae:	60da      	str	r2, [r3, #12]
    sensor->baseline_ready = 0U;          // Force callers to calibrate before trusting ratios
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	741a      	strb	r2, [r3, #16]
 80024b6:	e000      	b.n	80024ba <Gaz_Sensor_Init+0x32>
        return;
 80024b8:	bf00      	nop
}
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	40533333 	.word	0x40533333
 80024c8:	459c4000 	.word	0x459c4000
 80024cc:	461c4000 	.word	0x461c4000

080024d0 <Gaz_Sensor_Calibrate>:

// Calibrate in clean air to determine R0. Averaging smooths noise; optional
// settle_ms lets the heater stabilize between samples when needed.
gaz_sensor_status_t Gaz_Sensor_Calibrate(gaz_sensor_t *sensor, uint32_t sample_count, uint32_t settle_ms)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
    if (sensor == NULL || sample_count == 0U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <Gaz_Sensor_Calibrate+0x18>
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <Gaz_Sensor_Calibrate+0x1c>
    {
        return GAZ_SENSOR_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e05e      	b.n	80025aa <Gaz_Sensor_Calibrate+0xda>
    }

    uint32_t accumulator = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	61fb      	str	r3, [r7, #28]

    // Build an integer average of single-sample reads; optional delay gives the heater and ADC time to settle.
    for (uint32_t i = 0; i < sample_count; ++i)
 80024f0:	2300      	movs	r3, #0
 80024f2:	61bb      	str	r3, [r7, #24]
 80024f4:	e01e      	b.n	8002534 <Gaz_Sensor_Calibrate+0x64>
    {
        uint16_t raw = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	82bb      	strh	r3, [r7, #20]
        if (Gaz_Sensor_ReadRawAverage(sensor, 1U, &raw) != HAL_OK)
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	461a      	mov	r2, r3
 8002500:	2101      	movs	r1, #1
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 f8c6 	bl	8002694 <Gaz_Sensor_ReadRawAverage>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d004      	beq.n	8002518 <Gaz_Sensor_Calibrate+0x48>
        {
            sensor->baseline_ready = 0U;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2200      	movs	r2, #0
 8002512:	741a      	strb	r2, [r3, #16]
            return GAZ_SENSOR_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e048      	b.n	80025aa <Gaz_Sensor_Calibrate+0xda>
        }

        accumulator += raw;
 8002518:	8abb      	ldrh	r3, [r7, #20]
 800251a:	461a      	mov	r2, r3
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	4413      	add	r3, r2
 8002520:	61fb      	str	r3, [r7, #28]

        if (settle_ms > 0U)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d002      	beq.n	800252e <Gaz_Sensor_Calibrate+0x5e>
        {
            HAL_Delay(settle_ms);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f001 ffeb 	bl	8004504 <HAL_Delay>
    for (uint32_t i = 0; i < sample_count; ++i)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	3301      	adds	r3, #1
 8002532:	61bb      	str	r3, [r7, #24]
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	429a      	cmp	r2, r3
 800253a:	d3dc      	bcc.n	80024f6 <Gaz_Sensor_Calibrate+0x26>
        }
    }

    uint16_t average_raw = (uint16_t)(accumulator / sample_count);
 800253c:	69fa      	ldr	r2, [r7, #28]
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	fbb2 f3f3 	udiv	r3, r2, r3
 8002544:	82fb      	strh	r3, [r7, #22]
    sensor->r0_ohms = Gaz_Sensor_ComputeResistance(sensor, average_raw); // Clean-air Rs becomes R0 reference
 8002546:	8afb      	ldrh	r3, [r7, #22]
 8002548:	4619      	mov	r1, r3
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 f926 	bl	800279c <Gaz_Sensor_ComputeResistance>
 8002550:	eef0 7a40 	vmov.f32	s15, s0
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	edc3 7a03 	vstr	s15, [r3, #12]
    sensor->baseline_ready = (isfinite(sensor->r0_ohms) && sensor->r0_ohms > 0.0f) ? 1U : 0U;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002560:	eef0 7ae7 	vabs.f32	s15, s15
 8002564:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80025b4 <Gaz_Sensor_Calibrate+0xe4>
 8002568:	eef4 7a47 	vcmp.f32	s15, s14
 800256c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002570:	bf8c      	ite	hi
 8002572:	2301      	movhi	r3, #1
 8002574:	2300      	movls	r3, #0
 8002576:	b2db      	uxtb	r3, r3
 8002578:	f083 0301 	eor.w	r3, r3, #1
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d009      	beq.n	8002596 <Gaz_Sensor_Calibrate+0xc6>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	edd3 7a03 	vldr	s15, [r3, #12]
 8002588:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800258c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002590:	dd01      	ble.n	8002596 <Gaz_Sensor_Calibrate+0xc6>
 8002592:	2201      	movs	r2, #1
 8002594:	e000      	b.n	8002598 <Gaz_Sensor_Calibrate+0xc8>
 8002596:	2200      	movs	r2, #0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	741a      	strb	r2, [r3, #16]

    return sensor->baseline_ready ? GAZ_SENSOR_OK : GAZ_SENSOR_ERROR;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	7c1b      	ldrb	r3, [r3, #16]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	bf0c      	ite	eq
 80025a4:	2301      	moveq	r3, #1
 80025a6:	2300      	movne	r3, #0
 80025a8:	b2db      	uxtb	r3, r3
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3720      	adds	r7, #32
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	7f7fffff 	.word	0x7f7fffff

080025b8 <Gaz_Sensor_Read>:

// Take N samples, average them, and report voltage, Rs, and Rs/R0 (if ready).
gaz_sensor_status_t Gaz_Sensor_Read(gaz_sensor_t *sensor, uint32_t sample_count, gaz_sensor_reading_t *reading)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
    if (sensor == NULL || reading == NULL || sample_count == 0U)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d005      	beq.n	80025d6 <Gaz_Sensor_Read+0x1e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <Gaz_Sensor_Read+0x1e>
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <Gaz_Sensor_Read+0x22>
    {
        return GAZ_SENSOR_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e054      	b.n	8002684 <Gaz_Sensor_Read+0xcc>
    }

    uint16_t adc_raw = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	82fb      	strh	r3, [r7, #22]
    // Average a handful of conversions to knock down random ADC noise.
    if (Gaz_Sensor_ReadRawAverage(sensor, sample_count, &adc_raw) != HAL_OK)
 80025de:	f107 0316 	add.w	r3, r7, #22
 80025e2:	461a      	mov	r2, r3
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f854 	bl	8002694 <Gaz_Sensor_ReadRawAverage>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <Gaz_Sensor_Read+0x3e>
    {
        return GAZ_SENSOR_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e046      	b.n	8002684 <Gaz_Sensor_Read+0xcc>
    }

    reading->raw_counts = adc_raw;
 80025f6:	8afa      	ldrh	r2, [r7, #22]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	801a      	strh	r2, [r3, #0]
    reading->voltage_volts = Gaz_Sensor_ComputeVoltage(sensor, adc_raw);
 80025fc:	8afb      	ldrh	r3, [r7, #22]
 80025fe:	4619      	mov	r1, r3
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 f8a1 	bl	8002748 <Gaz_Sensor_ComputeVoltage>
 8002606:	eef0 7a40 	vmov.f32	s15, s0
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	edc3 7a01 	vstr	s15, [r3, #4]
    reading->resistance_ohms = Gaz_Sensor_ComputeResistance(sensor, adc_raw);
 8002610:	8afb      	ldrh	r3, [r7, #22]
 8002612:	4619      	mov	r1, r3
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f000 f8c1 	bl	800279c <Gaz_Sensor_ComputeResistance>
 800261a:	eef0 7a40 	vmov.f32	s15, s0
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	edc3 7a02 	vstr	s15, [r3, #8]

    if (sensor->baseline_ready && sensor->r0_ohms > 0.0f && isfinite(sensor->r0_ohms))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	7c1b      	ldrb	r3, [r3, #16]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d027      	beq.n	800267c <Gaz_Sensor_Read+0xc4>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002632:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263a:	dd1f      	ble.n	800267c <Gaz_Sensor_Read+0xc4>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002642:	eef0 7ae7 	vabs.f32	s15, s15
 8002646:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800268c <Gaz_Sensor_Read+0xd4>
 800264a:	eef4 7a47 	vcmp.f32	s15, s14
 800264e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002652:	bf8c      	ite	hi
 8002654:	2301      	movhi	r3, #1
 8002656:	2300      	movls	r3, #0
 8002658:	b2db      	uxtb	r3, r3
 800265a:	f083 0301 	eor.w	r3, r3, #1
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	d00b      	beq.n	800267c <Gaz_Sensor_Read+0xc4>
    {
        reading->ratio_vs_r0 = reading->resistance_ohms / sensor->r0_ohms;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	edd3 6a02 	vldr	s13, [r3, #8]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002670:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	edc3 7a03 	vstr	s15, [r3, #12]
 800267a:	e002      	b.n	8002682 <Gaz_Sensor_Read+0xca>
    }
    else
    {
        reading->ratio_vs_r0 = NAN; // Leave obvious placeholder when calibration hasn't happened
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a04      	ldr	r2, [pc, #16]	@ (8002690 <Gaz_Sensor_Read+0xd8>)
 8002680:	60da      	str	r2, [r3, #12]
    }

    return GAZ_SENSOR_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	7f7fffff 	.word	0x7f7fffff
 8002690:	7fc00000 	.word	0x7fc00000

08002694 <Gaz_Sensor_ReadRawAverage>:

// Blocking helper that averages synchronous ADC conversions for noise reduction.
static HAL_StatusTypeDef Gaz_Sensor_ReadRawAverage(const gaz_sensor_t *sensor, uint32_t sample_count, uint16_t *average_out)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b088      	sub	sp, #32
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
    if (sensor == NULL || sensor->hadc == NULL || sample_count == 0U || average_out == NULL)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d009      	beq.n	80026ba <Gaz_Sensor_ReadRawAverage+0x26>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d005      	beq.n	80026ba <Gaz_Sensor_ReadRawAverage+0x26>
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d002      	beq.n	80026ba <Gaz_Sensor_ReadRawAverage+0x26>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <Gaz_Sensor_ReadRawAverage+0x2a>
    {
        return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e040      	b.n	8002740 <Gaz_Sensor_ReadRawAverage+0xac>
    }

    uint32_t accumulator = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]

    // Polling each conversion keeps the code simple; we stop after each to avoid stale data.
    for (uint32_t i = 0U; i < sample_count; ++i)
 80026c2:	2300      	movs	r3, #0
 80026c4:	61bb      	str	r3, [r7, #24]
 80026c6:	e02f      	b.n	8002728 <Gaz_Sensor_ReadRawAverage+0x94>
    {
        HAL_StatusTypeDef status = HAL_ADC_Start(sensor->hadc);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f001 ff81 	bl	80045d4 <HAL_ADC_Start>
 80026d2:	4603      	mov	r3, r0
 80026d4:	75fb      	strb	r3, [r7, #23]
        if (status != HAL_OK)
 80026d6:	7dfb      	ldrb	r3, [r7, #23]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <Gaz_Sensor_ReadRawAverage+0x4c>
        {
            return status;
 80026dc:	7dfb      	ldrb	r3, [r7, #23]
 80026de:	e02f      	b.n	8002740 <Gaz_Sensor_ReadRawAverage+0xac>
        }

        status = HAL_ADC_PollForConversion(sensor->hadc, HAL_MAX_DELAY);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f04f 31ff 	mov.w	r1, #4294967295
 80026e8:	4618      	mov	r0, r3
 80026ea:	f002 f878 	bl	80047de <HAL_ADC_PollForConversion>
 80026ee:	4603      	mov	r3, r0
 80026f0:	75fb      	strb	r3, [r7, #23]
        if (status != HAL_OK)
 80026f2:	7dfb      	ldrb	r3, [r7, #23]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d006      	beq.n	8002706 <Gaz_Sensor_ReadRawAverage+0x72>
        {
            HAL_ADC_Stop(sensor->hadc);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f002 f83b 	bl	8004778 <HAL_ADC_Stop>
            return status;
 8002702:	7dfb      	ldrb	r3, [r7, #23]
 8002704:	e01c      	b.n	8002740 <Gaz_Sensor_ReadRawAverage+0xac>
        }

        accumulator += HAL_ADC_GetValue(sensor->hadc);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f002 f8f2 	bl	80048f4 <HAL_ADC_GetValue>
 8002710:	4602      	mov	r2, r0
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	4413      	add	r3, r2
 8002716:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(sensor->hadc);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f002 f82b 	bl	8004778 <HAL_ADC_Stop>
    for (uint32_t i = 0U; i < sample_count; ++i)
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	3301      	adds	r3, #1
 8002726:	61bb      	str	r3, [r7, #24]
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	429a      	cmp	r2, r3
 800272e:	d3cb      	bcc.n	80026c8 <Gaz_Sensor_ReadRawAverage+0x34>
    }

    *average_out = (uint16_t)(accumulator / sample_count);
 8002730:	69fa      	ldr	r2, [r7, #28]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	fbb2 f3f3 	udiv	r3, r2, r3
 8002738:	b29a      	uxth	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3720      	adds	r7, #32
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <Gaz_Sensor_ComputeVoltage>:

// Convert ADC code to input voltage using configured vref.
static float Gaz_Sensor_ComputeVoltage(const gaz_sensor_t *sensor, uint16_t adc_raw)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	807b      	strh	r3, [r7, #2]
    if (sensor == NULL || adc_raw > (uint16_t)GAZ_SENSOR_ADC_FULL_SCALE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <Gaz_Sensor_ComputeVoltage+0x1a>
 800275a:	887b      	ldrh	r3, [r7, #2]
 800275c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002760:	d302      	bcc.n	8002768 <Gaz_Sensor_ComputeVoltage+0x20>
    {
        return NAN; // Caller can treat this as an obvious failure case
 8002762:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8002794 <Gaz_Sensor_ComputeVoltage+0x4c>
 8002766:	e00d      	b.n	8002784 <Gaz_Sensor_ComputeVoltage+0x3c>
    }

    return (adc_raw / GAZ_SENSOR_ADC_FULL_SCALE) * sensor->vref_volts;
 8002768:	887b      	ldrh	r3, [r7, #2]
 800276a:	ee07 3a90 	vmov	s15, r3
 800276e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002772:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8002798 <Gaz_Sensor_ComputeVoltage+0x50>
 8002776:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002780:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002784:	eeb0 0a67 	vmov.f32	s0, s15
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	7fc00000 	.word	0x7fc00000
 8002798:	457ff000 	.word	0x457ff000

0800279c <Gaz_Sensor_ComputeResistance>:

// Compute Rs from the divider equation using the known load resistor.
static float Gaz_Sensor_ComputeResistance(const gaz_sensor_t *sensor, uint16_t adc_raw)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	807b      	strh	r3, [r7, #2]
    if (sensor == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d102      	bne.n	80027b4 <Gaz_Sensor_ComputeResistance+0x18>
    {
        return NAN;
 80027ae:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8002808 <Gaz_Sensor_ComputeResistance+0x6c>
 80027b2:	e024      	b.n	80027fe <Gaz_Sensor_ComputeResistance+0x62>
    }

    if (adc_raw == 0U)
 80027b4:	887b      	ldrh	r3, [r7, #2]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d102      	bne.n	80027c0 <Gaz_Sensor_ComputeResistance+0x24>
    {
        return INFINITY; // Open circuit: sensor is effectively infinite resistance
 80027ba:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800280c <Gaz_Sensor_ComputeResistance+0x70>
 80027be:	e01e      	b.n	80027fe <Gaz_Sensor_ComputeResistance+0x62>
    }

    if (adc_raw >= (uint16_t)GAZ_SENSOR_ADC_FULL_SCALE)
 80027c0:	887b      	ldrh	r3, [r7, #2]
 80027c2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d902      	bls.n	80027d0 <Gaz_Sensor_ComputeResistance+0x34>
    {
        return 0.0f; // Short to ground or sensor driven to zero ohms
 80027ca:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8002810 <Gaz_Sensor_ComputeResistance+0x74>
 80027ce:	e016      	b.n	80027fe <Gaz_Sensor_ComputeResistance+0x62>
    }

    float voltage = Gaz_Sensor_ComputeVoltage(sensor, adc_raw);
 80027d0:	887b      	ldrh	r3, [r7, #2]
 80027d2:	4619      	mov	r1, r3
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff ffb7 	bl	8002748 <Gaz_Sensor_ComputeVoltage>
 80027da:	ed87 0a03 	vstr	s0, [r7, #12]
    return (sensor->load_resistance_ohms * (sensor->vref_volts - voltage)) / voltage;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	ed93 7a02 	vldr	s14, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	edd3 6a01 	vldr	s13, [r3, #4]
 80027ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80027ee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80027f2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027f6:	ed97 7a03 	vldr	s14, [r7, #12]
 80027fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 80027fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	7fc00000 	.word	0x7fc00000
 800280c:	7f800000 	.word	0x7f800000
 8002810:	00000000 	.word	0x00000000

08002814 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08a      	sub	sp, #40	@ 0x28
 8002818:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281a:	f107 0314 	add.w	r3, r7, #20
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	605a      	str	r2, [r3, #4]
 8002824:	609a      	str	r2, [r3, #8]
 8002826:	60da      	str	r2, [r3, #12]
 8002828:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	613b      	str	r3, [r7, #16]
 800282e:	4b39      	ldr	r3, [pc, #228]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	4a38      	ldr	r2, [pc, #224]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002834:	f043 0304 	orr.w	r3, r3, #4
 8002838:	6313      	str	r3, [r2, #48]	@ 0x30
 800283a:	4b36      	ldr	r3, [pc, #216]	@ (8002914 <MX_GPIO_Init+0x100>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	f003 0304 	and.w	r3, r3, #4
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	4b32      	ldr	r3, [pc, #200]	@ (8002914 <MX_GPIO_Init+0x100>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a31      	ldr	r2, [pc, #196]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b2f      	ldr	r3, [pc, #188]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	4b2b      	ldr	r3, [pc, #172]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a2a      	ldr	r2, [pc, #168]	@ (8002914 <MX_GPIO_Init+0x100>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b28      	ldr	r3, [pc, #160]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	607b      	str	r3, [r7, #4]
 8002882:	4b24      	ldr	r3, [pc, #144]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a23      	ldr	r2, [pc, #140]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b21      	ldr	r3, [pc, #132]	@ (8002914 <MX_GPIO_Init+0x100>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	607b      	str	r3, [r7, #4]
 8002898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	603b      	str	r3, [r7, #0]
 800289e:	4b1d      	ldr	r3, [pc, #116]	@ (8002914 <MX_GPIO_Init+0x100>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002914 <MX_GPIO_Init+0x100>)
 80028a4:	f043 0308 	orr.w	r3, r3, #8
 80028a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002914 <MX_GPIO_Init+0x100>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MotorA_IN2_Pin|MotorA_IN3_Pin|MotorA_IN4_Pin|MotorB_IN4_Pin
 80028b6:	2200      	movs	r2, #0
 80028b8:	f641 413e 	movw	r1, #7230	@ 0x1c3e
 80028bc:	4816      	ldr	r0, [pc, #88]	@ (8002918 <MX_GPIO_Init+0x104>)
 80028be:	f002 fd75 	bl	80053ac <HAL_GPIO_WritePin>
                          |MotorA_IN1_Pin|MotorB_IN1_Pin|MotorB_IN2_Pin|MotorB_IN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80028c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028c8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80028cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	4810      	ldr	r0, [pc, #64]	@ (800291c <MX_GPIO_Init+0x108>)
 80028da:	f002 fbbb 	bl	8005054 <HAL_GPIO_Init>

  /*Configure GPIO pins : MotorA_IN2_Pin MotorA_IN3_Pin MotorA_IN4_Pin MotorB_IN4_Pin
                           MotorA_IN1_Pin MotorB_IN1_Pin MotorB_IN2_Pin MotorB_IN3_Pin */
  GPIO_InitStruct.Pin = MotorA_IN2_Pin|MotorA_IN3_Pin|MotorA_IN4_Pin|MotorB_IN4_Pin
 80028de:	f641 433e 	movw	r3, #7230	@ 0x1c3e
 80028e2:	617b      	str	r3, [r7, #20]
                          |MotorA_IN1_Pin|MotorB_IN1_Pin|MotorB_IN2_Pin|MotorB_IN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e4:	2301      	movs	r3, #1
 80028e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ec:	2300      	movs	r3, #0
 80028ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f0:	f107 0314 	add.w	r3, r7, #20
 80028f4:	4619      	mov	r1, r3
 80028f6:	4808      	ldr	r0, [pc, #32]	@ (8002918 <MX_GPIO_Init+0x104>)
 80028f8:	f002 fbac 	bl	8005054 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80028fc:	2200      	movs	r2, #0
 80028fe:	2105      	movs	r1, #5
 8002900:	2028      	movs	r0, #40	@ 0x28
 8002902:	f002 faeb 	bl	8004edc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002906:	2028      	movs	r0, #40	@ 0x28
 8002908:	f002 fb04 	bl	8004f14 <HAL_NVIC_EnableIRQ>

}
 800290c:	bf00      	nop
 800290e:	3728      	adds	r7, #40	@ 0x28
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40023800 	.word	0x40023800
 8002918:	40020400 	.word	0x40020400
 800291c:	40020800 	.word	0x40020800

08002920 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002926:	4a1c      	ldr	r2, [pc, #112]	@ (8002998 <MX_I2C1_Init+0x78>)
 8002928:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800292a:	4b1a      	ldr	r3, [pc, #104]	@ (8002994 <MX_I2C1_Init+0x74>)
 800292c:	4a1b      	ldr	r2, [pc, #108]	@ (800299c <MX_I2C1_Init+0x7c>)
 800292e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002930:	4b18      	ldr	r3, [pc, #96]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002932:	2200      	movs	r2, #0
 8002934:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002936:	4b17      	ldr	r3, [pc, #92]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002938:	2200      	movs	r2, #0
 800293a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800293c:	4b15      	ldr	r3, [pc, #84]	@ (8002994 <MX_I2C1_Init+0x74>)
 800293e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002942:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002944:	4b13      	ldr	r3, [pc, #76]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002946:	2200      	movs	r2, #0
 8002948:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800294a:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <MX_I2C1_Init+0x74>)
 800294c:	2200      	movs	r2, #0
 800294e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002950:	4b10      	ldr	r3, [pc, #64]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002952:	2200      	movs	r2, #0
 8002954:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002956:	4b0f      	ldr	r3, [pc, #60]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002958:	2200      	movs	r2, #0
 800295a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800295c:	480d      	ldr	r0, [pc, #52]	@ (8002994 <MX_I2C1_Init+0x74>)
 800295e:	f002 fd57 	bl	8005410 <HAL_I2C_Init>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002968:	f000 f91e 	bl	8002ba8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800296c:	2100      	movs	r1, #0
 800296e:	4809      	ldr	r0, [pc, #36]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002970:	f003 fd72 	bl	8006458 <HAL_I2CEx_ConfigAnalogFilter>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800297a:	f000 f915 	bl	8002ba8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800297e:	2100      	movs	r1, #0
 8002980:	4804      	ldr	r0, [pc, #16]	@ (8002994 <MX_I2C1_Init+0x74>)
 8002982:	f003 fda5 	bl	80064d0 <HAL_I2CEx_ConfigDigitalFilter>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800298c:	f000 f90c 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}
 8002994:	200002c8 	.word	0x200002c8
 8002998:	40005400 	.word	0x40005400
 800299c:	000186a0 	.word	0x000186a0

080029a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	@ 0x28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	2200      	movs	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	605a      	str	r2, [r3, #4]
 80029b2:	609a      	str	r2, [r3, #8]
 80029b4:	60da      	str	r2, [r3, #12]
 80029b6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a19      	ldr	r2, [pc, #100]	@ (8002a24 <HAL_I2C_MspInit+0x84>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d12c      	bne.n	8002a1c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
 80029c6:	4b18      	ldr	r3, [pc, #96]	@ (8002a28 <HAL_I2C_MspInit+0x88>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ca:	4a17      	ldr	r2, [pc, #92]	@ (8002a28 <HAL_I2C_MspInit+0x88>)
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029d2:	4b15      	ldr	r3, [pc, #84]	@ (8002a28 <HAL_I2C_MspInit+0x88>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029e4:	2312      	movs	r3, #18
 80029e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ec:	2303      	movs	r3, #3
 80029ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029f0:	2304      	movs	r3, #4
 80029f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f4:	f107 0314 	add.w	r3, r7, #20
 80029f8:	4619      	mov	r1, r3
 80029fa:	480c      	ldr	r0, [pc, #48]	@ (8002a2c <HAL_I2C_MspInit+0x8c>)
 80029fc:	f002 fb2a 	bl	8005054 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	4b08      	ldr	r3, [pc, #32]	@ (8002a28 <HAL_I2C_MspInit+0x88>)
 8002a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a08:	4a07      	ldr	r2, [pc, #28]	@ (8002a28 <HAL_I2C_MspInit+0x88>)
 8002a0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002a0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_I2C_MspInit+0x88>)
 8002a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002a1c:	bf00      	nop
 8002a1e:	3728      	adds	r7, #40	@ 0x28
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40005400 	.word	0x40005400
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020400 	.word	0x40020400

08002a30 <_write>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char* ptr, int size){
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)ptr, size, HAL_MAX_DELAY);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	f04f 33ff 	mov.w	r3, #4294967295
 8002a44:	68b9      	ldr	r1, [r7, #8]
 8002a46:	4804      	ldr	r0, [pc, #16]	@ (8002a58 <_write+0x28>)
 8002a48:	f006 fb72 	bl	8009130 <HAL_UART_Transmit>
	return size;
 8002a4c:	687b      	ldr	r3, [r7, #4]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000558 	.word	0x20000558

08002a5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08a      	sub	sp, #40	@ 0x28
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a62:	f001 fd0d 	bl	8004480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a66:	f000 f833 	bl	8002ad0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a6a:	f7ff fed3 	bl	8002814 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002a6e:	f7fe ffb1 	bl	80019d4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002a72:	f7ff ff55 	bl	8002920 <MX_I2C1_Init>
  MX_RTC_Init();
 8002a76:	f000 f945 	bl	8002d04 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002a7a:	f000 fefb 	bl	8003874 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002a7e:	f000 ff23 	bl	80038c8 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002a82:	f000 fcd7 	bl	8003434 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002a86:	f000 fd33 	bl	80034f0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002a8a:	f000 fd9d 	bl	80035c8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  System_Init();
 8002a8e:	f000 fc25 	bl	80032dc <System_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002a92:	f007 fc0f 	bl	800a2b4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002a96:	f7ff fcdd 	bl	8002454 <MX_FREERTOS_Init>

  /* Start scheduler */
  osThreadAttr_t systemTaskAttr = {
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	2224      	movs	r2, #36	@ 0x24
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f00b f84f 	bl	800db44 <memset>
 8002aa6:	4b08      	ldr	r3, [pc, #32]	@ (8002ac8 <main+0x6c>)
 8002aa8:	607b      	str	r3, [r7, #4]
 8002aaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002aae:	61bb      	str	r3, [r7, #24]
 8002ab0:	2318      	movs	r3, #24
 8002ab2:	61fb      	str	r3, [r7, #28]
      .name = "SystemTask",
      .priority = osPriorityNormal,
      .stack_size = 1024
  };

  osThreadNew(System_Task, NULL, &systemTaskAttr);
 8002ab4:	1d3b      	adds	r3, r7, #4
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4804      	ldr	r0, [pc, #16]	@ (8002acc <main+0x70>)
 8002abc:	f007 fc44 	bl	800a348 <osThreadNew>

  osKernelStart();
 8002ac0:	f007 fc1c 	bl	800a2fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <main+0x68>
 8002ac8:	0800fd2c 	.word	0x0800fd2c
 8002acc:	08003399 	.word	0x08003399

08002ad0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b094      	sub	sp, #80	@ 0x50
 8002ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ad6:	f107 0320 	add.w	r3, r7, #32
 8002ada:	2230      	movs	r2, #48	@ 0x30
 8002adc:	2100      	movs	r1, #0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f00b f830 	bl	800db44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ae4:	f107 030c 	add.w	r3, r7, #12
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	605a      	str	r2, [r3, #4]
 8002aee:	609a      	str	r2, [r3, #8]
 8002af0:	60da      	str	r2, [r3, #12]
 8002af2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002af4:	2300      	movs	r3, #0
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	4b29      	ldr	r3, [pc, #164]	@ (8002ba0 <SystemClock_Config+0xd0>)
 8002afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afc:	4a28      	ldr	r2, [pc, #160]	@ (8002ba0 <SystemClock_Config+0xd0>)
 8002afe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b02:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b04:	4b26      	ldr	r3, [pc, #152]	@ (8002ba0 <SystemClock_Config+0xd0>)
 8002b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b0c:	60bb      	str	r3, [r7, #8]
 8002b0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b10:	2300      	movs	r3, #0
 8002b12:	607b      	str	r3, [r7, #4]
 8002b14:	4b23      	ldr	r3, [pc, #140]	@ (8002ba4 <SystemClock_Config+0xd4>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a22      	ldr	r2, [pc, #136]	@ (8002ba4 <SystemClock_Config+0xd4>)
 8002b1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b1e:	6013      	str	r3, [r2, #0]
 8002b20:	4b20      	ldr	r3, [pc, #128]	@ (8002ba4 <SystemClock_Config+0xd4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b28:	607b      	str	r3, [r7, #4]
 8002b2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002b2c:	2309      	movs	r3, #9
 8002b2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b30:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b34:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002b36:	2301      	movs	r3, #1
 8002b38:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b3e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002b44:	2304      	movs	r3, #4
 8002b46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002b48:	23a8      	movs	r3, #168	@ 0xa8
 8002b4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002b50:	2307      	movs	r3, #7
 8002b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b54:	f107 0320 	add.w	r3, r7, #32
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f003 fd29 	bl	80065b0 <HAL_RCC_OscConfig>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002b64:	f000 f820 	bl	8002ba8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b68:	230f      	movs	r3, #15
 8002b6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b74:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b80:	f107 030c 	add.w	r3, r7, #12
 8002b84:	2105      	movs	r1, #5
 8002b86:	4618      	mov	r0, r3
 8002b88:	f003 ff8a 	bl	8006aa0 <HAL_RCC_ClockConfig>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002b92:	f000 f809 	bl	8002ba8 <Error_Handler>
  }
}
 8002b96:	bf00      	nop
 8002b98:	3750      	adds	r7, #80	@ 0x50
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800
 8002ba4:	40007000 	.word	0x40007000

08002ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bac:	b672      	cpsid	i
}
 8002bae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bb0:	bf00      	nop
 8002bb2:	e7fd      	b.n	8002bb0 <Error_Handler+0x8>

08002bb4 <check_status>:

static ultrasonic_Handle_t sensorRight;
static ultrasonic_Handle_t sensorLeft;

static void check_status(HAL_StatusTypeDef st)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	71fb      	strb	r3, [r7, #7]
  if (!(st == HAL_OK || st == HAL_BUSY))
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d009      	beq.n	8002bd8 <check_status+0x24>
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d006      	beq.n	8002bd8 <check_status+0x24>
  {
    printf("Init error (%d)\r\n", st);
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4804      	ldr	r0, [pc, #16]	@ (8002be0 <check_status+0x2c>)
 8002bd0:	f00a fe3a 	bl	800d848 <iprintf>
    Error_Handler();
 8002bd4:	f7ff ffe8 	bl	8002ba8 <Error_Handler>
  }
}
 8002bd8:	bf00      	nop
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	0800fd38 	.word	0x0800fd38

08002be4 <Movement_Init>:


void Movement_Init(){
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af06      	add	r7, sp, #24
	sensorRight.htim_echo    = &htim3;
 8002bea:	4b31      	ldr	r3, [pc, #196]	@ (8002cb0 <Movement_Init+0xcc>)
 8002bec:	4a31      	ldr	r2, [pc, #196]	@ (8002cb4 <Movement_Init+0xd0>)
 8002bee:	605a      	str	r2, [r3, #4]

	sensorRight.echo_channel = TIM_CHANNEL_1;
 8002bf0:	4b2f      	ldr	r3, [pc, #188]	@ (8002cb0 <Movement_Init+0xcc>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]

	sensorRight.htim_trig    = &htim4;
 8002bf6:	4b2e      	ldr	r3, [pc, #184]	@ (8002cb0 <Movement_Init+0xcc>)
 8002bf8:	4a2f      	ldr	r2, [pc, #188]	@ (8002cb8 <Movement_Init+0xd4>)
 8002bfa:	60da      	str	r2, [r3, #12]

	sensorRight.trig_channel = TIM_CHANNEL_2;
 8002bfc:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb0 <Movement_Init+0xcc>)
 8002bfe:	2204      	movs	r2, #4
 8002c00:	611a      	str	r2, [r3, #16]


	sensorLeft.htim_echo    = &htim3;
 8002c02:	4b2e      	ldr	r3, [pc, #184]	@ (8002cbc <Movement_Init+0xd8>)
 8002c04:	4a2b      	ldr	r2, [pc, #172]	@ (8002cb4 <Movement_Init+0xd0>)
 8002c06:	605a      	str	r2, [r3, #4]

	sensorLeft.echo_channel = TIM_CHANNEL_3;
 8002c08:	4b2c      	ldr	r3, [pc, #176]	@ (8002cbc <Movement_Init+0xd8>)
 8002c0a:	2208      	movs	r2, #8
 8002c0c:	609a      	str	r2, [r3, #8]

	sensorLeft.htim_trig    = &htim4;
 8002c0e:	4b2b      	ldr	r3, [pc, #172]	@ (8002cbc <Movement_Init+0xd8>)
 8002c10:	4a29      	ldr	r2, [pc, #164]	@ (8002cb8 <Movement_Init+0xd4>)
 8002c12:	60da      	str	r2, [r3, #12]



	sensorLeft.trig_channel = TIM_CHANNEL_3;
 8002c14:	4b29      	ldr	r3, [pc, #164]	@ (8002cbc <Movement_Init+0xd8>)
 8002c16:	2208      	movs	r2, #8
 8002c18:	611a      	str	r2, [r3, #16]

	check_status(Stepper28BYJ_Init(STEPPER28BYJ_MOTOR_A, &htim5,
 8002c1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c1e:	9305      	str	r3, [sp, #20]
 8002c20:	4b27      	ldr	r3, [pc, #156]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c22:	9304      	str	r3, [sp, #16]
 8002c24:	2304      	movs	r3, #4
 8002c26:	9303      	str	r3, [sp, #12]
 8002c28:	4b25      	ldr	r3, [pc, #148]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c2a:	9302      	str	r3, [sp, #8]
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	9301      	str	r3, [sp, #4]
 8002c30:	4b23      	ldr	r3, [pc, #140]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c38:	4a21      	ldr	r2, [pc, #132]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c3a:	4922      	ldr	r1, [pc, #136]	@ (8002cc4 <Movement_Init+0xe0>)
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	f7fe f9c5 	bl	8000fcc <Stepper28BYJ_Init>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ffb5 	bl	8002bb4 <check_status>
	                                   GPIOB, GPIO_PIN_12,
	                                   GPIOB, GPIO_PIN_1,
	                                   GPIOB, GPIO_PIN_2,
	                                   GPIOB, GPIO_PIN_10));

	check_status(Stepper28BYJ_Init(STEPPER28BYJ_MOTOR_B, &htim5,
 8002c4a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002c4e:	9305      	str	r3, [sp, #20]
 8002c50:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c52:	9304      	str	r3, [sp, #16]
 8002c54:	2320      	movs	r3, #32
 8002c56:	9303      	str	r3, [sp, #12]
 8002c58:	4b19      	ldr	r3, [pc, #100]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c5a:	9302      	str	r3, [sp, #8]
 8002c5c:	2310      	movs	r3, #16
 8002c5e:	9301      	str	r3, [sp, #4]
 8002c60:	4b17      	ldr	r3, [pc, #92]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2308      	movs	r3, #8
 8002c66:	4a16      	ldr	r2, [pc, #88]	@ (8002cc0 <Movement_Init+0xdc>)
 8002c68:	4916      	ldr	r1, [pc, #88]	@ (8002cc4 <Movement_Init+0xe0>)
 8002c6a:	2001      	movs	r0, #1
 8002c6c:	f7fe f9ae 	bl	8000fcc <Stepper28BYJ_Init>
 8002c70:	4603      	mov	r3, r0
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff ff9e 	bl	8002bb4 <check_status>
	                                   GPIOB, GPIO_PIN_3,
	                                   GPIOB, GPIO_PIN_4,
	                                   GPIOB, GPIO_PIN_5,
									   GPIOB, GPIO_PIN_11));

	check_status(Stepper28BYJ_SetSpeedPreset(STEPPER28BYJ_SPEED_MEDIUM));
 8002c78:	2001      	movs	r0, #1
 8002c7a:	f7fe fa5b 	bl	8001134 <Stepper28BYJ_SetSpeedPreset>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff97 	bl	8002bb4 <check_status>

	check_status(StepperUltrasonic_Init(&sensorRight, &sensorLeft,
 8002c86:	233c      	movs	r3, #60	@ 0x3c
 8002c88:	9300      	str	r3, [sp, #0]
 8002c8a:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002c8e:	2301      	movs	r3, #1
 8002c90:	2200      	movs	r2, #0
 8002c92:	490a      	ldr	r1, [pc, #40]	@ (8002cbc <Movement_Init+0xd8>)
 8002c94:	4806      	ldr	r0, [pc, #24]	@ (8002cb0 <Movement_Init+0xcc>)
 8002c96:	f7fe fc9f 	bl	80015d8 <StepperUltrasonic_Init>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff89 	bl	8002bb4 <check_status>
	                                        STEPPER28BYJ_MOTOR_A, STEPPER28BYJ_MOTOR_B,
	                                        20.0f, 60U));

	printf("Running...\r\n");
 8002ca2:	4809      	ldr	r0, [pc, #36]	@ (8002cc8 <Movement_Init+0xe4>)
 8002ca4:	f00a fe38 	bl	800d918 <puts>
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	2000031c 	.word	0x2000031c
 8002cb4:	20000438 	.word	0x20000438
 8002cb8:	20000480 	.word	0x20000480
 8002cbc:	20000334 	.word	0x20000334
 8002cc0:	40020400 	.word	0x40020400
 8002cc4:	200004c8 	.word	0x200004c8
 8002cc8:	0800fd4c 	.word	0x0800fd4c

08002ccc <Movement_Update>:

void Movement_Update(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
    StepperUltrasonic_Process();
 8002cd0:	f7fe fd00 	bl	80016d4 <StepperUltrasonic_Process>

}
 8002cd4:	bf00      	nop
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <Movement_ReInitAfterStop>:

void Movement_ReInitAfterStop(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
    /* Timers are stopped in STOP mode */
    HAL_TIM_Base_Start_IT(&htim5);
 8002cdc:	4802      	ldr	r0, [pc, #8]	@ (8002ce8 <Movement_ReInitAfterStop+0x10>)
 8002cde:	f004 fe4b 	bl	8007978 <HAL_TIM_Base_Start_IT>

    /* FSM already keeps state, just resume stepping */
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	200004c8 	.word	0x200004c8

08002cec <Movement_HandleTimerIRQ>:

void Movement_HandleTimerIRQ(TIM_HandleTypeDef *htim)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
    StepperUltrasonic_HandleStepperTimer(htim);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f7fe fde1 	bl	80018bc <StepperUltrasonic_HandleStepperTimer>
}
 8002cfa:	bf00      	nop
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002d0a:	1d3b      	adds	r3, r7, #4
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002d18:	2300      	movs	r3, #0
 8002d1a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002d1c:	4b24      	ldr	r3, [pc, #144]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d1e:	4a25      	ldr	r2, [pc, #148]	@ (8002db4 <MX_RTC_Init+0xb0>)
 8002d20:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002d22:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002d28:	4b21      	ldr	r3, [pc, #132]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d2a:	227f      	movs	r2, #127	@ 0x7f
 8002d2c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002d2e:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d30:	22ff      	movs	r2, #255	@ 0xff
 8002d32:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002d34:	4b1e      	ldr	r3, [pc, #120]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002d40:	4b1b      	ldr	r3, [pc, #108]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002d46:	481a      	ldr	r0, [pc, #104]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d48:	f004 fabc 	bl	80072c4 <HAL_RTC_Init>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002d52:	f7ff ff29 	bl	8002ba8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002d62:	2300      	movs	r3, #0
 8002d64:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002d66:	2300      	movs	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002d6a:	1d3b      	adds	r3, r7, #4
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	4619      	mov	r1, r3
 8002d70:	480f      	ldr	r0, [pc, #60]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d72:	f004 fb28 	bl	80073c6 <HAL_RTC_SetTime>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002d7c:	f7ff ff14 	bl	8002ba8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002d80:	2306      	movs	r3, #6
 8002d82:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8002d84:	2312      	movs	r3, #18
 8002d86:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x13;
 8002d88:	2313      	movs	r3, #19
 8002d8a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 8002d8c:	2325      	movs	r3, #37	@ 0x25
 8002d8e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002d90:	463b      	mov	r3, r7
 8002d92:	2201      	movs	r2, #1
 8002d94:	4619      	mov	r1, r3
 8002d96:	4806      	ldr	r0, [pc, #24]	@ (8002db0 <MX_RTC_Init+0xac>)
 8002d98:	f004 fc0d 	bl	80075b6 <HAL_RTC_SetDate>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002da2:	f7ff ff01 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002da6:	bf00      	nop
 8002da8:	3718      	adds	r7, #24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	2000034c 	.word	0x2000034c
 8002db4:	40002800 	.word	0x40002800

08002db8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08e      	sub	sp, #56	@ 0x38
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002dc0:	f107 0308 	add.w	r3, r7, #8
 8002dc4:	2230      	movs	r2, #48	@ 0x30
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f00a febb 	bl	800db44 <memset>
  if(rtcHandle->Instance==RTC)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a0c      	ldr	r2, [pc, #48]	@ (8002e04 <HAL_RTC_MspInit+0x4c>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d111      	bne.n	8002dfc <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002dd8:	2320      	movs	r3, #32
 8002dda:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002ddc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002de0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002de2:	f107 0308 	add.w	r3, r7, #8
 8002de6:	4618      	mov	r0, r3
 8002de8:	f004 f8ac 	bl	8006f44 <HAL_RCCEx_PeriphCLKConfig>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002df2:	f7ff fed9 	bl	8002ba8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002df6:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <HAL_RTC_MspInit+0x50>)
 8002df8:	2201      	movs	r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	3738      	adds	r7, #56	@ 0x38
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40002800 	.word	0x40002800
 8002e08:	42470e3c 	.word	0x42470e3c

08002e0c <RTC_GetTimestamp>:
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, RTC_MAGIC);
}


void RTC_GetTimestamp(char *out, size_t len)
{
 8002e0c:	b5b0      	push	{r4, r5, r7, lr}
 8002e0e:	b08e      	sub	sp, #56	@ 0x38
 8002e10:	af06      	add	r7, sp, #24
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
    if (!out || len < 20)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d023      	beq.n	8002e64 <RTC_GetTimestamp+0x58>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	2b13      	cmp	r3, #19
 8002e20:	d920      	bls.n	8002e64 <RTC_GetTimestamp+0x58>
    }

    RTC_TimeTypeDef time;
    RTC_DateTypeDef date;

    HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8002e22:	f107 030c 	add.w	r3, r7, #12
 8002e26:	2200      	movs	r2, #0
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4810      	ldr	r0, [pc, #64]	@ (8002e6c <RTC_GetTimestamp+0x60>)
 8002e2c:	f004 fb65 	bl	80074fa <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8002e30:	f107 0308 	add.w	r3, r7, #8
 8002e34:	2200      	movs	r2, #0
 8002e36:	4619      	mov	r1, r3
 8002e38:	480c      	ldr	r0, [pc, #48]	@ (8002e6c <RTC_GetTimestamp+0x60>)
 8002e3a:	f004 fc40 	bl	80076be <HAL_RTC_GetDate>

    snprintf(out, len,
             "%04u-%02u-%02uT%02u:%02u:%02u",
             2000U + date.Year,
 8002e3e:	7afb      	ldrb	r3, [r7, #11]
    snprintf(out, len,
 8002e40:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
             date.Month,
 8002e44:	7a7a      	ldrb	r2, [r7, #9]
             date.Date,
 8002e46:	7ab9      	ldrb	r1, [r7, #10]
             time.Hours,
 8002e48:	7b38      	ldrb	r0, [r7, #12]
             time.Minutes,
 8002e4a:	7b7c      	ldrb	r4, [r7, #13]
             time.Seconds);
 8002e4c:	7bbd      	ldrb	r5, [r7, #14]
    snprintf(out, len,
 8002e4e:	9504      	str	r5, [sp, #16]
 8002e50:	9403      	str	r4, [sp, #12]
 8002e52:	9002      	str	r0, [sp, #8]
 8002e54:	9101      	str	r1, [sp, #4]
 8002e56:	9200      	str	r2, [sp, #0]
 8002e58:	4a05      	ldr	r2, [pc, #20]	@ (8002e70 <RTC_GetTimestamp+0x64>)
 8002e5a:	6839      	ldr	r1, [r7, #0]
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f00a fd63 	bl	800d928 <sniprintf>
 8002e62:	e000      	b.n	8002e66 <RTC_GetTimestamp+0x5a>
        return;
 8002e64:	bf00      	nop
}
 8002e66:	3720      	adds	r7, #32
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e6c:	2000034c 	.word	0x2000034c
 8002e70:	0800fd58 	.word	0x0800fd58

08002e74 <Sensors_Init>:
static uint8_t sensors_ready = 0;



void Sensors_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
    BME280_Sensor_Init(&bme280, &hi2c1, BME280_I2C_ADDR_LOW);
 8002e78:	22ec      	movs	r2, #236	@ 0xec
 8002e7a:	4913      	ldr	r1, [pc, #76]	@ (8002ec8 <Sensors_Init+0x54>)
 8002e7c:	4813      	ldr	r0, [pc, #76]	@ (8002ecc <Sensors_Init+0x58>)
 8002e7e:	f7fe fe3f 	bl	8001b00 <BME280_Sensor_Init>

    if (BME280_Sensor_Begin(&bme280) != BME280_OK)
 8002e82:	4812      	ldr	r0, [pc, #72]	@ (8002ecc <Sensors_Init+0x58>)
 8002e84:	f7fe fe56 	bl	8001b34 <BME280_Sensor_Begin>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <Sensors_Init+0x22>
    {
        sensors_ready = 0;
 8002e8e:	4b10      	ldr	r3, [pc, #64]	@ (8002ed0 <Sensors_Init+0x5c>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	701a      	strb	r2, [r3, #0]
        return;
 8002e94:	e016      	b.n	8002ec4 <Sensors_Init+0x50>
    }


    Gaz_Sensor_Init(&mq2, &hadc1);
 8002e96:	490f      	ldr	r1, [pc, #60]	@ (8002ed4 <Sensors_Init+0x60>)
 8002e98:	480f      	ldr	r0, [pc, #60]	@ (8002ed8 <Sensors_Init+0x64>)
 8002e9a:	f7ff faf5 	bl	8002488 <Gaz_Sensor_Init>


    HAL_Delay(1000);
 8002e9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ea2:	f001 fb2f 	bl	8004504 <HAL_Delay>

    if (Gaz_Sensor_Calibrate(&mq2, 128, 50) != GAZ_SENSOR_OK)
 8002ea6:	2232      	movs	r2, #50	@ 0x32
 8002ea8:	2180      	movs	r1, #128	@ 0x80
 8002eaa:	480b      	ldr	r0, [pc, #44]	@ (8002ed8 <Sensors_Init+0x64>)
 8002eac:	f7ff fb10 	bl	80024d0 <Gaz_Sensor_Calibrate>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <Sensors_Init+0x4a>
    {
        sensors_ready = 0;
 8002eb6:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <Sensors_Init+0x5c>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	701a      	strb	r2, [r3, #0]
        return;
 8002ebc:	e002      	b.n	8002ec4 <Sensors_Init+0x50>
    }

    sensors_ready = 1;
 8002ebe:	4b04      	ldr	r3, [pc, #16]	@ (8002ed0 <Sensors_Init+0x5c>)
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	701a      	strb	r2, [r3, #0]
}
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	200002c8 	.word	0x200002c8
 8002ecc:	2000036c 	.word	0x2000036c
 8002ed0:	200003b0 	.word	0x200003b0
 8002ed4:	2000027c 	.word	0x2000027c
 8002ed8:	2000039c 	.word	0x2000039c

08002edc <Sensors_Read>:

void Sensors_Read(sensors_readings_t *out)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	@ 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
    if (!out || !sensors_ready)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d029      	beq.n	8002f3e <Sensors_Read+0x62>
 8002eea:	4b17      	ldr	r3, [pc, #92]	@ (8002f48 <Sensors_Read+0x6c>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d025      	beq.n	8002f3e <Sensors_Read+0x62>
    }


    bme280_reading_t bme;

    if (BME280_Sensor_Read(&bme280, &bme) == BME280_OK)
 8002ef2:	f107 031c 	add.w	r3, r7, #28
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4814      	ldr	r0, [pc, #80]	@ (8002f4c <Sensors_Read+0x70>)
 8002efa:	f7fe fe69 	bl	8001bd0 <BME280_Sensor_Read>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10e      	bne.n	8002f22 <Sensors_Read+0x46>
    {
        out->temperature = bme.temperature_c;
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	621a      	str	r2, [r3, #32]
        out->humidity    = bme.humidity_rh;
 8002f0a:	6a3a      	ldr	r2, [r7, #32]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	629a      	str	r2, [r3, #40]	@ 0x28
        out->pressure    = bme.pressure_pa / 100.0f;
 8002f10:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002f14:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002f50 <Sensors_Read+0x74>
 8002f18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }


    gaz_sensor_reading_t gas;

    if (Gaz_Sensor_Read(&mq2, 32, &gas) == GAZ_SENSOR_OK)
 8002f22:	f107 030c 	add.w	r3, r7, #12
 8002f26:	461a      	mov	r2, r3
 8002f28:	2120      	movs	r1, #32
 8002f2a:	480a      	ldr	r0, [pc, #40]	@ (8002f54 <Sensors_Read+0x78>)
 8002f2c:	f7ff fb44 	bl	80025b8 <Gaz_Sensor_Read>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d104      	bne.n	8002f40 <Sensors_Read+0x64>
    {
        out->gas = gas.ratio_vs_r0;
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f3c:	e000      	b.n	8002f40 <Sensors_Read+0x64>
        return;
 8002f3e:	bf00      	nop
    }
}
 8002f40:	3728      	adds	r7, #40	@ 0x28
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	200003b0 	.word	0x200003b0
 8002f4c:	2000036c 	.word	0x2000036c
 8002f50:	42c80000 	.word	0x42c80000
 8002f54:	2000039c 	.word	0x2000039c

08002f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	607b      	str	r3, [r7, #4]
 8002f62:	4b12      	ldr	r3, [pc, #72]	@ (8002fac <HAL_MspInit+0x54>)
 8002f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f66:	4a11      	ldr	r2, [pc, #68]	@ (8002fac <HAL_MspInit+0x54>)
 8002f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fac <HAL_MspInit+0x54>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f76:	607b      	str	r3, [r7, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	603b      	str	r3, [r7, #0]
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <HAL_MspInit+0x54>)
 8002f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f82:	4a0a      	ldr	r2, [pc, #40]	@ (8002fac <HAL_MspInit+0x54>)
 8002f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f8a:	4b08      	ldr	r3, [pc, #32]	@ (8002fac <HAL_MspInit+0x54>)
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f92:	603b      	str	r3, [r7, #0]
 8002f94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f96:	2200      	movs	r2, #0
 8002f98:	210f      	movs	r1, #15
 8002f9a:	f06f 0001 	mvn.w	r0, #1
 8002f9e:	f001 ff9d 	bl	8004edc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40023800 	.word	0x40023800

08002fb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08e      	sub	sp, #56	@ 0x38
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	4b33      	ldr	r3, [pc, #204]	@ (8003094 <HAL_InitTick+0xe4>)
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc8:	4a32      	ldr	r2, [pc, #200]	@ (8003094 <HAL_InitTick+0xe4>)
 8002fca:	f043 0310 	orr.w	r3, r3, #16
 8002fce:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fd0:	4b30      	ldr	r3, [pc, #192]	@ (8003094 <HAL_InitTick+0xe4>)
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	f003 0310 	and.w	r3, r3, #16
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fdc:	f107 0210 	add.w	r2, r7, #16
 8002fe0:	f107 0314 	add.w	r3, r7, #20
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f003 ff7a 	bl	8006ee0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002fec:	6a3b      	ldr	r3, [r7, #32]
 8002fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d103      	bne.n	8002ffe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ff6:	f003 ff4b 	bl	8006e90 <HAL_RCC_GetPCLK1Freq>
 8002ffa:	6378      	str	r0, [r7, #52]	@ 0x34
 8002ffc:	e004      	b.n	8003008 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002ffe:	f003 ff47 	bl	8006e90 <HAL_RCC_GetPCLK1Freq>
 8003002:	4603      	mov	r3, r0
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800300a:	4a23      	ldr	r2, [pc, #140]	@ (8003098 <HAL_InitTick+0xe8>)
 800300c:	fba2 2303 	umull	r2, r3, r2, r3
 8003010:	0c9b      	lsrs	r3, r3, #18
 8003012:	3b01      	subs	r3, #1
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003016:	4b21      	ldr	r3, [pc, #132]	@ (800309c <HAL_InitTick+0xec>)
 8003018:	4a21      	ldr	r2, [pc, #132]	@ (80030a0 <HAL_InitTick+0xf0>)
 800301a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800301c:	4b1f      	ldr	r3, [pc, #124]	@ (800309c <HAL_InitTick+0xec>)
 800301e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003022:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003024:	4a1d      	ldr	r2, [pc, #116]	@ (800309c <HAL_InitTick+0xec>)
 8003026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003028:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800302a:	4b1c      	ldr	r3, [pc, #112]	@ (800309c <HAL_InitTick+0xec>)
 800302c:	2200      	movs	r2, #0
 800302e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003030:	4b1a      	ldr	r3, [pc, #104]	@ (800309c <HAL_InitTick+0xec>)
 8003032:	2200      	movs	r2, #0
 8003034:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003036:	4b19      	ldr	r3, [pc, #100]	@ (800309c <HAL_InitTick+0xec>)
 8003038:	2200      	movs	r2, #0
 800303a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800303c:	4817      	ldr	r0, [pc, #92]	@ (800309c <HAL_InitTick+0xec>)
 800303e:	f004 fc4b 	bl	80078d8 <HAL_TIM_Base_Init>
 8003042:	4603      	mov	r3, r0
 8003044:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003048:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800304c:	2b00      	cmp	r3, #0
 800304e:	d11b      	bne.n	8003088 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003050:	4812      	ldr	r0, [pc, #72]	@ (800309c <HAL_InitTick+0xec>)
 8003052:	f004 fc91 	bl	8007978 <HAL_TIM_Base_Start_IT>
 8003056:	4603      	mov	r3, r0
 8003058:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800305c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003060:	2b00      	cmp	r3, #0
 8003062:	d111      	bne.n	8003088 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003064:	2036      	movs	r0, #54	@ 0x36
 8003066:	f001 ff55 	bl	8004f14 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b0f      	cmp	r3, #15
 800306e:	d808      	bhi.n	8003082 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003070:	2200      	movs	r2, #0
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	2036      	movs	r0, #54	@ 0x36
 8003076:	f001 ff31 	bl	8004edc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800307a:	4a0a      	ldr	r2, [pc, #40]	@ (80030a4 <HAL_InitTick+0xf4>)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6013      	str	r3, [r2, #0]
 8003080:	e002      	b.n	8003088 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003088:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800308c:	4618      	mov	r0, r3
 800308e:	3738      	adds	r7, #56	@ 0x38
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40023800 	.word	0x40023800
 8003098:	431bde83 	.word	0x431bde83
 800309c:	200003b4 	.word	0x200003b4
 80030a0:	40001000 	.word	0x40001000
 80030a4:	20000014 	.word	0x20000014

080030a8 <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* Disable TIM6 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 80030ac:	4b06      	ldr	r3, [pc, #24]	@ (80030c8 <HAL_SuspendTick+0x20>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	4b05      	ldr	r3, [pc, #20]	@ (80030c8 <HAL_SuspendTick+0x20>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 0201 	bic.w	r2, r2, #1
 80030ba:	60da      	str	r2, [r3, #12]
}
 80030bc:	bf00      	nop
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	200003b4 	.word	0x200003b4

080030cc <HAL_ResumeTick>:
  * @note   Enable the tick increment by Enabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_ResumeTick(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* Enable TIM6 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 80030d0:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <HAL_ResumeTick+0x20>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	4b05      	ldr	r3, [pc, #20]	@ (80030ec <HAL_ResumeTick+0x20>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0201 	orr.w	r2, r2, #1
 80030de:	60da      	str	r2, [r3, #12]
}
 80030e0:	bf00      	nop
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	200003b4 	.word	0x200003b4

080030f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030f4:	bf00      	nop
 80030f6:	e7fd      	b.n	80030f4 <NMI_Handler+0x4>

080030f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030fc:	bf00      	nop
 80030fe:	e7fd      	b.n	80030fc <HardFault_Handler+0x4>

08003100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003104:	bf00      	nop
 8003106:	e7fd      	b.n	8003104 <MemManage_Handler+0x4>

08003108 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800310c:	bf00      	nop
 800310e:	e7fd      	b.n	800310c <BusFault_Handler+0x4>

08003110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003114:	bf00      	nop
 8003116:	e7fd      	b.n	8003114 <UsageFault_Handler+0x4>

08003118 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800311c:	bf00      	nop
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
	...

08003128 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800312c:	4802      	ldr	r0, [pc, #8]	@ (8003138 <TIM3_IRQHandler+0x10>)
 800312e:	f004 ffab 	bl	8008088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000438 	.word	0x20000438

0800313c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003140:	4802      	ldr	r0, [pc, #8]	@ (800314c <USART1_IRQHandler+0x10>)
 8003142:	f006 f913 	bl	800936c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20000510 	.word	0x20000510

08003150 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003154:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003158:	f002 f942 	bl	80053e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800315c:	bf00      	nop
 800315e:	bd80      	pop	{r7, pc}

08003160 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003164:	4802      	ldr	r0, [pc, #8]	@ (8003170 <TIM5_IRQHandler+0x10>)
 8003166:	f004 ff8f 	bl	8008088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800316a:	bf00      	nop
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	200004c8 	.word	0x200004c8

08003174 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003178:	4802      	ldr	r0, [pc, #8]	@ (8003184 <TIM6_DAC_IRQHandler+0x10>)
 800317a:	f004 ff85 	bl	8008088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	200003b4 	.word	0x200003b4

08003188 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  return 1;
 800318c:	2301      	movs	r3, #1
}
 800318e:	4618      	mov	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <_kill>:

int _kill(int pid, int sig)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031a2:	f00a fda9 	bl	800dcf8 <__errno>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2216      	movs	r2, #22
 80031aa:	601a      	str	r2, [r3, #0]
  return -1;
 80031ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_exit>:

void _exit (int status)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80031c0:	f04f 31ff 	mov.w	r1, #4294967295
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7ff ffe7 	bl	8003198 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031ca:	bf00      	nop
 80031cc:	e7fd      	b.n	80031ca <_exit+0x12>

080031ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b086      	sub	sp, #24
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	60f8      	str	r0, [r7, #12]
 80031d6:	60b9      	str	r1, [r7, #8]
 80031d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031da:	2300      	movs	r3, #0
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	e00a      	b.n	80031f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031e0:	f3af 8000 	nop.w
 80031e4:	4601      	mov	r1, r0
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	60ba      	str	r2, [r7, #8]
 80031ec:	b2ca      	uxtb	r2, r1
 80031ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	3301      	adds	r3, #1
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	dbf0      	blt.n	80031e0 <_read+0x12>
  }

  return len;
 80031fe:	687b      	ldr	r3, [r7, #4]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003210:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003230:	605a      	str	r2, [r3, #4]
  return 0;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <_isatty>:

int _isatty(int file)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003248:	2301      	movs	r3, #1
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003256:	b480      	push	{r7}
 8003258:	b085      	sub	sp, #20
 800325a:	af00      	add	r7, sp, #0
 800325c:	60f8      	str	r0, [r7, #12]
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3714      	adds	r7, #20
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003278:	4a14      	ldr	r2, [pc, #80]	@ (80032cc <_sbrk+0x5c>)
 800327a:	4b15      	ldr	r3, [pc, #84]	@ (80032d0 <_sbrk+0x60>)
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003284:	4b13      	ldr	r3, [pc, #76]	@ (80032d4 <_sbrk+0x64>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d102      	bne.n	8003292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800328c:	4b11      	ldr	r3, [pc, #68]	@ (80032d4 <_sbrk+0x64>)
 800328e:	4a12      	ldr	r2, [pc, #72]	@ (80032d8 <_sbrk+0x68>)
 8003290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003292:	4b10      	ldr	r3, [pc, #64]	@ (80032d4 <_sbrk+0x64>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4413      	add	r3, r2
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	429a      	cmp	r2, r3
 800329e:	d207      	bcs.n	80032b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032a0:	f00a fd2a 	bl	800dcf8 <__errno>
 80032a4:	4603      	mov	r3, r0
 80032a6:	220c      	movs	r2, #12
 80032a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032aa:	f04f 33ff 	mov.w	r3, #4294967295
 80032ae:	e009      	b.n	80032c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032b0:	4b08      	ldr	r3, [pc, #32]	@ (80032d4 <_sbrk+0x64>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032b6:	4b07      	ldr	r3, [pc, #28]	@ (80032d4 <_sbrk+0x64>)
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4413      	add	r3, r2
 80032be:	4a05      	ldr	r2, [pc, #20]	@ (80032d4 <_sbrk+0x64>)
 80032c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032c2:	68fb      	ldr	r3, [r7, #12]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	20030000 	.word	0x20030000
 80032d0:	00000400 	.word	0x00000400
 80032d4:	200003fc 	.word	0x200003fc
 80032d8:	200051e0 	.word	0x200051e0

080032dc <System_Init>:
static sensors_readings_t readings;
volatile system_state_t system_state = SYSTEM_SLEEP;
static system_phase_t system_phase = MOVEMENT_PHASE;

void System_Init(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
    Comms_Init();
 80032e0:	f7ff f894 	bl	800240c <Comms_Init>
    Sensors_Init();
 80032e4:	f7ff fdc6 	bl	8002e74 <Sensors_Init>
    Movement_Init();
 80032e8:	f7ff fc7c 	bl	8002be4 <Movement_Init>
}
 80032ec:	bf00      	nop
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <System_RunOnce>:

void System_RunOnce(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
	static uint32_t phase_start_tick = 0;

	if (system_state == SYSTEM_SLEEP)
 80032f4:	4b24      	ldr	r3, [pc, #144]	@ (8003388 <System_RunOnce+0x98>)
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d114      	bne.n	8003328 <System_RunOnce+0x38>
	{
	    /* Pause SysTick while entering STOP to avoid breaking the FreeRTOS scheduler */
	    HAL_SuspendTick();
 80032fe:	f7ff fed3 	bl	80030a8 <HAL_SuspendTick>
	    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8003302:	2101      	movs	r1, #1
 8003304:	2001      	movs	r0, #1
 8003306:	f003 f923 	bl	8006550 <HAL_PWR_EnterSTOPMode>
	    HAL_ResumeTick();
 800330a:	f7ff fedf 	bl	80030cc <HAL_ResumeTick>

	    /* Restore clocks and timers after waking */
	    SystemClock_Config();
 800330e:	f7ff fbdf 	bl	8002ad0 <SystemClock_Config>
	    Movement_ReInitAfterStop();
 8003312:	f7ff fce1 	bl	8002cd8 <Movement_ReInitAfterStop>

	    system_phase = MOVEMENT_PHASE;
 8003316:	4b1d      	ldr	r3, [pc, #116]	@ (800338c <System_RunOnce+0x9c>)
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
	    phase_start_tick = HAL_GetTick();
 800331c:	f001 f8e6 	bl	80044ec <HAL_GetTick>
 8003320:	4603      	mov	r3, r0
 8003322:	4a1b      	ldr	r2, [pc, #108]	@ (8003390 <System_RunOnce+0xa0>)
 8003324:	6013      	str	r3, [r2, #0]
	    return;
 8003326:	e02e      	b.n	8003386 <System_RunOnce+0x96>
	}


	switch (system_phase)
 8003328:	4b18      	ldr	r3, [pc, #96]	@ (800338c <System_RunOnce+0x9c>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d002      	beq.n	8003336 <System_RunOnce+0x46>
 8003330:	2b01      	cmp	r3, #1
 8003332:	d010      	beq.n	8003356 <System_RunOnce+0x66>
 8003334:	e022      	b.n	800337c <System_RunOnce+0x8c>
	{
		case MOVEMENT_PHASE:
			Movement_Update();
 8003336:	f7ff fcc9 	bl	8002ccc <Movement_Update>

			if((HAL_GetTick() - phase_start_tick) >= MOVEMENT_CYCLE)
 800333a:	f001 f8d7 	bl	80044ec <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	4b13      	ldr	r3, [pc, #76]	@ (8003390 <System_RunOnce+0xa0>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800334a:	4293      	cmp	r3, r2
 800334c:	d91a      	bls.n	8003384 <System_RunOnce+0x94>
			{
				system_phase = DETECTION_PHASE;
 800334e:	4b0f      	ldr	r3, [pc, #60]	@ (800338c <System_RunOnce+0x9c>)
 8003350:	2201      	movs	r2, #1
 8003352:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003354:	e016      	b.n	8003384 <System_RunOnce+0x94>

		case DETECTION_PHASE:
			RTC_GetTimestamp(readings.timestamp, sizeof(readings.timestamp));
 8003356:	2120      	movs	r1, #32
 8003358:	480e      	ldr	r0, [pc, #56]	@ (8003394 <System_RunOnce+0xa4>)
 800335a:	f7ff fd57 	bl	8002e0c <RTC_GetTimestamp>
			Sensors_Read(&readings);
 800335e:	480d      	ldr	r0, [pc, #52]	@ (8003394 <System_RunOnce+0xa4>)
 8003360:	f7ff fdbc 	bl	8002edc <Sensors_Read>
			Comms_Upload(&readings);
 8003364:	480b      	ldr	r0, [pc, #44]	@ (8003394 <System_RunOnce+0xa4>)
 8003366:	f7ff f863 	bl	8002430 <Comms_Upload>

			system_phase = MOVEMENT_PHASE;
 800336a:	4b08      	ldr	r3, [pc, #32]	@ (800338c <System_RunOnce+0x9c>)
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]
			phase_start_tick = HAL_GetTick();
 8003370:	f001 f8bc 	bl	80044ec <HAL_GetTick>
 8003374:	4603      	mov	r3, r0
 8003376:	4a06      	ldr	r2, [pc, #24]	@ (8003390 <System_RunOnce+0xa0>)
 8003378:	6013      	str	r3, [r2, #0]
			break;
 800337a:	e004      	b.n	8003386 <System_RunOnce+0x96>

		default:
			system_phase = MOVEMENT_PHASE;
 800337c:	4b03      	ldr	r3, [pc, #12]	@ (800338c <System_RunOnce+0x9c>)
 800337e:	2200      	movs	r2, #0
 8003380:	701a      	strb	r2, [r3, #0]
			break;
 8003382:	e000      	b.n	8003386 <System_RunOnce+0x96>
			break;
 8003384:	bf00      	nop
	}

}
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000430 	.word	0x20000430
 800338c:	20000431 	.word	0x20000431
 8003390:	20000434 	.word	0x20000434
 8003394:	20000400 	.word	0x20000400

08003398 <System_Task>:


void System_Task(void *argument)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
    for (;;)
    {
        System_RunOnce();
 80033a0:	f7ff ffa6 	bl	80032f0 <System_RunOnce>
        osDelay(1);
 80033a4:	2001      	movs	r0, #1
 80033a6:	f007 f861 	bl	800a46c <osDelay>
        System_RunOnce();
 80033aa:	bf00      	nop
 80033ac:	e7f8      	b.n	80033a0 <System_Task+0x8>

080033ae <vApplicationIdleHook>:
    }
}

void vApplicationIdleHook(void)
{
 80033ae:	b480      	push	{r7}
 80033b0:	af00      	add	r7, sp, #0
}
 80033b2:	bf00      	nop
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13)
 80033c6:	88fb      	ldrh	r3, [r7, #6]
 80033c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033cc:	d116      	bne.n	80033fc <HAL_GPIO_EXTI_Callback+0x40>
    {
        system_state = (system_state == SYSTEM_RUNNING) ? SYSTEM_SLEEP : SYSTEM_RUNNING;
 80033ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003404 <HAL_GPIO_EXTI_Callback+0x48>)
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	bf14      	ite	ne
 80033d8:	2301      	movne	r3, #1
 80033da:	2300      	moveq	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	461a      	mov	r2, r3
 80033e0:	4b08      	ldr	r3, [pc, #32]	@ (8003404 <HAL_GPIO_EXTI_Callback+0x48>)
 80033e2:	701a      	strb	r2, [r3, #0]
        if(system_state == SYSTEM_SLEEP)
 80033e4:	4b07      	ldr	r3, [pc, #28]	@ (8003404 <HAL_GPIO_EXTI_Callback+0x48>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d103      	bne.n	80033f6 <HAL_GPIO_EXTI_Callback+0x3a>
        {
        	printf("LOW POWER MODE!\r\n");
 80033ee:	4806      	ldr	r0, [pc, #24]	@ (8003408 <HAL_GPIO_EXTI_Callback+0x4c>)
 80033f0:	f00a fa92 	bl	800d918 <puts>
        else
        {
        	printf("SYSTEMS ONLINE!\r\n");
        }
    }
}
 80033f4:	e002      	b.n	80033fc <HAL_GPIO_EXTI_Callback+0x40>
        	printf("SYSTEMS ONLINE!\r\n");
 80033f6:	4805      	ldr	r0, [pc, #20]	@ (800340c <HAL_GPIO_EXTI_Callback+0x50>)
 80033f8:	f00a fa8e 	bl	800d918 <puts>
}
 80033fc:	bf00      	nop
 80033fe:	3708      	adds	r7, #8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	20000430 	.word	0x20000430
 8003408:	0800fd78 	.word	0x0800fd78
 800340c:	0800fd8c 	.word	0x0800fd8c

08003410 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003414:	4b06      	ldr	r3, [pc, #24]	@ (8003430 <SystemInit+0x20>)
 8003416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341a:	4a05      	ldr	r2, [pc, #20]	@ (8003430 <SystemInit+0x20>)
 800341c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003420:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003424:	bf00      	nop
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	e000ed00 	.word	0xe000ed00

08003434 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800343a:	f107 0310 	add.w	r3, r7, #16
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003444:	463b      	mov	r3, r7
 8003446:	2200      	movs	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	605a      	str	r2, [r3, #4]
 800344c:	609a      	str	r2, [r3, #8]
 800344e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003450:	4b25      	ldr	r3, [pc, #148]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 8003452:	4a26      	ldr	r2, [pc, #152]	@ (80034ec <MX_TIM3_Init+0xb8>)
 8003454:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8003456:	4b24      	ldr	r3, [pc, #144]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 8003458:	2253      	movs	r2, #83	@ 0x53
 800345a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800345c:	4b22      	ldr	r3, [pc, #136]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 800345e:	2200      	movs	r2, #0
 8003460:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003462:	4b21      	ldr	r3, [pc, #132]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 8003464:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003468:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800346a:	4b1f      	ldr	r3, [pc, #124]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 800346c:	2200      	movs	r2, #0
 800346e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003470:	4b1d      	ldr	r3, [pc, #116]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 8003472:	2200      	movs	r2, #0
 8003474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003476:	481c      	ldr	r0, [pc, #112]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 8003478:	f004 fc34 	bl	8007ce4 <HAL_TIM_IC_Init>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003482:	f7ff fb91 	bl	8002ba8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003486:	2300      	movs	r3, #0
 8003488:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800348a:	2300      	movs	r3, #0
 800348c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800348e:	f107 0310 	add.w	r3, r7, #16
 8003492:	4619      	mov	r1, r3
 8003494:	4814      	ldr	r0, [pc, #80]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 8003496:	f005 fd6b 	bl	8008f70 <HAL_TIMEx_MasterConfigSynchronization>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80034a0:	f7ff fb82 	bl	8002ba8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80034a4:	2300      	movs	r3, #0
 80034a6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034a8:	2301      	movs	r3, #1
 80034aa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80034b4:	463b      	mov	r3, r7
 80034b6:	2200      	movs	r2, #0
 80034b8:	4619      	mov	r1, r3
 80034ba:	480b      	ldr	r0, [pc, #44]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 80034bc:	f004 fed4 	bl	8008268 <HAL_TIM_IC_ConfigChannel>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80034c6:	f7ff fb6f 	bl	8002ba8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80034ca:	463b      	mov	r3, r7
 80034cc:	2208      	movs	r2, #8
 80034ce:	4619      	mov	r1, r3
 80034d0:	4805      	ldr	r0, [pc, #20]	@ (80034e8 <MX_TIM3_Init+0xb4>)
 80034d2:	f004 fec9 	bl	8008268 <HAL_TIM_IC_ConfigChannel>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80034dc:	f7ff fb64 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034e0:	bf00      	nop
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	20000438 	.word	0x20000438
 80034ec:	40000400 	.word	0x40000400

080034f0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b08a      	sub	sp, #40	@ 0x28
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034f6:	f107 0320 	add.w	r3, r7, #32
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003500:	1d3b      	adds	r3, r7, #4
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	605a      	str	r2, [r3, #4]
 8003508:	609a      	str	r2, [r3, #8]
 800350a:	60da      	str	r2, [r3, #12]
 800350c:	611a      	str	r2, [r3, #16]
 800350e:	615a      	str	r2, [r3, #20]
 8003510:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003512:	4b2b      	ldr	r3, [pc, #172]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 8003514:	4a2b      	ldr	r2, [pc, #172]	@ (80035c4 <MX_TIM4_Init+0xd4>)
 8003516:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8003518:	4b29      	ldr	r3, [pc, #164]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 800351a:	2253      	movs	r2, #83	@ 0x53
 800351c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800351e:	4b28      	ldr	r3, [pc, #160]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 8003520:	2200      	movs	r2, #0
 8003522:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 49;
 8003524:	4b26      	ldr	r3, [pc, #152]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 8003526:	2231      	movs	r2, #49	@ 0x31
 8003528:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800352a:	4b25      	ldr	r3, [pc, #148]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 800352c:	2200      	movs	r2, #0
 800352e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003530:	4b23      	ldr	r3, [pc, #140]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 8003532:	2200      	movs	r2, #0
 8003534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003536:	4822      	ldr	r0, [pc, #136]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 8003538:	f004 fabd 	bl	8007ab6 <HAL_TIM_PWM_Init>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8003542:	f7ff fb31 	bl	8002ba8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 8003546:	2108      	movs	r1, #8
 8003548:	481d      	ldr	r0, [pc, #116]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 800354a:	f004 fd43 	bl	8007fd4 <HAL_TIM_OnePulse_Init>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8003554:	f7ff fb28 	bl	8002ba8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003558:	2300      	movs	r3, #0
 800355a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800355c:	2300      	movs	r3, #0
 800355e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003560:	f107 0320 	add.w	r3, r7, #32
 8003564:	4619      	mov	r1, r3
 8003566:	4816      	ldr	r0, [pc, #88]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 8003568:	f005 fd02 	bl	8008f70 <HAL_TIMEx_MasterConfigSynchronization>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8003572:	f7ff fb19 	bl	8002ba8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003576:	2360      	movs	r3, #96	@ 0x60
 8003578:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 800357a:	230a      	movs	r3, #10
 800357c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003582:	2300      	movs	r3, #0
 8003584:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003586:	1d3b      	adds	r3, r7, #4
 8003588:	2204      	movs	r2, #4
 800358a:	4619      	mov	r1, r3
 800358c:	480c      	ldr	r0, [pc, #48]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 800358e:	f004 ff07 	bl	80083a0 <HAL_TIM_PWM_ConfigChannel>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8003598:	f7ff fb06 	bl	8002ba8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800359c:	1d3b      	adds	r3, r7, #4
 800359e:	2208      	movs	r2, #8
 80035a0:	4619      	mov	r1, r3
 80035a2:	4807      	ldr	r0, [pc, #28]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 80035a4:	f004 fefc 	bl	80083a0 <HAL_TIM_PWM_ConfigChannel>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 80035ae:	f7ff fafb 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80035b2:	4803      	ldr	r0, [pc, #12]	@ (80035c0 <MX_TIM4_Init+0xd0>)
 80035b4:	f000 f910 	bl	80037d8 <HAL_TIM_MspPostInit>

}
 80035b8:	bf00      	nop
 80035ba:	3728      	adds	r7, #40	@ 0x28
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	20000480 	.word	0x20000480
 80035c4:	40000800 	.word	0x40000800

080035c8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035ce:	f107 0308 	add.w	r3, r7, #8
 80035d2:	2200      	movs	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
 80035d6:	605a      	str	r2, [r3, #4]
 80035d8:	609a      	str	r2, [r3, #8]
 80035da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035dc:	463b      	mov	r3, r7
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80035e4:	4b1d      	ldr	r3, [pc, #116]	@ (800365c <MX_TIM5_Init+0x94>)
 80035e6:	4a1e      	ldr	r2, [pc, #120]	@ (8003660 <MX_TIM5_Init+0x98>)
 80035e8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8399;
 80035ea:	4b1c      	ldr	r3, [pc, #112]	@ (800365c <MX_TIM5_Init+0x94>)
 80035ec:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80035f0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035f2:	4b1a      	ldr	r3, [pc, #104]	@ (800365c <MX_TIM5_Init+0x94>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9;
 80035f8:	4b18      	ldr	r3, [pc, #96]	@ (800365c <MX_TIM5_Init+0x94>)
 80035fa:	2209      	movs	r2, #9
 80035fc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035fe:	4b17      	ldr	r3, [pc, #92]	@ (800365c <MX_TIM5_Init+0x94>)
 8003600:	2200      	movs	r2, #0
 8003602:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003604:	4b15      	ldr	r3, [pc, #84]	@ (800365c <MX_TIM5_Init+0x94>)
 8003606:	2200      	movs	r2, #0
 8003608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800360a:	4814      	ldr	r0, [pc, #80]	@ (800365c <MX_TIM5_Init+0x94>)
 800360c:	f004 f964 	bl	80078d8 <HAL_TIM_Base_Init>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003616:	f7ff fac7 	bl	8002ba8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800361a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800361e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003620:	f107 0308 	add.w	r3, r7, #8
 8003624:	4619      	mov	r1, r3
 8003626:	480d      	ldr	r0, [pc, #52]	@ (800365c <MX_TIM5_Init+0x94>)
 8003628:	f004 ff7c 	bl	8008524 <HAL_TIM_ConfigClockSource>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003632:	f7ff fab9 	bl	8002ba8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003636:	2300      	movs	r3, #0
 8003638:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800363a:	2300      	movs	r3, #0
 800363c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800363e:	463b      	mov	r3, r7
 8003640:	4619      	mov	r1, r3
 8003642:	4806      	ldr	r0, [pc, #24]	@ (800365c <MX_TIM5_Init+0x94>)
 8003644:	f005 fc94 	bl	8008f70 <HAL_TIMEx_MasterConfigSynchronization>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800364e:	f7ff faab 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003652:	bf00      	nop
 8003654:	3718      	adds	r7, #24
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	200004c8 	.word	0x200004c8
 8003660:	40000c00 	.word	0x40000c00

08003664 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b08a      	sub	sp, #40	@ 0x28
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800366c:	f107 0314 	add.w	r3, r7, #20
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	605a      	str	r2, [r3, #4]
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	60da      	str	r2, [r3, #12]
 800367a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a2c      	ldr	r2, [pc, #176]	@ (8003734 <HAL_TIM_IC_MspInit+0xd0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d151      	bne.n	800372a <HAL_TIM_IC_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003686:	2300      	movs	r3, #0
 8003688:	613b      	str	r3, [r7, #16]
 800368a:	4b2b      	ldr	r3, [pc, #172]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	4a2a      	ldr	r2, [pc, #168]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 8003690:	f043 0302 	orr.w	r3, r3, #2
 8003694:	6413      	str	r3, [r2, #64]	@ 0x40
 8003696:	4b28      	ldr	r3, [pc, #160]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	613b      	str	r3, [r7, #16]
 80036a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	4b24      	ldr	r3, [pc, #144]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036aa:	4a23      	ldr	r2, [pc, #140]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 80036ac:	f043 0301 	orr.w	r3, r3, #1
 80036b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036b2:	4b21      	ldr	r3, [pc, #132]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 80036b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036be:	2300      	movs	r3, #0
 80036c0:	60bb      	str	r3, [r7, #8]
 80036c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 80036c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 80036c8:	f043 0302 	orr.w	r3, r3, #2
 80036cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003738 <HAL_TIM_IC_MspInit+0xd4>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80036da:	2340      	movs	r3, #64	@ 0x40
 80036dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036de:	2302      	movs	r3, #2
 80036e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e2:	2300      	movs	r3, #0
 80036e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e6:	2300      	movs	r3, #0
 80036e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036ea:	2302      	movs	r3, #2
 80036ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ee:	f107 0314 	add.w	r3, r7, #20
 80036f2:	4619      	mov	r1, r3
 80036f4:	4811      	ldr	r0, [pc, #68]	@ (800373c <HAL_TIM_IC_MspInit+0xd8>)
 80036f6:	f001 fcad 	bl	8005054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036fa:	2301      	movs	r3, #1
 80036fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036fe:	2302      	movs	r3, #2
 8003700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003702:	2300      	movs	r3, #0
 8003704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003706:	2300      	movs	r3, #0
 8003708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800370a:	2302      	movs	r3, #2
 800370c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800370e:	f107 0314 	add.w	r3, r7, #20
 8003712:	4619      	mov	r1, r3
 8003714:	480a      	ldr	r0, [pc, #40]	@ (8003740 <HAL_TIM_IC_MspInit+0xdc>)
 8003716:	f001 fc9d 	bl	8005054 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800371a:	2200      	movs	r2, #0
 800371c:	2105      	movs	r1, #5
 800371e:	201d      	movs	r0, #29
 8003720:	f001 fbdc 	bl	8004edc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003724:	201d      	movs	r0, #29
 8003726:	f001 fbf5 	bl	8004f14 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800372a:	bf00      	nop
 800372c:	3728      	adds	r7, #40	@ 0x28
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40000400 	.word	0x40000400
 8003738:	40023800 	.word	0x40023800
 800373c:	40020000 	.word	0x40020000
 8003740:	40020400 	.word	0x40020400

08003744 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a0b      	ldr	r2, [pc, #44]	@ (8003780 <HAL_TIM_PWM_MspInit+0x3c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d10d      	bne.n	8003772 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003756:	2300      	movs	r3, #0
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	4b0a      	ldr	r3, [pc, #40]	@ (8003784 <HAL_TIM_PWM_MspInit+0x40>)
 800375c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375e:	4a09      	ldr	r2, [pc, #36]	@ (8003784 <HAL_TIM_PWM_MspInit+0x40>)
 8003760:	f043 0304 	orr.w	r3, r3, #4
 8003764:	6413      	str	r3, [r2, #64]	@ 0x40
 8003766:	4b07      	ldr	r3, [pc, #28]	@ (8003784 <HAL_TIM_PWM_MspInit+0x40>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003772:	bf00      	nop
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	40000800 	.word	0x40000800
 8003784:	40023800 	.word	0x40023800

08003788 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a0e      	ldr	r2, [pc, #56]	@ (80037d0 <HAL_TIM_Base_MspInit+0x48>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d115      	bne.n	80037c6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	4b0d      	ldr	r3, [pc, #52]	@ (80037d4 <HAL_TIM_Base_MspInit+0x4c>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	4a0c      	ldr	r2, [pc, #48]	@ (80037d4 <HAL_TIM_Base_MspInit+0x4c>)
 80037a4:	f043 0308 	orr.w	r3, r3, #8
 80037a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037aa:	4b0a      	ldr	r3, [pc, #40]	@ (80037d4 <HAL_TIM_Base_MspInit+0x4c>)
 80037ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ae:	f003 0308 	and.w	r3, r3, #8
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80037b6:	2200      	movs	r2, #0
 80037b8:	2105      	movs	r1, #5
 80037ba:	2032      	movs	r0, #50	@ 0x32
 80037bc:	f001 fb8e 	bl	8004edc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80037c0:	2032      	movs	r0, #50	@ 0x32
 80037c2:	f001 fba7 	bl	8004f14 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	40000c00 	.word	0x40000c00
 80037d4:	40023800 	.word	0x40023800

080037d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e0:	f107 030c 	add.w	r3, r7, #12
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a12      	ldr	r2, [pc, #72]	@ (8003840 <HAL_TIM_MspPostInit+0x68>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d11e      	bne.n	8003838 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037fa:	2300      	movs	r3, #0
 80037fc:	60bb      	str	r3, [r7, #8]
 80037fe:	4b11      	ldr	r3, [pc, #68]	@ (8003844 <HAL_TIM_MspPostInit+0x6c>)
 8003800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003802:	4a10      	ldr	r2, [pc, #64]	@ (8003844 <HAL_TIM_MspPostInit+0x6c>)
 8003804:	f043 0308 	orr.w	r3, r3, #8
 8003808:	6313      	str	r3, [r2, #48]	@ 0x30
 800380a:	4b0e      	ldr	r3, [pc, #56]	@ (8003844 <HAL_TIM_MspPostInit+0x6c>)
 800380c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	60bb      	str	r3, [r7, #8]
 8003814:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003816:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800381a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800381c:	2302      	movs	r3, #2
 800381e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003824:	2300      	movs	r3, #0
 8003826:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003828:	2302      	movs	r3, #2
 800382a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800382c:	f107 030c 	add.w	r3, r7, #12
 8003830:	4619      	mov	r1, r3
 8003832:	4805      	ldr	r0, [pc, #20]	@ (8003848 <HAL_TIM_MspPostInit+0x70>)
 8003834:	f001 fc0e 	bl	8005054 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003838:	bf00      	nop
 800383a:	3720      	adds	r7, #32
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40000800 	.word	0x40000800
 8003844:	40023800 	.word	0x40023800
 8003848:	40020c00 	.word	0x40020c00

0800384c <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a05      	ldr	r2, [pc, #20]	@ (8003870 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d101      	bne.n	8003862 <HAL_TIM_PeriodElapsedCallback+0x16>
	{

		HAL_IncTick();
 800385e:	f000 fe31 	bl	80044c4 <HAL_IncTick>
	}
	Movement_HandleTimerIRQ(htim);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff fa42 	bl	8002cec <Movement_HandleTimerIRQ>

}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40001000 	.word	0x40001000

08003874 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003878:	4b11      	ldr	r3, [pc, #68]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 800387a:	4a12      	ldr	r2, [pc, #72]	@ (80038c4 <MX_USART1_UART_Init+0x50>)
 800387c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800387e:	4b10      	ldr	r3, [pc, #64]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 8003880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003884:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003886:	4b0e      	ldr	r3, [pc, #56]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 8003888:	2200      	movs	r2, #0
 800388a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800388c:	4b0c      	ldr	r3, [pc, #48]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 800388e:	2200      	movs	r2, #0
 8003890:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003892:	4b0b      	ldr	r3, [pc, #44]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 8003894:	2200      	movs	r2, #0
 8003896:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003898:	4b09      	ldr	r3, [pc, #36]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 800389a:	220c      	movs	r2, #12
 800389c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800389e:	4b08      	ldr	r3, [pc, #32]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80038a4:	4b06      	ldr	r3, [pc, #24]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80038aa:	4805      	ldr	r0, [pc, #20]	@ (80038c0 <MX_USART1_UART_Init+0x4c>)
 80038ac:	f005 fbf0 	bl	8009090 <HAL_UART_Init>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80038b6:	f7ff f977 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000510 	.word	0x20000510
 80038c4:	40011000 	.word	0x40011000

080038c8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80038cc:	4b11      	ldr	r3, [pc, #68]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038ce:	4a12      	ldr	r2, [pc, #72]	@ (8003918 <MX_USART3_UART_Init+0x50>)
 80038d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80038d2:	4b10      	ldr	r3, [pc, #64]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80038d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038da:	4b0e      	ldr	r3, [pc, #56]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038ec:	4b09      	ldr	r3, [pc, #36]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038ee:	220c      	movs	r2, #12
 80038f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038f2:	4b08      	ldr	r3, [pc, #32]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80038f8:	4b06      	ldr	r3, [pc, #24]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80038fe:	4805      	ldr	r0, [pc, #20]	@ (8003914 <MX_USART3_UART_Init+0x4c>)
 8003900:	f005 fbc6 	bl	8009090 <HAL_UART_Init>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800390a:	f7ff f94d 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000558 	.word	0x20000558
 8003918:	40004800 	.word	0x40004800

0800391c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08c      	sub	sp, #48	@ 0x30
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003924:	f107 031c 	add.w	r3, r7, #28
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	605a      	str	r2, [r3, #4]
 800392e:	609a      	str	r2, [r3, #8]
 8003930:	60da      	str	r2, [r3, #12]
 8003932:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a46      	ldr	r2, [pc, #280]	@ (8003a54 <HAL_UART_MspInit+0x138>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d153      	bne.n	80039e6 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	61bb      	str	r3, [r7, #24]
 8003942:	4b45      	ldr	r3, [pc, #276]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003946:	4a44      	ldr	r2, [pc, #272]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003948:	f043 0310 	orr.w	r3, r3, #16
 800394c:	6453      	str	r3, [r2, #68]	@ 0x44
 800394e:	4b42      	ldr	r3, [pc, #264]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003952:	f003 0310 	and.w	r3, r3, #16
 8003956:	61bb      	str	r3, [r7, #24]
 8003958:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]
 800395e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003962:	4a3d      	ldr	r2, [pc, #244]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003964:	f043 0301 	orr.w	r3, r3, #1
 8003968:	6313      	str	r3, [r2, #48]	@ 0x30
 800396a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	613b      	str	r3, [r7, #16]
 800397a:	4b37      	ldr	r3, [pc, #220]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397e:	4a36      	ldr	r2, [pc, #216]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003980:	f043 0302 	orr.w	r3, r3, #2
 8003984:	6313      	str	r3, [r2, #48]	@ 0x30
 8003986:	4b34      	ldr	r3, [pc, #208]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	613b      	str	r3, [r7, #16]
 8003990:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003992:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003998:	2302      	movs	r3, #2
 800399a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399c:	2300      	movs	r3, #0
 800399e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039a0:	2303      	movs	r3, #3
 80039a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039a4:	2307      	movs	r3, #7
 80039a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a8:	f107 031c 	add.w	r3, r7, #28
 80039ac:	4619      	mov	r1, r3
 80039ae:	482b      	ldr	r0, [pc, #172]	@ (8003a5c <HAL_UART_MspInit+0x140>)
 80039b0:	f001 fb50 	bl	8005054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80039b4:	2340      	movs	r3, #64	@ 0x40
 80039b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b8:	2302      	movs	r3, #2
 80039ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c0:	2303      	movs	r3, #3
 80039c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039c4:	2307      	movs	r3, #7
 80039c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039c8:	f107 031c 	add.w	r3, r7, #28
 80039cc:	4619      	mov	r1, r3
 80039ce:	4824      	ldr	r0, [pc, #144]	@ (8003a60 <HAL_UART_MspInit+0x144>)
 80039d0:	f001 fb40 	bl	8005054 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80039d4:	2200      	movs	r2, #0
 80039d6:	2105      	movs	r1, #5
 80039d8:	2025      	movs	r0, #37	@ 0x25
 80039da:	f001 fa7f 	bl	8004edc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80039de:	2025      	movs	r0, #37	@ 0x25
 80039e0:	f001 fa98 	bl	8004f14 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80039e4:	e031      	b.n	8003a4a <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART3)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003a64 <HAL_UART_MspInit+0x148>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d12c      	bne.n	8003a4a <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80039f0:	2300      	movs	r3, #0
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	4b18      	ldr	r3, [pc, #96]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 80039f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f8:	4a17      	ldr	r2, [pc, #92]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 80039fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a00:	4b15      	ldr	r3, [pc, #84]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	60bb      	str	r3, [r7, #8]
 8003a10:	4b11      	ldr	r3, [pc, #68]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a14:	4a10      	ldr	r2, [pc, #64]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003a16:	f043 0308 	orr.w	r3, r3, #8
 8003a1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a58 <HAL_UART_MspInit+0x13c>)
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	60bb      	str	r3, [r7, #8]
 8003a26:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a28:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2e:	2302      	movs	r3, #2
 8003a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a36:	2303      	movs	r3, #3
 8003a38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a3a:	2307      	movs	r3, #7
 8003a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a3e:	f107 031c 	add.w	r3, r7, #28
 8003a42:	4619      	mov	r1, r3
 8003a44:	4808      	ldr	r0, [pc, #32]	@ (8003a68 <HAL_UART_MspInit+0x14c>)
 8003a46:	f001 fb05 	bl	8005054 <HAL_GPIO_Init>
}
 8003a4a:	bf00      	nop
 8003a4c:	3730      	adds	r7, #48	@ 0x30
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40011000 	.word	0x40011000
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	40020000 	.word	0x40020000
 8003a60:	40020400 	.word	0x40020400
 8003a64:	40004800 	.word	0x40004800
 8003a68:	40020c00 	.word	0x40020c00

08003a6c <HAL_UART_TxCpltCallback>:
volatile uint8_t wifi_response_ready = 0;

//THE INTERRUPT HANDLERS ARE WEAK FUNCTION BY DEFAULT, SO IT WOULD BE OPTIMAL TO REDEFINE THEM IN THE LIBRARY RATHER THAN THE MAIN PROGRAM.

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) //ONCE THE "HAL_UART_Transmit_IT()" FINISHED TRANSFERING BYTES, HAL DETECTS THE "TC" INTERRUPT AND CALLS THIS CALLBACK FUNCTION WHICH SETS "wifi_tx_done = 1" MEANING UART TX IS FREE.
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
    if (huart == wifi_uart)
 8003a74:	4b06      	ldr	r3, [pc, #24]	@ (8003a90 <HAL_UART_TxCpltCallback+0x24>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d102      	bne.n	8003a84 <HAL_UART_TxCpltCallback+0x18>
        wifi_tx_done = 1; //SWITCH VARIABLE IF DATA TRANSFERED WAS SENT TO WIFI MODULE
 8003a7e:	4b05      	ldr	r3, [pc, #20]	@ (8003a94 <HAL_UART_TxCpltCallback+0x28>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	701a      	strb	r2, [r3, #0]
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	200005a0 	.word	0x200005a0
 8003a94:	20000010 	.word	0x20000010

08003a98 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) //THE HAL INTERRUPT SERVICE ROUTINE SEES THE "IDLE" OR "BUFFER FULL" FLAG. IT CALLS THIS FUNCTION AND PASSES THE NUMBER OF BYTES RECEIVED. THIS FUNCTION NULL-TERMINATED THE STRING TO ENSURE SAFETY WHEN USING STRING FUNCTIONS.
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	807b      	strh	r3, [r7, #2]
    if (huart == wifi_uart)
 8003aa4:	4b12      	ldr	r3, [pc, #72]	@ (8003af0 <HAL_UARTEx_RxEventCallback+0x58>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d11b      	bne.n	8003ae6 <HAL_UARTEx_RxEventCallback+0x4e>
    {
    	//COPY DATA TO SECONDARY BUFFER
    	memcpy(wifi_rx_shadow_buffer, wifi_rx_buffer, size);
 8003aae:	887b      	ldrh	r3, [r7, #2]
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	4910      	ldr	r1, [pc, #64]	@ (8003af4 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003ab4:	4810      	ldr	r0, [pc, #64]	@ (8003af8 <HAL_UARTEx_RxEventCallback+0x60>)
 8003ab6:	f00a f94c 	bl	800dd52 <memcpy>
    	wifi_rx_shadow_buffer[size] = '\0';
 8003aba:	887b      	ldrh	r3, [r7, #2]
 8003abc:	4a0e      	ldr	r2, [pc, #56]	@ (8003af8 <HAL_UARTEx_RxEventCallback+0x60>)
 8003abe:	2100      	movs	r1, #0
 8003ac0:	54d1      	strb	r1, [r2, r3]

    	wifi_rx_size = size;
 8003ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8003afc <HAL_UARTEx_RxEventCallback+0x64>)
 8003ac4:	887b      	ldrh	r3, [r7, #2]
 8003ac6:	8013      	strh	r3, [r2, #0]
    	wifi_rx_ready = 1; //STM MODULE IS READY FOR RECEPTION AGAIN
 8003ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b00 <HAL_UARTEx_RxEventCallback+0x68>)
 8003aca:	2201      	movs	r2, #1
 8003acc:	701a      	strb	r2, [r3, #0]

    	memset(wifi_rx_buffer, 0, WIFI_RX_BUF_LEN); //CLEAR MEMORY BEFORE RE-ARMING THE RECEPTION FOR SAFETY.
 8003ace:	2280      	movs	r2, #128	@ 0x80
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4808      	ldr	r0, [pc, #32]	@ (8003af4 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003ad4:	f00a f836 	bl	800db44 <memset>
        HAL_UARTEx_ReceiveToIdle_IT(wifi_uart,wifi_rx_buffer,WIFI_RX_BUF_LEN); //RECEPTION IS IMMEDIATELY ENABLED AGAIN AFTER SUCCESSFUL STRING PARSING.
 8003ad8:	4b05      	ldr	r3, [pc, #20]	@ (8003af0 <HAL_UARTEx_RxEventCallback+0x58>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2280      	movs	r2, #128	@ 0x80
 8003ade:	4905      	ldr	r1, [pc, #20]	@ (8003af4 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f005 fbe6 	bl	80092b2 <HAL_UARTEx_ReceiveToIdle_IT>

    }
}
 8003ae6:	bf00      	nop
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	200005a0 	.word	0x200005a0
 8003af4:	200005a4 	.word	0x200005a4
 8003af8:	20000624 	.word	0x20000624
 8003afc:	200006a6 	.word	0x200006a6
 8003b00:	200006a4 	.word	0x200006a4

08003b04 <WiFi_Init>:

//INITIALIZE WI-FI MODULE WITH BASIC FUNCTIONS.
void WiFi_Init(UART_HandleTypeDef *huart){
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
	wifi_uart = huart;
 8003b0c:	4a10      	ldr	r2, [pc, #64]	@ (8003b50 <WiFi_Init+0x4c>)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6013      	str	r3, [r2, #0]
	HAL_Delay(2000);
 8003b12:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003b16:	f000 fcf5 	bl	8004504 <HAL_Delay>
	HAL_UARTEx_ReceiveToIdle_IT(wifi_uart,wifi_rx_buffer,WIFI_RX_BUF_LEN);//START TRANSFERING BYTES INTO THE BUFFER. WHEN THE UART LINE STAYS HIGH FOR ONE FRAME TIME, IDLE FLAG IS TRIGGERED AND IT AUTOMATICALLY CALLS FOR "HAL_UARTEx_RxEventCallback()"
 8003b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b50 <WiFi_Init+0x4c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2280      	movs	r2, #128	@ 0x80
 8003b20:	490c      	ldr	r1, [pc, #48]	@ (8003b54 <WiFi_Init+0x50>)
 8003b22:	4618      	mov	r0, r3
 8003b24:	f005 fbc5 	bl	80092b2 <HAL_UARTEx_ReceiveToIdle_IT>
	//THIS PART CAN BE ENABLED FOR DEBUGGING
	WiFi_Send_Command("AT\r\n","OK",1000);
 8003b28:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b2c:	490a      	ldr	r1, [pc, #40]	@ (8003b58 <WiFi_Init+0x54>)
 8003b2e:	480b      	ldr	r0, [pc, #44]	@ (8003b5c <WiFi_Init+0x58>)
 8003b30:	f000 f81a 	bl	8003b68 <WiFi_Send_Command>
	WiFi_Send_Command("AT+CWMODE=1\r\n","OK",1000);
 8003b34:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b38:	4907      	ldr	r1, [pc, #28]	@ (8003b58 <WiFi_Init+0x54>)
 8003b3a:	4809      	ldr	r0, [pc, #36]	@ (8003b60 <WiFi_Init+0x5c>)
 8003b3c:	f000 f814 	bl	8003b68 <WiFi_Send_Command>
	printf("Wi-Fi module ready in STA mode. \r\n");
 8003b40:	4808      	ldr	r0, [pc, #32]	@ (8003b64 <WiFi_Init+0x60>)
 8003b42:	f009 fee9 	bl	800d918 <puts>
}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	200005a0 	.word	0x200005a0
 8003b54:	200005a4 	.word	0x200005a4
 8003b58:	0800fda0 	.word	0x0800fda0
 8003b5c:	0800fda4 	.word	0x0800fda4
 8003b60:	0800fdac 	.word	0x0800fdac
 8003b64:	0800fdbc 	.word	0x0800fdbc

08003b68 <WiFi_Send_Command>:

//SEND AN AT-COMMAND TO THE ESP8266 MODULE TO BE EXECUTED
wifi_status_t WiFi_Send_Command(char* Command, const char* expected, uint32_t timeout_ms){
 8003b68:	b590      	push	{r4, r7, lr}
 8003b6a:	b087      	sub	sp, #28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
	if(!wifi_tx_done){ //CHECK IF UART IS AVAILABLE TO RECEIVE COMMANDS
 8003b74:	4b24      	ldr	r3, [pc, #144]	@ (8003c08 <WiFi_Send_Command+0xa0>)
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <WiFi_Send_Command+0x1a>
		return WIFI_BUSY;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e03d      	b.n	8003bfe <WiFi_Send_Command+0x96>
	}
	wifi_tx_done = 0; //MARK UART AS BUSY UNTIL THE TRANSMISSION COMPLETE CALLBACK RUNS
 8003b82:	4b21      	ldr	r3, [pc, #132]	@ (8003c08 <WiFi_Send_Command+0xa0>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
	wifi_rx_ready = 0; //CLEAR READY FLAG BEFORE WAITING FOR A NEW RESPONSE
 8003b88:	4b20      	ldr	r3, [pc, #128]	@ (8003c0c <WiFi_Send_Command+0xa4>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
	memset(wifi_rx_shadow_buffer, 0, sizeof(wifi_rx_shadow_buffer));
 8003b8e:	2280      	movs	r2, #128	@ 0x80
 8003b90:	2100      	movs	r1, #0
 8003b92:	481f      	ldr	r0, [pc, #124]	@ (8003c10 <WiFi_Send_Command+0xa8>)
 8003b94:	f009 ffd6 	bl	800db44 <memset>
    HAL_UART_Transmit_IT(wifi_uart, (uint8_t*)Command, (uint16_t)strlen(Command));//BASIC TRANSMITION FUNCTION THAT SEND THE COMMAND BIT BY BIT TO THE ESP8266 MODULE. TRIGGERS "TC" INTERRUPT WHEN COMPLETE.
 8003b98:	4b1e      	ldr	r3, [pc, #120]	@ (8003c14 <WiFi_Send_Command+0xac>)
 8003b9a:	681c      	ldr	r4, [r3, #0]
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f7fc fb87 	bl	80002b0 <strlen>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	68f9      	ldr	r1, [r7, #12]
 8003baa:	4620      	mov	r0, r4
 8003bac:	f005 fb4b 	bl	8009246 <HAL_UART_Transmit_IT>
    uint32_t tickstart = HAL_GetTick(); //INITIALIZE A COUNTDOWN
 8003bb0:	f000 fc9c 	bl	80044ec <HAL_GetTick>
 8003bb4:	6178      	str	r0, [r7, #20]
    while((HAL_GetTick() - tickstart) < timeout_ms){ //CHECK IF TIME SPENT WAITING FOR A RESPONSE IS LESS THAN USER DEFINED TIMEOUT
 8003bb6:	e019      	b.n	8003bec <WiFi_Send_Command+0x84>
        if(wifi_rx_ready){ //CHECK IF STM IS READY TO RECEIVE DATA FROM WIFI MODULE
 8003bb8:	4b14      	ldr	r3, [pc, #80]	@ (8003c0c <WiFi_Send_Command+0xa4>)
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00b      	beq.n	8003bda <WiFi_Send_Command+0x72>
                if(strstr((char*)wifi_rx_shadow_buffer,expected)){ //CHECK IF THE DATA RECEIVED IS AS EXPECTED
 8003bc2:	68b9      	ldr	r1, [r7, #8]
 8003bc4:	4812      	ldr	r0, [pc, #72]	@ (8003c10 <WiFi_Send_Command+0xa8>)
 8003bc6:	f009 ffd8 	bl	800db7a <strstr>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d004      	beq.n	8003bda <WiFi_Send_Command+0x72>
                        wifi_rx_ready = 0;
 8003bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8003c0c <WiFi_Send_Command+0xa4>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	701a      	strb	r2, [r3, #0]
                        return WIFI_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e011      	b.n	8003bfe <WiFi_Send_Command+0x96>
                }
        }
        if(strstr((char*)wifi_rx_shadow_buffer,"ERROR")){ //CHECK IF THE MODULE THROWS AN ERROR
 8003bda:	490f      	ldr	r1, [pc, #60]	@ (8003c18 <WiFi_Send_Command+0xb0>)
 8003bdc:	480c      	ldr	r0, [pc, #48]	@ (8003c10 <WiFi_Send_Command+0xa8>)
 8003bde:	f009 ffcc 	bl	800db7a <strstr>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <WiFi_Send_Command+0x84>
                return WIFI_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e008      	b.n	8003bfe <WiFi_Send_Command+0x96>
    while((HAL_GetTick() - tickstart) < timeout_ms){ //CHECK IF TIME SPENT WAITING FOR A RESPONSE IS LESS THAN USER DEFINED TIMEOUT
 8003bec:	f000 fc7e 	bl	80044ec <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d8dd      	bhi.n	8003bb8 <WiFi_Send_Command+0x50>
        }
    }
    return WIFI_TIMEOUT; //RESPONSE TIMEOUT
 8003bfc:	2302      	movs	r3, #2
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	371c      	adds	r7, #28
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd90      	pop	{r4, r7, pc}
 8003c06:	bf00      	nop
 8003c08:	20000010 	.word	0x20000010
 8003c0c:	200006a4 	.word	0x200006a4
 8003c10:	20000624 	.word	0x20000624
 8003c14:	200005a0 	.word	0x200005a0
 8003c18:	0800fde0 	.word	0x0800fde0

08003c1c <WiFi_Connect>:

//CONNECT DIRECTLY TO WIFI
wifi_status_t WiFi_Connect(const char *ssid, const char *password){
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b0b4      	sub	sp, #208	@ 0xd0
 8003c20:	af02      	add	r7, sp, #8
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
    char cmd[128]; //INITIALIZE A STRING THAT HOLDS THE AT-COMMAND FOR THE MODULE
    char ip[64];
    snprintf(cmd, sizeof(cmd), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password); //COPY THE COMMAND WITH APPROPRIATE SSID AND PASSWORD INTO THE "cmd" STRING
 8003c26:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	9300      	str	r3, [sp, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a13      	ldr	r2, [pc, #76]	@ (8003c80 <WiFi_Connect+0x64>)
 8003c32:	2180      	movs	r1, #128	@ 0x80
 8003c34:	f009 fe78 	bl	800d928 <sniprintf>
    if (WiFi_Send_Command(cmd, "OK", 15000) != WIFI_OK) {
 8003c38:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003c3c:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8003c40:	4910      	ldr	r1, [pc, #64]	@ (8003c84 <WiFi_Connect+0x68>)
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7ff ff90 	bl	8003b68 <WiFi_Send_Command>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <WiFi_Connect+0x36>
    	return WIFI_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e012      	b.n	8003c78 <WiFi_Connect+0x5c>
    }

    memset(ip, 0, sizeof(ip));
 8003c52:	f107 0308 	add.w	r3, r7, #8
 8003c56:	2240      	movs	r2, #64	@ 0x40
 8003c58:	2100      	movs	r1, #0
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f009 ff72 	bl	800db44 <memset>
    WiFi_GetIP(ip,sizeof(ip));
 8003c60:	f107 0308 	add.w	r3, r7, #8
 8003c64:	2140      	movs	r1, #64	@ 0x40
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 f80e 	bl	8003c88 <WiFi_GetIP>
    if (ip[0] != '\0') {
 8003c6c:	7a3b      	ldrb	r3, [r7, #8]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <WiFi_Connect+0x5a>
    	WIFI_LOG("WiFi_Connect: connected, IP = %s\r\n", ip);
    	return WIFI_OK;
 8003c72:	2300      	movs	r3, #0
 8003c74:	e000      	b.n	8003c78 <WiFi_Connect+0x5c>
    } else {
    	WIFI_LOG("WiFi_Connect: no IP, connect failed\r\n");
    	return WIFI_ERROR;
 8003c76:	2301      	movs	r3, #1
    }
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	37c8      	adds	r7, #200	@ 0xc8
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	0800fde8 	.word	0x0800fde8
 8003c84:	0800fda0 	.word	0x0800fda0

08003c88 <WiFi_GetIP>:

wifi_status_t WiFi_GetIP(char *out_buf, uint16_t buf_len){
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	807b      	strh	r3, [r7, #2]
	WiFi_Send_Command("AT+CIFSR\r\n","OK",2000); //RETURN THE IP ADDRESS OF THE STATION
 8003c94:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003c98:	4910      	ldr	r1, [pc, #64]	@ (8003cdc <WiFi_GetIP+0x54>)
 8003c9a:	4811      	ldr	r0, [pc, #68]	@ (8003ce0 <WiFi_GetIP+0x58>)
 8003c9c:	f7ff ff64 	bl	8003b68 <WiFi_Send_Command>
	strncpy(out_buf,(char*)wifi_rx_shadow_buffer,buf_len); //COPY THE FULL TEXT INTO "out_buf"
 8003ca0:	887b      	ldrh	r3, [r7, #2]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	490f      	ldr	r1, [pc, #60]	@ (8003ce4 <WiFi_GetIP+0x5c>)
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f009 ff54 	bl	800db54 <strncpy>
	while(strstr((char*)wifi_rx_shadow_buffer, "busy p")) { //IF WIFI MODULE IS BUSY, WAIT 200ms AND TRY AGAIN
 8003cac:	bf00      	nop
 8003cae:	490e      	ldr	r1, [pc, #56]	@ (8003ce8 <WiFi_GetIP+0x60>)
 8003cb0:	480c      	ldr	r0, [pc, #48]	@ (8003ce4 <WiFi_GetIP+0x5c>)
 8003cb2:	f009 ff62 	bl	800db7a <strstr>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00a      	beq.n	8003cd2 <WiFi_GetIP+0x4a>
	    HAL_Delay(200);
 8003cbc:	20c8      	movs	r0, #200	@ 0xc8
 8003cbe:	f000 fc21 	bl	8004504 <HAL_Delay>
	    return WiFi_Send_Command("AT+CIFSR\r\n","OK",2000);
 8003cc2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003cc6:	4905      	ldr	r1, [pc, #20]	@ (8003cdc <WiFi_GetIP+0x54>)
 8003cc8:	4805      	ldr	r0, [pc, #20]	@ (8003ce0 <WiFi_GetIP+0x58>)
 8003cca:	f7ff ff4d 	bl	8003b68 <WiFi_Send_Command>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	e000      	b.n	8003cd4 <WiFi_GetIP+0x4c>
	}
	return WIFI_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	0800fda0 	.word	0x0800fda0
 8003ce0:	0800fe00 	.word	0x0800fe00
 8003ce4:	20000624 	.word	0x20000624
 8003ce8:	0800fe0c 	.word	0x0800fe0c

08003cec <WiFi_SendRaw>:
	return WIFI_OK;

}


wifi_status_t WiFi_SendRaw(const uint8_t* data, uint16_t length){
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	807b      	strh	r3, [r7, #2]
	while(wifi_tx_done == 0){
 8003cf8:	e002      	b.n	8003d00 <WiFi_SendRaw+0x14>
		HAL_Delay(1); //LOOP UNTIL TX LINE IS AVAILABLE
 8003cfa:	2001      	movs	r0, #1
 8003cfc:	f000 fc02 	bl	8004504 <HAL_Delay>
	while(wifi_tx_done == 0){
 8003d00:	4b10      	ldr	r3, [pc, #64]	@ (8003d44 <WiFi_SendRaw+0x58>)
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0f7      	beq.n	8003cfa <WiFi_SendRaw+0xe>
	}
	if(wifi_tx_done == 1){
 8003d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003d44 <WiFi_SendRaw+0x58>)
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d112      	bne.n	8003d3a <WiFi_SendRaw+0x4e>
		wifi_tx_done = 0; //ONCE TX LINE IS AVAILABLE: LOCK IT
 8003d14:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <WiFi_SendRaw+0x58>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(wifi_uart,data, length); //TRANSMIT DATA TO ESP-01 MODULE
 8003d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d48 <WiFi_SendRaw+0x5c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	887a      	ldrh	r2, [r7, #2]
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f005 fa8f 	bl	8009246 <HAL_UART_Transmit_IT>
		while(wifi_tx_done == 0){
 8003d28:	e002      	b.n	8003d30 <WiFi_SendRaw+0x44>
			HAL_Delay(1); //WAIT UNTIL DATA IS SENT
 8003d2a:	2001      	movs	r0, #1
 8003d2c:	f000 fbea 	bl	8004504 <HAL_Delay>
		while(wifi_tx_done == 0){
 8003d30:	4b04      	ldr	r3, [pc, #16]	@ (8003d44 <WiFi_SendRaw+0x58>)
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d0f7      	beq.n	8003d2a <WiFi_SendRaw+0x3e>
		}
	}
	return WIFI_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20000010 	.word	0x20000010
 8003d48:	200005a0 	.word	0x200005a0

08003d4c <WiFi_Expect>:


wifi_status_t WiFi_Expect(const char *expected, uint32_t timeout_ms){
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
	wifi_rx_ready = 0;
 8003d56:	4b24      	ldr	r3, [pc, #144]	@ (8003de8 <WiFi_Expect+0x9c>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	701a      	strb	r2, [r3, #0]
	memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003d5c:	2280      	movs	r2, #128	@ 0x80
 8003d5e:	2100      	movs	r1, #0
 8003d60:	4822      	ldr	r0, [pc, #136]	@ (8003dec <WiFi_Expect+0xa0>)
 8003d62:	f009 feef 	bl	800db44 <memset>
	uint32_t start = HAL_GetTick();
 8003d66:	f000 fbc1 	bl	80044ec <HAL_GetTick>
 8003d6a:	60f8      	str	r0, [r7, #12]
	while(HAL_GetTick() - start < timeout_ms){
 8003d6c:	e02e      	b.n	8003dcc <WiFi_Expect+0x80>

		if (wifi_rx_ready == 1){
 8003d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8003de8 <WiFi_Expect+0x9c>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d129      	bne.n	8003dcc <WiFi_Expect+0x80>
			WIFI_LOG("WiFi_Expect: received -> %s\r\n", wifi_rx_shadow_buffer);
			if (strstr((char*)wifi_rx_shadow_buffer,expected)){
 8003d78:	6879      	ldr	r1, [r7, #4]
 8003d7a:	481c      	ldr	r0, [pc, #112]	@ (8003dec <WiFi_Expect+0xa0>)
 8003d7c:	f009 fefd 	bl	800db7a <strstr>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d009      	beq.n	8003d9a <WiFi_Expect+0x4e>
				memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003d86:	2280      	movs	r2, #128	@ 0x80
 8003d88:	2100      	movs	r1, #0
 8003d8a:	4818      	ldr	r0, [pc, #96]	@ (8003dec <WiFi_Expect+0xa0>)
 8003d8c:	f009 feda 	bl	800db44 <memset>
				wifi_rx_ready = 0;
 8003d90:	4b15      	ldr	r3, [pc, #84]	@ (8003de8 <WiFi_Expect+0x9c>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	701a      	strb	r2, [r3, #0]
				return WIFI_OK;
 8003d96:	2300      	movs	r3, #0
 8003d98:	e021      	b.n	8003dde <WiFi_Expect+0x92>
			}
			if (strstr((char*)wifi_rx_shadow_buffer,"ERROR")){
 8003d9a:	4915      	ldr	r1, [pc, #84]	@ (8003df0 <WiFi_Expect+0xa4>)
 8003d9c:	4813      	ldr	r0, [pc, #76]	@ (8003dec <WiFi_Expect+0xa0>)
 8003d9e:	f009 feec 	bl	800db7a <strstr>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d009      	beq.n	8003dbc <WiFi_Expect+0x70>
				memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003da8:	2280      	movs	r2, #128	@ 0x80
 8003daa:	2100      	movs	r1, #0
 8003dac:	480f      	ldr	r0, [pc, #60]	@ (8003dec <WiFi_Expect+0xa0>)
 8003dae:	f009 fec9 	bl	800db44 <memset>
				wifi_rx_ready = 0;
 8003db2:	4b0d      	ldr	r3, [pc, #52]	@ (8003de8 <WiFi_Expect+0x9c>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	701a      	strb	r2, [r3, #0]
				return WIFI_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e010      	b.n	8003dde <WiFi_Expect+0x92>
			}
			wifi_rx_ready = 0;
 8003dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8003de8 <WiFi_Expect+0x9c>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	701a      	strb	r2, [r3, #0]
			memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003dc2:	2280      	movs	r2, #128	@ 0x80
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	4809      	ldr	r0, [pc, #36]	@ (8003dec <WiFi_Expect+0xa0>)
 8003dc8:	f009 febc 	bl	800db44 <memset>
	while(HAL_GetTick() - start < timeout_ms){
 8003dcc:	f000 fb8e 	bl	80044ec <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d8c8      	bhi.n	8003d6e <WiFi_Expect+0x22>
		}
	}
	WIFI_LOG("WiFi_Expect: TIMEOUT waiting for \"%s\"\r\n", expected);
	return WIFI_TIMEOUT;
 8003ddc:	2302      	movs	r3, #2
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	200006a4 	.word	0x200006a4
 8003dec:	20000624 	.word	0x20000624
 8003df0:	0800fde0 	.word	0x0800fde0

08003df4 <WiFi_HTTP_Send>:
#include "wifi_http_support.h"

wifi_status_t WiFi_HTTP_Send(const char* method, const char* host_ip, uint16_t port,const char* path, const wifi_http_header_t* headers, const char* body, uint32_t timeout_ms, uint8_t max_retries){
 8003df4:	b590      	push	{r4, r7, lr}
 8003df6:	f5ad 7d2d 	sub.w	sp, sp, #692	@ 0x2b4
 8003dfa:	af02      	add	r7, sp, #8
 8003dfc:	f507 742a 	add.w	r4, r7, #680	@ 0x2a8
 8003e00:	f5a4 7427 	sub.w	r4, r4, #668	@ 0x29c
 8003e04:	6020      	str	r0, [r4, #0]
 8003e06:	f507 702a 	add.w	r0, r7, #680	@ 0x2a8
 8003e0a:	f5a0 7028 	sub.w	r0, r0, #672	@ 0x2a0
 8003e0e:	6001      	str	r1, [r0, #0]
 8003e10:	4611      	mov	r1, r2
 8003e12:	f507 722a 	add.w	r2, r7, #680	@ 0x2a8
 8003e16:	f5a2 722a 	sub.w	r2, r2, #680	@ 0x2a8
 8003e1a:	6013      	str	r3, [r2, #0]
 8003e1c:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003e20:	f2a3 23a2 	subw	r3, r3, #674	@ 0x2a2
 8003e24:	460a      	mov	r2, r1
 8003e26:	801a      	strh	r2, [r3, #0]
    
    if(method == NULL || method[0] == '\0' 
 8003e28:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003e2c:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d025      	beq.n	8003e82 <WiFi_HTTP_Send+0x8e>
 8003e36:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003e3a:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d01d      	beq.n	8003e82 <WiFi_HTTP_Send+0x8e>
        || path == NULL || path[0] != '/' ||
 8003e46:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003e4a:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d016      	beq.n	8003e82 <WiFi_HTTP_Send+0x8e>
 8003e54:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003e58:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b2f      	cmp	r3, #47	@ 0x2f
 8003e62:	d10e      	bne.n	8003e82 <WiFi_HTTP_Send+0x8e>
 8003e64:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003e68:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d007      	beq.n	8003e82 <WiFi_HTTP_Send+0x8e>
         host_ip == NULL || host_ip[0] == '\0'){
 8003e72:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003e76:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <WiFi_HTTP_Send+0x92>
        return WIFI_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e216      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
    }

    else{
        char request[512];
        memset(request,0,sizeof(request));
 8003e86:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003e8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e8e:	2100      	movs	r1, #0
 8003e90:	4618      	mov	r0, r3
 8003e92:	f009 fe57 	bl	800db44 <memset>
        uint16_t body_length = (body ? strlen(body) : 0);
 8003e96:	f8d7 32bc 	ldr.w	r3, [r7, #700]	@ 0x2bc
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d006      	beq.n	8003eac <WiFi_HTTP_Send+0xb8>
 8003e9e:	f8d7 02bc 	ldr.w	r0, [r7, #700]	@ 0x2bc
 8003ea2:	f7fc fa05 	bl	80002b0 <strlen>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	e000      	b.n	8003eae <WiFi_HTTP_Send+0xba>
 8003eac:	2300      	movs	r3, #0
 8003eae:	f8a7 3298 	strh.w	r3, [r7, #664]	@ 0x298
        uint16_t offset = 0;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        uint16_t written = 0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        written = snprintf(request, sizeof(request), "%s %s HTTP/1.1\r\n",method,path);
 8003ebe:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003ec2:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8003ec6:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8003eca:	f507 722a 	add.w	r2, r7, #680	@ 0x2a8
 8003ece:	f5a2 722a 	sub.w	r2, r2, #680	@ 0x2a8
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	9200      	str	r2, [sp, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4acf      	ldr	r2, [pc, #828]	@ (8004218 <WiFi_HTTP_Send+0x424>)
 8003eda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003ede:	f009 fd23 	bl	800d928 <sniprintf>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8003ee8:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003eec:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003ef0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d301      	bcc.n	8003efc <WiFi_HTTP_Send+0x108>
            return WIFI_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e1db      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8003efc:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003f00:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003f04:	4413      	add	r3, r2
 8003f06:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        written = snprintf(request+offset, sizeof(request)-offset , "Host: %s\r\n", host_ip);
 8003f0a:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f0e:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003f12:	18d0      	adds	r0, r2, r3
 8003f14:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f18:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 8003f1c:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003f20:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4abd      	ldr	r2, [pc, #756]	@ (800421c <WiFi_HTTP_Send+0x428>)
 8003f28:	f009 fcfe 	bl	800d928 <sniprintf>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8003f32:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003f36:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f3a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d301      	bcc.n	8003f46 <WiFi_HTTP_Send+0x152>
            return WIFI_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e1b6      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8003f46:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003f4a:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003f4e:	4413      	add	r3, r2
 8003f50:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        written = snprintf(request+offset, sizeof(request)-offset , "Connection: close\r\n");
 8003f54:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f58:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003f5c:	18d0      	adds	r0, r2, r3
 8003f5e:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f62:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f66:	4aae      	ldr	r2, [pc, #696]	@ (8004220 <WiFi_HTTP_Send+0x42c>)
 8003f68:	4619      	mov	r1, r3
 8003f6a:	f009 fcdd 	bl	800d928 <sniprintf>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8003f74:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003f78:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f7c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d301      	bcc.n	8003f88 <WiFi_HTTP_Send+0x194>
            return WIFI_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e195      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8003f88:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003f8c:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003f90:	4413      	add	r3, r2
 8003f92:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        if(body_length > 0){
 8003f96:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d021      	beq.n	8003fe2 <WiFi_HTTP_Send+0x1ee>
           written = snprintf(request+offset, sizeof(request)-offset , "Content-Length: %u\r\n", body_length);
 8003f9e:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003fa2:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003fa6:	18d0      	adds	r0, r2, r3
 8003fa8:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003fac:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 8003fb0:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 8003fb4:	4a9b      	ldr	r2, [pc, #620]	@ (8004224 <WiFi_HTTP_Send+0x430>)
 8003fb6:	f009 fcb7 	bl	800d928 <sniprintf>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
            if(written < 0 || written >= sizeof(request) - offset){
 8003fc0:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003fc4:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003fc8:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d301      	bcc.n	8003fd4 <WiFi_HTTP_Send+0x1e0>
                return WIFI_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e16f      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
            }
        offset += written;
 8003fd4:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003fd8:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003fdc:	4413      	add	r3, r2
 8003fde:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        }
        if(headers != NULL){
 8003fe2:	f8d7 32b8 	ldr.w	r3, [r7, #696]	@ 0x2b8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d07a      	beq.n	80040e0 <WiFi_HTTP_Send+0x2ec>
            uint8_t has_content_type = 0;
 8003fea:	2300      	movs	r3, #0
 8003fec:	f887 32a5 	strb.w	r3, [r7, #677]	@ 0x2a5
            for(int i = 0; headers[i].key != NULL; i++){
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
 8003ff6:	e045      	b.n	8004084 <WiFi_HTTP_Send+0x290>
                if(strcmp(headers[i].key,"Content-Type") == 0){
 8003ff8:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003ffc:	00db      	lsls	r3, r3, #3
 8003ffe:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 8004002:	4413      	add	r3, r2
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4988      	ldr	r1, [pc, #544]	@ (8004228 <WiFi_HTTP_Send+0x434>)
 8004008:	4618      	mov	r0, r3
 800400a:	f7fc f8f1 	bl	80001f0 <strcmp>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d102      	bne.n	800401a <WiFi_HTTP_Send+0x226>
                    has_content_type = 1;
 8004014:	2301      	movs	r3, #1
 8004016:	f887 32a5 	strb.w	r3, [r7, #677]	@ 0x2a5
                }
                written = snprintf(request+offset, sizeof(request)-offset , "%s: %s\r\n", headers[i].key, headers[i].value);
 800401a:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 800401e:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8004022:	18d0      	adds	r0, r2, r3
 8004024:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8004028:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 800402c:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 8004036:	4413      	add	r3, r2
 8004038:	681c      	ldr	r4, [r3, #0]
 800403a:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 8004044:	4413      	add	r3, r2
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	4623      	mov	r3, r4
 800404c:	4a77      	ldr	r2, [pc, #476]	@ (800422c <WiFi_HTTP_Send+0x438>)
 800404e:	f009 fc6b 	bl	800d928 <sniprintf>
 8004052:	4603      	mov	r3, r0
 8004054:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
                if(written < 0 || written >= sizeof(request) - offset){
 8004058:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 800405c:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8004060:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8004064:	429a      	cmp	r2, r3
 8004066:	d301      	bcc.n	800406c <WiFi_HTTP_Send+0x278>
                    return WIFI_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e123      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
                }
                offset += written;
 800406c:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8004070:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8004074:	4413      	add	r3, r2
 8004076:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
            for(int i = 0; headers[i].key != NULL; i++){
 800407a:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 800407e:	3301      	adds	r3, #1
 8004080:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
 8004084:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 800408e:	4413      	add	r3, r2
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1b0      	bne.n	8003ff8 <WiFi_HTTP_Send+0x204>
            }
            if(has_content_type == 0){
 8004096:	f897 32a5 	ldrb.w	r3, [r7, #677]	@ 0x2a5
 800409a:	2b00      	cmp	r3, #0
 800409c:	d120      	bne.n	80040e0 <WiFi_HTTP_Send+0x2ec>
                written = snprintf(request+offset, sizeof(request)-offset , "Content-Type: text/plain\r\n");
 800409e:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 80040a2:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80040a6:	18d0      	adds	r0, r2, r3
 80040a8:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 80040ac:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80040b0:	4a5f      	ldr	r2, [pc, #380]	@ (8004230 <WiFi_HTTP_Send+0x43c>)
 80040b2:	4619      	mov	r1, r3
 80040b4:	f009 fc38 	bl	800d928 <sniprintf>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
                if(written < 0 || written >= sizeof(request) - offset){
 80040be:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 80040c2:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 80040c6:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d301      	bcc.n	80040d2 <WiFi_HTTP_Send+0x2de>
                    return WIFI_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e0f0      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
                }
            offset += written;    
 80040d2:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 80040d6:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 80040da:	4413      	add	r3, r2
 80040dc:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
            }
        }
        written = snprintf(request+offset, sizeof(request)-offset , "\r\n");
 80040e0:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 80040e4:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80040e8:	18d0      	adds	r0, r2, r3
 80040ea:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 80040ee:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80040f2:	4a50      	ldr	r2, [pc, #320]	@ (8004234 <WiFi_HTTP_Send+0x440>)
 80040f4:	4619      	mov	r1, r3
 80040f6:	f009 fc17 	bl	800d928 <sniprintf>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8004100:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8004104:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8004108:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800410c:	429a      	cmp	r2, r3
 800410e:	d301      	bcc.n	8004114 <WiFi_HTTP_Send+0x320>
            return WIFI_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e0cf      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8004114:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8004118:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 800411c:	4413      	add	r3, r2
 800411e:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        if(body_length > 0){
 8004122:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 8004126:	2b00      	cmp	r3, #0
 8004128:	d01c      	beq.n	8004164 <WiFi_HTTP_Send+0x370>
            if(body_length >= sizeof(request) - offset){
 800412a:	f8b7 2298 	ldrh.w	r2, [r7, #664]	@ 0x298
 800412e:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8004132:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8004136:	429a      	cmp	r2, r3
 8004138:	d301      	bcc.n	800413e <WiFi_HTTP_Send+0x34a>
                return WIFI_ERROR; //NOT ENOUGH SPACE LEFT IN THE BUFFER.
 800413a:	2301      	movs	r3, #1
 800413c:	e0ba      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
            }
            memcpy(request+offset, body, body_length);
 800413e:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8004142:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8004146:	4413      	add	r3, r2
 8004148:	f8b7 2298 	ldrh.w	r2, [r7, #664]	@ 0x298
 800414c:	f8d7 12bc 	ldr.w	r1, [r7, #700]	@ 0x2bc
 8004150:	4618      	mov	r0, r3
 8004152:	f009 fdfe 	bl	800dd52 <memcpy>
            offset += body_length;
 8004156:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 800415a:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 800415e:	4413      	add	r3, r2
 8004160:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        }
        for(int i = 1; i <= max_retries; i++){
 8004164:	2301      	movs	r3, #1
 8004166:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 800416a:	e09b      	b.n	80042a4 <WiFi_HTTP_Send+0x4b0>
            HAL_Delay(250);
 800416c:	20fa      	movs	r0, #250	@ 0xfa
 800416e:	f000 f9c9 	bl	8004504 <HAL_Delay>
            uint16_t total_length = offset;
 8004172:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8004176:	f8a7 3294 	strh.w	r3, [r7, #660]	@ 0x294
            char cmd[128];
            snprintf(cmd,sizeof(cmd),"AT+CIPSTART=\"TCP\",\"%s\",%u\r\n", host_ip, port);
 800417a:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 800417e:	f2a3 23a2 	subw	r3, r3, #674	@ 0x2a2
 8004182:	881a      	ldrh	r2, [r3, #0]
 8004184:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8004188:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 800418c:	f107 0014 	add.w	r0, r7, #20
 8004190:	9200      	str	r2, [sp, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a28      	ldr	r2, [pc, #160]	@ (8004238 <WiFi_HTTP_Send+0x444>)
 8004196:	2180      	movs	r1, #128	@ 0x80
 8004198:	f009 fbc6 	bl	800d928 <sniprintf>
            if(WiFi_Send_Command(cmd, "OK", 5000) != WIFI_OK){
 800419c:	f107 0314 	add.w	r3, r7, #20
 80041a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a4:	4925      	ldr	r1, [pc, #148]	@ (800423c <WiFi_HTTP_Send+0x448>)
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7ff fcde 	bl	8003b68 <WiFi_Send_Command>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d006      	beq.n	80041c0 <WiFi_HTTP_Send+0x3cc>
                WIFI_LOG("Attempt %u --- WiFi_SendHTTP: CIPSTART failed!\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 80041b2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80041b6:	4921      	ldr	r1, [pc, #132]	@ (800423c <WiFi_HTTP_Send+0x448>)
 80041b8:	4821      	ldr	r0, [pc, #132]	@ (8004240 <WiFi_HTTP_Send+0x44c>)
 80041ba:	f7ff fcd5 	bl	8003b68 <WiFi_Send_Command>
                continue;
 80041be:	e06c      	b.n	800429a <WiFi_HTTP_Send+0x4a6>
            }

            snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%u\r\n",(unsigned int)total_length);
 80041c0:	f8b7 3294 	ldrh.w	r3, [r7, #660]	@ 0x294
 80041c4:	f107 0014 	add.w	r0, r7, #20
 80041c8:	4a1e      	ldr	r2, [pc, #120]	@ (8004244 <WiFi_HTTP_Send+0x450>)
 80041ca:	2180      	movs	r1, #128	@ 0x80
 80041cc:	f009 fbac 	bl	800d928 <sniprintf>
            if(WiFi_Send_Command(cmd,">",5000) != WIFI_OK){
 80041d0:	f107 0314 	add.w	r3, r7, #20
 80041d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041d8:	491b      	ldr	r1, [pc, #108]	@ (8004248 <WiFi_HTTP_Send+0x454>)
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fcc4 	bl	8003b68 <WiFi_Send_Command>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d006      	beq.n	80041f4 <WiFi_HTTP_Send+0x400>
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: CIPSEND failed!\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 80041e6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80041ea:	4914      	ldr	r1, [pc, #80]	@ (800423c <WiFi_HTTP_Send+0x448>)
 80041ec:	4814      	ldr	r0, [pc, #80]	@ (8004240 <WiFi_HTTP_Send+0x44c>)
 80041ee:	f7ff fcbb 	bl	8003b68 <WiFi_Send_Command>
                continue;
 80041f2:	e052      	b.n	800429a <WiFi_HTTP_Send+0x4a6>
            }
            
            if(WiFi_SendRaw((uint8_t*)request, total_length) != WIFI_OK){
 80041f4:	f8b7 2294 	ldrh.w	r2, [r7, #660]	@ 0x294
 80041f8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80041fc:	4611      	mov	r1, r2
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff fd74 	bl	8003cec <WiFi_SendRaw>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d020      	beq.n	800424c <WiFi_HTTP_Send+0x458>
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: SendRaw failed!\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 800420a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800420e:	490b      	ldr	r1, [pc, #44]	@ (800423c <WiFi_HTTP_Send+0x448>)
 8004210:	480b      	ldr	r0, [pc, #44]	@ (8004240 <WiFi_HTTP_Send+0x44c>)
 8004212:	f7ff fca9 	bl	8003b68 <WiFi_Send_Command>
                continue;
 8004216:	e040      	b.n	800429a <WiFi_HTTP_Send+0x4a6>
 8004218:	0800fe7c 	.word	0x0800fe7c
 800421c:	0800fe90 	.word	0x0800fe90
 8004220:	0800fe9c 	.word	0x0800fe9c
 8004224:	0800feb0 	.word	0x0800feb0
 8004228:	0800fec8 	.word	0x0800fec8
 800422c:	0800fed8 	.word	0x0800fed8
 8004230:	0800fee4 	.word	0x0800fee4
 8004234:	0800ff00 	.word	0x0800ff00
 8004238:	0800ff04 	.word	0x0800ff04
 800423c:	0800ff20 	.word	0x0800ff20
 8004240:	0800ff24 	.word	0x0800ff24
 8004244:	0800ff34 	.word	0x0800ff34
 8004248:	0800ff44 	.word	0x0800ff44
            }

            wifi_status_t status = WiFi_Expect("+IPD", timeout_ms);
 800424c:	f8d7 12c0 	ldr.w	r1, [r7, #704]	@ 0x2c0
 8004250:	481b      	ldr	r0, [pc, #108]	@ (80042c0 <WiFi_HTTP_Send+0x4cc>)
 8004252:	f7ff fd7b 	bl	8003d4c <WiFi_Expect>
 8004256:	4603      	mov	r3, r0
 8004258:	f887 329b 	strb.w	r3, [r7, #667]	@ 0x29b
            if (status != WIFI_OK){
 800425c:	f897 329b 	ldrb.w	r3, [r7, #667]	@ 0x29b
 8004260:	2b00      	cmp	r3, #0
 8004262:	d007      	beq.n	8004274 <WiFi_HTTP_Send+0x480>
                status = WiFi_Expect("CLOSED", timeout_ms);
 8004264:	f8d7 12c0 	ldr.w	r1, [r7, #704]	@ 0x2c0
 8004268:	4816      	ldr	r0, [pc, #88]	@ (80042c4 <WiFi_HTTP_Send+0x4d0>)
 800426a:	f7ff fd6f 	bl	8003d4c <WiFi_Expect>
 800426e:	4603      	mov	r3, r0
 8004270:	f887 329b 	strb.w	r3, [r7, #667]	@ 0x29b
            }
            if (status != WIFI_OK){
 8004274:	f897 329b 	ldrb.w	r3, [r7, #667]	@ 0x29b
 8004278:	2b00      	cmp	r3, #0
 800427a:	d006      	beq.n	800428a <WiFi_HTTP_Send+0x496>
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: No HTTP response detected\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 800427c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004280:	4911      	ldr	r1, [pc, #68]	@ (80042c8 <WiFi_HTTP_Send+0x4d4>)
 8004282:	4812      	ldr	r0, [pc, #72]	@ (80042cc <WiFi_HTTP_Send+0x4d8>)
 8004284:	f7ff fc70 	bl	8003b68 <WiFi_Send_Command>
                continue;
 8004288:	e007      	b.n	800429a <WiFi_HTTP_Send+0x4a6>
            }
            else{
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: HTTP response received\r\n", i);
            }
            WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", timeout_ms);
 800428a:	f8d7 22c0 	ldr.w	r2, [r7, #704]	@ 0x2c0
 800428e:	490e      	ldr	r1, [pc, #56]	@ (80042c8 <WiFi_HTTP_Send+0x4d4>)
 8004290:	480e      	ldr	r0, [pc, #56]	@ (80042cc <WiFi_HTTP_Send+0x4d8>)
 8004292:	f7ff fc69 	bl	8003b68 <WiFi_Send_Command>
            return WIFI_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	e00c      	b.n	80042b4 <WiFi_HTTP_Send+0x4c0>
        for(int i = 1; i <= max_retries; i++){
 800429a:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 800429e:	3301      	adds	r3, #1
 80042a0:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 80042a4:	f897 32c4 	ldrb.w	r3, [r7, #708]	@ 0x2c4
 80042a8:	f8d7 229c 	ldr.w	r2, [r7, #668]	@ 0x29c
 80042ac:	429a      	cmp	r2, r3
 80042ae:	f77f af5d 	ble.w	800416c <WiFi_HTTP_Send+0x378>
        }
        return WIFI_ERROR;
 80042b2:	2301      	movs	r3, #1
    }
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	f507 772b 	add.w	r7, r7, #684	@ 0x2ac
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd90      	pop	{r4, r7, pc}
 80042be:	bf00      	nop
 80042c0:	0800ff48 	.word	0x0800ff48
 80042c4:	0800ff50 	.word	0x0800ff50
 80042c8:	0800ff20 	.word	0x0800ff20
 80042cc:	0800ff24 	.word	0x0800ff24

080042d0 <WiFi_HTTP_POST>:

wifi_status_t WiFi_HTTP_POST(const char* host_ip, uint16_t port, const char* path, const wifi_http_header_t* headers, const char* body, uint32_t timeout_ms, uint8_t max_retries){
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af04      	add	r7, sp, #16
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	607a      	str	r2, [r7, #4]
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	460b      	mov	r3, r1
 80042de:	817b      	strh	r3, [r7, #10]
    return WiFi_HTTP_Send("POST", host_ip, port, path, headers, body, timeout_ms, max_retries);
 80042e0:	897a      	ldrh	r2, [r7, #10]
 80042e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80042e6:	9303      	str	r3, [sp, #12]
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	9302      	str	r3, [sp, #8]
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	9301      	str	r3, [sp, #4]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	68f9      	ldr	r1, [r7, #12]
 80042f8:	4803      	ldr	r0, [pc, #12]	@ (8004308 <WiFi_HTTP_POST+0x38>)
 80042fa:	f7ff fd7b 	bl	8003df4 <WiFi_HTTP_Send>
 80042fe:	4603      	mov	r3, r0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	0800ff58 	.word	0x0800ff58

0800430c <build_sensor_json>:
#include "wifi_sensors.h"

static int build_sensor_json(char* out, uint16_t max_len, const sensors_readings_t* data){
 800430c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004310:	b08f      	sub	sp, #60	@ 0x3c
 8004312:	af08      	add	r7, sp, #32
 8004314:	60f8      	str	r0, [r7, #12]
 8004316:	460b      	mov	r3, r1
 8004318:	607a      	str	r2, [r7, #4]
 800431a:	817b      	strh	r3, [r7, #10]
    if (!out || !data){
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <build_sensor_json+0x1c>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d102      	bne.n	800432e <build_sensor_json+0x22>
        return -1;
 8004328:	f04f 33ff 	mov.w	r3, #4294967295
 800432c:	e038      	b.n	80043a0 <build_sensor_json+0x94>
    } 
    int written = snprintf(out, max_len,
 800432e:	897e      	ldrh	r6, [r7, #10]
        "  \"temperature\": %.2f,\r\n"
        "  \"pressure\": %.2f,\r\n"
        "  \"humidity\": %.2f,\r\n"
        "  \"gas\": %.2f\r\n"
        "}",
        data->timestamp,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	603b      	str	r3, [r7, #0]
        data->temperature,
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a1b      	ldr	r3, [r3, #32]
    int written = snprintf(out, max_len,
 8004338:	4618      	mov	r0, r3
 800433a:	f7fc f925 	bl	8000588 <__aeabi_f2d>
 800433e:	4604      	mov	r4, r0
 8004340:	460d      	mov	r5, r1
        data->pressure,
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    int written = snprintf(out, max_len,
 8004346:	4618      	mov	r0, r3
 8004348:	f7fc f91e 	bl	8000588 <__aeabi_f2d>
 800434c:	4680      	mov	r8, r0
 800434e:	4689      	mov	r9, r1
        data->humidity,
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    int written = snprintf(out, max_len,
 8004354:	4618      	mov	r0, r3
 8004356:	f7fc f917 	bl	8000588 <__aeabi_f2d>
 800435a:	4682      	mov	sl, r0
 800435c:	468b      	mov	fp, r1
        data->gas
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    int written = snprintf(out, max_len,
 8004362:	4618      	mov	r0, r3
 8004364:	f7fc f910 	bl	8000588 <__aeabi_f2d>
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004370:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004374:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004378:	e9cd 4500 	strd	r4, r5, [sp]
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	4a0b      	ldr	r2, [pc, #44]	@ (80043ac <build_sensor_json+0xa0>)
 8004380:	4631      	mov	r1, r6
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f009 fad0 	bl	800d928 <sniprintf>
 8004388:	6178      	str	r0, [r7, #20]
    );
    if (written < 0 || written >= max_len){
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2b00      	cmp	r3, #0
 800438e:	db03      	blt.n	8004398 <build_sensor_json+0x8c>
 8004390:	897b      	ldrh	r3, [r7, #10]
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	429a      	cmp	r2, r3
 8004396:	db02      	blt.n	800439e <build_sensor_json+0x92>
        return -1;
 8004398:	f04f 33ff 	mov.w	r3, #4294967295
 800439c:	e000      	b.n	80043a0 <build_sensor_json+0x94>
    }
    return written;
 800439e:	697b      	ldr	r3, [r7, #20]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	371c      	adds	r7, #28
 80043a4:	46bd      	mov	sp, r7
 80043a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043aa:	bf00      	nop
 80043ac:	0800ff70 	.word	0x0800ff70

080043b0 <WiFi_Sensors_Upload>:

wifi_status_t WiFi_Sensors_Upload(const sensors_readings_t* data){
 80043b0:	b590      	push	{r4, r7, lr}
 80043b2:	b0cd      	sub	sp, #308	@ 0x134
 80043b4:	af04      	add	r7, sp, #16
 80043b6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80043ba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80043be:	6018      	str	r0, [r3, #0]
    wifi_http_header_t headers[] = {
 80043c0:	4b17      	ldr	r3, [pc, #92]	@ (8004420 <WiFi_Sensors_Upload+0x70>)
 80043c2:	f507 7486 	add.w	r4, r7, #268	@ 0x10c
 80043c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        { "Content-Type", "application/json" },
        { NULL, NULL }
    };

    char json_buffer[256];
    int json_length = build_sensor_json(json_buffer, sizeof(json_buffer), data);
 80043cc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80043d0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80043d4:	f107 000c 	add.w	r0, r7, #12
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80043de:	f7ff ff95 	bl	800430c <build_sensor_json>
 80043e2:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
    if (json_length < 0) {
 80043e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	da01      	bge.n	80043f2 <WiFi_Sensors_Upload+0x42>
        WIFI_LOG("WiFi_Sensors_Upload: JSON build failed!\r\n");
        return WIFI_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e011      	b.n	8004416 <WiFi_Sensors_Upload+0x66>
    }
    WIFI_LOG("WiFi_Sensors_Upload: JSON payload:\n%s\n", json_buffer);
    return WiFi_HTTP_POST(SENSOR_SERVER_IP,SENSOR_SERVER_PORT,SENSOR_SERVER_PATH,headers,json_buffer, TIMEOUT_MS, MAX_RETRIES);
 80043f2:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 80043f6:	2305      	movs	r3, #5
 80043f8:	9302      	str	r3, [sp, #8]
 80043fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80043fe:	9301      	str	r3, [sp, #4]
 8004400:	f107 030c 	add.w	r3, r7, #12
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	4613      	mov	r3, r2
 8004408:	4a06      	ldr	r2, [pc, #24]	@ (8004424 <WiFi_Sensors_Upload+0x74>)
 800440a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800440e:	4806      	ldr	r0, [pc, #24]	@ (8004428 <WiFi_Sensors_Upload+0x78>)
 8004410:	f7ff ff5e 	bl	80042d0 <WiFi_HTTP_POST>
 8004414:	4603      	mov	r3, r0
}
 8004416:	4618      	mov	r0, r3
 8004418:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 800441c:	46bd      	mov	sp, r7
 800441e:	bd90      	pop	{r4, r7, pc}
 8004420:	08010018 	.word	0x08010018
 8004424:	0800ffdc 	.word	0x0800ffdc
 8004428:	0800ffe4 	.word	0x0800ffe4

0800442c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800442c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004464 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004430:	f7fe ffee 	bl	8003410 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004434:	480c      	ldr	r0, [pc, #48]	@ (8004468 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004436:	490d      	ldr	r1, [pc, #52]	@ (800446c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004438:	4a0d      	ldr	r2, [pc, #52]	@ (8004470 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800443a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800443c:	e002      	b.n	8004444 <LoopCopyDataInit>

0800443e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800443e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004442:	3304      	adds	r3, #4

08004444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004448:	d3f9      	bcc.n	800443e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800444a:	4a0a      	ldr	r2, [pc, #40]	@ (8004474 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800444c:	4c0a      	ldr	r4, [pc, #40]	@ (8004478 <LoopFillZerobss+0x22>)
  movs r3, #0
 800444e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004450:	e001      	b.n	8004456 <LoopFillZerobss>

08004452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004454:	3204      	adds	r2, #4

08004456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004458:	d3fb      	bcc.n	8004452 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800445a:	f009 fc53 	bl	800dd04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800445e:	f7fe fafd 	bl	8002a5c <main>
  bx  lr    
 8004462:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004464:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800446c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8004470:	0801040c 	.word	0x0801040c
  ldr r2, =_sbss
 8004474:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8004478:	200051e0 	.word	0x200051e0

0800447c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800447c:	e7fe      	b.n	800447c <ADC_IRQHandler>
	...

08004480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004484:	4b0e      	ldr	r3, [pc, #56]	@ (80044c0 <HAL_Init+0x40>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a0d      	ldr	r2, [pc, #52]	@ (80044c0 <HAL_Init+0x40>)
 800448a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800448e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004490:	4b0b      	ldr	r3, [pc, #44]	@ (80044c0 <HAL_Init+0x40>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a0a      	ldr	r2, [pc, #40]	@ (80044c0 <HAL_Init+0x40>)
 8004496:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800449a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800449c:	4b08      	ldr	r3, [pc, #32]	@ (80044c0 <HAL_Init+0x40>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a07      	ldr	r2, [pc, #28]	@ (80044c0 <HAL_Init+0x40>)
 80044a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044a8:	2003      	movs	r0, #3
 80044aa:	f000 fd0c 	bl	8004ec6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044ae:	200f      	movs	r0, #15
 80044b0:	f7fe fd7e 	bl	8002fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044b4:	f7fe fd50 	bl	8002f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40023c00 	.word	0x40023c00

080044c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044c8:	4b06      	ldr	r3, [pc, #24]	@ (80044e4 <HAL_IncTick+0x20>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	461a      	mov	r2, r3
 80044ce:	4b06      	ldr	r3, [pc, #24]	@ (80044e8 <HAL_IncTick+0x24>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4413      	add	r3, r2
 80044d4:	4a04      	ldr	r2, [pc, #16]	@ (80044e8 <HAL_IncTick+0x24>)
 80044d6:	6013      	str	r3, [r2, #0]
}
 80044d8:	bf00      	nop
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	20000018 	.word	0x20000018
 80044e8:	200006a8 	.word	0x200006a8

080044ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
  return uwTick;
 80044f0:	4b03      	ldr	r3, [pc, #12]	@ (8004500 <HAL_GetTick+0x14>)
 80044f2:	681b      	ldr	r3, [r3, #0]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	200006a8 	.word	0x200006a8

08004504 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800450c:	f7ff ffee 	bl	80044ec <HAL_GetTick>
 8004510:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d005      	beq.n	800452a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800451e:	4b0a      	ldr	r3, [pc, #40]	@ (8004548 <HAL_Delay+0x44>)
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4413      	add	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800452a:	bf00      	nop
 800452c:	f7ff ffde 	bl	80044ec <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	429a      	cmp	r2, r3
 800453a:	d8f7      	bhi.n	800452c <HAL_Delay+0x28>
  {
  }
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	3710      	adds	r7, #16
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	20000018 	.word	0x20000018

0800454c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004554:	2300      	movs	r3, #0
 8004556:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e033      	b.n	80045ca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	2b00      	cmp	r3, #0
 8004568:	d109      	bne.n	800457e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fd fa84 	bl	8001a78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	f003 0310 	and.w	r3, r3, #16
 8004586:	2b00      	cmp	r3, #0
 8004588:	d118      	bne.n	80045bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004592:	f023 0302 	bic.w	r3, r3, #2
 8004596:	f043 0202 	orr.w	r2, r3, #2
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fae8 	bl	8004b74 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ae:	f023 0303 	bic.w	r3, r3, #3
 80045b2:	f043 0201 	orr.w	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80045ba:	e001      	b.n	80045c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80045c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
	...

080045d4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80045dc:	2300      	movs	r3, #0
 80045de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <HAL_ADC_Start+0x1a>
 80045ea:	2302      	movs	r3, #2
 80045ec:	e0b2      	b.n	8004754 <HAL_ADC_Start+0x180>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b01      	cmp	r3, #1
 8004602:	d018      	beq.n	8004636 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689a      	ldr	r2, [r3, #8]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0201 	orr.w	r2, r2, #1
 8004612:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004614:	4b52      	ldr	r3, [pc, #328]	@ (8004760 <HAL_ADC_Start+0x18c>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a52      	ldr	r2, [pc, #328]	@ (8004764 <HAL_ADC_Start+0x190>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	0c9a      	lsrs	r2, r3, #18
 8004620:	4613      	mov	r3, r2
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	4413      	add	r3, r2
 8004626:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004628:	e002      	b.n	8004630 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	3b01      	subs	r3, #1
 800462e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1f9      	bne.n	800462a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f003 0301 	and.w	r3, r3, #1
 8004640:	2b01      	cmp	r3, #1
 8004642:	d17a      	bne.n	800473a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004648:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800464c:	f023 0301 	bic.w	r3, r3, #1
 8004650:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004662:	2b00      	cmp	r3, #0
 8004664:	d007      	beq.n	8004676 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800466e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800467e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004682:	d106      	bne.n	8004692 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004688:	f023 0206 	bic.w	r2, r3, #6
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	645a      	str	r2, [r3, #68]	@ 0x44
 8004690:	e002      	b.n	8004698 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046a0:	4b31      	ldr	r3, [pc, #196]	@ (8004768 <HAL_ADC_Start+0x194>)
 80046a2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80046ac:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f003 031f 	and.w	r3, r3, #31
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d12a      	bne.n	8004710 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a2b      	ldr	r2, [pc, #172]	@ (800476c <HAL_ADC_Start+0x198>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d015      	beq.n	80046f0 <HAL_ADC_Start+0x11c>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a29      	ldr	r2, [pc, #164]	@ (8004770 <HAL_ADC_Start+0x19c>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d105      	bne.n	80046da <HAL_ADC_Start+0x106>
 80046ce:	4b26      	ldr	r3, [pc, #152]	@ (8004768 <HAL_ADC_Start+0x194>)
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f003 031f 	and.w	r3, r3, #31
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00a      	beq.n	80046f0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a25      	ldr	r2, [pc, #148]	@ (8004774 <HAL_ADC_Start+0x1a0>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d136      	bne.n	8004752 <HAL_ADC_Start+0x17e>
 80046e4:	4b20      	ldr	r3, [pc, #128]	@ (8004768 <HAL_ADC_Start+0x194>)
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f003 0310 	and.w	r3, r3, #16
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d130      	bne.n	8004752 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d129      	bne.n	8004752 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800470c:	609a      	str	r2, [r3, #8]
 800470e:	e020      	b.n	8004752 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a15      	ldr	r2, [pc, #84]	@ (800476c <HAL_ADC_Start+0x198>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d11b      	bne.n	8004752 <HAL_ADC_Start+0x17e>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d114      	bne.n	8004752 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004736:	609a      	str	r2, [r3, #8]
 8004738:	e00b      	b.n	8004752 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473e:	f043 0210 	orr.w	r2, r3, #16
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800474a:	f043 0201 	orr.w	r2, r3, #1
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	2000000c 	.word	0x2000000c
 8004764:	431bde83 	.word	0x431bde83
 8004768:	40012300 	.word	0x40012300
 800476c:	40012000 	.word	0x40012000
 8004770:	40012100 	.word	0x40012100
 8004774:	40012200 	.word	0x40012200

08004778 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004786:	2b01      	cmp	r3, #1
 8004788:	d101      	bne.n	800478e <HAL_ADC_Stop+0x16>
 800478a:	2302      	movs	r3, #2
 800478c:	e021      	b.n	80047d2 <HAL_ADC_Stop+0x5a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689a      	ldr	r2, [r3, #8]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 0201 	bic.w	r2, r2, #1
 80047a4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d109      	bne.n	80047c8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80047bc:	f023 0301 	bic.w	r3, r3, #1
 80047c0:	f043 0201 	orr.w	r2, r3, #1
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
 80047e6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80047e8:	2300      	movs	r3, #0
 80047ea:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d113      	bne.n	8004824 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004806:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800480a:	d10b      	bne.n	8004824 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004810:	f043 0220 	orr.w	r2, r3, #32
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e063      	b.n	80048ec <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004824:	f7ff fe62 	bl	80044ec <HAL_GetTick>
 8004828:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800482a:	e021      	b.n	8004870 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004832:	d01d      	beq.n	8004870 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d007      	beq.n	800484a <HAL_ADC_PollForConversion+0x6c>
 800483a:	f7ff fe57 	bl	80044ec <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	429a      	cmp	r2, r3
 8004848:	d212      	bcs.n	8004870 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b02      	cmp	r3, #2
 8004856:	d00b      	beq.n	8004870 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485c:	f043 0204 	orr.w	r2, r3, #4
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e03d      	b.n	80048ec <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b02      	cmp	r3, #2
 800487c:	d1d6      	bne.n	800482c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f06f 0212 	mvn.w	r2, #18
 8004886:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d123      	bne.n	80048ea <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d11f      	bne.n	80048ea <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d006      	beq.n	80048c6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d111      	bne.n	80048ea <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d105      	bne.n	80048ea <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e2:	f043 0201 	orr.w	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004902:	4618      	mov	r0, r3
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
	...

08004910 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <HAL_ADC_ConfigChannel+0x1c>
 8004928:	2302      	movs	r3, #2
 800492a:	e113      	b.n	8004b54 <HAL_ADC_ConfigChannel+0x244>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2b09      	cmp	r3, #9
 800493a:	d925      	bls.n	8004988 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68d9      	ldr	r1, [r3, #12]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	b29b      	uxth	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	4613      	mov	r3, r2
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	4413      	add	r3, r2
 8004950:	3b1e      	subs	r3, #30
 8004952:	2207      	movs	r2, #7
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	43da      	mvns	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	400a      	ands	r2, r1
 8004960:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68d9      	ldr	r1, [r3, #12]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	b29b      	uxth	r3, r3
 8004972:	4618      	mov	r0, r3
 8004974:	4603      	mov	r3, r0
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	4403      	add	r3, r0
 800497a:	3b1e      	subs	r3, #30
 800497c:	409a      	lsls	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	60da      	str	r2, [r3, #12]
 8004986:	e022      	b.n	80049ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6919      	ldr	r1, [r3, #16]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	b29b      	uxth	r3, r3
 8004994:	461a      	mov	r2, r3
 8004996:	4613      	mov	r3, r2
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	4413      	add	r3, r2
 800499c:	2207      	movs	r2, #7
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43da      	mvns	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	400a      	ands	r2, r1
 80049aa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6919      	ldr	r1, [r3, #16]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	4618      	mov	r0, r3
 80049be:	4603      	mov	r3, r0
 80049c0:	005b      	lsls	r3, r3, #1
 80049c2:	4403      	add	r3, r0
 80049c4:	409a      	lsls	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2b06      	cmp	r3, #6
 80049d4:	d824      	bhi.n	8004a20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4413      	add	r3, r2
 80049e6:	3b05      	subs	r3, #5
 80049e8:	221f      	movs	r2, #31
 80049ea:	fa02 f303 	lsl.w	r3, r2, r3
 80049ee:	43da      	mvns	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	400a      	ands	r2, r1
 80049f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	4618      	mov	r0, r3
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	3b05      	subs	r3, #5
 8004a12:	fa00 f203 	lsl.w	r2, r0, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004a1e:	e04c      	b.n	8004aba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b0c      	cmp	r3, #12
 8004a26:	d824      	bhi.n	8004a72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4413      	add	r3, r2
 8004a38:	3b23      	subs	r3, #35	@ 0x23
 8004a3a:	221f      	movs	r2, #31
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	43da      	mvns	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	400a      	ands	r2, r1
 8004a48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	4618      	mov	r0, r3
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	3b23      	subs	r3, #35	@ 0x23
 8004a64:	fa00 f203 	lsl.w	r2, r0, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a70:	e023      	b.n	8004aba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	4413      	add	r3, r2
 8004a82:	3b41      	subs	r3, #65	@ 0x41
 8004a84:	221f      	movs	r2, #31
 8004a86:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8a:	43da      	mvns	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	400a      	ands	r2, r1
 8004a92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4413      	add	r3, r2
 8004aac:	3b41      	subs	r3, #65	@ 0x41
 8004aae:	fa00 f203 	lsl.w	r2, r0, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004aba:	4b29      	ldr	r3, [pc, #164]	@ (8004b60 <HAL_ADC_ConfigChannel+0x250>)
 8004abc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a28      	ldr	r2, [pc, #160]	@ (8004b64 <HAL_ADC_ConfigChannel+0x254>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d10f      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x1d8>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b12      	cmp	r3, #18
 8004ace:	d10b      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a1d      	ldr	r2, [pc, #116]	@ (8004b64 <HAL_ADC_ConfigChannel+0x254>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d12b      	bne.n	8004b4a <HAL_ADC_ConfigChannel+0x23a>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a1c      	ldr	r2, [pc, #112]	@ (8004b68 <HAL_ADC_ConfigChannel+0x258>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d003      	beq.n	8004b04 <HAL_ADC_ConfigChannel+0x1f4>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2b11      	cmp	r3, #17
 8004b02:	d122      	bne.n	8004b4a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a11      	ldr	r2, [pc, #68]	@ (8004b68 <HAL_ADC_ConfigChannel+0x258>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d111      	bne.n	8004b4a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b26:	4b11      	ldr	r3, [pc, #68]	@ (8004b6c <HAL_ADC_ConfigChannel+0x25c>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a11      	ldr	r2, [pc, #68]	@ (8004b70 <HAL_ADC_ConfigChannel+0x260>)
 8004b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b30:	0c9a      	lsrs	r2, r3, #18
 8004b32:	4613      	mov	r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	4413      	add	r3, r2
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004b3c:	e002      	b.n	8004b44 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	3b01      	subs	r3, #1
 8004b42:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f9      	bne.n	8004b3e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	40012300 	.word	0x40012300
 8004b64:	40012000 	.word	0x40012000
 8004b68:	10000012 	.word	0x10000012
 8004b6c:	2000000c 	.word	0x2000000c
 8004b70:	431bde83 	.word	0x431bde83

08004b74 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b7c:	4b79      	ldr	r3, [pc, #484]	@ (8004d64 <ADC_Init+0x1f0>)
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	431a      	orrs	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ba8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	6859      	ldr	r1, [r3, #4]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	021a      	lsls	r2, r3, #8
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004bcc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6859      	ldr	r1, [r3, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689a      	ldr	r2, [r3, #8]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6899      	ldr	r1, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68da      	ldr	r2, [r3, #12]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c06:	4a58      	ldr	r2, [pc, #352]	@ (8004d68 <ADC_Init+0x1f4>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d022      	beq.n	8004c52 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c1a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6899      	ldr	r1, [r3, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004c3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6899      	ldr	r1, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	609a      	str	r2, [r3, #8]
 8004c50:	e00f      	b.n	8004c72 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004c70:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0202 	bic.w	r2, r2, #2
 8004c80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6899      	ldr	r1, [r3, #8]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	7e1b      	ldrb	r3, [r3, #24]
 8004c8c:	005a      	lsls	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01b      	beq.n	8004cd8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cae:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004cbe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6859      	ldr	r1, [r3, #4]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	035a      	lsls	r2, r3, #13
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	605a      	str	r2, [r3, #4]
 8004cd6:	e007      	b.n	8004ce8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ce6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004cf6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	051a      	lsls	r2, r3, #20
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004d1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6899      	ldr	r1, [r3, #8]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004d2a:	025a      	lsls	r2, r3, #9
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689a      	ldr	r2, [r3, #8]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6899      	ldr	r1, [r3, #8]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	029a      	lsls	r2, r3, #10
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	609a      	str	r2, [r3, #8]
}
 8004d58:	bf00      	nop
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr
 8004d64:	40012300 	.word	0x40012300
 8004d68:	0f000001 	.word	0x0f000001

08004d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f003 0307 	and.w	r3, r3, #7
 8004d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004db0 <__NVIC_SetPriorityGrouping+0x44>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d88:	4013      	ands	r3, r2
 8004d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004d98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d9e:	4a04      	ldr	r2, [pc, #16]	@ (8004db0 <__NVIC_SetPriorityGrouping+0x44>)
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	60d3      	str	r3, [r2, #12]
}
 8004da4:	bf00      	nop
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	e000ed00 	.word	0xe000ed00

08004db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004db8:	4b04      	ldr	r3, [pc, #16]	@ (8004dcc <__NVIC_GetPriorityGrouping+0x18>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	0a1b      	lsrs	r3, r3, #8
 8004dbe:	f003 0307 	and.w	r3, r3, #7
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	e000ed00 	.word	0xe000ed00

08004dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	db0b      	blt.n	8004dfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	f003 021f 	and.w	r2, r3, #31
 8004de8:	4907      	ldr	r1, [pc, #28]	@ (8004e08 <__NVIC_EnableIRQ+0x38>)
 8004dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	2001      	movs	r0, #1
 8004df2:	fa00 f202 	lsl.w	r2, r0, r2
 8004df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	e000e100 	.word	0xe000e100

08004e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4603      	mov	r3, r0
 8004e14:	6039      	str	r1, [r7, #0]
 8004e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	db0a      	blt.n	8004e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	b2da      	uxtb	r2, r3
 8004e24:	490c      	ldr	r1, [pc, #48]	@ (8004e58 <__NVIC_SetPriority+0x4c>)
 8004e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e2a:	0112      	lsls	r2, r2, #4
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	440b      	add	r3, r1
 8004e30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e34:	e00a      	b.n	8004e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	4908      	ldr	r1, [pc, #32]	@ (8004e5c <__NVIC_SetPriority+0x50>)
 8004e3c:	79fb      	ldrb	r3, [r7, #7]
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	3b04      	subs	r3, #4
 8004e44:	0112      	lsls	r2, r2, #4
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	440b      	add	r3, r1
 8004e4a:	761a      	strb	r2, [r3, #24]
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr
 8004e58:	e000e100 	.word	0xe000e100
 8004e5c:	e000ed00 	.word	0xe000ed00

08004e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b089      	sub	sp, #36	@ 0x24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	f1c3 0307 	rsb	r3, r3, #7
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	bf28      	it	cs
 8004e7e:	2304      	movcs	r3, #4
 8004e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	3304      	adds	r3, #4
 8004e86:	2b06      	cmp	r3, #6
 8004e88:	d902      	bls.n	8004e90 <NVIC_EncodePriority+0x30>
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	3b03      	subs	r3, #3
 8004e8e:	e000      	b.n	8004e92 <NVIC_EncodePriority+0x32>
 8004e90:	2300      	movs	r3, #0
 8004e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e94:	f04f 32ff 	mov.w	r2, #4294967295
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9e:	43da      	mvns	r2, r3
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	401a      	ands	r2, r3
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb2:	43d9      	mvns	r1, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004eb8:	4313      	orrs	r3, r2
         );
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3724      	adds	r7, #36	@ 0x24
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr

08004ec6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b082      	sub	sp, #8
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7ff ff4c 	bl	8004d6c <__NVIC_SetPriorityGrouping>
}
 8004ed4:	bf00      	nop
 8004ed6:	3708      	adds	r7, #8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b086      	sub	sp, #24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004eea:	2300      	movs	r3, #0
 8004eec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004eee:	f7ff ff61 	bl	8004db4 <__NVIC_GetPriorityGrouping>
 8004ef2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	68b9      	ldr	r1, [r7, #8]
 8004ef8:	6978      	ldr	r0, [r7, #20]
 8004efa:	f7ff ffb1 	bl	8004e60 <NVIC_EncodePriority>
 8004efe:	4602      	mov	r2, r0
 8004f00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f04:	4611      	mov	r1, r2
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff ff80 	bl	8004e0c <__NVIC_SetPriority>
}
 8004f0c:	bf00      	nop
 8004f0e:	3718      	adds	r7, #24
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7ff ff54 	bl	8004dd0 <__NVIC_EnableIRQ>
}
 8004f28:	bf00      	nop
 8004f2a:	3708      	adds	r7, #8
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004f3e:	f7ff fad5 	bl	80044ec <HAL_GetTick>
 8004f42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d008      	beq.n	8004f62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2280      	movs	r2, #128	@ 0x80
 8004f54:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e052      	b.n	8005008 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 0216 	bic.w	r2, r2, #22
 8004f70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	695a      	ldr	r2, [r3, #20]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d103      	bne.n	8004f92 <HAL_DMA_Abort+0x62>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d007      	beq.n	8004fa2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f022 0208 	bic.w	r2, r2, #8
 8004fa0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f022 0201 	bic.w	r2, r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fb2:	e013      	b.n	8004fdc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004fb4:	f7ff fa9a 	bl	80044ec <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b05      	cmp	r3, #5
 8004fc0:	d90c      	bls.n	8004fdc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2220      	movs	r2, #32
 8004fc6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2203      	movs	r2, #3
 8004fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e015      	b.n	8005008 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1e4      	bne.n	8004fb4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fee:	223f      	movs	r2, #63	@ 0x3f
 8004ff0:	409a      	lsls	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800501e:	b2db      	uxtb	r3, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d004      	beq.n	800502e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2280      	movs	r2, #128	@ 0x80
 8005028:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e00c      	b.n	8005048 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2205      	movs	r2, #5
 8005032:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 0201 	bic.w	r2, r2, #1
 8005044:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005054:	b480      	push	{r7}
 8005056:	b089      	sub	sp, #36	@ 0x24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800505e:	2300      	movs	r3, #0
 8005060:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005062:	2300      	movs	r3, #0
 8005064:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005066:	2300      	movs	r3, #0
 8005068:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800506a:	2300      	movs	r3, #0
 800506c:	61fb      	str	r3, [r7, #28]
 800506e:	e177      	b.n	8005360 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005070:	2201      	movs	r2, #1
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	fa02 f303 	lsl.w	r3, r2, r3
 8005078:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	4013      	ands	r3, r2
 8005082:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	429a      	cmp	r2, r3
 800508a:	f040 8166 	bne.w	800535a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	2b01      	cmp	r3, #1
 8005098:	d005      	beq.n	80050a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d130      	bne.n	8005108 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	005b      	lsls	r3, r3, #1
 80050b0:	2203      	movs	r2, #3
 80050b2:	fa02 f303 	lsl.w	r3, r2, r3
 80050b6:	43db      	mvns	r3, r3
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	4013      	ands	r3, r2
 80050bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	68da      	ldr	r2, [r3, #12]
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ca:	69ba      	ldr	r2, [r7, #24]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	69ba      	ldr	r2, [r7, #24]
 80050d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050dc:	2201      	movs	r2, #1
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	fa02 f303 	lsl.w	r3, r2, r3
 80050e4:	43db      	mvns	r3, r3
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	4013      	ands	r3, r2
 80050ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	091b      	lsrs	r3, r3, #4
 80050f2:	f003 0201 	and.w	r2, r3, #1
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	fa02 f303 	lsl.w	r3, r2, r3
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	4313      	orrs	r3, r2
 8005100:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	69ba      	ldr	r2, [r7, #24]
 8005106:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f003 0303 	and.w	r3, r3, #3
 8005110:	2b03      	cmp	r3, #3
 8005112:	d017      	beq.n	8005144 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	2203      	movs	r2, #3
 8005120:	fa02 f303 	lsl.w	r3, r2, r3
 8005124:	43db      	mvns	r3, r3
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	4013      	ands	r3, r2
 800512a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	689a      	ldr	r2, [r3, #8]
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	4313      	orrs	r3, r2
 800513c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f003 0303 	and.w	r3, r3, #3
 800514c:	2b02      	cmp	r3, #2
 800514e:	d123      	bne.n	8005198 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	08da      	lsrs	r2, r3, #3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3208      	adds	r2, #8
 8005158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800515c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	f003 0307 	and.w	r3, r3, #7
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	220f      	movs	r2, #15
 8005168:	fa02 f303 	lsl.w	r3, r2, r3
 800516c:	43db      	mvns	r3, r3
 800516e:	69ba      	ldr	r2, [r7, #24]
 8005170:	4013      	ands	r3, r2
 8005172:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	691a      	ldr	r2, [r3, #16]
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	f003 0307 	and.w	r3, r3, #7
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	fa02 f303 	lsl.w	r3, r2, r3
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	4313      	orrs	r3, r2
 8005188:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	08da      	lsrs	r2, r3, #3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	3208      	adds	r2, #8
 8005192:	69b9      	ldr	r1, [r7, #24]
 8005194:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	005b      	lsls	r3, r3, #1
 80051a2:	2203      	movs	r2, #3
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	43db      	mvns	r3, r3
 80051aa:	69ba      	ldr	r2, [r7, #24]
 80051ac:	4013      	ands	r3, r2
 80051ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f003 0203 	and.w	r2, r3, #3
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	fa02 f303 	lsl.w	r3, r2, r3
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f000 80c0 	beq.w	800535a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051da:	2300      	movs	r3, #0
 80051dc:	60fb      	str	r3, [r7, #12]
 80051de:	4b66      	ldr	r3, [pc, #408]	@ (8005378 <HAL_GPIO_Init+0x324>)
 80051e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e2:	4a65      	ldr	r2, [pc, #404]	@ (8005378 <HAL_GPIO_Init+0x324>)
 80051e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80051ea:	4b63      	ldr	r3, [pc, #396]	@ (8005378 <HAL_GPIO_Init+0x324>)
 80051ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051f6:	4a61      	ldr	r2, [pc, #388]	@ (800537c <HAL_GPIO_Init+0x328>)
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	089b      	lsrs	r3, r3, #2
 80051fc:	3302      	adds	r3, #2
 80051fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005202:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	f003 0303 	and.w	r3, r3, #3
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	220f      	movs	r2, #15
 800520e:	fa02 f303 	lsl.w	r3, r2, r3
 8005212:	43db      	mvns	r3, r3
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	4013      	ands	r3, r2
 8005218:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a58      	ldr	r2, [pc, #352]	@ (8005380 <HAL_GPIO_Init+0x32c>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d037      	beq.n	8005292 <HAL_GPIO_Init+0x23e>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a57      	ldr	r2, [pc, #348]	@ (8005384 <HAL_GPIO_Init+0x330>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d031      	beq.n	800528e <HAL_GPIO_Init+0x23a>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a56      	ldr	r2, [pc, #344]	@ (8005388 <HAL_GPIO_Init+0x334>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d02b      	beq.n	800528a <HAL_GPIO_Init+0x236>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a55      	ldr	r2, [pc, #340]	@ (800538c <HAL_GPIO_Init+0x338>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d025      	beq.n	8005286 <HAL_GPIO_Init+0x232>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a54      	ldr	r2, [pc, #336]	@ (8005390 <HAL_GPIO_Init+0x33c>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d01f      	beq.n	8005282 <HAL_GPIO_Init+0x22e>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a53      	ldr	r2, [pc, #332]	@ (8005394 <HAL_GPIO_Init+0x340>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d019      	beq.n	800527e <HAL_GPIO_Init+0x22a>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a52      	ldr	r2, [pc, #328]	@ (8005398 <HAL_GPIO_Init+0x344>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d013      	beq.n	800527a <HAL_GPIO_Init+0x226>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a51      	ldr	r2, [pc, #324]	@ (800539c <HAL_GPIO_Init+0x348>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00d      	beq.n	8005276 <HAL_GPIO_Init+0x222>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a50      	ldr	r2, [pc, #320]	@ (80053a0 <HAL_GPIO_Init+0x34c>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d007      	beq.n	8005272 <HAL_GPIO_Init+0x21e>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a4f      	ldr	r2, [pc, #316]	@ (80053a4 <HAL_GPIO_Init+0x350>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d101      	bne.n	800526e <HAL_GPIO_Init+0x21a>
 800526a:	2309      	movs	r3, #9
 800526c:	e012      	b.n	8005294 <HAL_GPIO_Init+0x240>
 800526e:	230a      	movs	r3, #10
 8005270:	e010      	b.n	8005294 <HAL_GPIO_Init+0x240>
 8005272:	2308      	movs	r3, #8
 8005274:	e00e      	b.n	8005294 <HAL_GPIO_Init+0x240>
 8005276:	2307      	movs	r3, #7
 8005278:	e00c      	b.n	8005294 <HAL_GPIO_Init+0x240>
 800527a:	2306      	movs	r3, #6
 800527c:	e00a      	b.n	8005294 <HAL_GPIO_Init+0x240>
 800527e:	2305      	movs	r3, #5
 8005280:	e008      	b.n	8005294 <HAL_GPIO_Init+0x240>
 8005282:	2304      	movs	r3, #4
 8005284:	e006      	b.n	8005294 <HAL_GPIO_Init+0x240>
 8005286:	2303      	movs	r3, #3
 8005288:	e004      	b.n	8005294 <HAL_GPIO_Init+0x240>
 800528a:	2302      	movs	r3, #2
 800528c:	e002      	b.n	8005294 <HAL_GPIO_Init+0x240>
 800528e:	2301      	movs	r3, #1
 8005290:	e000      	b.n	8005294 <HAL_GPIO_Init+0x240>
 8005292:	2300      	movs	r3, #0
 8005294:	69fa      	ldr	r2, [r7, #28]
 8005296:	f002 0203 	and.w	r2, r2, #3
 800529a:	0092      	lsls	r2, r2, #2
 800529c:	4093      	lsls	r3, r2
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052a4:	4935      	ldr	r1, [pc, #212]	@ (800537c <HAL_GPIO_Init+0x328>)
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	089b      	lsrs	r3, r3, #2
 80052aa:	3302      	adds	r3, #2
 80052ac:	69ba      	ldr	r2, [r7, #24]
 80052ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052b2:	4b3d      	ldr	r3, [pc, #244]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	43db      	mvns	r3, r3
 80052bc:	69ba      	ldr	r2, [r7, #24]
 80052be:	4013      	ands	r3, r2
 80052c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052d6:	4a34      	ldr	r2, [pc, #208]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052dc:	4b32      	ldr	r3, [pc, #200]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	43db      	mvns	r3, r3
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	4013      	ands	r3, r2
 80052ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005300:	4a29      	ldr	r2, [pc, #164]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005306:	4b28      	ldr	r3, [pc, #160]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	43db      	mvns	r3, r3
 8005310:	69ba      	ldr	r2, [r7, #24]
 8005312:	4013      	ands	r3, r2
 8005314:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005322:	69ba      	ldr	r2, [r7, #24]
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	4313      	orrs	r3, r2
 8005328:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800532a:	4a1f      	ldr	r2, [pc, #124]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005330:	4b1d      	ldr	r3, [pc, #116]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	43db      	mvns	r3, r3
 800533a:	69ba      	ldr	r2, [r7, #24]
 800533c:	4013      	ands	r3, r2
 800533e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d003      	beq.n	8005354 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	4313      	orrs	r3, r2
 8005352:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005354:	4a14      	ldr	r2, [pc, #80]	@ (80053a8 <HAL_GPIO_Init+0x354>)
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	3301      	adds	r3, #1
 800535e:	61fb      	str	r3, [r7, #28]
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	2b0f      	cmp	r3, #15
 8005364:	f67f ae84 	bls.w	8005070 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	3724      	adds	r7, #36	@ 0x24
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	40023800 	.word	0x40023800
 800537c:	40013800 	.word	0x40013800
 8005380:	40020000 	.word	0x40020000
 8005384:	40020400 	.word	0x40020400
 8005388:	40020800 	.word	0x40020800
 800538c:	40020c00 	.word	0x40020c00
 8005390:	40021000 	.word	0x40021000
 8005394:	40021400 	.word	0x40021400
 8005398:	40021800 	.word	0x40021800
 800539c:	40021c00 	.word	0x40021c00
 80053a0:	40022000 	.word	0x40022000
 80053a4:	40022400 	.word	0x40022400
 80053a8:	40013c00 	.word	0x40013c00

080053ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	807b      	strh	r3, [r7, #2]
 80053b8:	4613      	mov	r3, r2
 80053ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80053bc:	787b      	ldrb	r3, [r7, #1]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053c2:	887a      	ldrh	r2, [r7, #2]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80053c8:	e003      	b.n	80053d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80053ca:	887b      	ldrh	r3, [r7, #2]
 80053cc:	041a      	lsls	r2, r3, #16
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	619a      	str	r2, [r3, #24]
}
 80053d2:	bf00      	nop
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
	...

080053e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	4603      	mov	r3, r0
 80053e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80053ea:	4b08      	ldr	r3, [pc, #32]	@ (800540c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80053ec:	695a      	ldr	r2, [r3, #20]
 80053ee:	88fb      	ldrh	r3, [r7, #6]
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d006      	beq.n	8005404 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80053f6:	4a05      	ldr	r2, [pc, #20]	@ (800540c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80053f8:	88fb      	ldrh	r3, [r7, #6]
 80053fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80053fc:	88fb      	ldrh	r3, [r7, #6]
 80053fe:	4618      	mov	r0, r3
 8005400:	f7fd ffdc 	bl	80033bc <HAL_GPIO_EXTI_Callback>
  }
}
 8005404:	bf00      	nop
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	40013c00 	.word	0x40013c00

08005410 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e12b      	b.n	800567a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d106      	bne.n	800543c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7fd fab2 	bl	80029a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2224      	movs	r2, #36	@ 0x24
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0201 	bic.w	r2, r2, #1
 8005452:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005462:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005472:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005474:	f001 fd0c 	bl	8006e90 <HAL_RCC_GetPCLK1Freq>
 8005478:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	4a81      	ldr	r2, [pc, #516]	@ (8005684 <HAL_I2C_Init+0x274>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d807      	bhi.n	8005494 <HAL_I2C_Init+0x84>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	4a80      	ldr	r2, [pc, #512]	@ (8005688 <HAL_I2C_Init+0x278>)
 8005488:	4293      	cmp	r3, r2
 800548a:	bf94      	ite	ls
 800548c:	2301      	movls	r3, #1
 800548e:	2300      	movhi	r3, #0
 8005490:	b2db      	uxtb	r3, r3
 8005492:	e006      	b.n	80054a2 <HAL_I2C_Init+0x92>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	4a7d      	ldr	r2, [pc, #500]	@ (800568c <HAL_I2C_Init+0x27c>)
 8005498:	4293      	cmp	r3, r2
 800549a:	bf94      	ite	ls
 800549c:	2301      	movls	r3, #1
 800549e:	2300      	movhi	r3, #0
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e0e7      	b.n	800567a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	4a78      	ldr	r2, [pc, #480]	@ (8005690 <HAL_I2C_Init+0x280>)
 80054ae:	fba2 2303 	umull	r2, r3, r2, r3
 80054b2:	0c9b      	lsrs	r3, r3, #18
 80054b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	430a      	orrs	r2, r1
 80054c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	4a6a      	ldr	r2, [pc, #424]	@ (8005684 <HAL_I2C_Init+0x274>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d802      	bhi.n	80054e4 <HAL_I2C_Init+0xd4>
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	3301      	adds	r3, #1
 80054e2:	e009      	b.n	80054f8 <HAL_I2C_Init+0xe8>
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80054ea:	fb02 f303 	mul.w	r3, r2, r3
 80054ee:	4a69      	ldr	r2, [pc, #420]	@ (8005694 <HAL_I2C_Init+0x284>)
 80054f0:	fba2 2303 	umull	r2, r3, r2, r3
 80054f4:	099b      	lsrs	r3, r3, #6
 80054f6:	3301      	adds	r3, #1
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	6812      	ldr	r2, [r2, #0]
 80054fc:	430b      	orrs	r3, r1
 80054fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800550a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	495c      	ldr	r1, [pc, #368]	@ (8005684 <HAL_I2C_Init+0x274>)
 8005514:	428b      	cmp	r3, r1
 8005516:	d819      	bhi.n	800554c <HAL_I2C_Init+0x13c>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	1e59      	subs	r1, r3, #1
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	fbb1 f3f3 	udiv	r3, r1, r3
 8005526:	1c59      	adds	r1, r3, #1
 8005528:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800552c:	400b      	ands	r3, r1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00a      	beq.n	8005548 <HAL_I2C_Init+0x138>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	1e59      	subs	r1, r3, #1
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	005b      	lsls	r3, r3, #1
 800553c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005540:	3301      	adds	r3, #1
 8005542:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005546:	e051      	b.n	80055ec <HAL_I2C_Init+0x1dc>
 8005548:	2304      	movs	r3, #4
 800554a:	e04f      	b.n	80055ec <HAL_I2C_Init+0x1dc>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d111      	bne.n	8005578 <HAL_I2C_Init+0x168>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	1e58      	subs	r0, r3, #1
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6859      	ldr	r1, [r3, #4]
 800555c:	460b      	mov	r3, r1
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	440b      	add	r3, r1
 8005562:	fbb0 f3f3 	udiv	r3, r0, r3
 8005566:	3301      	adds	r3, #1
 8005568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800556c:	2b00      	cmp	r3, #0
 800556e:	bf0c      	ite	eq
 8005570:	2301      	moveq	r3, #1
 8005572:	2300      	movne	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	e012      	b.n	800559e <HAL_I2C_Init+0x18e>
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	1e58      	subs	r0, r3, #1
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6859      	ldr	r1, [r3, #4]
 8005580:	460b      	mov	r3, r1
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	440b      	add	r3, r1
 8005586:	0099      	lsls	r1, r3, #2
 8005588:	440b      	add	r3, r1
 800558a:	fbb0 f3f3 	udiv	r3, r0, r3
 800558e:	3301      	adds	r3, #1
 8005590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005594:	2b00      	cmp	r3, #0
 8005596:	bf0c      	ite	eq
 8005598:	2301      	moveq	r3, #1
 800559a:	2300      	movne	r3, #0
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_I2C_Init+0x196>
 80055a2:	2301      	movs	r3, #1
 80055a4:	e022      	b.n	80055ec <HAL_I2C_Init+0x1dc>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10e      	bne.n	80055cc <HAL_I2C_Init+0x1bc>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	1e58      	subs	r0, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6859      	ldr	r1, [r3, #4]
 80055b6:	460b      	mov	r3, r1
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	440b      	add	r3, r1
 80055bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80055c0:	3301      	adds	r3, #1
 80055c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055ca:	e00f      	b.n	80055ec <HAL_I2C_Init+0x1dc>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	1e58      	subs	r0, r3, #1
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6859      	ldr	r1, [r3, #4]
 80055d4:	460b      	mov	r3, r1
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	440b      	add	r3, r1
 80055da:	0099      	lsls	r1, r3, #2
 80055dc:	440b      	add	r3, r1
 80055de:	fbb0 f3f3 	udiv	r3, r0, r3
 80055e2:	3301      	adds	r3, #1
 80055e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80055ec:	6879      	ldr	r1, [r7, #4]
 80055ee:	6809      	ldr	r1, [r1, #0]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	69da      	ldr	r2, [r3, #28]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a1b      	ldr	r3, [r3, #32]
 8005606:	431a      	orrs	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800561a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	6911      	ldr	r1, [r2, #16]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	68d2      	ldr	r2, [r2, #12]
 8005626:	4311      	orrs	r1, r2
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	430b      	orrs	r3, r1
 800562e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	695a      	ldr	r2, [r3, #20]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	431a      	orrs	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	430a      	orrs	r2, r1
 800564a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0201 	orr.w	r2, r2, #1
 800565a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2220      	movs	r2, #32
 8005666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	000186a0 	.word	0x000186a0
 8005688:	001e847f 	.word	0x001e847f
 800568c:	003d08ff 	.word	0x003d08ff
 8005690:	431bde83 	.word	0x431bde83
 8005694:	10624dd3 	.word	0x10624dd3

08005698 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b088      	sub	sp, #32
 800569c:	af02      	add	r7, sp, #8
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	4608      	mov	r0, r1
 80056a2:	4611      	mov	r1, r2
 80056a4:	461a      	mov	r2, r3
 80056a6:	4603      	mov	r3, r0
 80056a8:	817b      	strh	r3, [r7, #10]
 80056aa:	460b      	mov	r3, r1
 80056ac:	813b      	strh	r3, [r7, #8]
 80056ae:	4613      	mov	r3, r2
 80056b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056b2:	f7fe ff1b 	bl	80044ec <HAL_GetTick>
 80056b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b20      	cmp	r3, #32
 80056c2:	f040 80d9 	bne.w	8005878 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	2319      	movs	r3, #25
 80056cc:	2201      	movs	r2, #1
 80056ce:	496d      	ldr	r1, [pc, #436]	@ (8005884 <HAL_I2C_Mem_Write+0x1ec>)
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f000 fc8b 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80056dc:	2302      	movs	r3, #2
 80056de:	e0cc      	b.n	800587a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d101      	bne.n	80056ee <HAL_I2C_Mem_Write+0x56>
 80056ea:	2302      	movs	r3, #2
 80056ec:	e0c5      	b.n	800587a <HAL_I2C_Mem_Write+0x1e2>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b01      	cmp	r3, #1
 8005702:	d007      	beq.n	8005714 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005722:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2221      	movs	r2, #33	@ 0x21
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2240      	movs	r2, #64	@ 0x40
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a3a      	ldr	r2, [r7, #32]
 800573e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005744:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4a4d      	ldr	r2, [pc, #308]	@ (8005888 <HAL_I2C_Mem_Write+0x1f0>)
 8005754:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005756:	88f8      	ldrh	r0, [r7, #6]
 8005758:	893a      	ldrh	r2, [r7, #8]
 800575a:	8979      	ldrh	r1, [r7, #10]
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	9301      	str	r3, [sp, #4]
 8005760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005762:	9300      	str	r3, [sp, #0]
 8005764:	4603      	mov	r3, r0
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 fac2 	bl	8005cf0 <I2C_RequestMemoryWrite>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d052      	beq.n	8005818 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e081      	b.n	800587a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 fd50 	bl	8006220 <I2C_WaitOnTXEFlagUntilTimeout>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00d      	beq.n	80057a2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	2b04      	cmp	r3, #4
 800578c:	d107      	bne.n	800579e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800579c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e06b      	b.n	800587a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a6:	781a      	ldrb	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057bc:	3b01      	subs	r3, #1
 80057be:	b29a      	uxth	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	3b01      	subs	r3, #1
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	695b      	ldr	r3, [r3, #20]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b04      	cmp	r3, #4
 80057de:	d11b      	bne.n	8005818 <HAL_I2C_Mem_Write+0x180>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d017      	beq.n	8005818 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ec:	781a      	ldrb	r2, [r3, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005802:	3b01      	subs	r3, #1
 8005804:	b29a      	uxth	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800580e:	b29b      	uxth	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	b29a      	uxth	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1aa      	bne.n	8005776 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f000 fd43 	bl	80062b0 <I2C_WaitOnBTFFlagUntilTimeout>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00d      	beq.n	800584c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005834:	2b04      	cmp	r3, #4
 8005836:	d107      	bne.n	8005848 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005846:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e016      	b.n	800587a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800585a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2220      	movs	r2, #32
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005874:	2300      	movs	r3, #0
 8005876:	e000      	b.n	800587a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005878:	2302      	movs	r3, #2
  }
}
 800587a:	4618      	mov	r0, r3
 800587c:	3718      	adds	r7, #24
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	00100002 	.word	0x00100002
 8005888:	ffff0000 	.word	0xffff0000

0800588c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b08c      	sub	sp, #48	@ 0x30
 8005890:	af02      	add	r7, sp, #8
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	4608      	mov	r0, r1
 8005896:	4611      	mov	r1, r2
 8005898:	461a      	mov	r2, r3
 800589a:	4603      	mov	r3, r0
 800589c:	817b      	strh	r3, [r7, #10]
 800589e:	460b      	mov	r3, r1
 80058a0:	813b      	strh	r3, [r7, #8]
 80058a2:	4613      	mov	r3, r2
 80058a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80058a6:	f7fe fe21 	bl	80044ec <HAL_GetTick>
 80058aa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	2b20      	cmp	r3, #32
 80058b6:	f040 8214 	bne.w	8005ce2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	2319      	movs	r3, #25
 80058c0:	2201      	movs	r2, #1
 80058c2:	497b      	ldr	r1, [pc, #492]	@ (8005ab0 <HAL_I2C_Mem_Read+0x224>)
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 fb91 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80058d0:	2302      	movs	r3, #2
 80058d2:	e207      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d101      	bne.n	80058e2 <HAL_I2C_Mem_Read+0x56>
 80058de:	2302      	movs	r3, #2
 80058e0:	e200      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0301 	and.w	r3, r3, #1
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d007      	beq.n	8005908 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0201 	orr.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005916:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2222      	movs	r2, #34	@ 0x22
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2240      	movs	r2, #64	@ 0x40
 8005924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005932:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005938:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800593e:	b29a      	uxth	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	4a5b      	ldr	r2, [pc, #364]	@ (8005ab4 <HAL_I2C_Mem_Read+0x228>)
 8005948:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800594a:	88f8      	ldrh	r0, [r7, #6]
 800594c:	893a      	ldrh	r2, [r7, #8]
 800594e:	8979      	ldrh	r1, [r7, #10]
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	9301      	str	r3, [sp, #4]
 8005954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	4603      	mov	r3, r0
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 fa5e 	bl	8005e1c <I2C_RequestMemoryRead>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d001      	beq.n	800596a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e1bc      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800596e:	2b00      	cmp	r3, #0
 8005970:	d113      	bne.n	800599a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005972:	2300      	movs	r3, #0
 8005974:	623b      	str	r3, [r7, #32]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	623b      	str	r3, [r7, #32]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	623b      	str	r3, [r7, #32]
 8005986:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005996:	601a      	str	r2, [r3, #0]
 8005998:	e190      	b.n	8005cbc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d11b      	bne.n	80059da <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059b2:	2300      	movs	r3, #0
 80059b4:	61fb      	str	r3, [r7, #28]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	695b      	ldr	r3, [r3, #20]
 80059bc:	61fb      	str	r3, [r7, #28]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	699b      	ldr	r3, [r3, #24]
 80059c4:	61fb      	str	r3, [r7, #28]
 80059c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059d6:	601a      	str	r2, [r3, #0]
 80059d8:	e170      	b.n	8005cbc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d11b      	bne.n	8005a1a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059f0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a02:	2300      	movs	r3, #0
 8005a04:	61bb      	str	r3, [r7, #24]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	695b      	ldr	r3, [r3, #20]
 8005a0c:	61bb      	str	r3, [r7, #24]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	61bb      	str	r3, [r7, #24]
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	e150      	b.n	8005cbc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	617b      	str	r3, [r7, #20]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	617b      	str	r3, [r7, #20]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	617b      	str	r3, [r7, #20]
 8005a2e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005a30:	e144      	b.n	8005cbc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a36:	2b03      	cmp	r3, #3
 8005a38:	f200 80f1 	bhi.w	8005c1e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d123      	bne.n	8005a8c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a46:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f000 fc79 	bl	8006340 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d001      	beq.n	8005a58 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e145      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	691a      	ldr	r2, [r3, #16]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a62:	b2d2      	uxtb	r2, r2
 8005a64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a74:	3b01      	subs	r3, #1
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	3b01      	subs	r3, #1
 8005a84:	b29a      	uxth	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a8a:	e117      	b.n	8005cbc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d14e      	bne.n	8005b32 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	4906      	ldr	r1, [pc, #24]	@ (8005ab8 <HAL_I2C_Mem_Read+0x22c>)
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 faa4 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d008      	beq.n	8005abc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e11a      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
 8005aae:	bf00      	nop
 8005ab0:	00100002 	.word	0x00100002
 8005ab4:	ffff0000 	.word	0xffff0000
 8005ab8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	691a      	ldr	r2, [r3, #16]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad6:	b2d2      	uxtb	r2, r2
 8005ad8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	3b01      	subs	r3, #1
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	691a      	ldr	r2, [r3, #16]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b08:	b2d2      	uxtb	r2, r2
 8005b0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b10:	1c5a      	adds	r2, r3, #1
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b30:	e0c4      	b.n	8005cbc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b38:	2200      	movs	r2, #0
 8005b3a:	496c      	ldr	r1, [pc, #432]	@ (8005cec <HAL_I2C_Mem_Read+0x460>)
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 fa55 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e0cb      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	691a      	ldr	r2, [r3, #16]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	b29a      	uxth	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	3b01      	subs	r3, #1
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b94:	2200      	movs	r2, #0
 8005b96:	4955      	ldr	r1, [pc, #340]	@ (8005cec <HAL_I2C_Mem_Read+0x460>)
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 fa27 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d001      	beq.n	8005ba8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e09d      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	691a      	ldr	r2, [r3, #16]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc2:	b2d2      	uxtb	r2, r2
 8005bc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bca:	1c5a      	adds	r2, r3, #1
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	3b01      	subs	r3, #1
 8005be4:	b29a      	uxth	r2, r3
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf4:	b2d2      	uxtb	r2, r2
 8005bf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c06:	3b01      	subs	r3, #1
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	3b01      	subs	r3, #1
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c1c:	e04e      	b.n	8005cbc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c20:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f000 fb8c 	bl	8006340 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e058      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	691a      	ldr	r2, [r3, #16]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3c:	b2d2      	uxtb	r2, r2
 8005c3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	b29a      	uxth	r2, r3
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	f003 0304 	and.w	r3, r3, #4
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	d124      	bne.n	8005cbc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c76:	2b03      	cmp	r3, #3
 8005c78:	d107      	bne.n	8005c8a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c88:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f47f aeb6 	bne.w	8005a32 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	e000      	b.n	8005ce4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005ce2:	2302      	movs	r3, #2
  }
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3728      	adds	r7, #40	@ 0x28
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	00010004 	.word	0x00010004

08005cf0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b088      	sub	sp, #32
 8005cf4:	af02      	add	r7, sp, #8
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	4603      	mov	r3, r0
 8005d00:	817b      	strh	r3, [r7, #10]
 8005d02:	460b      	mov	r3, r1
 8005d04:	813b      	strh	r3, [r7, #8]
 8005d06:	4613      	mov	r3, r2
 8005d08:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	9300      	str	r3, [sp, #0]
 8005d1e:	6a3b      	ldr	r3, [r7, #32]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 f960 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00d      	beq.n	8005d4e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d40:	d103      	bne.n	8005d4a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d48:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e05f      	b.n	8005e0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d4e:	897b      	ldrh	r3, [r7, #10]
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	461a      	mov	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d60:	6a3a      	ldr	r2, [r7, #32]
 8005d62:	492d      	ldr	r1, [pc, #180]	@ (8005e18 <I2C_RequestMemoryWrite+0x128>)
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f000 f9bb 	bl	80060e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e04c      	b.n	8005e0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d74:	2300      	movs	r3, #0
 8005d76:	617b      	str	r3, [r7, #20]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d8c:	6a39      	ldr	r1, [r7, #32]
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	f000 fa46 	bl	8006220 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00d      	beq.n	8005db6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	d107      	bne.n	8005db2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005db0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e02b      	b.n	8005e0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005db6:	88fb      	ldrh	r3, [r7, #6]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d105      	bne.n	8005dc8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dbc:	893b      	ldrh	r3, [r7, #8]
 8005dbe:	b2da      	uxtb	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	611a      	str	r2, [r3, #16]
 8005dc6:	e021      	b.n	8005e0c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005dc8:	893b      	ldrh	r3, [r7, #8]
 8005dca:	0a1b      	lsrs	r3, r3, #8
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dd8:	6a39      	ldr	r1, [r7, #32]
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 fa20 	bl	8006220 <I2C_WaitOnTXEFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00d      	beq.n	8005e02 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dea:	2b04      	cmp	r3, #4
 8005dec:	d107      	bne.n	8005dfe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dfc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e005      	b.n	8005e0e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e02:	893b      	ldrh	r3, [r7, #8]
 8005e04:	b2da      	uxtb	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3718      	adds	r7, #24
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	00010002 	.word	0x00010002

08005e1c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b088      	sub	sp, #32
 8005e20:	af02      	add	r7, sp, #8
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	4608      	mov	r0, r1
 8005e26:	4611      	mov	r1, r2
 8005e28:	461a      	mov	r2, r3
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	817b      	strh	r3, [r7, #10]
 8005e2e:	460b      	mov	r3, r1
 8005e30:	813b      	strh	r3, [r7, #8]
 8005e32:	4613      	mov	r3, r2
 8005e34:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e44:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e62:	68f8      	ldr	r0, [r7, #12]
 8005e64:	f000 f8c2 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00d      	beq.n	8005e8a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e7c:	d103      	bne.n	8005e86 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e84:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e0aa      	b.n	8005fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e8a:	897b      	ldrh	r3, [r7, #10]
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	461a      	mov	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9c:	6a3a      	ldr	r2, [r7, #32]
 8005e9e:	4952      	ldr	r1, [pc, #328]	@ (8005fe8 <I2C_RequestMemoryRead+0x1cc>)
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f000 f91d 	bl	80060e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d001      	beq.n	8005eb0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e097      	b.n	8005fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	617b      	str	r3, [r7, #20]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	617b      	str	r3, [r7, #20]
 8005ec4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec8:	6a39      	ldr	r1, [r7, #32]
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	f000 f9a8 	bl	8006220 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00d      	beq.n	8005ef2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eda:	2b04      	cmp	r3, #4
 8005edc:	d107      	bne.n	8005eee <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005eec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e076      	b.n	8005fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ef2:	88fb      	ldrh	r3, [r7, #6]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d105      	bne.n	8005f04 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ef8:	893b      	ldrh	r3, [r7, #8]
 8005efa:	b2da      	uxtb	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	611a      	str	r2, [r3, #16]
 8005f02:	e021      	b.n	8005f48 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f04:	893b      	ldrh	r3, [r7, #8]
 8005f06:	0a1b      	lsrs	r3, r3, #8
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f14:	6a39      	ldr	r1, [r7, #32]
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f000 f982 	bl	8006220 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00d      	beq.n	8005f3e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f26:	2b04      	cmp	r3, #4
 8005f28:	d107      	bne.n	8005f3a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f38:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e050      	b.n	8005fe0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f3e:	893b      	ldrh	r3, [r7, #8]
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f4a:	6a39      	ldr	r1, [r7, #32]
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 f967 	bl	8006220 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00d      	beq.n	8005f74 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d107      	bne.n	8005f70 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f6e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e035      	b.n	8005fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f82:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	f000 f82b 	bl	8005fec <I2C_WaitOnFlagUntilTimeout>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00d      	beq.n	8005fb8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005faa:	d103      	bne.n	8005fb4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fb2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e013      	b.n	8005fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005fb8:	897b      	ldrh	r3, [r7, #10]
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	f043 0301 	orr.w	r3, r3, #1
 8005fc0:	b2da      	uxtb	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fca:	6a3a      	ldr	r2, [r7, #32]
 8005fcc:	4906      	ldr	r1, [pc, #24]	@ (8005fe8 <I2C_RequestMemoryRead+0x1cc>)
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f000 f886 	bl	80060e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d001      	beq.n	8005fde <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e000      	b.n	8005fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	00010002 	.word	0x00010002

08005fec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	603b      	str	r3, [r7, #0]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ffc:	e048      	b.n	8006090 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006004:	d044      	beq.n	8006090 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006006:	f7fe fa71 	bl	80044ec <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d302      	bcc.n	800601c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d139      	bne.n	8006090 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	0c1b      	lsrs	r3, r3, #16
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b01      	cmp	r3, #1
 8006024:	d10d      	bne.n	8006042 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	43da      	mvns	r2, r3
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	4013      	ands	r3, r2
 8006032:	b29b      	uxth	r3, r3
 8006034:	2b00      	cmp	r3, #0
 8006036:	bf0c      	ite	eq
 8006038:	2301      	moveq	r3, #1
 800603a:	2300      	movne	r3, #0
 800603c:	b2db      	uxtb	r3, r3
 800603e:	461a      	mov	r2, r3
 8006040:	e00c      	b.n	800605c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	43da      	mvns	r2, r3
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	4013      	ands	r3, r2
 800604e:	b29b      	uxth	r3, r3
 8006050:	2b00      	cmp	r3, #0
 8006052:	bf0c      	ite	eq
 8006054:	2301      	moveq	r3, #1
 8006056:	2300      	movne	r3, #0
 8006058:	b2db      	uxtb	r3, r3
 800605a:	461a      	mov	r2, r3
 800605c:	79fb      	ldrb	r3, [r7, #7]
 800605e:	429a      	cmp	r2, r3
 8006060:	d116      	bne.n	8006090 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2220      	movs	r2, #32
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607c:	f043 0220 	orr.w	r2, r3, #32
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e023      	b.n	80060d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	0c1b      	lsrs	r3, r3, #16
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b01      	cmp	r3, #1
 8006098:	d10d      	bne.n	80060b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	43da      	mvns	r2, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	4013      	ands	r3, r2
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	bf0c      	ite	eq
 80060ac:	2301      	moveq	r3, #1
 80060ae:	2300      	movne	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	461a      	mov	r2, r3
 80060b4:	e00c      	b.n	80060d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	43da      	mvns	r2, r3
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	4013      	ands	r3, r2
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	bf0c      	ite	eq
 80060c8:	2301      	moveq	r3, #1
 80060ca:	2300      	movne	r3, #0
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	461a      	mov	r2, r3
 80060d0:	79fb      	ldrb	r3, [r7, #7]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d093      	beq.n	8005ffe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
 80060ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060ee:	e071      	b.n	80061d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060fe:	d123      	bne.n	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800610e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006118:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006134:	f043 0204 	orr.w	r2, r3, #4
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e067      	b.n	8006218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614e:	d041      	beq.n	80061d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006150:	f7fe f9cc 	bl	80044ec <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	429a      	cmp	r2, r3
 800615e:	d302      	bcc.n	8006166 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d136      	bne.n	80061d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	0c1b      	lsrs	r3, r3, #16
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b01      	cmp	r3, #1
 800616e:	d10c      	bne.n	800618a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	43da      	mvns	r2, r3
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	4013      	ands	r3, r2
 800617c:	b29b      	uxth	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	bf14      	ite	ne
 8006182:	2301      	movne	r3, #1
 8006184:	2300      	moveq	r3, #0
 8006186:	b2db      	uxtb	r3, r3
 8006188:	e00b      	b.n	80061a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	43da      	mvns	r2, r3
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	4013      	ands	r3, r2
 8006196:	b29b      	uxth	r3, r3
 8006198:	2b00      	cmp	r3, #0
 800619a:	bf14      	ite	ne
 800619c:	2301      	movne	r3, #1
 800619e:	2300      	moveq	r3, #0
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d016      	beq.n	80061d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2220      	movs	r2, #32
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c0:	f043 0220 	orr.w	r2, r3, #32
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e021      	b.n	8006218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	0c1b      	lsrs	r3, r3, #16
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d10c      	bne.n	80061f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	43da      	mvns	r2, r3
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	4013      	ands	r3, r2
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	bf14      	ite	ne
 80061f0:	2301      	movne	r3, #1
 80061f2:	2300      	moveq	r3, #0
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	e00b      	b.n	8006210 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	43da      	mvns	r2, r3
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	4013      	ands	r3, r2
 8006204:	b29b      	uxth	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	bf14      	ite	ne
 800620a:	2301      	movne	r3, #1
 800620c:	2300      	moveq	r3, #0
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b00      	cmp	r3, #0
 8006212:	f47f af6d 	bne.w	80060f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800622c:	e034      	b.n	8006298 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 f8e3 	bl	80063fa <I2C_IsAcknowledgeFailed>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d001      	beq.n	800623e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e034      	b.n	80062a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006244:	d028      	beq.n	8006298 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006246:	f7fe f951 	bl	80044ec <HAL_GetTick>
 800624a:	4602      	mov	r2, r0
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	429a      	cmp	r2, r3
 8006254:	d302      	bcc.n	800625c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d11d      	bne.n	8006298 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006266:	2b80      	cmp	r3, #128	@ 0x80
 8006268:	d016      	beq.n	8006298 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2220      	movs	r2, #32
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006284:	f043 0220 	orr.w	r2, r3, #32
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e007      	b.n	80062a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a2:	2b80      	cmp	r3, #128	@ 0x80
 80062a4:	d1c3      	bne.n	800622e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062bc:	e034      	b.n	8006328 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f000 f89b 	bl	80063fa <I2C_IsAcknowledgeFailed>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d001      	beq.n	80062ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e034      	b.n	8006338 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d4:	d028      	beq.n	8006328 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062d6:	f7fe f909 	bl	80044ec <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d302      	bcc.n	80062ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d11d      	bne.n	8006328 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	f003 0304 	and.w	r3, r3, #4
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	d016      	beq.n	8006328 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2220      	movs	r2, #32
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006314:	f043 0220 	orr.w	r2, r3, #32
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e007      	b.n	8006338 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	695b      	ldr	r3, [r3, #20]
 800632e:	f003 0304 	and.w	r3, r3, #4
 8006332:	2b04      	cmp	r3, #4
 8006334:	d1c3      	bne.n	80062be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800634c:	e049      	b.n	80063e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	695b      	ldr	r3, [r3, #20]
 8006354:	f003 0310 	and.w	r3, r3, #16
 8006358:	2b10      	cmp	r3, #16
 800635a:	d119      	bne.n	8006390 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0210 	mvn.w	r2, #16
 8006364:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2220      	movs	r2, #32
 8006370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e030      	b.n	80063f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006390:	f7fe f8ac 	bl	80044ec <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	429a      	cmp	r2, r3
 800639e:	d302      	bcc.n	80063a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d11d      	bne.n	80063e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b0:	2b40      	cmp	r3, #64	@ 0x40
 80063b2:	d016      	beq.n	80063e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2220      	movs	r2, #32
 80063be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ce:	f043 0220 	orr.w	r2, r3, #32
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e007      	b.n	80063f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ec:	2b40      	cmp	r3, #64	@ 0x40
 80063ee:	d1ae      	bne.n	800634e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b083      	sub	sp, #12
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800640c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006410:	d11b      	bne.n	800644a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800641a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2220      	movs	r2, #32
 8006426:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006436:	f043 0204 	orr.w	r2, r3, #4
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e000      	b.n	800644c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b20      	cmp	r3, #32
 800646c:	d129      	bne.n	80064c2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2224      	movs	r2, #36	@ 0x24
 8006472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0201 	bic.w	r2, r2, #1
 8006484:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 0210 	bic.w	r2, r2, #16
 8006494:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f042 0201 	orr.w	r2, r2, #1
 80064b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2220      	movs	r2, #32
 80064ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80064be:	2300      	movs	r3, #0
 80064c0:	e000      	b.n	80064c4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80064c2:	2302      	movs	r3, #2
  }
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80064da:	2300      	movs	r3, #0
 80064dc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	2b20      	cmp	r3, #32
 80064e8:	d12a      	bne.n	8006540 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2224      	movs	r2, #36	@ 0x24
 80064ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 0201 	bic.w	r2, r2, #1
 8006500:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006508:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800650a:	89fb      	ldrh	r3, [r7, #14]
 800650c:	f023 030f 	bic.w	r3, r3, #15
 8006510:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	b29a      	uxth	r2, r3
 8006516:	89fb      	ldrh	r3, [r7, #14]
 8006518:	4313      	orrs	r3, r2
 800651a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	89fa      	ldrh	r2, [r7, #14]
 8006522:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f042 0201 	orr.w	r2, r2, #1
 8006532:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800653c:	2300      	movs	r3, #0
 800653e:	e000      	b.n	8006542 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006540:	2302      	movs	r3, #2
  }
}
 8006542:	4618      	mov	r0, r3
 8006544:	3714      	adds	r7, #20
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
	...

08006550 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
  *                                                  no clear of pending event before.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8006550:	b480      	push	{r7}
 8006552:	b083      	sub	sp, #12
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	460b      	mov	r3, r1
 800655a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 800655c:	4b12      	ldr	r3, [pc, #72]	@ (80065a8 <HAL_PWR_EnterSTOPMode+0x58>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f023 0203 	bic.w	r2, r3, #3
 8006564:	4910      	ldr	r1, [pc, #64]	@ (80065a8 <HAL_PWR_EnterSTOPMode+0x58>)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4313      	orrs	r3, r2
 800656a:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800656c:	4b0f      	ldr	r3, [pc, #60]	@ (80065ac <HAL_PWR_EnterSTOPMode+0x5c>)
 800656e:	691b      	ldr	r3, [r3, #16]
 8006570:	4a0e      	ldr	r2, [pc, #56]	@ (80065ac <HAL_PWR_EnterSTOPMode+0x5c>)
 8006572:	f043 0304 	orr.w	r3, r3, #4
 8006576:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8006578:	78fb      	ldrb	r3, [r7, #3]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d101      	bne.n	8006582 <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800657e:	bf30      	wfi
 8006580:	e005      	b.n	800658e <HAL_PWR_EnterSTOPMode+0x3e>
  }
  else
  {
    if(STOPEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 8006582:	78fb      	ldrb	r3, [r7, #3]
 8006584:	2b03      	cmp	r3, #3
 8006586:	d001      	beq.n	800658c <HAL_PWR_EnterSTOPMode+0x3c>
    {
      /* Clear all pending event */
      __SEV();
 8006588:	bf40      	sev
      __WFE();
 800658a:	bf20      	wfe
    }
    /* Request Wait For Event */
    __WFE();
 800658c:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 800658e:	4b07      	ldr	r3, [pc, #28]	@ (80065ac <HAL_PWR_EnterSTOPMode+0x5c>)
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	4a06      	ldr	r2, [pc, #24]	@ (80065ac <HAL_PWR_EnterSTOPMode+0x5c>)
 8006594:	f023 0304 	bic.w	r3, r3, #4
 8006598:	6113      	str	r3, [r2, #16]
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	40007000 	.word	0x40007000
 80065ac:	e000ed00 	.word	0xe000ed00

080065b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d101      	bne.n	80065c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e267      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0301 	and.w	r3, r3, #1
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d075      	beq.n	80066ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80065ce:	4b88      	ldr	r3, [pc, #544]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f003 030c 	and.w	r3, r3, #12
 80065d6:	2b04      	cmp	r3, #4
 80065d8:	d00c      	beq.n	80065f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065da:	4b85      	ldr	r3, [pc, #532]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80065e2:	2b08      	cmp	r3, #8
 80065e4:	d112      	bne.n	800660c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065e6:	4b82      	ldr	r3, [pc, #520]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065f2:	d10b      	bne.n	800660c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065f4:	4b7e      	ldr	r3, [pc, #504]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d05b      	beq.n	80066b8 <HAL_RCC_OscConfig+0x108>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d157      	bne.n	80066b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e242      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006614:	d106      	bne.n	8006624 <HAL_RCC_OscConfig+0x74>
 8006616:	4b76      	ldr	r3, [pc, #472]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a75      	ldr	r2, [pc, #468]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 800661c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006620:	6013      	str	r3, [r2, #0]
 8006622:	e01d      	b.n	8006660 <HAL_RCC_OscConfig+0xb0>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800662c:	d10c      	bne.n	8006648 <HAL_RCC_OscConfig+0x98>
 800662e:	4b70      	ldr	r3, [pc, #448]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a6f      	ldr	r2, [pc, #444]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006638:	6013      	str	r3, [r2, #0]
 800663a:	4b6d      	ldr	r3, [pc, #436]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a6c      	ldr	r2, [pc, #432]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006644:	6013      	str	r3, [r2, #0]
 8006646:	e00b      	b.n	8006660 <HAL_RCC_OscConfig+0xb0>
 8006648:	4b69      	ldr	r3, [pc, #420]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a68      	ldr	r2, [pc, #416]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 800664e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006652:	6013      	str	r3, [r2, #0]
 8006654:	4b66      	ldr	r3, [pc, #408]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a65      	ldr	r2, [pc, #404]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 800665a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800665e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d013      	beq.n	8006690 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006668:	f7fd ff40 	bl	80044ec <HAL_GetTick>
 800666c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800666e:	e008      	b.n	8006682 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006670:	f7fd ff3c 	bl	80044ec <HAL_GetTick>
 8006674:	4602      	mov	r2, r0
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	2b64      	cmp	r3, #100	@ 0x64
 800667c:	d901      	bls.n	8006682 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e207      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006682:	4b5b      	ldr	r3, [pc, #364]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800668a:	2b00      	cmp	r3, #0
 800668c:	d0f0      	beq.n	8006670 <HAL_RCC_OscConfig+0xc0>
 800668e:	e014      	b.n	80066ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006690:	f7fd ff2c 	bl	80044ec <HAL_GetTick>
 8006694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006696:	e008      	b.n	80066aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006698:	f7fd ff28 	bl	80044ec <HAL_GetTick>
 800669c:	4602      	mov	r2, r0
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	2b64      	cmp	r3, #100	@ 0x64
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e1f3      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066aa:	4b51      	ldr	r3, [pc, #324]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1f0      	bne.n	8006698 <HAL_RCC_OscConfig+0xe8>
 80066b6:	e000      	b.n	80066ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d063      	beq.n	800678e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80066c6:	4b4a      	ldr	r3, [pc, #296]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f003 030c 	and.w	r3, r3, #12
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00b      	beq.n	80066ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066d2:	4b47      	ldr	r3, [pc, #284]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80066da:	2b08      	cmp	r3, #8
 80066dc:	d11c      	bne.n	8006718 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066de:	4b44      	ldr	r3, [pc, #272]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d116      	bne.n	8006718 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066ea:	4b41      	ldr	r3, [pc, #260]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 0302 	and.w	r3, r3, #2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d005      	beq.n	8006702 <HAL_RCC_OscConfig+0x152>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d001      	beq.n	8006702 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e1c7      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006702:	4b3b      	ldr	r3, [pc, #236]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	00db      	lsls	r3, r3, #3
 8006710:	4937      	ldr	r1, [pc, #220]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006712:	4313      	orrs	r3, r2
 8006714:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006716:	e03a      	b.n	800678e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d020      	beq.n	8006762 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006720:	4b34      	ldr	r3, [pc, #208]	@ (80067f4 <HAL_RCC_OscConfig+0x244>)
 8006722:	2201      	movs	r2, #1
 8006724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006726:	f7fd fee1 	bl	80044ec <HAL_GetTick>
 800672a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800672c:	e008      	b.n	8006740 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800672e:	f7fd fedd 	bl	80044ec <HAL_GetTick>
 8006732:	4602      	mov	r2, r0
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	2b02      	cmp	r3, #2
 800673a:	d901      	bls.n	8006740 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e1a8      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006740:	4b2b      	ldr	r3, [pc, #172]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 0302 	and.w	r3, r3, #2
 8006748:	2b00      	cmp	r3, #0
 800674a:	d0f0      	beq.n	800672e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800674c:	4b28      	ldr	r3, [pc, #160]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	00db      	lsls	r3, r3, #3
 800675a:	4925      	ldr	r1, [pc, #148]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 800675c:	4313      	orrs	r3, r2
 800675e:	600b      	str	r3, [r1, #0]
 8006760:	e015      	b.n	800678e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006762:	4b24      	ldr	r3, [pc, #144]	@ (80067f4 <HAL_RCC_OscConfig+0x244>)
 8006764:	2200      	movs	r2, #0
 8006766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006768:	f7fd fec0 	bl	80044ec <HAL_GetTick>
 800676c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800676e:	e008      	b.n	8006782 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006770:	f7fd febc 	bl	80044ec <HAL_GetTick>
 8006774:	4602      	mov	r2, r0
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	2b02      	cmp	r3, #2
 800677c:	d901      	bls.n	8006782 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e187      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006782:	4b1b      	ldr	r3, [pc, #108]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 0302 	and.w	r3, r3, #2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1f0      	bne.n	8006770 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0308 	and.w	r3, r3, #8
 8006796:	2b00      	cmp	r3, #0
 8006798:	d036      	beq.n	8006808 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d016      	beq.n	80067d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067a2:	4b15      	ldr	r3, [pc, #84]	@ (80067f8 <HAL_RCC_OscConfig+0x248>)
 80067a4:	2201      	movs	r2, #1
 80067a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067a8:	f7fd fea0 	bl	80044ec <HAL_GetTick>
 80067ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067ae:	e008      	b.n	80067c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067b0:	f7fd fe9c 	bl	80044ec <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d901      	bls.n	80067c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e167      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067c2:	4b0b      	ldr	r3, [pc, #44]	@ (80067f0 <HAL_RCC_OscConfig+0x240>)
 80067c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d0f0      	beq.n	80067b0 <HAL_RCC_OscConfig+0x200>
 80067ce:	e01b      	b.n	8006808 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067d0:	4b09      	ldr	r3, [pc, #36]	@ (80067f8 <HAL_RCC_OscConfig+0x248>)
 80067d2:	2200      	movs	r2, #0
 80067d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067d6:	f7fd fe89 	bl	80044ec <HAL_GetTick>
 80067da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067dc:	e00e      	b.n	80067fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067de:	f7fd fe85 	bl	80044ec <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d907      	bls.n	80067fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e150      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
 80067f0:	40023800 	.word	0x40023800
 80067f4:	42470000 	.word	0x42470000
 80067f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067fc:	4b88      	ldr	r3, [pc, #544]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80067fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006800:	f003 0302 	and.w	r3, r3, #2
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1ea      	bne.n	80067de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0304 	and.w	r3, r3, #4
 8006810:	2b00      	cmp	r3, #0
 8006812:	f000 8097 	beq.w	8006944 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006816:	2300      	movs	r3, #0
 8006818:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800681a:	4b81      	ldr	r3, [pc, #516]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 800681c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10f      	bne.n	8006846 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006826:	2300      	movs	r3, #0
 8006828:	60bb      	str	r3, [r7, #8]
 800682a:	4b7d      	ldr	r3, [pc, #500]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 800682c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 8006830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006834:	6413      	str	r3, [r2, #64]	@ 0x40
 8006836:	4b7a      	ldr	r3, [pc, #488]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 8006838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800683e:	60bb      	str	r3, [r7, #8]
 8006840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006842:	2301      	movs	r3, #1
 8006844:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006846:	4b77      	ldr	r3, [pc, #476]	@ (8006a24 <HAL_RCC_OscConfig+0x474>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800684e:	2b00      	cmp	r3, #0
 8006850:	d118      	bne.n	8006884 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006852:	4b74      	ldr	r3, [pc, #464]	@ (8006a24 <HAL_RCC_OscConfig+0x474>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a73      	ldr	r2, [pc, #460]	@ (8006a24 <HAL_RCC_OscConfig+0x474>)
 8006858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800685c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800685e:	f7fd fe45 	bl	80044ec <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006864:	e008      	b.n	8006878 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006866:	f7fd fe41 	bl	80044ec <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b02      	cmp	r3, #2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e10c      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006878:	4b6a      	ldr	r3, [pc, #424]	@ (8006a24 <HAL_RCC_OscConfig+0x474>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0f0      	beq.n	8006866 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d106      	bne.n	800689a <HAL_RCC_OscConfig+0x2ea>
 800688c:	4b64      	ldr	r3, [pc, #400]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 800688e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006890:	4a63      	ldr	r2, [pc, #396]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 8006892:	f043 0301 	orr.w	r3, r3, #1
 8006896:	6713      	str	r3, [r2, #112]	@ 0x70
 8006898:	e01c      	b.n	80068d4 <HAL_RCC_OscConfig+0x324>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	2b05      	cmp	r3, #5
 80068a0:	d10c      	bne.n	80068bc <HAL_RCC_OscConfig+0x30c>
 80068a2:	4b5f      	ldr	r3, [pc, #380]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a6:	4a5e      	ldr	r2, [pc, #376]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068a8:	f043 0304 	orr.w	r3, r3, #4
 80068ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80068ae:	4b5c      	ldr	r3, [pc, #368]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068b2:	4a5b      	ldr	r2, [pc, #364]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068b4:	f043 0301 	orr.w	r3, r3, #1
 80068b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80068ba:	e00b      	b.n	80068d4 <HAL_RCC_OscConfig+0x324>
 80068bc:	4b58      	ldr	r3, [pc, #352]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c0:	4a57      	ldr	r2, [pc, #348]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068c2:	f023 0301 	bic.w	r3, r3, #1
 80068c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068c8:	4b55      	ldr	r3, [pc, #340]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068cc:	4a54      	ldr	r2, [pc, #336]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068ce:	f023 0304 	bic.w	r3, r3, #4
 80068d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d015      	beq.n	8006908 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068dc:	f7fd fe06 	bl	80044ec <HAL_GetTick>
 80068e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068e2:	e00a      	b.n	80068fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068e4:	f7fd fe02 	bl	80044ec <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d901      	bls.n	80068fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e0cb      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068fa:	4b49      	ldr	r3, [pc, #292]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80068fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d0ee      	beq.n	80068e4 <HAL_RCC_OscConfig+0x334>
 8006906:	e014      	b.n	8006932 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006908:	f7fd fdf0 	bl	80044ec <HAL_GetTick>
 800690c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800690e:	e00a      	b.n	8006926 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006910:	f7fd fdec 	bl	80044ec <HAL_GetTick>
 8006914:	4602      	mov	r2, r0
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800691e:	4293      	cmp	r3, r2
 8006920:	d901      	bls.n	8006926 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e0b5      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006926:	4b3e      	ldr	r3, [pc, #248]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 8006928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800692a:	f003 0302 	and.w	r3, r3, #2
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1ee      	bne.n	8006910 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006932:	7dfb      	ldrb	r3, [r7, #23]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d105      	bne.n	8006944 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006938:	4b39      	ldr	r3, [pc, #228]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 800693a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693c:	4a38      	ldr	r2, [pc, #224]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 800693e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006942:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	2b00      	cmp	r3, #0
 800694a:	f000 80a1 	beq.w	8006a90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800694e:	4b34      	ldr	r3, [pc, #208]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f003 030c 	and.w	r3, r3, #12
 8006956:	2b08      	cmp	r3, #8
 8006958:	d05c      	beq.n	8006a14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	2b02      	cmp	r3, #2
 8006960:	d141      	bne.n	80069e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006962:	4b31      	ldr	r3, [pc, #196]	@ (8006a28 <HAL_RCC_OscConfig+0x478>)
 8006964:	2200      	movs	r2, #0
 8006966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006968:	f7fd fdc0 	bl	80044ec <HAL_GetTick>
 800696c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800696e:	e008      	b.n	8006982 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006970:	f7fd fdbc 	bl	80044ec <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b02      	cmp	r3, #2
 800697c:	d901      	bls.n	8006982 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e087      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006982:	4b27      	ldr	r3, [pc, #156]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1f0      	bne.n	8006970 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	69da      	ldr	r2, [r3, #28]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a1b      	ldr	r3, [r3, #32]
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699c:	019b      	lsls	r3, r3, #6
 800699e:	431a      	orrs	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a4:	085b      	lsrs	r3, r3, #1
 80069a6:	3b01      	subs	r3, #1
 80069a8:	041b      	lsls	r3, r3, #16
 80069aa:	431a      	orrs	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b0:	061b      	lsls	r3, r3, #24
 80069b2:	491b      	ldr	r1, [pc, #108]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80069b4:	4313      	orrs	r3, r2
 80069b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006a28 <HAL_RCC_OscConfig+0x478>)
 80069ba:	2201      	movs	r2, #1
 80069bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069be:	f7fd fd95 	bl	80044ec <HAL_GetTick>
 80069c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069c4:	e008      	b.n	80069d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069c6:	f7fd fd91 	bl	80044ec <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d901      	bls.n	80069d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e05c      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069d8:	4b11      	ldr	r3, [pc, #68]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d0f0      	beq.n	80069c6 <HAL_RCC_OscConfig+0x416>
 80069e4:	e054      	b.n	8006a90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069e6:	4b10      	ldr	r3, [pc, #64]	@ (8006a28 <HAL_RCC_OscConfig+0x478>)
 80069e8:	2200      	movs	r2, #0
 80069ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069ec:	f7fd fd7e 	bl	80044ec <HAL_GetTick>
 80069f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069f2:	e008      	b.n	8006a06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069f4:	f7fd fd7a 	bl	80044ec <HAL_GetTick>
 80069f8:	4602      	mov	r2, r0
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d901      	bls.n	8006a06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006a02:	2303      	movs	r3, #3
 8006a04:	e045      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a06:	4b06      	ldr	r3, [pc, #24]	@ (8006a20 <HAL_RCC_OscConfig+0x470>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1f0      	bne.n	80069f4 <HAL_RCC_OscConfig+0x444>
 8006a12:	e03d      	b.n	8006a90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	699b      	ldr	r3, [r3, #24]
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d107      	bne.n	8006a2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e038      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
 8006a20:	40023800 	.word	0x40023800
 8006a24:	40007000 	.word	0x40007000
 8006a28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a9c <HAL_RCC_OscConfig+0x4ec>)
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d028      	beq.n	8006a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d121      	bne.n	8006a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d11a      	bne.n	8006a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d111      	bne.n	8006a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a72:	085b      	lsrs	r3, r3, #1
 8006a74:	3b01      	subs	r3, #1
 8006a76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d107      	bne.n	8006a8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d001      	beq.n	8006a90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e000      	b.n	8006a92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3718      	adds	r7, #24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	40023800 	.word	0x40023800

08006aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d101      	bne.n	8006ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e0cc      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ab4:	4b68      	ldr	r3, [pc, #416]	@ (8006c58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 030f 	and.w	r3, r3, #15
 8006abc:	683a      	ldr	r2, [r7, #0]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d90c      	bls.n	8006adc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ac2:	4b65      	ldr	r3, [pc, #404]	@ (8006c58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ac4:	683a      	ldr	r2, [r7, #0]
 8006ac6:	b2d2      	uxtb	r2, r2
 8006ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aca:	4b63      	ldr	r3, [pc, #396]	@ (8006c58 <HAL_RCC_ClockConfig+0x1b8>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 030f 	and.w	r3, r3, #15
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d001      	beq.n	8006adc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e0b8      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0302 	and.w	r3, r3, #2
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d020      	beq.n	8006b2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d005      	beq.n	8006b00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006af4:	4b59      	ldr	r3, [pc, #356]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	4a58      	ldr	r2, [pc, #352]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006afa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006afe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b0c:	4b53      	ldr	r3, [pc, #332]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	4a52      	ldr	r2, [pc, #328]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006b16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b18:	4b50      	ldr	r3, [pc, #320]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	494d      	ldr	r1, [pc, #308]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d044      	beq.n	8006bc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d107      	bne.n	8006b4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b3e:	4b47      	ldr	r3, [pc, #284]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d119      	bne.n	8006b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e07f      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d003      	beq.n	8006b5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d107      	bne.n	8006b6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b5e:	4b3f      	ldr	r3, [pc, #252]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d109      	bne.n	8006b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e06f      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e067      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b7e:	4b37      	ldr	r3, [pc, #220]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f023 0203 	bic.w	r2, r3, #3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	4934      	ldr	r1, [pc, #208]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b90:	f7fd fcac 	bl	80044ec <HAL_GetTick>
 8006b94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b96:	e00a      	b.n	8006bae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b98:	f7fd fca8 	bl	80044ec <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e04f      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bae:	4b2b      	ldr	r3, [pc, #172]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f003 020c 	and.w	r2, r3, #12
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d1eb      	bne.n	8006b98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006bc0:	4b25      	ldr	r3, [pc, #148]	@ (8006c58 <HAL_RCC_ClockConfig+0x1b8>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 030f 	and.w	r3, r3, #15
 8006bc8:	683a      	ldr	r2, [r7, #0]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d20c      	bcs.n	8006be8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bce:	4b22      	ldr	r3, [pc, #136]	@ (8006c58 <HAL_RCC_ClockConfig+0x1b8>)
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	b2d2      	uxtb	r2, r2
 8006bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bd6:	4b20      	ldr	r3, [pc, #128]	@ (8006c58 <HAL_RCC_ClockConfig+0x1b8>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 030f 	and.w	r3, r3, #15
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d001      	beq.n	8006be8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e032      	b.n	8006c4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d008      	beq.n	8006c06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bf4:	4b19      	ldr	r3, [pc, #100]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	4916      	ldr	r1, [pc, #88]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006c02:	4313      	orrs	r3, r2
 8006c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0308 	and.w	r3, r3, #8
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d009      	beq.n	8006c26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c12:	4b12      	ldr	r3, [pc, #72]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	00db      	lsls	r3, r3, #3
 8006c20:	490e      	ldr	r1, [pc, #56]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006c22:	4313      	orrs	r3, r2
 8006c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c26:	f000 f821 	bl	8006c6c <HAL_RCC_GetSysClockFreq>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006c5c <HAL_RCC_ClockConfig+0x1bc>)
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	091b      	lsrs	r3, r3, #4
 8006c32:	f003 030f 	and.w	r3, r3, #15
 8006c36:	490a      	ldr	r1, [pc, #40]	@ (8006c60 <HAL_RCC_ClockConfig+0x1c0>)
 8006c38:	5ccb      	ldrb	r3, [r1, r3]
 8006c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c3e:	4a09      	ldr	r2, [pc, #36]	@ (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006c42:	4b09      	ldr	r3, [pc, #36]	@ (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7fc f9b2 	bl	8002fb0 <HAL_InitTick>

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	40023c00 	.word	0x40023c00
 8006c5c:	40023800 	.word	0x40023800
 8006c60:	0801006c 	.word	0x0801006c
 8006c64:	2000000c 	.word	0x2000000c
 8006c68:	20000014 	.word	0x20000014

08006c6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c70:	b094      	sub	sp, #80	@ 0x50
 8006c72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c84:	4b79      	ldr	r3, [pc, #484]	@ (8006e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f003 030c 	and.w	r3, r3, #12
 8006c8c:	2b08      	cmp	r3, #8
 8006c8e:	d00d      	beq.n	8006cac <HAL_RCC_GetSysClockFreq+0x40>
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	f200 80e1 	bhi.w	8006e58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d002      	beq.n	8006ca0 <HAL_RCC_GetSysClockFreq+0x34>
 8006c9a:	2b04      	cmp	r3, #4
 8006c9c:	d003      	beq.n	8006ca6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006c9e:	e0db      	b.n	8006e58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ca0:	4b73      	ldr	r3, [pc, #460]	@ (8006e70 <HAL_RCC_GetSysClockFreq+0x204>)
 8006ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ca4:	e0db      	b.n	8006e5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ca6:	4b73      	ldr	r3, [pc, #460]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x208>)
 8006ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006caa:	e0d8      	b.n	8006e5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cac:	4b6f      	ldr	r3, [pc, #444]	@ (8006e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cb4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cb6:	4b6d      	ldr	r3, [pc, #436]	@ (8006e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d063      	beq.n	8006d8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cc2:	4b6a      	ldr	r3, [pc, #424]	@ (8006e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	099b      	lsrs	r3, r3, #6
 8006cc8:	2200      	movs	r2, #0
 8006cca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ccc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cda:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006cde:	4622      	mov	r2, r4
 8006ce0:	462b      	mov	r3, r5
 8006ce2:	f04f 0000 	mov.w	r0, #0
 8006ce6:	f04f 0100 	mov.w	r1, #0
 8006cea:	0159      	lsls	r1, r3, #5
 8006cec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cf0:	0150      	lsls	r0, r2, #5
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	4621      	mov	r1, r4
 8006cf8:	1a51      	subs	r1, r2, r1
 8006cfa:	6139      	str	r1, [r7, #16]
 8006cfc:	4629      	mov	r1, r5
 8006cfe:	eb63 0301 	sbc.w	r3, r3, r1
 8006d02:	617b      	str	r3, [r7, #20]
 8006d04:	f04f 0200 	mov.w	r2, #0
 8006d08:	f04f 0300 	mov.w	r3, #0
 8006d0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d10:	4659      	mov	r1, fp
 8006d12:	018b      	lsls	r3, r1, #6
 8006d14:	4651      	mov	r1, sl
 8006d16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d1a:	4651      	mov	r1, sl
 8006d1c:	018a      	lsls	r2, r1, #6
 8006d1e:	4651      	mov	r1, sl
 8006d20:	ebb2 0801 	subs.w	r8, r2, r1
 8006d24:	4659      	mov	r1, fp
 8006d26:	eb63 0901 	sbc.w	r9, r3, r1
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	f04f 0300 	mov.w	r3, #0
 8006d32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d3e:	4690      	mov	r8, r2
 8006d40:	4699      	mov	r9, r3
 8006d42:	4623      	mov	r3, r4
 8006d44:	eb18 0303 	adds.w	r3, r8, r3
 8006d48:	60bb      	str	r3, [r7, #8]
 8006d4a:	462b      	mov	r3, r5
 8006d4c:	eb49 0303 	adc.w	r3, r9, r3
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	f04f 0200 	mov.w	r2, #0
 8006d56:	f04f 0300 	mov.w	r3, #0
 8006d5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006d5e:	4629      	mov	r1, r5
 8006d60:	024b      	lsls	r3, r1, #9
 8006d62:	4621      	mov	r1, r4
 8006d64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d68:	4621      	mov	r1, r4
 8006d6a:	024a      	lsls	r2, r1, #9
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	4619      	mov	r1, r3
 8006d70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d72:	2200      	movs	r2, #0
 8006d74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d7c:	f7f9 ff34 	bl	8000be8 <__aeabi_uldivmod>
 8006d80:	4602      	mov	r2, r0
 8006d82:	460b      	mov	r3, r1
 8006d84:	4613      	mov	r3, r2
 8006d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d88:	e058      	b.n	8006e3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d8a:	4b38      	ldr	r3, [pc, #224]	@ (8006e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	099b      	lsrs	r3, r3, #6
 8006d90:	2200      	movs	r2, #0
 8006d92:	4618      	mov	r0, r3
 8006d94:	4611      	mov	r1, r2
 8006d96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006d9a:	623b      	str	r3, [r7, #32]
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006da0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006da4:	4642      	mov	r2, r8
 8006da6:	464b      	mov	r3, r9
 8006da8:	f04f 0000 	mov.w	r0, #0
 8006dac:	f04f 0100 	mov.w	r1, #0
 8006db0:	0159      	lsls	r1, r3, #5
 8006db2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006db6:	0150      	lsls	r0, r2, #5
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4641      	mov	r1, r8
 8006dbe:	ebb2 0a01 	subs.w	sl, r2, r1
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	eb63 0b01 	sbc.w	fp, r3, r1
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	f04f 0300 	mov.w	r3, #0
 8006dd0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006dd4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006dd8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ddc:	ebb2 040a 	subs.w	r4, r2, sl
 8006de0:	eb63 050b 	sbc.w	r5, r3, fp
 8006de4:	f04f 0200 	mov.w	r2, #0
 8006de8:	f04f 0300 	mov.w	r3, #0
 8006dec:	00eb      	lsls	r3, r5, #3
 8006dee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006df2:	00e2      	lsls	r2, r4, #3
 8006df4:	4614      	mov	r4, r2
 8006df6:	461d      	mov	r5, r3
 8006df8:	4643      	mov	r3, r8
 8006dfa:	18e3      	adds	r3, r4, r3
 8006dfc:	603b      	str	r3, [r7, #0]
 8006dfe:	464b      	mov	r3, r9
 8006e00:	eb45 0303 	adc.w	r3, r5, r3
 8006e04:	607b      	str	r3, [r7, #4]
 8006e06:	f04f 0200 	mov.w	r2, #0
 8006e0a:	f04f 0300 	mov.w	r3, #0
 8006e0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e12:	4629      	mov	r1, r5
 8006e14:	028b      	lsls	r3, r1, #10
 8006e16:	4621      	mov	r1, r4
 8006e18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e1c:	4621      	mov	r1, r4
 8006e1e:	028a      	lsls	r2, r1, #10
 8006e20:	4610      	mov	r0, r2
 8006e22:	4619      	mov	r1, r3
 8006e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e26:	2200      	movs	r2, #0
 8006e28:	61bb      	str	r3, [r7, #24]
 8006e2a:	61fa      	str	r2, [r7, #28]
 8006e2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e30:	f7f9 feda 	bl	8000be8 <__aeabi_uldivmod>
 8006e34:	4602      	mov	r2, r0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4613      	mov	r3, r2
 8006e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e6c <HAL_RCC_GetSysClockFreq+0x200>)
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	0c1b      	lsrs	r3, r3, #16
 8006e42:	f003 0303 	and.w	r3, r3, #3
 8006e46:	3301      	adds	r3, #1
 8006e48:	005b      	lsls	r3, r3, #1
 8006e4a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006e4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e56:	e002      	b.n	8006e5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e58:	4b05      	ldr	r3, [pc, #20]	@ (8006e70 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3750      	adds	r7, #80	@ 0x50
 8006e64:	46bd      	mov	sp, r7
 8006e66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e6a:	bf00      	nop
 8006e6c:	40023800 	.word	0x40023800
 8006e70:	00f42400 	.word	0x00f42400
 8006e74:	007a1200 	.word	0x007a1200

08006e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e7c:	4b03      	ldr	r3, [pc, #12]	@ (8006e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	2000000c 	.word	0x2000000c

08006e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e94:	f7ff fff0 	bl	8006e78 <HAL_RCC_GetHCLKFreq>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	4b05      	ldr	r3, [pc, #20]	@ (8006eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	0a9b      	lsrs	r3, r3, #10
 8006ea0:	f003 0307 	and.w	r3, r3, #7
 8006ea4:	4903      	ldr	r1, [pc, #12]	@ (8006eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ea6:	5ccb      	ldrb	r3, [r1, r3]
 8006ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	40023800 	.word	0x40023800
 8006eb4:	0801007c 	.word	0x0801007c

08006eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ebc:	f7ff ffdc 	bl	8006e78 <HAL_RCC_GetHCLKFreq>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	4b05      	ldr	r3, [pc, #20]	@ (8006ed8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	0b5b      	lsrs	r3, r3, #13
 8006ec8:	f003 0307 	and.w	r3, r3, #7
 8006ecc:	4903      	ldr	r1, [pc, #12]	@ (8006edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ece:	5ccb      	ldrb	r3, [r1, r3]
 8006ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	40023800 	.word	0x40023800
 8006edc:	0801007c 	.word	0x0801007c

08006ee0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	220f      	movs	r2, #15
 8006eee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006ef0:	4b12      	ldr	r3, [pc, #72]	@ (8006f3c <HAL_RCC_GetClockConfig+0x5c>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f003 0203 	and.w	r2, r3, #3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006efc:	4b0f      	ldr	r3, [pc, #60]	@ (8006f3c <HAL_RCC_GetClockConfig+0x5c>)
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006f08:	4b0c      	ldr	r3, [pc, #48]	@ (8006f3c <HAL_RCC_GetClockConfig+0x5c>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006f14:	4b09      	ldr	r3, [pc, #36]	@ (8006f3c <HAL_RCC_GetClockConfig+0x5c>)
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	08db      	lsrs	r3, r3, #3
 8006f1a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006f22:	4b07      	ldr	r3, [pc, #28]	@ (8006f40 <HAL_RCC_GetClockConfig+0x60>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 020f 	and.w	r2, r3, #15
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	601a      	str	r2, [r3, #0]
}
 8006f2e:	bf00      	nop
 8006f30:	370c      	adds	r7, #12
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	40023800 	.word	0x40023800
 8006f40:	40023c00 	.word	0x40023c00

08006f44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b086      	sub	sp, #24
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006f50:	2300      	movs	r3, #0
 8006f52:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0301 	and.w	r3, r3, #1
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10b      	bne.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d105      	bne.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d075      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006f78:	4b91      	ldr	r3, [pc, #580]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f7e:	f7fd fab5 	bl	80044ec <HAL_GetTick>
 8006f82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f84:	e008      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006f86:	f7fd fab1 	bl	80044ec <HAL_GetTick>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	1ad3      	subs	r3, r2, r3
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	d901      	bls.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e189      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f98:	4b8a      	ldr	r3, [pc, #552]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1f0      	bne.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d009      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	019a      	lsls	r2, r3, #6
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	071b      	lsls	r3, r3, #28
 8006fbc:	4981      	ldr	r1, [pc, #516]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0302 	and.w	r3, r3, #2
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d01f      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006fd0:	4b7c      	ldr	r3, [pc, #496]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fd6:	0f1b      	lsrs	r3, r3, #28
 8006fd8:	f003 0307 	and.w	r3, r3, #7
 8006fdc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	019a      	lsls	r2, r3, #6
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	061b      	lsls	r3, r3, #24
 8006fea:	431a      	orrs	r2, r3
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	071b      	lsls	r3, r3, #28
 8006ff0:	4974      	ldr	r1, [pc, #464]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006ff8:	4b72      	ldr	r3, [pc, #456]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ffe:	f023 021f 	bic.w	r2, r3, #31
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	69db      	ldr	r3, [r3, #28]
 8007006:	3b01      	subs	r3, #1
 8007008:	496e      	ldr	r1, [pc, #440]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800700a:	4313      	orrs	r3, r2
 800700c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00d      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	019a      	lsls	r2, r3, #6
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	061b      	lsls	r3, r3, #24
 8007028:	431a      	orrs	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	071b      	lsls	r3, r3, #28
 8007030:	4964      	ldr	r1, [pc, #400]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007032:	4313      	orrs	r3, r2
 8007034:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007038:	4b61      	ldr	r3, [pc, #388]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800703a:	2201      	movs	r2, #1
 800703c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800703e:	f7fd fa55 	bl	80044ec <HAL_GetTick>
 8007042:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007044:	e008      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007046:	f7fd fa51 	bl	80044ec <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	2b02      	cmp	r3, #2
 8007052:	d901      	bls.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007054:	2303      	movs	r3, #3
 8007056:	e129      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007058:	4b5a      	ldr	r3, [pc, #360]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d0f0      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 0304 	and.w	r3, r3, #4
 800706c:	2b00      	cmp	r3, #0
 800706e:	d105      	bne.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007078:	2b00      	cmp	r3, #0
 800707a:	d079      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800707c:	4b52      	ldr	r3, [pc, #328]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800707e:	2200      	movs	r2, #0
 8007080:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007082:	f7fd fa33 	bl	80044ec <HAL_GetTick>
 8007086:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007088:	e008      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800708a:	f7fd fa2f 	bl	80044ec <HAL_GetTick>
 800708e:	4602      	mov	r2, r0
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	2b02      	cmp	r3, #2
 8007096:	d901      	bls.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007098:	2303      	movs	r3, #3
 800709a:	e107      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800709c:	4b49      	ldr	r3, [pc, #292]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070a8:	d0ef      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0304 	and.w	r3, r3, #4
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d020      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80070b6:	4b43      	ldr	r3, [pc, #268]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070bc:	0f1b      	lsrs	r3, r3, #28
 80070be:	f003 0307 	and.w	r3, r3, #7
 80070c2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	019a      	lsls	r2, r3, #6
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	061b      	lsls	r3, r3, #24
 80070d0:	431a      	orrs	r2, r3
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	071b      	lsls	r3, r3, #28
 80070d6:	493b      	ldr	r1, [pc, #236]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070d8:	4313      	orrs	r3, r2
 80070da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80070de:	4b39      	ldr	r3, [pc, #228]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070e4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	3b01      	subs	r3, #1
 80070ee:	021b      	lsls	r3, r3, #8
 80070f0:	4934      	ldr	r1, [pc, #208]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0308 	and.w	r3, r3, #8
 8007100:	2b00      	cmp	r3, #0
 8007102:	d01e      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007104:	4b2f      	ldr	r3, [pc, #188]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800710a:	0e1b      	lsrs	r3, r3, #24
 800710c:	f003 030f 	and.w	r3, r3, #15
 8007110:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	019a      	lsls	r2, r3, #6
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	061b      	lsls	r3, r3, #24
 800711c:	431a      	orrs	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	071b      	lsls	r3, r3, #28
 8007124:	4927      	ldr	r1, [pc, #156]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007126:	4313      	orrs	r3, r2
 8007128:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800712c:	4b25      	ldr	r3, [pc, #148]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800712e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007132:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713a:	4922      	ldr	r1, [pc, #136]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800713c:	4313      	orrs	r3, r2
 800713e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007142:	4b21      	ldr	r3, [pc, #132]	@ (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007144:	2201      	movs	r2, #1
 8007146:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007148:	f7fd f9d0 	bl	80044ec <HAL_GetTick>
 800714c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800714e:	e008      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007150:	f7fd f9cc 	bl	80044ec <HAL_GetTick>
 8007154:	4602      	mov	r2, r0
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	2b02      	cmp	r3, #2
 800715c:	d901      	bls.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800715e:	2303      	movs	r3, #3
 8007160:	e0a4      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007162:	4b18      	ldr	r3, [pc, #96]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800716a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800716e:	d1ef      	bne.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 0320 	and.w	r3, r3, #32
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 808b 	beq.w	8007294 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800717e:	2300      	movs	r3, #0
 8007180:	60fb      	str	r3, [r7, #12]
 8007182:	4b10      	ldr	r3, [pc, #64]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007186:	4a0f      	ldr	r2, [pc, #60]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800718c:	6413      	str	r3, [r2, #64]	@ 0x40
 800718e:	4b0d      	ldr	r3, [pc, #52]	@ (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800719a:	4b0c      	ldr	r3, [pc, #48]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a0b      	ldr	r2, [pc, #44]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80071a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80071a6:	f7fd f9a1 	bl	80044ec <HAL_GetTick>
 80071aa:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80071ac:	e010      	b.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ae:	f7fd f99d 	bl	80044ec <HAL_GetTick>
 80071b2:	4602      	mov	r2, r0
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d909      	bls.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e075      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x368>
 80071c0:	42470068 	.word	0x42470068
 80071c4:	40023800 	.word	0x40023800
 80071c8:	42470070 	.word	0x42470070
 80071cc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80071d0:	4b38      	ldr	r3, [pc, #224]	@ (80072b4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d0e8      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80071dc:	4b36      	ldr	r3, [pc, #216]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80071de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071e4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d02f      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d028      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80071fa:	4b2f      	ldr	r3, [pc, #188]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80071fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007202:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007204:	4b2d      	ldr	r3, [pc, #180]	@ (80072bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007206:	2201      	movs	r2, #1
 8007208:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800720a:	4b2c      	ldr	r3, [pc, #176]	@ (80072bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800720c:	2200      	movs	r2, #0
 800720e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007210:	4a29      	ldr	r2, [pc, #164]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007216:	4b28      	ldr	r3, [pc, #160]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b01      	cmp	r3, #1
 8007220:	d114      	bne.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007222:	f7fd f963 	bl	80044ec <HAL_GetTick>
 8007226:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007228:	e00a      	b.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800722a:	f7fd f95f 	bl	80044ec <HAL_GetTick>
 800722e:	4602      	mov	r2, r0
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007238:	4293      	cmp	r3, r2
 800723a:	d901      	bls.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	e035      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007240:	4b1d      	ldr	r3, [pc, #116]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007244:	f003 0302 	and.w	r3, r3, #2
 8007248:	2b00      	cmp	r3, #0
 800724a:	d0ee      	beq.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007250:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007254:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007258:	d10d      	bne.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800725a:	4b17      	ldr	r3, [pc, #92]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007266:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800726a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800726e:	4912      	ldr	r1, [pc, #72]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007270:	4313      	orrs	r3, r2
 8007272:	608b      	str	r3, [r1, #8]
 8007274:	e005      	b.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007276:	4b10      	ldr	r3, [pc, #64]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	4a0f      	ldr	r2, [pc, #60]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800727c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007280:	6093      	str	r3, [r2, #8]
 8007282:	4b0d      	ldr	r3, [pc, #52]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007284:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800728a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800728e:	490a      	ldr	r1, [pc, #40]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007290:	4313      	orrs	r3, r2
 8007292:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 0310 	and.w	r3, r3, #16
 800729c:	2b00      	cmp	r3, #0
 800729e:	d004      	beq.n	80072aa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80072a6:	4b06      	ldr	r3, [pc, #24]	@ (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80072a8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3718      	adds	r7, #24
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	40007000 	.word	0x40007000
 80072b8:	40023800 	.word	0x40023800
 80072bc:	42470e40 	.word	0x42470e40
 80072c0:	424711e0 	.word	0x424711e0

080072c4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d101      	bne.n	80072d6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e073      	b.n	80073be <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	7f5b      	ldrb	r3, [r3, #29]
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d105      	bne.n	80072ec <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f7fb fd66 	bl	8002db8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	f003 0310 	and.w	r3, r3, #16
 80072fc:	2b10      	cmp	r3, #16
 80072fe:	d055      	beq.n	80073ac <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	22ca      	movs	r2, #202	@ 0xca
 8007306:	625a      	str	r2, [r3, #36]	@ 0x24
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2253      	movs	r2, #83	@ 0x53
 800730e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 fa49 	bl	80077a8 <RTC_EnterInitMode>
 8007316:	4603      	mov	r3, r0
 8007318:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800731a:	7bfb      	ldrb	r3, [r7, #15]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d12c      	bne.n	800737a <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	6812      	ldr	r2, [r2, #0]
 800732a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800732e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007332:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	6899      	ldr	r1, [r3, #8]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	431a      	orrs	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	695b      	ldr	r3, [r3, #20]
 8007348:	431a      	orrs	r2, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	68d2      	ldr	r2, [r2, #12]
 800735a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6919      	ldr	r1, [r3, #16]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	041a      	lsls	r2, r3, #16
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	430a      	orrs	r2, r1
 800736e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fa50 	bl	8007816 <RTC_ExitInitMode>
 8007376:	4603      	mov	r3, r0
 8007378:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800737a:	7bfb      	ldrb	r3, [r7, #15]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d110      	bne.n	80073a2 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800738e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	699a      	ldr	r2, [r3, #24]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	430a      	orrs	r2, r1
 80073a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	22ff      	movs	r2, #255	@ 0xff
 80073a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80073aa:	e001      	b.n	80073b0 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80073ac:	2300      	movs	r3, #0
 80073ae:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d102      	bne.n	80073bc <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2201      	movs	r2, #1
 80073ba:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80073c6:	b590      	push	{r4, r7, lr}
 80073c8:	b087      	sub	sp, #28
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	60f8      	str	r0, [r7, #12]
 80073ce:	60b9      	str	r1, [r7, #8]
 80073d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	7f1b      	ldrb	r3, [r3, #28]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d101      	bne.n	80073e2 <HAL_RTC_SetTime+0x1c>
 80073de:	2302      	movs	r3, #2
 80073e0:	e087      	b.n	80074f2 <HAL_RTC_SetTime+0x12c>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2201      	movs	r2, #1
 80073e6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2202      	movs	r2, #2
 80073ec:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d126      	bne.n	8007442 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d102      	bne.n	8007408 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	2200      	movs	r2, #0
 8007406:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	4618      	mov	r0, r3
 800740e:	f000 fa27 	bl	8007860 <RTC_ByteToBcd2>
 8007412:	4603      	mov	r3, r0
 8007414:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	785b      	ldrb	r3, [r3, #1]
 800741a:	4618      	mov	r0, r3
 800741c:	f000 fa20 	bl	8007860 <RTC_ByteToBcd2>
 8007420:	4603      	mov	r3, r0
 8007422:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007424:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	789b      	ldrb	r3, [r3, #2]
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fa18 	bl	8007860 <RTC_ByteToBcd2>
 8007430:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007432:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	78db      	ldrb	r3, [r3, #3]
 800743a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800743c:	4313      	orrs	r3, r2
 800743e:	617b      	str	r3, [r7, #20]
 8007440:	e018      	b.n	8007474 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744c:	2b00      	cmp	r3, #0
 800744e:	d102      	bne.n	8007456 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	2200      	movs	r2, #0
 8007454:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	785b      	ldrb	r3, [r3, #1]
 8007460:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007462:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007468:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	78db      	ldrb	r3, [r3, #3]
 800746e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007470:	4313      	orrs	r3, r2
 8007472:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	22ca      	movs	r2, #202	@ 0xca
 800747a:	625a      	str	r2, [r3, #36]	@ 0x24
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2253      	movs	r2, #83	@ 0x53
 8007482:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f000 f98f 	bl	80077a8 <RTC_EnterInitMode>
 800748a:	4603      	mov	r3, r0
 800748c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800748e:	7cfb      	ldrb	r3, [r7, #19]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d120      	bne.n	80074d6 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800749e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80074a2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	689a      	ldr	r2, [r3, #8]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80074b2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6899      	ldr	r1, [r3, #8]
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	68da      	ldr	r2, [r3, #12]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	431a      	orrs	r2, r3
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	430a      	orrs	r2, r1
 80074ca:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f000 f9a2 	bl	8007816 <RTC_ExitInitMode>
 80074d2:	4603      	mov	r3, r0
 80074d4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80074d6:	7cfb      	ldrb	r3, [r7, #19]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d102      	bne.n	80074e2 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2201      	movs	r2, #1
 80074e0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	22ff      	movs	r2, #255	@ 0xff
 80074e8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	771a      	strb	r2, [r3, #28]

  return status;
 80074f0:	7cfb      	ldrb	r3, [r7, #19]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	371c      	adds	r7, #28
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd90      	pop	{r4, r7, pc}

080074fa <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b086      	sub	sp, #24
 80074fe:	af00      	add	r7, sp, #0
 8007500:	60f8      	str	r0, [r7, #12]
 8007502:	60b9      	str	r1, [r7, #8]
 8007504:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007506:	2300      	movs	r3, #0
 8007508:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800752c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007530:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	0c1b      	lsrs	r3, r3, #16
 8007536:	b2db      	uxtb	r3, r3
 8007538:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800753c:	b2da      	uxtb	r2, r3
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	0a1b      	lsrs	r3, r3, #8
 8007546:	b2db      	uxtb	r3, r3
 8007548:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800754c:	b2da      	uxtb	r2, r3
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	b2db      	uxtb	r3, r3
 8007556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800755a:	b2da      	uxtb	r2, r3
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	0d9b      	lsrs	r3, r3, #22
 8007564:	b2db      	uxtb	r3, r3
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	b2da      	uxtb	r2, r3
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d11a      	bne.n	80075ac <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	4618      	mov	r0, r3
 800757c:	f000 f98e 	bl	800789c <RTC_Bcd2ToByte>
 8007580:	4603      	mov	r3, r0
 8007582:	461a      	mov	r2, r3
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	785b      	ldrb	r3, [r3, #1]
 800758c:	4618      	mov	r0, r3
 800758e:	f000 f985 	bl	800789c <RTC_Bcd2ToByte>
 8007592:	4603      	mov	r3, r0
 8007594:	461a      	mov	r2, r3
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	789b      	ldrb	r3, [r3, #2]
 800759e:	4618      	mov	r0, r3
 80075a0:	f000 f97c 	bl	800789c <RTC_Bcd2ToByte>
 80075a4:	4603      	mov	r3, r0
 80075a6:	461a      	mov	r2, r3
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3718      	adds	r7, #24
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80075b6:	b590      	push	{r4, r7, lr}
 80075b8:	b087      	sub	sp, #28
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	60f8      	str	r0, [r7, #12]
 80075be:	60b9      	str	r1, [r7, #8]
 80075c0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80075c2:	2300      	movs	r3, #0
 80075c4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	7f1b      	ldrb	r3, [r3, #28]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d101      	bne.n	80075d2 <HAL_RTC_SetDate+0x1c>
 80075ce:	2302      	movs	r3, #2
 80075d0:	e071      	b.n	80076b6 <HAL_RTC_SetDate+0x100>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2201      	movs	r2, #1
 80075d6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2202      	movs	r2, #2
 80075dc:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d10e      	bne.n	8007602 <HAL_RTC_SetDate+0x4c>
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	785b      	ldrb	r3, [r3, #1]
 80075e8:	f003 0310 	and.w	r3, r3, #16
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d008      	beq.n	8007602 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	785b      	ldrb	r3, [r3, #1]
 80075f4:	f023 0310 	bic.w	r3, r3, #16
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	330a      	adds	r3, #10
 80075fc:	b2da      	uxtb	r2, r3
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d11c      	bne.n	8007642 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	78db      	ldrb	r3, [r3, #3]
 800760c:	4618      	mov	r0, r3
 800760e:	f000 f927 	bl	8007860 <RTC_ByteToBcd2>
 8007612:	4603      	mov	r3, r0
 8007614:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	785b      	ldrb	r3, [r3, #1]
 800761a:	4618      	mov	r0, r3
 800761c:	f000 f920 	bl	8007860 <RTC_ByteToBcd2>
 8007620:	4603      	mov	r3, r0
 8007622:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007624:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	789b      	ldrb	r3, [r3, #2]
 800762a:	4618      	mov	r0, r3
 800762c:	f000 f918 	bl	8007860 <RTC_ByteToBcd2>
 8007630:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007632:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800763c:	4313      	orrs	r3, r2
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	e00e      	b.n	8007660 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	78db      	ldrb	r3, [r3, #3]
 8007646:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	785b      	ldrb	r3, [r3, #1]
 800764c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800764e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007654:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800765c:	4313      	orrs	r3, r2
 800765e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	22ca      	movs	r2, #202	@ 0xca
 8007666:	625a      	str	r2, [r3, #36]	@ 0x24
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2253      	movs	r2, #83	@ 0x53
 800766e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f000 f899 	bl	80077a8 <RTC_EnterInitMode>
 8007676:	4603      	mov	r3, r0
 8007678:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800767a:	7cfb      	ldrb	r3, [r7, #19]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10c      	bne.n	800769a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800768a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800768e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007690:	68f8      	ldr	r0, [r7, #12]
 8007692:	f000 f8c0 	bl	8007816 <RTC_ExitInitMode>
 8007696:	4603      	mov	r3, r0
 8007698:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800769a:	7cfb      	ldrb	r3, [r7, #19]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d102      	bne.n	80076a6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2201      	movs	r2, #1
 80076a4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	22ff      	movs	r2, #255	@ 0xff
 80076ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	771a      	strb	r2, [r3, #28]

  return status;
 80076b4:	7cfb      	ldrb	r3, [r7, #19]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	371c      	adds	r7, #28
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd90      	pop	{r4, r7, pc}

080076be <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b086      	sub	sp, #24
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	60f8      	str	r0, [r7, #12]
 80076c6:	60b9      	str	r1, [r7, #8]
 80076c8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80076d8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076dc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	0c1b      	lsrs	r3, r3, #16
 80076e2:	b2da      	uxtb	r2, r3
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	0a1b      	lsrs	r3, r3, #8
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	f003 031f 	and.w	r3, r3, #31
 80076f2:	b2da      	uxtb	r2, r3
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007700:	b2da      	uxtb	r2, r3
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	0b5b      	lsrs	r3, r3, #13
 800770a:	b2db      	uxtb	r3, r3
 800770c:	f003 0307 	and.w	r3, r3, #7
 8007710:	b2da      	uxtb	r2, r3
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d11a      	bne.n	8007752 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	78db      	ldrb	r3, [r3, #3]
 8007720:	4618      	mov	r0, r3
 8007722:	f000 f8bb 	bl	800789c <RTC_Bcd2ToByte>
 8007726:	4603      	mov	r3, r0
 8007728:	461a      	mov	r2, r3
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	785b      	ldrb	r3, [r3, #1]
 8007732:	4618      	mov	r0, r3
 8007734:	f000 f8b2 	bl	800789c <RTC_Bcd2ToByte>
 8007738:	4603      	mov	r3, r0
 800773a:	461a      	mov	r2, r3
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	789b      	ldrb	r3, [r3, #2]
 8007744:	4618      	mov	r0, r3
 8007746:	f000 f8a9 	bl	800789c <RTC_Bcd2ToByte>
 800774a:	4603      	mov	r3, r0
 800774c:	461a      	mov	r2, r3
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3718      	adds	r7, #24
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a0d      	ldr	r2, [pc, #52]	@ (80077a4 <HAL_RTC_WaitForSynchro+0x48>)
 800776e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007770:	f7fc febc 	bl	80044ec <HAL_GetTick>
 8007774:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007776:	e009      	b.n	800778c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007778:	f7fc feb8 	bl	80044ec <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007786:	d901      	bls.n	800778c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007788:	2303      	movs	r3, #3
 800778a:	e007      	b.n	800779c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	f003 0320 	and.w	r3, r3, #32
 8007796:	2b00      	cmp	r3, #0
 8007798:	d0ee      	beq.n	8007778 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	00017f5f 	.word	0x00017f5f

080077a8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80077b0:	2300      	movs	r3, #0
 80077b2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80077b4:	2300      	movs	r3, #0
 80077b6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d122      	bne.n	800780c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68da      	ldr	r2, [r3, #12]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80077d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80077d6:	f7fc fe89 	bl	80044ec <HAL_GetTick>
 80077da:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80077dc:	e00c      	b.n	80077f8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80077de:	f7fc fe85 	bl	80044ec <HAL_GetTick>
 80077e2:	4602      	mov	r2, r0
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80077ec:	d904      	bls.n	80077f8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2204      	movs	r2, #4
 80077f2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007802:	2b00      	cmp	r3, #0
 8007804:	d102      	bne.n	800780c <RTC_EnterInitMode+0x64>
 8007806:	7bfb      	ldrb	r3, [r7, #15]
 8007808:	2b01      	cmp	r3, #1
 800780a:	d1e8      	bne.n	80077de <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800780c:	7bfb      	ldrb	r3, [r7, #15]
}
 800780e:	4618      	mov	r0, r3
 8007810:	3710      	adds	r7, #16
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}

08007816 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007816:	b580      	push	{r7, lr}
 8007818:	b084      	sub	sp, #16
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68da      	ldr	r2, [r3, #12]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007830:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f003 0320 	and.w	r3, r3, #32
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10a      	bne.n	8007856 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7ff ff8b 	bl	800775c <HAL_RTC_WaitForSynchro>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d004      	beq.n	8007856 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2204      	movs	r2, #4
 8007850:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007856:	7bfb      	ldrb	r3, [r7, #15]
}
 8007858:	4618      	mov	r0, r3
 800785a:	3710      	adds	r7, #16
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007860:	b480      	push	{r7}
 8007862:	b085      	sub	sp, #20
 8007864:	af00      	add	r7, sp, #0
 8007866:	4603      	mov	r3, r0
 8007868:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800786a:	2300      	movs	r3, #0
 800786c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800786e:	e005      	b.n	800787c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	3301      	adds	r3, #1
 8007874:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007876:	79fb      	ldrb	r3, [r7, #7]
 8007878:	3b0a      	subs	r3, #10
 800787a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800787c:	79fb      	ldrb	r3, [r7, #7]
 800787e:	2b09      	cmp	r3, #9
 8007880:	d8f6      	bhi.n	8007870 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	b2db      	uxtb	r3, r3
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	b2da      	uxtb	r2, r3
 800788a:	79fb      	ldrb	r3, [r7, #7]
 800788c:	4313      	orrs	r3, r2
 800788e:	b2db      	uxtb	r3, r3
}
 8007890:	4618      	mov	r0, r3
 8007892:	3714      	adds	r7, #20
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800789c:	b480      	push	{r7}
 800789e:	b085      	sub	sp, #20
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	4603      	mov	r3, r0
 80078a4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80078aa:	79fb      	ldrb	r3, [r7, #7]
 80078ac:	091b      	lsrs	r3, r3, #4
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	461a      	mov	r2, r3
 80078b2:	4613      	mov	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	4413      	add	r3, r2
 80078b8:	005b      	lsls	r3, r3, #1
 80078ba:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	b2da      	uxtb	r2, r3
 80078c0:	79fb      	ldrb	r3, [r7, #7]
 80078c2:	f003 030f 	and.w	r3, r3, #15
 80078c6:	b2db      	uxtb	r3, r3
 80078c8:	4413      	add	r3, r2
 80078ca:	b2db      	uxtb	r3, r3
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3714      	adds	r7, #20
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr

080078d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d101      	bne.n	80078ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e041      	b.n	800796e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d106      	bne.n	8007904 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f7fb ff42 	bl	8003788 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2202      	movs	r2, #2
 8007908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	3304      	adds	r3, #4
 8007914:	4619      	mov	r1, r3
 8007916:	4610      	mov	r0, r2
 8007918:	f000 feea 	bl	80086f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3708      	adds	r7, #8
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
	...

08007978 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007978:	b480      	push	{r7}
 800797a:	b085      	sub	sp, #20
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007986:	b2db      	uxtb	r3, r3
 8007988:	2b01      	cmp	r3, #1
 800798a:	d001      	beq.n	8007990 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	e04e      	b.n	8007a2e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68da      	ldr	r2, [r3, #12]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f042 0201 	orr.w	r2, r2, #1
 80079a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a23      	ldr	r2, [pc, #140]	@ (8007a3c <HAL_TIM_Base_Start_IT+0xc4>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d022      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x80>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079ba:	d01d      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x80>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a1f      	ldr	r2, [pc, #124]	@ (8007a40 <HAL_TIM_Base_Start_IT+0xc8>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d018      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x80>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a1e      	ldr	r2, [pc, #120]	@ (8007a44 <HAL_TIM_Base_Start_IT+0xcc>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d013      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x80>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007a48 <HAL_TIM_Base_Start_IT+0xd0>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d00e      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x80>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a1b      	ldr	r2, [pc, #108]	@ (8007a4c <HAL_TIM_Base_Start_IT+0xd4>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d009      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x80>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a19      	ldr	r2, [pc, #100]	@ (8007a50 <HAL_TIM_Base_Start_IT+0xd8>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d004      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x80>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a18      	ldr	r2, [pc, #96]	@ (8007a54 <HAL_TIM_Base_Start_IT+0xdc>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d111      	bne.n	8007a1c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	f003 0307 	and.w	r3, r3, #7
 8007a02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2b06      	cmp	r3, #6
 8007a08:	d010      	beq.n	8007a2c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f042 0201 	orr.w	r2, r2, #1
 8007a18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a1a:	e007      	b.n	8007a2c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f042 0201 	orr.w	r2, r2, #1
 8007a2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	40010000 	.word	0x40010000
 8007a40:	40000400 	.word	0x40000400
 8007a44:	40000800 	.word	0x40000800
 8007a48:	40000c00 	.word	0x40000c00
 8007a4c:	40010400 	.word	0x40010400
 8007a50:	40014000 	.word	0x40014000
 8007a54:	40001800 	.word	0x40001800

08007a58 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68da      	ldr	r2, [r3, #12]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f022 0201 	bic.w	r2, r2, #1
 8007a6e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	6a1a      	ldr	r2, [r3, #32]
 8007a76:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10f      	bne.n	8007aa0 <HAL_TIM_Base_Stop_IT+0x48>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6a1a      	ldr	r2, [r3, #32]
 8007a86:	f240 4344 	movw	r3, #1092	@ 0x444
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d107      	bne.n	8007aa0 <HAL_TIM_Base_Stop_IT+0x48>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f022 0201 	bic.w	r2, r2, #1
 8007a9e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	370c      	adds	r7, #12
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ab6:	b580      	push	{r7, lr}
 8007ab8:	b082      	sub	sp, #8
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d101      	bne.n	8007ac8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e041      	b.n	8007b4c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d106      	bne.n	8007ae2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7fb fe31 	bl	8003744 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2202      	movs	r2, #2
 8007ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	3304      	adds	r3, #4
 8007af2:	4619      	mov	r1, r3
 8007af4:	4610      	mov	r0, r2
 8007af6:	f000 fdfb 	bl	80086f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2201      	movs	r2, #1
 8007b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3708      	adds	r7, #8
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d109      	bne.n	8007b78 <HAL_TIM_PWM_Start+0x24>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	bf14      	ite	ne
 8007b70:	2301      	movne	r3, #1
 8007b72:	2300      	moveq	r3, #0
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	e022      	b.n	8007bbe <HAL_TIM_PWM_Start+0x6a>
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	2b04      	cmp	r3, #4
 8007b7c:	d109      	bne.n	8007b92 <HAL_TIM_PWM_Start+0x3e>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	bf14      	ite	ne
 8007b8a:	2301      	movne	r3, #1
 8007b8c:	2300      	moveq	r3, #0
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	e015      	b.n	8007bbe <HAL_TIM_PWM_Start+0x6a>
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b08      	cmp	r3, #8
 8007b96:	d109      	bne.n	8007bac <HAL_TIM_PWM_Start+0x58>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	bf14      	ite	ne
 8007ba4:	2301      	movne	r3, #1
 8007ba6:	2300      	moveq	r3, #0
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	e008      	b.n	8007bbe <HAL_TIM_PWM_Start+0x6a>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	bf14      	ite	ne
 8007bb8:	2301      	movne	r3, #1
 8007bba:	2300      	moveq	r3, #0
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d001      	beq.n	8007bc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e07c      	b.n	8007cc0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d104      	bne.n	8007bd6 <HAL_TIM_PWM_Start+0x82>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2202      	movs	r2, #2
 8007bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bd4:	e013      	b.n	8007bfe <HAL_TIM_PWM_Start+0xaa>
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	2b04      	cmp	r3, #4
 8007bda:	d104      	bne.n	8007be6 <HAL_TIM_PWM_Start+0x92>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2202      	movs	r2, #2
 8007be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007be4:	e00b      	b.n	8007bfe <HAL_TIM_PWM_Start+0xaa>
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2b08      	cmp	r3, #8
 8007bea:	d104      	bne.n	8007bf6 <HAL_TIM_PWM_Start+0xa2>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bf4:	e003      	b.n	8007bfe <HAL_TIM_PWM_Start+0xaa>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2202      	movs	r2, #2
 8007bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2201      	movs	r2, #1
 8007c04:	6839      	ldr	r1, [r7, #0]
 8007c06:	4618      	mov	r0, r3
 8007c08:	f001 f98c 	bl	8008f24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a2d      	ldr	r2, [pc, #180]	@ (8007cc8 <HAL_TIM_PWM_Start+0x174>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d004      	beq.n	8007c20 <HAL_TIM_PWM_Start+0xcc>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a2c      	ldr	r2, [pc, #176]	@ (8007ccc <HAL_TIM_PWM_Start+0x178>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d101      	bne.n	8007c24 <HAL_TIM_PWM_Start+0xd0>
 8007c20:	2301      	movs	r3, #1
 8007c22:	e000      	b.n	8007c26 <HAL_TIM_PWM_Start+0xd2>
 8007c24:	2300      	movs	r3, #0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d007      	beq.n	8007c3a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a22      	ldr	r2, [pc, #136]	@ (8007cc8 <HAL_TIM_PWM_Start+0x174>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d022      	beq.n	8007c8a <HAL_TIM_PWM_Start+0x136>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c4c:	d01d      	beq.n	8007c8a <HAL_TIM_PWM_Start+0x136>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a1f      	ldr	r2, [pc, #124]	@ (8007cd0 <HAL_TIM_PWM_Start+0x17c>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d018      	beq.n	8007c8a <HAL_TIM_PWM_Start+0x136>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8007cd4 <HAL_TIM_PWM_Start+0x180>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d013      	beq.n	8007c8a <HAL_TIM_PWM_Start+0x136>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a1c      	ldr	r2, [pc, #112]	@ (8007cd8 <HAL_TIM_PWM_Start+0x184>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d00e      	beq.n	8007c8a <HAL_TIM_PWM_Start+0x136>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a16      	ldr	r2, [pc, #88]	@ (8007ccc <HAL_TIM_PWM_Start+0x178>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d009      	beq.n	8007c8a <HAL_TIM_PWM_Start+0x136>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a18      	ldr	r2, [pc, #96]	@ (8007cdc <HAL_TIM_PWM_Start+0x188>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d004      	beq.n	8007c8a <HAL_TIM_PWM_Start+0x136>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a16      	ldr	r2, [pc, #88]	@ (8007ce0 <HAL_TIM_PWM_Start+0x18c>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d111      	bne.n	8007cae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f003 0307 	and.w	r3, r3, #7
 8007c94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2b06      	cmp	r3, #6
 8007c9a:	d010      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f042 0201 	orr.w	r2, r2, #1
 8007caa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cac:	e007      	b.n	8007cbe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f042 0201 	orr.w	r2, r2, #1
 8007cbc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cbe:	2300      	movs	r3, #0
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	40010000 	.word	0x40010000
 8007ccc:	40010400 	.word	0x40010400
 8007cd0:	40000400 	.word	0x40000400
 8007cd4:	40000800 	.word	0x40000800
 8007cd8:	40000c00 	.word	0x40000c00
 8007cdc:	40014000 	.word	0x40014000
 8007ce0:	40001800 	.word	0x40001800

08007ce4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d101      	bne.n	8007cf6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e041      	b.n	8007d7a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d106      	bne.n	8007d10 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f7fb fcaa 	bl	8003664 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2202      	movs	r2, #2
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	3304      	adds	r3, #4
 8007d20:	4619      	mov	r1, r3
 8007d22:	4610      	mov	r0, r2
 8007d24:	f000 fce4 	bl	80086f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3708      	adds	r7, #8
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}
	...

08007d84 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d104      	bne.n	8007da2 <HAL_TIM_IC_Start_IT+0x1e>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	e013      	b.n	8007dca <HAL_TIM_IC_Start_IT+0x46>
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b04      	cmp	r3, #4
 8007da6:	d104      	bne.n	8007db2 <HAL_TIM_IC_Start_IT+0x2e>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	e00b      	b.n	8007dca <HAL_TIM_IC_Start_IT+0x46>
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2b08      	cmp	r3, #8
 8007db6:	d104      	bne.n	8007dc2 <HAL_TIM_IC_Start_IT+0x3e>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	e003      	b.n	8007dca <HAL_TIM_IC_Start_IT+0x46>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d104      	bne.n	8007ddc <HAL_TIM_IC_Start_IT+0x58>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	e013      	b.n	8007e04 <HAL_TIM_IC_Start_IT+0x80>
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	2b04      	cmp	r3, #4
 8007de0:	d104      	bne.n	8007dec <HAL_TIM_IC_Start_IT+0x68>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	e00b      	b.n	8007e04 <HAL_TIM_IC_Start_IT+0x80>
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	2b08      	cmp	r3, #8
 8007df0:	d104      	bne.n	8007dfc <HAL_TIM_IC_Start_IT+0x78>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	e003      	b.n	8007e04 <HAL_TIM_IC_Start_IT+0x80>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e06:	7bbb      	ldrb	r3, [r7, #14]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d102      	bne.n	8007e12 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e0c:	7b7b      	ldrb	r3, [r7, #13]
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d001      	beq.n	8007e16 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e0cc      	b.n	8007fb0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d104      	bne.n	8007e26 <HAL_TIM_IC_Start_IT+0xa2>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2202      	movs	r2, #2
 8007e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e24:	e013      	b.n	8007e4e <HAL_TIM_IC_Start_IT+0xca>
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	2b04      	cmp	r3, #4
 8007e2a:	d104      	bne.n	8007e36 <HAL_TIM_IC_Start_IT+0xb2>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2202      	movs	r2, #2
 8007e30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e34:	e00b      	b.n	8007e4e <HAL_TIM_IC_Start_IT+0xca>
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	2b08      	cmp	r3, #8
 8007e3a:	d104      	bne.n	8007e46 <HAL_TIM_IC_Start_IT+0xc2>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2202      	movs	r2, #2
 8007e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e44:	e003      	b.n	8007e4e <HAL_TIM_IC_Start_IT+0xca>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2202      	movs	r2, #2
 8007e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d104      	bne.n	8007e5e <HAL_TIM_IC_Start_IT+0xda>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2202      	movs	r2, #2
 8007e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e5c:	e013      	b.n	8007e86 <HAL_TIM_IC_Start_IT+0x102>
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	2b04      	cmp	r3, #4
 8007e62:	d104      	bne.n	8007e6e <HAL_TIM_IC_Start_IT+0xea>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2202      	movs	r2, #2
 8007e68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e6c:	e00b      	b.n	8007e86 <HAL_TIM_IC_Start_IT+0x102>
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	2b08      	cmp	r3, #8
 8007e72:	d104      	bne.n	8007e7e <HAL_TIM_IC_Start_IT+0xfa>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2202      	movs	r2, #2
 8007e78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e7c:	e003      	b.n	8007e86 <HAL_TIM_IC_Start_IT+0x102>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2202      	movs	r2, #2
 8007e82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	2b0c      	cmp	r3, #12
 8007e8a:	d841      	bhi.n	8007f10 <HAL_TIM_IC_Start_IT+0x18c>
 8007e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e94 <HAL_TIM_IC_Start_IT+0x110>)
 8007e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e92:	bf00      	nop
 8007e94:	08007ec9 	.word	0x08007ec9
 8007e98:	08007f11 	.word	0x08007f11
 8007e9c:	08007f11 	.word	0x08007f11
 8007ea0:	08007f11 	.word	0x08007f11
 8007ea4:	08007edb 	.word	0x08007edb
 8007ea8:	08007f11 	.word	0x08007f11
 8007eac:	08007f11 	.word	0x08007f11
 8007eb0:	08007f11 	.word	0x08007f11
 8007eb4:	08007eed 	.word	0x08007eed
 8007eb8:	08007f11 	.word	0x08007f11
 8007ebc:	08007f11 	.word	0x08007f11
 8007ec0:	08007f11 	.word	0x08007f11
 8007ec4:	08007eff 	.word	0x08007eff
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68da      	ldr	r2, [r3, #12]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f042 0202 	orr.w	r2, r2, #2
 8007ed6:	60da      	str	r2, [r3, #12]
      break;
 8007ed8:	e01d      	b.n	8007f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68da      	ldr	r2, [r3, #12]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f042 0204 	orr.w	r2, r2, #4
 8007ee8:	60da      	str	r2, [r3, #12]
      break;
 8007eea:	e014      	b.n	8007f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68da      	ldr	r2, [r3, #12]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f042 0208 	orr.w	r2, r2, #8
 8007efa:	60da      	str	r2, [r3, #12]
      break;
 8007efc:	e00b      	b.n	8007f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68da      	ldr	r2, [r3, #12]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f042 0210 	orr.w	r2, r2, #16
 8007f0c:	60da      	str	r2, [r3, #12]
      break;
 8007f0e:	e002      	b.n	8007f16 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	73fb      	strb	r3, [r7, #15]
      break;
 8007f14:	bf00      	nop
  }

  if (status == HAL_OK)
 8007f16:	7bfb      	ldrb	r3, [r7, #15]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d148      	bne.n	8007fae <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2201      	movs	r2, #1
 8007f22:	6839      	ldr	r1, [r7, #0]
 8007f24:	4618      	mov	r0, r3
 8007f26:	f000 fffd 	bl	8008f24 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a22      	ldr	r2, [pc, #136]	@ (8007fb8 <HAL_TIM_IC_Start_IT+0x234>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d022      	beq.n	8007f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f3c:	d01d      	beq.n	8007f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a1e      	ldr	r2, [pc, #120]	@ (8007fbc <HAL_TIM_IC_Start_IT+0x238>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d018      	beq.n	8007f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a1c      	ldr	r2, [pc, #112]	@ (8007fc0 <HAL_TIM_IC_Start_IT+0x23c>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d013      	beq.n	8007f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a1b      	ldr	r2, [pc, #108]	@ (8007fc4 <HAL_TIM_IC_Start_IT+0x240>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d00e      	beq.n	8007f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a19      	ldr	r2, [pc, #100]	@ (8007fc8 <HAL_TIM_IC_Start_IT+0x244>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d009      	beq.n	8007f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a18      	ldr	r2, [pc, #96]	@ (8007fcc <HAL_TIM_IC_Start_IT+0x248>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d004      	beq.n	8007f7a <HAL_TIM_IC_Start_IT+0x1f6>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a16      	ldr	r2, [pc, #88]	@ (8007fd0 <HAL_TIM_IC_Start_IT+0x24c>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d111      	bne.n	8007f9e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	f003 0307 	and.w	r3, r3, #7
 8007f84:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	2b06      	cmp	r3, #6
 8007f8a:	d010      	beq.n	8007fae <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f042 0201 	orr.w	r2, r2, #1
 8007f9a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f9c:	e007      	b.n	8007fae <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f042 0201 	orr.w	r2, r2, #1
 8007fac:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}
 8007fb8:	40010000 	.word	0x40010000
 8007fbc:	40000400 	.word	0x40000400
 8007fc0:	40000800 	.word	0x40000800
 8007fc4:	40000c00 	.word	0x40000c00
 8007fc8:	40010400 	.word	0x40010400
 8007fcc:	40014000 	.word	0x40014000
 8007fd0:	40001800 	.word	0x40001800

08007fd4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d101      	bne.n	8007fe8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e041      	b.n	800806c <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d106      	bne.n	8008002 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f000 f839 	bl	8008074 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2202      	movs	r2, #2
 8008006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	3304      	adds	r3, #4
 8008012:	4619      	mov	r1, r3
 8008014:	4610      	mov	r0, r2
 8008016:	f000 fb6b 	bl	80086f0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f022 0208 	bic.w	r2, r2, #8
 8008028:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	6819      	ldr	r1, [r3, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	683a      	ldr	r2, [r7, #0]
 8008036:	430a      	orrs	r2, r1
 8008038:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2201      	movs	r2, #1
 8008046:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2201      	movs	r2, #1
 8008066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3708      	adds	r7, #8
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}

08008074 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800807c:	bf00      	nop
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d020      	beq.n	80080ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f003 0302 	and.w	r3, r3, #2
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d01b      	beq.n	80080ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f06f 0202 	mvn.w	r2, #2
 80080bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2201      	movs	r2, #1
 80080c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	699b      	ldr	r3, [r3, #24]
 80080ca:	f003 0303 	and.w	r3, r3, #3
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d003      	beq.n	80080da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7f9 f95e 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 80080d8:	e005      	b.n	80080e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 fae9 	bl	80086b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 faf0 	bl	80086c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	f003 0304 	and.w	r3, r3, #4
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d020      	beq.n	8008138 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f003 0304 	and.w	r3, r3, #4
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d01b      	beq.n	8008138 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f06f 0204 	mvn.w	r2, #4
 8008108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2202      	movs	r2, #2
 800810e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800811a:	2b00      	cmp	r3, #0
 800811c:	d003      	beq.n	8008126 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7f9 f938 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 8008124:	e005      	b.n	8008132 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 fac3 	bl	80086b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 faca 	bl	80086c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2200      	movs	r2, #0
 8008136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	f003 0308 	and.w	r3, r3, #8
 800813e:	2b00      	cmp	r3, #0
 8008140:	d020      	beq.n	8008184 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f003 0308 	and.w	r3, r3, #8
 8008148:	2b00      	cmp	r3, #0
 800814a:	d01b      	beq.n	8008184 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f06f 0208 	mvn.w	r2, #8
 8008154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2204      	movs	r2, #4
 800815a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	69db      	ldr	r3, [r3, #28]
 8008162:	f003 0303 	and.w	r3, r3, #3
 8008166:	2b00      	cmp	r3, #0
 8008168:	d003      	beq.n	8008172 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f7f9 f912 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 8008170:	e005      	b.n	800817e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 fa9d 	bl	80086b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f000 faa4 	bl	80086c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	f003 0310 	and.w	r3, r3, #16
 800818a:	2b00      	cmp	r3, #0
 800818c:	d020      	beq.n	80081d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f003 0310 	and.w	r3, r3, #16
 8008194:	2b00      	cmp	r3, #0
 8008196:	d01b      	beq.n	80081d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f06f 0210 	mvn.w	r2, #16
 80081a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2208      	movs	r2, #8
 80081a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d003      	beq.n	80081be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f7f9 f8ec 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 80081bc:	e005      	b.n	80081ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 fa77 	bl	80086b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 fa7e 	bl	80086c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00c      	beq.n	80081f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f003 0301 	and.w	r3, r3, #1
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d007      	beq.n	80081f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f06f 0201 	mvn.w	r2, #1
 80081ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f7fb fb2c 	bl	800384c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d00c      	beq.n	8008218 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008204:	2b00      	cmp	r3, #0
 8008206:	d007      	beq.n	8008218 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 ff32 	bl	800907c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00c      	beq.n	800823c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008228:	2b00      	cmp	r3, #0
 800822a:	d007      	beq.n	800823c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fa4f 	bl	80086da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	f003 0320 	and.w	r3, r3, #32
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00c      	beq.n	8008260 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f003 0320 	and.w	r3, r3, #32
 800824c:	2b00      	cmp	r3, #0
 800824e:	d007      	beq.n	8008260 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f06f 0220 	mvn.w	r2, #32
 8008258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 ff04 	bl	8009068 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008260:	bf00      	nop
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b086      	sub	sp, #24
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008274:	2300      	movs	r3, #0
 8008276:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800827e:	2b01      	cmp	r3, #1
 8008280:	d101      	bne.n	8008286 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008282:	2302      	movs	r3, #2
 8008284:	e088      	b.n	8008398 <HAL_TIM_IC_ConfigChannel+0x130>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d11b      	bne.n	80082cc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80082a4:	f000 fc7a 	bl	8008b9c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	699a      	ldr	r2, [r3, #24]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f022 020c 	bic.w	r2, r2, #12
 80082b6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	6999      	ldr	r1, [r3, #24]
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	689a      	ldr	r2, [r3, #8]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	430a      	orrs	r2, r1
 80082c8:	619a      	str	r2, [r3, #24]
 80082ca:	e060      	b.n	800838e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2b04      	cmp	r3, #4
 80082d0:	d11c      	bne.n	800830c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80082e2:	f000 fcfe 	bl	8008ce2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	699a      	ldr	r2, [r3, #24]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80082f4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	6999      	ldr	r1, [r3, #24]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	021a      	lsls	r2, r3, #8
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	430a      	orrs	r2, r1
 8008308:	619a      	str	r2, [r3, #24]
 800830a:	e040      	b.n	800838e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2b08      	cmp	r3, #8
 8008310:	d11b      	bne.n	800834a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008322:	f000 fd4b 	bl	8008dbc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	69da      	ldr	r2, [r3, #28]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f022 020c 	bic.w	r2, r2, #12
 8008334:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	69d9      	ldr	r1, [r3, #28]
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	689a      	ldr	r2, [r3, #8]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	430a      	orrs	r2, r1
 8008346:	61da      	str	r2, [r3, #28]
 8008348:	e021      	b.n	800838e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2b0c      	cmp	r3, #12
 800834e:	d11c      	bne.n	800838a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008360:	f000 fd68 	bl	8008e34 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	69da      	ldr	r2, [r3, #28]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008372:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	69d9      	ldr	r1, [r3, #28]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	021a      	lsls	r2, r3, #8
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	430a      	orrs	r2, r1
 8008386:	61da      	str	r2, [r3, #28]
 8008388:	e001      	b.n	800838e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008396:	7dfb      	ldrb	r3, [r7, #23]
}
 8008398:	4618      	mov	r0, r3
 800839a:	3718      	adds	r7, #24
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b086      	sub	sp, #24
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083ac:	2300      	movs	r3, #0
 80083ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d101      	bne.n	80083be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083ba:	2302      	movs	r3, #2
 80083bc:	e0ae      	b.n	800851c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2201      	movs	r2, #1
 80083c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b0c      	cmp	r3, #12
 80083ca:	f200 809f 	bhi.w	800850c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80083ce:	a201      	add	r2, pc, #4	@ (adr r2, 80083d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80083d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d4:	08008409 	.word	0x08008409
 80083d8:	0800850d 	.word	0x0800850d
 80083dc:	0800850d 	.word	0x0800850d
 80083e0:	0800850d 	.word	0x0800850d
 80083e4:	08008449 	.word	0x08008449
 80083e8:	0800850d 	.word	0x0800850d
 80083ec:	0800850d 	.word	0x0800850d
 80083f0:	0800850d 	.word	0x0800850d
 80083f4:	0800848b 	.word	0x0800848b
 80083f8:	0800850d 	.word	0x0800850d
 80083fc:	0800850d 	.word	0x0800850d
 8008400:	0800850d 	.word	0x0800850d
 8008404:	080084cb 	.word	0x080084cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68b9      	ldr	r1, [r7, #8]
 800840e:	4618      	mov	r0, r3
 8008410:	f000 fa14 	bl	800883c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	699a      	ldr	r2, [r3, #24]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f042 0208 	orr.w	r2, r2, #8
 8008422:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	699a      	ldr	r2, [r3, #24]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f022 0204 	bic.w	r2, r2, #4
 8008432:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	6999      	ldr	r1, [r3, #24]
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	691a      	ldr	r2, [r3, #16]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	430a      	orrs	r2, r1
 8008444:	619a      	str	r2, [r3, #24]
      break;
 8008446:	e064      	b.n	8008512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68b9      	ldr	r1, [r7, #8]
 800844e:	4618      	mov	r0, r3
 8008450:	f000 fa64 	bl	800891c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	699a      	ldr	r2, [r3, #24]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	699a      	ldr	r2, [r3, #24]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	6999      	ldr	r1, [r3, #24]
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	691b      	ldr	r3, [r3, #16]
 800847e:	021a      	lsls	r2, r3, #8
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	430a      	orrs	r2, r1
 8008486:	619a      	str	r2, [r3, #24]
      break;
 8008488:	e043      	b.n	8008512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68b9      	ldr	r1, [r7, #8]
 8008490:	4618      	mov	r0, r3
 8008492:	f000 fab9 	bl	8008a08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	69da      	ldr	r2, [r3, #28]
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f042 0208 	orr.w	r2, r2, #8
 80084a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	69da      	ldr	r2, [r3, #28]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f022 0204 	bic.w	r2, r2, #4
 80084b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	69d9      	ldr	r1, [r3, #28]
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	691a      	ldr	r2, [r3, #16]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	430a      	orrs	r2, r1
 80084c6:	61da      	str	r2, [r3, #28]
      break;
 80084c8:	e023      	b.n	8008512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68b9      	ldr	r1, [r7, #8]
 80084d0:	4618      	mov	r0, r3
 80084d2:	f000 fb0d 	bl	8008af0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	69da      	ldr	r2, [r3, #28]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	69da      	ldr	r2, [r3, #28]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	69d9      	ldr	r1, [r3, #28]
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	691b      	ldr	r3, [r3, #16]
 8008500:	021a      	lsls	r2, r3, #8
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	430a      	orrs	r2, r1
 8008508:	61da      	str	r2, [r3, #28]
      break;
 800850a:	e002      	b.n	8008512 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	75fb      	strb	r3, [r7, #23]
      break;
 8008510:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2200      	movs	r2, #0
 8008516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800851a:	7dfb      	ldrb	r3, [r7, #23]
}
 800851c:	4618      	mov	r0, r3
 800851e:	3718      	adds	r7, #24
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800852e:	2300      	movs	r3, #0
 8008530:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008538:	2b01      	cmp	r3, #1
 800853a:	d101      	bne.n	8008540 <HAL_TIM_ConfigClockSource+0x1c>
 800853c:	2302      	movs	r3, #2
 800853e:	e0b4      	b.n	80086aa <HAL_TIM_ConfigClockSource+0x186>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2202      	movs	r2, #2
 800854c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800855e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008566:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	68ba      	ldr	r2, [r7, #8]
 800856e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008578:	d03e      	beq.n	80085f8 <HAL_TIM_ConfigClockSource+0xd4>
 800857a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800857e:	f200 8087 	bhi.w	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 8008582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008586:	f000 8086 	beq.w	8008696 <HAL_TIM_ConfigClockSource+0x172>
 800858a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800858e:	d87f      	bhi.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 8008590:	2b70      	cmp	r3, #112	@ 0x70
 8008592:	d01a      	beq.n	80085ca <HAL_TIM_ConfigClockSource+0xa6>
 8008594:	2b70      	cmp	r3, #112	@ 0x70
 8008596:	d87b      	bhi.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 8008598:	2b60      	cmp	r3, #96	@ 0x60
 800859a:	d050      	beq.n	800863e <HAL_TIM_ConfigClockSource+0x11a>
 800859c:	2b60      	cmp	r3, #96	@ 0x60
 800859e:	d877      	bhi.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 80085a0:	2b50      	cmp	r3, #80	@ 0x50
 80085a2:	d03c      	beq.n	800861e <HAL_TIM_ConfigClockSource+0xfa>
 80085a4:	2b50      	cmp	r3, #80	@ 0x50
 80085a6:	d873      	bhi.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 80085a8:	2b40      	cmp	r3, #64	@ 0x40
 80085aa:	d058      	beq.n	800865e <HAL_TIM_ConfigClockSource+0x13a>
 80085ac:	2b40      	cmp	r3, #64	@ 0x40
 80085ae:	d86f      	bhi.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 80085b0:	2b30      	cmp	r3, #48	@ 0x30
 80085b2:	d064      	beq.n	800867e <HAL_TIM_ConfigClockSource+0x15a>
 80085b4:	2b30      	cmp	r3, #48	@ 0x30
 80085b6:	d86b      	bhi.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 80085b8:	2b20      	cmp	r3, #32
 80085ba:	d060      	beq.n	800867e <HAL_TIM_ConfigClockSource+0x15a>
 80085bc:	2b20      	cmp	r3, #32
 80085be:	d867      	bhi.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d05c      	beq.n	800867e <HAL_TIM_ConfigClockSource+0x15a>
 80085c4:	2b10      	cmp	r3, #16
 80085c6:	d05a      	beq.n	800867e <HAL_TIM_ConfigClockSource+0x15a>
 80085c8:	e062      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80085da:	f000 fc83 	bl	8008ee4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80085ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	609a      	str	r2, [r3, #8]
      break;
 80085f6:	e04f      	b.n	8008698 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008608:	f000 fc6c 	bl	8008ee4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	689a      	ldr	r2, [r3, #8]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800861a:	609a      	str	r2, [r3, #8]
      break;
 800861c:	e03c      	b.n	8008698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800862a:	461a      	mov	r2, r3
 800862c:	f000 fb2a 	bl	8008c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2150      	movs	r1, #80	@ 0x50
 8008636:	4618      	mov	r0, r3
 8008638:	f000 fc39 	bl	8008eae <TIM_ITRx_SetConfig>
      break;
 800863c:	e02c      	b.n	8008698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800864a:	461a      	mov	r2, r3
 800864c:	f000 fb86 	bl	8008d5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2160      	movs	r1, #96	@ 0x60
 8008656:	4618      	mov	r0, r3
 8008658:	f000 fc29 	bl	8008eae <TIM_ITRx_SetConfig>
      break;
 800865c:	e01c      	b.n	8008698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800866a:	461a      	mov	r2, r3
 800866c:	f000 fb0a 	bl	8008c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2140      	movs	r1, #64	@ 0x40
 8008676:	4618      	mov	r0, r3
 8008678:	f000 fc19 	bl	8008eae <TIM_ITRx_SetConfig>
      break;
 800867c:	e00c      	b.n	8008698 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4619      	mov	r1, r3
 8008688:	4610      	mov	r0, r2
 800868a:	f000 fc10 	bl	8008eae <TIM_ITRx_SetConfig>
      break;
 800868e:	e003      	b.n	8008698 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008690:	2301      	movs	r3, #1
 8008692:	73fb      	strb	r3, [r7, #15]
      break;
 8008694:	e000      	b.n	8008698 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008696:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3710      	adds	r7, #16
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}

080086b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086b2:	b480      	push	{r7}
 80086b4:	b083      	sub	sp, #12
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086ba:	bf00      	nop
 80086bc:	370c      	adds	r7, #12
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr

080086c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80086c6:	b480      	push	{r7}
 80086c8:	b083      	sub	sp, #12
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086ce:	bf00      	nop
 80086d0:	370c      	adds	r7, #12
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr

080086da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086da:	b480      	push	{r7}
 80086dc:	b083      	sub	sp, #12
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086e2:	bf00      	nop
 80086e4:	370c      	adds	r7, #12
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr
	...

080086f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a43      	ldr	r2, [pc, #268]	@ (8008810 <TIM_Base_SetConfig+0x120>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d013      	beq.n	8008730 <TIM_Base_SetConfig+0x40>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800870e:	d00f      	beq.n	8008730 <TIM_Base_SetConfig+0x40>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a40      	ldr	r2, [pc, #256]	@ (8008814 <TIM_Base_SetConfig+0x124>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d00b      	beq.n	8008730 <TIM_Base_SetConfig+0x40>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a3f      	ldr	r2, [pc, #252]	@ (8008818 <TIM_Base_SetConfig+0x128>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d007      	beq.n	8008730 <TIM_Base_SetConfig+0x40>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4a3e      	ldr	r2, [pc, #248]	@ (800881c <TIM_Base_SetConfig+0x12c>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d003      	beq.n	8008730 <TIM_Base_SetConfig+0x40>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a3d      	ldr	r2, [pc, #244]	@ (8008820 <TIM_Base_SetConfig+0x130>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d108      	bne.n	8008742 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008736:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	4313      	orrs	r3, r2
 8008740:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a32      	ldr	r2, [pc, #200]	@ (8008810 <TIM_Base_SetConfig+0x120>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d02b      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008750:	d027      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a2f      	ldr	r2, [pc, #188]	@ (8008814 <TIM_Base_SetConfig+0x124>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d023      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a2e      	ldr	r2, [pc, #184]	@ (8008818 <TIM_Base_SetConfig+0x128>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d01f      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a2d      	ldr	r2, [pc, #180]	@ (800881c <TIM_Base_SetConfig+0x12c>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d01b      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	4a2c      	ldr	r2, [pc, #176]	@ (8008820 <TIM_Base_SetConfig+0x130>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d017      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	4a2b      	ldr	r2, [pc, #172]	@ (8008824 <TIM_Base_SetConfig+0x134>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d013      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a2a      	ldr	r2, [pc, #168]	@ (8008828 <TIM_Base_SetConfig+0x138>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d00f      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a29      	ldr	r2, [pc, #164]	@ (800882c <TIM_Base_SetConfig+0x13c>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d00b      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a28      	ldr	r2, [pc, #160]	@ (8008830 <TIM_Base_SetConfig+0x140>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d007      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a27      	ldr	r2, [pc, #156]	@ (8008834 <TIM_Base_SetConfig+0x144>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d003      	beq.n	80087a2 <TIM_Base_SetConfig+0xb2>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a26      	ldr	r2, [pc, #152]	@ (8008838 <TIM_Base_SetConfig+0x148>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d108      	bne.n	80087b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	68db      	ldr	r3, [r3, #12]
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	695b      	ldr	r3, [r3, #20]
 80087be:	4313      	orrs	r3, r2
 80087c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	689a      	ldr	r2, [r3, #8]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a0e      	ldr	r2, [pc, #56]	@ (8008810 <TIM_Base_SetConfig+0x120>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d003      	beq.n	80087e2 <TIM_Base_SetConfig+0xf2>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a10      	ldr	r2, [pc, #64]	@ (8008820 <TIM_Base_SetConfig+0x130>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d103      	bne.n	80087ea <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	691a      	ldr	r2, [r3, #16]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f043 0204 	orr.w	r2, r3, #4
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	601a      	str	r2, [r3, #0]
}
 8008802:	bf00      	nop
 8008804:	3714      	adds	r7, #20
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop
 8008810:	40010000 	.word	0x40010000
 8008814:	40000400 	.word	0x40000400
 8008818:	40000800 	.word	0x40000800
 800881c:	40000c00 	.word	0x40000c00
 8008820:	40010400 	.word	0x40010400
 8008824:	40014000 	.word	0x40014000
 8008828:	40014400 	.word	0x40014400
 800882c:	40014800 	.word	0x40014800
 8008830:	40001800 	.word	0x40001800
 8008834:	40001c00 	.word	0x40001c00
 8008838:	40002000 	.word	0x40002000

0800883c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800883c:	b480      	push	{r7}
 800883e:	b087      	sub	sp, #28
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6a1b      	ldr	r3, [r3, #32]
 8008850:	f023 0201 	bic.w	r2, r3, #1
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800886a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f023 0303 	bic.w	r3, r3, #3
 8008872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	4313      	orrs	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	f023 0302 	bic.w	r3, r3, #2
 8008884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	697a      	ldr	r2, [r7, #20]
 800888c:	4313      	orrs	r3, r2
 800888e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a20      	ldr	r2, [pc, #128]	@ (8008914 <TIM_OC1_SetConfig+0xd8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d003      	beq.n	80088a0 <TIM_OC1_SetConfig+0x64>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a1f      	ldr	r2, [pc, #124]	@ (8008918 <TIM_OC1_SetConfig+0xdc>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d10c      	bne.n	80088ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	f023 0308 	bic.w	r3, r3, #8
 80088a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f023 0304 	bic.w	r3, r3, #4
 80088b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a15      	ldr	r2, [pc, #84]	@ (8008914 <TIM_OC1_SetConfig+0xd8>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d003      	beq.n	80088ca <TIM_OC1_SetConfig+0x8e>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	4a14      	ldr	r2, [pc, #80]	@ (8008918 <TIM_OC1_SetConfig+0xdc>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d111      	bne.n	80088ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80088d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	695b      	ldr	r3, [r3, #20]
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	699b      	ldr	r3, [r3, #24]
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	685a      	ldr	r2, [r3, #4]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	697a      	ldr	r2, [r7, #20]
 8008906:	621a      	str	r2, [r3, #32]
}
 8008908:	bf00      	nop
 800890a:	371c      	adds	r7, #28
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr
 8008914:	40010000 	.word	0x40010000
 8008918:	40010400 	.word	0x40010400

0800891c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a1b      	ldr	r3, [r3, #32]
 8008930:	f023 0210 	bic.w	r2, r3, #16
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800894a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	021b      	lsls	r3, r3, #8
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	f023 0320 	bic.w	r3, r3, #32
 8008966:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	011b      	lsls	r3, r3, #4
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	4313      	orrs	r3, r2
 8008972:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a22      	ldr	r2, [pc, #136]	@ (8008a00 <TIM_OC2_SetConfig+0xe4>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_OC2_SetConfig+0x68>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a21      	ldr	r2, [pc, #132]	@ (8008a04 <TIM_OC2_SetConfig+0xe8>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d10d      	bne.n	80089a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800898a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	011b      	lsls	r3, r3, #4
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	4313      	orrs	r3, r2
 8008996:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800899e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4a17      	ldr	r2, [pc, #92]	@ (8008a00 <TIM_OC2_SetConfig+0xe4>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d003      	beq.n	80089b0 <TIM_OC2_SetConfig+0x94>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4a16      	ldr	r2, [pc, #88]	@ (8008a04 <TIM_OC2_SetConfig+0xe8>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d113      	bne.n	80089d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80089b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	695b      	ldr	r3, [r3, #20]
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	693a      	ldr	r2, [r7, #16]
 80089c8:	4313      	orrs	r3, r2
 80089ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	699b      	ldr	r3, [r3, #24]
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	693a      	ldr	r2, [r7, #16]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	693a      	ldr	r2, [r7, #16]
 80089dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	621a      	str	r2, [r3, #32]
}
 80089f2:	bf00      	nop
 80089f4:	371c      	adds	r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	40010000 	.word	0x40010000
 8008a04:	40010400 	.word	0x40010400

08008a08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b087      	sub	sp, #28
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a1b      	ldr	r3, [r3, #32]
 8008a16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6a1b      	ldr	r3, [r3, #32]
 8008a1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	69db      	ldr	r3, [r3, #28]
 8008a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f023 0303 	bic.w	r3, r3, #3
 8008a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	021b      	lsls	r3, r3, #8
 8008a58:	697a      	ldr	r2, [r7, #20]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	4a21      	ldr	r2, [pc, #132]	@ (8008ae8 <TIM_OC3_SetConfig+0xe0>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d003      	beq.n	8008a6e <TIM_OC3_SetConfig+0x66>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	4a20      	ldr	r2, [pc, #128]	@ (8008aec <TIM_OC3_SetConfig+0xe4>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d10d      	bne.n	8008a8a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	021b      	lsls	r3, r3, #8
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a16      	ldr	r2, [pc, #88]	@ (8008ae8 <TIM_OC3_SetConfig+0xe0>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d003      	beq.n	8008a9a <TIM_OC3_SetConfig+0x92>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a15      	ldr	r2, [pc, #84]	@ (8008aec <TIM_OC3_SetConfig+0xe4>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d113      	bne.n	8008ac2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008aa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	695b      	ldr	r3, [r3, #20]
 8008aae:	011b      	lsls	r3, r3, #4
 8008ab0:	693a      	ldr	r2, [r7, #16]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	68fa      	ldr	r2, [r7, #12]
 8008acc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	685a      	ldr	r2, [r3, #4]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	621a      	str	r2, [r3, #32]
}
 8008adc:	bf00      	nop
 8008ade:	371c      	adds	r7, #28
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr
 8008ae8:	40010000 	.word	0x40010000
 8008aec:	40010400 	.word	0x40010400

08008af0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b087      	sub	sp, #28
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a1b      	ldr	r3, [r3, #32]
 8008afe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a1b      	ldr	r3, [r3, #32]
 8008b04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	69db      	ldr	r3, [r3, #28]
 8008b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	021b      	lsls	r3, r3, #8
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	031b      	lsls	r3, r3, #12
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	4a12      	ldr	r2, [pc, #72]	@ (8008b94 <TIM_OC4_SetConfig+0xa4>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d003      	beq.n	8008b58 <TIM_OC4_SetConfig+0x68>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a11      	ldr	r2, [pc, #68]	@ (8008b98 <TIM_OC4_SetConfig+0xa8>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d109      	bne.n	8008b6c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	695b      	ldr	r3, [r3, #20]
 8008b64:	019b      	lsls	r3, r3, #6
 8008b66:	697a      	ldr	r2, [r7, #20]
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	697a      	ldr	r2, [r7, #20]
 8008b70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	693a      	ldr	r2, [r7, #16]
 8008b84:	621a      	str	r2, [r3, #32]
}
 8008b86:	bf00      	nop
 8008b88:	371c      	adds	r7, #28
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	40010000 	.word	0x40010000
 8008b98:	40010400 	.word	0x40010400

08008b9c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b087      	sub	sp, #28
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
 8008ba8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6a1b      	ldr	r3, [r3, #32]
 8008bae:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6a1b      	ldr	r3, [r3, #32]
 8008bb4:	f023 0201 	bic.w	r2, r3, #1
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	699b      	ldr	r3, [r3, #24]
 8008bc0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	4a28      	ldr	r2, [pc, #160]	@ (8008c68 <TIM_TI1_SetConfig+0xcc>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d01b      	beq.n	8008c02 <TIM_TI1_SetConfig+0x66>
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bd0:	d017      	beq.n	8008c02 <TIM_TI1_SetConfig+0x66>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	4a25      	ldr	r2, [pc, #148]	@ (8008c6c <TIM_TI1_SetConfig+0xd0>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d013      	beq.n	8008c02 <TIM_TI1_SetConfig+0x66>
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	4a24      	ldr	r2, [pc, #144]	@ (8008c70 <TIM_TI1_SetConfig+0xd4>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d00f      	beq.n	8008c02 <TIM_TI1_SetConfig+0x66>
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	4a23      	ldr	r2, [pc, #140]	@ (8008c74 <TIM_TI1_SetConfig+0xd8>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d00b      	beq.n	8008c02 <TIM_TI1_SetConfig+0x66>
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	4a22      	ldr	r2, [pc, #136]	@ (8008c78 <TIM_TI1_SetConfig+0xdc>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d007      	beq.n	8008c02 <TIM_TI1_SetConfig+0x66>
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	4a21      	ldr	r2, [pc, #132]	@ (8008c7c <TIM_TI1_SetConfig+0xe0>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d003      	beq.n	8008c02 <TIM_TI1_SetConfig+0x66>
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	4a20      	ldr	r2, [pc, #128]	@ (8008c80 <TIM_TI1_SetConfig+0xe4>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d101      	bne.n	8008c06 <TIM_TI1_SetConfig+0x6a>
 8008c02:	2301      	movs	r3, #1
 8008c04:	e000      	b.n	8008c08 <TIM_TI1_SetConfig+0x6c>
 8008c06:	2300      	movs	r3, #0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d008      	beq.n	8008c1e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	f023 0303 	bic.w	r3, r3, #3
 8008c12:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008c14:	697a      	ldr	r2, [r7, #20]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	617b      	str	r3, [r7, #20]
 8008c1c:	e003      	b.n	8008c26 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	f043 0301 	orr.w	r3, r3, #1
 8008c24:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	011b      	lsls	r3, r3, #4
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	697a      	ldr	r2, [r7, #20]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	f023 030a 	bic.w	r3, r3, #10
 8008c40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	f003 030a 	and.w	r3, r3, #10
 8008c48:	693a      	ldr	r2, [r7, #16]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	697a      	ldr	r2, [r7, #20]
 8008c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	693a      	ldr	r2, [r7, #16]
 8008c58:	621a      	str	r2, [r3, #32]
}
 8008c5a:	bf00      	nop
 8008c5c:	371c      	adds	r7, #28
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr
 8008c66:	bf00      	nop
 8008c68:	40010000 	.word	0x40010000
 8008c6c:	40000400 	.word	0x40000400
 8008c70:	40000800 	.word	0x40000800
 8008c74:	40000c00 	.word	0x40000c00
 8008c78:	40010400 	.word	0x40010400
 8008c7c:	40014000 	.word	0x40014000
 8008c80:	40001800 	.word	0x40001800

08008c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b087      	sub	sp, #28
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6a1b      	ldr	r3, [r3, #32]
 8008c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	6a1b      	ldr	r3, [r3, #32]
 8008c9a:	f023 0201 	bic.w	r2, r3, #1
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	699b      	ldr	r3, [r3, #24]
 8008ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	011b      	lsls	r3, r3, #4
 8008cb4:	693a      	ldr	r2, [r7, #16]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	f023 030a 	bic.w	r3, r3, #10
 8008cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cc2:	697a      	ldr	r2, [r7, #20]
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	697a      	ldr	r2, [r7, #20]
 8008cd4:	621a      	str	r2, [r3, #32]
}
 8008cd6:	bf00      	nop
 8008cd8:	371c      	adds	r7, #28
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr

08008ce2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b087      	sub	sp, #28
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	60f8      	str	r0, [r7, #12]
 8008cea:	60b9      	str	r1, [r7, #8]
 8008cec:	607a      	str	r2, [r7, #4]
 8008cee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6a1b      	ldr	r3, [r3, #32]
 8008cf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	f023 0210 	bic.w	r2, r3, #16
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	699b      	ldr	r3, [r3, #24]
 8008d06:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	021b      	lsls	r3, r3, #8
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	031b      	lsls	r3, r3, #12
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d34:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	011b      	lsls	r3, r3, #4
 8008d3a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	697a      	ldr	r2, [r7, #20]
 8008d4e:	621a      	str	r2, [r3, #32]
}
 8008d50:	bf00      	nop
 8008d52:	371c      	adds	r7, #28
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b087      	sub	sp, #28
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	6a1b      	ldr	r3, [r3, #32]
 8008d6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6a1b      	ldr	r3, [r3, #32]
 8008d72:	f023 0210 	bic.w	r2, r3, #16
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	699b      	ldr	r3, [r3, #24]
 8008d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	031b      	lsls	r3, r3, #12
 8008d8c:	693a      	ldr	r2, [r7, #16]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d98:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	011b      	lsls	r3, r3, #4
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	693a      	ldr	r2, [r7, #16]
 8008da8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	697a      	ldr	r2, [r7, #20]
 8008dae:	621a      	str	r2, [r3, #32]
}
 8008db0:	bf00      	nop
 8008db2:	371c      	adds	r7, #28
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b087      	sub	sp, #28
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	607a      	str	r2, [r7, #4]
 8008dc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6a1b      	ldr	r3, [r3, #32]
 8008dce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6a1b      	ldr	r3, [r3, #32]
 8008dd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	69db      	ldr	r3, [r3, #28]
 8008de0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	f023 0303 	bic.w	r3, r3, #3
 8008de8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008df8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	011b      	lsls	r3, r3, #4
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	693a      	ldr	r2, [r7, #16]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	021b      	lsls	r3, r3, #8
 8008e12:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008e16:	697a      	ldr	r2, [r7, #20]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	693a      	ldr	r2, [r7, #16]
 8008e20:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	697a      	ldr	r2, [r7, #20]
 8008e26:	621a      	str	r2, [r3, #32]
}
 8008e28:	bf00      	nop
 8008e2a:	371c      	adds	r7, #28
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b087      	sub	sp, #28
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
 8008e40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	6a1b      	ldr	r3, [r3, #32]
 8008e46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
 8008e4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	69db      	ldr	r3, [r3, #28]
 8008e58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e60:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	021b      	lsls	r3, r3, #8
 8008e66:	693a      	ldr	r2, [r7, #16]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e72:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	031b      	lsls	r3, r3, #12
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008e86:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	031b      	lsls	r3, r3, #12
 8008e8c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	621a      	str	r2, [r3, #32]
}
 8008ea2:	bf00      	nop
 8008ea4:	371c      	adds	r7, #28
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr

08008eae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008eae:	b480      	push	{r7}
 8008eb0:	b085      	sub	sp, #20
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ec4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ec6:	683a      	ldr	r2, [r7, #0]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	f043 0307 	orr.w	r3, r3, #7
 8008ed0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	68fa      	ldr	r2, [r7, #12]
 8008ed6:	609a      	str	r2, [r3, #8]
}
 8008ed8:	bf00      	nop
 8008eda:	3714      	adds	r7, #20
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b087      	sub	sp, #28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	607a      	str	r2, [r7, #4]
 8008ef0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008efe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	021a      	lsls	r2, r3, #8
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	431a      	orrs	r2, r3
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	697a      	ldr	r2, [r7, #20]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	697a      	ldr	r2, [r7, #20]
 8008f16:	609a      	str	r2, [r3, #8]
}
 8008f18:	bf00      	nop
 8008f1a:	371c      	adds	r7, #28
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b087      	sub	sp, #28
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	f003 031f 	and.w	r3, r3, #31
 8008f36:	2201      	movs	r2, #1
 8008f38:	fa02 f303 	lsl.w	r3, r2, r3
 8008f3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6a1a      	ldr	r2, [r3, #32]
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	43db      	mvns	r3, r3
 8008f46:	401a      	ands	r2, r3
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6a1a      	ldr	r2, [r3, #32]
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	f003 031f 	and.w	r3, r3, #31
 8008f56:	6879      	ldr	r1, [r7, #4]
 8008f58:	fa01 f303 	lsl.w	r3, r1, r3
 8008f5c:	431a      	orrs	r2, r3
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	621a      	str	r2, [r3, #32]
}
 8008f62:	bf00      	nop
 8008f64:	371c      	adds	r7, #28
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
	...

08008f70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d101      	bne.n	8008f88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f84:	2302      	movs	r3, #2
 8008f86:	e05a      	b.n	800903e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2202      	movs	r2, #2
 8008f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a21      	ldr	r2, [pc, #132]	@ (800904c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d022      	beq.n	8009012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fd4:	d01d      	beq.n	8009012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a1d      	ldr	r2, [pc, #116]	@ (8009050 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d018      	beq.n	8009012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8009054 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d013      	beq.n	8009012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a1a      	ldr	r2, [pc, #104]	@ (8009058 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d00e      	beq.n	8009012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a18      	ldr	r2, [pc, #96]	@ (800905c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d009      	beq.n	8009012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4a17      	ldr	r2, [pc, #92]	@ (8009060 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d004      	beq.n	8009012 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a15      	ldr	r2, [pc, #84]	@ (8009064 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d10c      	bne.n	800902c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009018:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	68ba      	ldr	r2, [r7, #8]
 8009020:	4313      	orrs	r3, r2
 8009022:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	68ba      	ldr	r2, [r7, #8]
 800902a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2201      	movs	r2, #1
 8009030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800903c:	2300      	movs	r3, #0
}
 800903e:	4618      	mov	r0, r3
 8009040:	3714      	adds	r7, #20
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop
 800904c:	40010000 	.word	0x40010000
 8009050:	40000400 	.word	0x40000400
 8009054:	40000800 	.word	0x40000800
 8009058:	40000c00 	.word	0x40000c00
 800905c:	40010400 	.word	0x40010400
 8009060:	40014000 	.word	0x40014000
 8009064:	40001800 	.word	0x40001800

08009068 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009070:	bf00      	nop
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009084:	bf00      	nop
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b082      	sub	sp, #8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	e042      	b.n	8009128 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d106      	bne.n	80090bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2200      	movs	r2, #0
 80090b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f7fa fc30 	bl	800391c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2224      	movs	r2, #36	@ 0x24
 80090c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	68da      	ldr	r2, [r3, #12]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 fe35 	bl	8009d44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	691a      	ldr	r2, [r3, #16]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80090e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	695a      	ldr	r2, [r3, #20]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80090f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	68da      	ldr	r2, [r3, #12]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009108:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2220      	movs	r2, #32
 8009114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2220      	movs	r2, #32
 800911c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3708      	adds	r7, #8
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b08a      	sub	sp, #40	@ 0x28
 8009134:	af02      	add	r7, sp, #8
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	603b      	str	r3, [r7, #0]
 800913c:	4613      	mov	r3, r2
 800913e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009140:	2300      	movs	r3, #0
 8009142:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800914a:	b2db      	uxtb	r3, r3
 800914c:	2b20      	cmp	r3, #32
 800914e:	d175      	bne.n	800923c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d002      	beq.n	800915c <HAL_UART_Transmit+0x2c>
 8009156:	88fb      	ldrh	r3, [r7, #6]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d101      	bne.n	8009160 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	e06e      	b.n	800923e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2200      	movs	r2, #0
 8009164:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2221      	movs	r2, #33	@ 0x21
 800916a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800916e:	f7fb f9bd 	bl	80044ec <HAL_GetTick>
 8009172:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	88fa      	ldrh	r2, [r7, #6]
 8009178:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	88fa      	ldrh	r2, [r7, #6]
 800917e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009188:	d108      	bne.n	800919c <HAL_UART_Transmit+0x6c>
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	691b      	ldr	r3, [r3, #16]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d104      	bne.n	800919c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009192:	2300      	movs	r3, #0
 8009194:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	61bb      	str	r3, [r7, #24]
 800919a:	e003      	b.n	80091a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80091a0:	2300      	movs	r3, #0
 80091a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80091a4:	e02e      	b.n	8009204 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	9300      	str	r3, [sp, #0]
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	2200      	movs	r2, #0
 80091ae:	2180      	movs	r1, #128	@ 0x80
 80091b0:	68f8      	ldr	r0, [r7, #12]
 80091b2:	f000 fb99 	bl	80098e8 <UART_WaitOnFlagUntilTimeout>
 80091b6:	4603      	mov	r3, r0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d005      	beq.n	80091c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2220      	movs	r2, #32
 80091c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80091c4:	2303      	movs	r3, #3
 80091c6:	e03a      	b.n	800923e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80091c8:	69fb      	ldr	r3, [r7, #28]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d10b      	bne.n	80091e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	881b      	ldrh	r3, [r3, #0]
 80091d2:	461a      	mov	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80091de:	69bb      	ldr	r3, [r7, #24]
 80091e0:	3302      	adds	r3, #2
 80091e2:	61bb      	str	r3, [r7, #24]
 80091e4:	e007      	b.n	80091f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80091e6:	69fb      	ldr	r3, [r7, #28]
 80091e8:	781a      	ldrb	r2, [r3, #0]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	3301      	adds	r3, #1
 80091f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	3b01      	subs	r3, #1
 80091fe:	b29a      	uxth	r2, r3
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009208:	b29b      	uxth	r3, r3
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1cb      	bne.n	80091a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	9300      	str	r3, [sp, #0]
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	2200      	movs	r2, #0
 8009216:	2140      	movs	r1, #64	@ 0x40
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f000 fb65 	bl	80098e8 <UART_WaitOnFlagUntilTimeout>
 800921e:	4603      	mov	r3, r0
 8009220:	2b00      	cmp	r3, #0
 8009222:	d005      	beq.n	8009230 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2220      	movs	r2, #32
 8009228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e006      	b.n	800923e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2220      	movs	r2, #32
 8009234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009238:	2300      	movs	r3, #0
 800923a:	e000      	b.n	800923e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800923c:	2302      	movs	r3, #2
  }
}
 800923e:	4618      	mov	r0, r3
 8009240:	3720      	adds	r7, #32
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}

08009246 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009246:	b480      	push	{r7}
 8009248:	b085      	sub	sp, #20
 800924a:	af00      	add	r7, sp, #0
 800924c:	60f8      	str	r0, [r7, #12]
 800924e:	60b9      	str	r1, [r7, #8]
 8009250:	4613      	mov	r3, r2
 8009252:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b20      	cmp	r3, #32
 800925e:	d121      	bne.n	80092a4 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d002      	beq.n	800926c <HAL_UART_Transmit_IT+0x26>
 8009266:	88fb      	ldrh	r3, [r7, #6]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d101      	bne.n	8009270 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	e01a      	b.n	80092a6 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	88fa      	ldrh	r2, [r7, #6]
 800927a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	88fa      	ldrh	r2, [r7, #6]
 8009280:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2200      	movs	r2, #0
 8009286:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2221      	movs	r2, #33	@ 0x21
 800928c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	68da      	ldr	r2, [r3, #12]
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800929e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80092a0:	2300      	movs	r3, #0
 80092a2:	e000      	b.n	80092a6 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80092a4:	2302      	movs	r3, #2
  }
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr

080092b2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092b2:	b580      	push	{r7, lr}
 80092b4:	b08c      	sub	sp, #48	@ 0x30
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	60f8      	str	r0, [r7, #12]
 80092ba:	60b9      	str	r1, [r7, #8]
 80092bc:	4613      	mov	r3, r2
 80092be:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	2b20      	cmp	r3, #32
 80092ca:	d14a      	bne.n	8009362 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d002      	beq.n	80092d8 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80092d2:	88fb      	ldrh	r3, [r7, #6]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d101      	bne.n	80092dc <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80092d8:	2301      	movs	r3, #1
 80092da:	e043      	b.n	8009364 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2201      	movs	r2, #1
 80092e0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2200      	movs	r2, #0
 80092e6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80092e8:	88fb      	ldrh	r3, [r7, #6]
 80092ea:	461a      	mov	r2, r3
 80092ec:	68b9      	ldr	r1, [r7, #8]
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f000 fb53 	bl	800999a <UART_Start_Receive_IT>
 80092f4:	4603      	mov	r3, r0
 80092f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80092fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d12c      	bne.n	800935c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009306:	2b01      	cmp	r3, #1
 8009308:	d125      	bne.n	8009356 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800930a:	2300      	movs	r3, #0
 800930c:	613b      	str	r3, [r7, #16]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	613b      	str	r3, [r7, #16]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	613b      	str	r3, [r7, #16]
 800931e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	330c      	adds	r3, #12
 8009326:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	e853 3f00 	ldrex	r3, [r3]
 800932e:	617b      	str	r3, [r7, #20]
   return(result);
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	f043 0310 	orr.w	r3, r3, #16
 8009336:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	330c      	adds	r3, #12
 800933e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009340:	627a      	str	r2, [r7, #36]	@ 0x24
 8009342:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009344:	6a39      	ldr	r1, [r7, #32]
 8009346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009348:	e841 2300 	strex	r3, r2, [r1]
 800934c:	61fb      	str	r3, [r7, #28]
   return(result);
 800934e:	69fb      	ldr	r3, [r7, #28]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1e5      	bne.n	8009320 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8009354:	e002      	b.n	800935c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800935c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009360:	e000      	b.n	8009364 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8009362:	2302      	movs	r3, #2
  }
}
 8009364:	4618      	mov	r0, r3
 8009366:	3730      	adds	r7, #48	@ 0x30
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b0ba      	sub	sp, #232	@ 0xe8
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	68db      	ldr	r3, [r3, #12]
 8009384:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	695b      	ldr	r3, [r3, #20]
 800938e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009392:	2300      	movs	r3, #0
 8009394:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009398:	2300      	movs	r3, #0
 800939a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800939e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093a2:	f003 030f 	and.w	r3, r3, #15
 80093a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80093aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d10f      	bne.n	80093d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80093b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093b6:	f003 0320 	and.w	r3, r3, #32
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d009      	beq.n	80093d2 <HAL_UART_IRQHandler+0x66>
 80093be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093c2:	f003 0320 	and.w	r3, r3, #32
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d003      	beq.n	80093d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 fbfb 	bl	8009bc6 <UART_Receive_IT>
      return;
 80093d0:	e273      	b.n	80098ba <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80093d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	f000 80de 	beq.w	8009598 <HAL_UART_IRQHandler+0x22c>
 80093dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093e0:	f003 0301 	and.w	r3, r3, #1
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d106      	bne.n	80093f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80093e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	f000 80d1 	beq.w	8009598 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80093f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093fa:	f003 0301 	and.w	r3, r3, #1
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00b      	beq.n	800941a <HAL_UART_IRQHandler+0xae>
 8009402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800940a:	2b00      	cmp	r3, #0
 800940c:	d005      	beq.n	800941a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009412:	f043 0201 	orr.w	r2, r3, #1
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800941a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800941e:	f003 0304 	and.w	r3, r3, #4
 8009422:	2b00      	cmp	r3, #0
 8009424:	d00b      	beq.n	800943e <HAL_UART_IRQHandler+0xd2>
 8009426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800942a:	f003 0301 	and.w	r3, r3, #1
 800942e:	2b00      	cmp	r3, #0
 8009430:	d005      	beq.n	800943e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009436:	f043 0202 	orr.w	r2, r3, #2
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800943e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009442:	f003 0302 	and.w	r3, r3, #2
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00b      	beq.n	8009462 <HAL_UART_IRQHandler+0xf6>
 800944a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800944e:	f003 0301 	and.w	r3, r3, #1
 8009452:	2b00      	cmp	r3, #0
 8009454:	d005      	beq.n	8009462 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800945a:	f043 0204 	orr.w	r2, r3, #4
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009466:	f003 0308 	and.w	r3, r3, #8
 800946a:	2b00      	cmp	r3, #0
 800946c:	d011      	beq.n	8009492 <HAL_UART_IRQHandler+0x126>
 800946e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009472:	f003 0320 	and.w	r3, r3, #32
 8009476:	2b00      	cmp	r3, #0
 8009478:	d105      	bne.n	8009486 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800947a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800947e:	f003 0301 	and.w	r3, r3, #1
 8009482:	2b00      	cmp	r3, #0
 8009484:	d005      	beq.n	8009492 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800948a:	f043 0208 	orr.w	r2, r3, #8
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009496:	2b00      	cmp	r3, #0
 8009498:	f000 820a 	beq.w	80098b0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800949c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094a0:	f003 0320 	and.w	r3, r3, #32
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d008      	beq.n	80094ba <HAL_UART_IRQHandler+0x14e>
 80094a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094ac:	f003 0320 	and.w	r3, r3, #32
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d002      	beq.n	80094ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 fb86 	bl	8009bc6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	695b      	ldr	r3, [r3, #20]
 80094c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094c4:	2b40      	cmp	r3, #64	@ 0x40
 80094c6:	bf0c      	ite	eq
 80094c8:	2301      	moveq	r3, #1
 80094ca:	2300      	movne	r3, #0
 80094cc:	b2db      	uxtb	r3, r3
 80094ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094d6:	f003 0308 	and.w	r3, r3, #8
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d103      	bne.n	80094e6 <HAL_UART_IRQHandler+0x17a>
 80094de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d04f      	beq.n	8009586 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 fa91 	bl	8009a0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	695b      	ldr	r3, [r3, #20]
 80094f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094f6:	2b40      	cmp	r3, #64	@ 0x40
 80094f8:	d141      	bne.n	800957e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3314      	adds	r3, #20
 8009500:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009508:	e853 3f00 	ldrex	r3, [r3]
 800950c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009510:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009514:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009518:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	3314      	adds	r3, #20
 8009522:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009526:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800952a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009532:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009536:	e841 2300 	strex	r3, r2, [r1]
 800953a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800953e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009542:	2b00      	cmp	r3, #0
 8009544:	d1d9      	bne.n	80094fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800954a:	2b00      	cmp	r3, #0
 800954c:	d013      	beq.n	8009576 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009552:	4a8a      	ldr	r2, [pc, #552]	@ (800977c <HAL_UART_IRQHandler+0x410>)
 8009554:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800955a:	4618      	mov	r0, r3
 800955c:	f7fb fd58 	bl	8005010 <HAL_DMA_Abort_IT>
 8009560:	4603      	mov	r3, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d016      	beq.n	8009594 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800956a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009570:	4610      	mov	r0, r2
 8009572:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009574:	e00e      	b.n	8009594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 f9ac 	bl	80098d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800957c:	e00a      	b.n	8009594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f9a8 	bl	80098d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009584:	e006      	b.n	8009594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f9a4 	bl	80098d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009592:	e18d      	b.n	80098b0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009594:	bf00      	nop
    return;
 8009596:	e18b      	b.n	80098b0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800959c:	2b01      	cmp	r3, #1
 800959e:	f040 8167 	bne.w	8009870 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80095a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a6:	f003 0310 	and.w	r3, r3, #16
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	f000 8160 	beq.w	8009870 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80095b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095b4:	f003 0310 	and.w	r3, r3, #16
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	f000 8159 	beq.w	8009870 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80095be:	2300      	movs	r3, #0
 80095c0:	60bb      	str	r3, [r7, #8]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	60bb      	str	r3, [r7, #8]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	60bb      	str	r3, [r7, #8]
 80095d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	695b      	ldr	r3, [r3, #20]
 80095da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095de:	2b40      	cmp	r3, #64	@ 0x40
 80095e0:	f040 80ce 	bne.w	8009780 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80095f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	f000 80a9 	beq.w	800974c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80095fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009602:	429a      	cmp	r2, r3
 8009604:	f080 80a2 	bcs.w	800974c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800960e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009614:	69db      	ldr	r3, [r3, #28]
 8009616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800961a:	f000 8088 	beq.w	800972e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	330c      	adds	r3, #12
 8009624:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009628:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800962c:	e853 3f00 	ldrex	r3, [r3]
 8009630:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009634:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009638:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800963c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	330c      	adds	r3, #12
 8009646:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800964a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800964e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009652:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009656:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800965a:	e841 2300 	strex	r3, r2, [r1]
 800965e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009662:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1d9      	bne.n	800961e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	3314      	adds	r3, #20
 8009670:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009674:	e853 3f00 	ldrex	r3, [r3]
 8009678:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800967a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800967c:	f023 0301 	bic.w	r3, r3, #1
 8009680:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	3314      	adds	r3, #20
 800968a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800968e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009692:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009694:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009696:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800969a:	e841 2300 	strex	r3, r2, [r1]
 800969e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80096a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1e1      	bne.n	800966a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3314      	adds	r3, #20
 80096ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096b0:	e853 3f00 	ldrex	r3, [r3]
 80096b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80096b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	3314      	adds	r3, #20
 80096c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80096ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80096cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80096d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80096d2:	e841 2300 	strex	r3, r2, [r1]
 80096d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80096d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1e3      	bne.n	80096a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2220      	movs	r2, #32
 80096e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	330c      	adds	r3, #12
 80096f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096f6:	e853 3f00 	ldrex	r3, [r3]
 80096fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80096fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096fe:	f023 0310 	bic.w	r3, r3, #16
 8009702:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	330c      	adds	r3, #12
 800970c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009710:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009712:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009714:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009716:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009718:	e841 2300 	strex	r3, r2, [r1]
 800971c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800971e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009720:	2b00      	cmp	r3, #0
 8009722:	d1e3      	bne.n	80096ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009728:	4618      	mov	r0, r3
 800972a:	f7fb fc01 	bl	8004f30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2202      	movs	r2, #2
 8009732:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800973c:	b29b      	uxth	r3, r3
 800973e:	1ad3      	subs	r3, r2, r3
 8009740:	b29b      	uxth	r3, r3
 8009742:	4619      	mov	r1, r3
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f7fa f9a7 	bl	8003a98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800974a:	e0b3      	b.n	80098b4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009750:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009754:	429a      	cmp	r2, r3
 8009756:	f040 80ad 	bne.w	80098b4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800975e:	69db      	ldr	r3, [r3, #28]
 8009760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009764:	f040 80a6 	bne.w	80098b4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2202      	movs	r2, #2
 800976c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009772:	4619      	mov	r1, r3
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f7fa f98f 	bl	8003a98 <HAL_UARTEx_RxEventCallback>
      return;
 800977a:	e09b      	b.n	80098b4 <HAL_UART_IRQHandler+0x548>
 800977c:	08009ad5 	.word	0x08009ad5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009788:	b29b      	uxth	r3, r3
 800978a:	1ad3      	subs	r3, r2, r3
 800978c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009794:	b29b      	uxth	r3, r3
 8009796:	2b00      	cmp	r3, #0
 8009798:	f000 808e 	beq.w	80098b8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800979c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 8089 	beq.w	80098b8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	330c      	adds	r3, #12
 80097ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b0:	e853 3f00 	ldrex	r3, [r3]
 80097b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	330c      	adds	r3, #12
 80097c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80097ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80097cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097d2:	e841 2300 	strex	r3, r2, [r1]
 80097d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d1e3      	bne.n	80097a6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	3314      	adds	r3, #20
 80097e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e8:	e853 3f00 	ldrex	r3, [r3]
 80097ec:	623b      	str	r3, [r7, #32]
   return(result);
 80097ee:	6a3b      	ldr	r3, [r7, #32]
 80097f0:	f023 0301 	bic.w	r3, r3, #1
 80097f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	3314      	adds	r3, #20
 80097fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009802:	633a      	str	r2, [r7, #48]	@ 0x30
 8009804:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009806:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800980a:	e841 2300 	strex	r3, r2, [r1]
 800980e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1e3      	bne.n	80097de <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2220      	movs	r2, #32
 800981a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2200      	movs	r2, #0
 8009822:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	330c      	adds	r3, #12
 800982a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	e853 3f00 	ldrex	r3, [r3]
 8009832:	60fb      	str	r3, [r7, #12]
   return(result);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f023 0310 	bic.w	r3, r3, #16
 800983a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	330c      	adds	r3, #12
 8009844:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009848:	61fa      	str	r2, [r7, #28]
 800984a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984c:	69b9      	ldr	r1, [r7, #24]
 800984e:	69fa      	ldr	r2, [r7, #28]
 8009850:	e841 2300 	strex	r3, r2, [r1]
 8009854:	617b      	str	r3, [r7, #20]
   return(result);
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1e3      	bne.n	8009824 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2202      	movs	r2, #2
 8009860:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009862:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009866:	4619      	mov	r1, r3
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f7fa f915 	bl	8003a98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800986e:	e023      	b.n	80098b8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009878:	2b00      	cmp	r3, #0
 800987a:	d009      	beq.n	8009890 <HAL_UART_IRQHandler+0x524>
 800987c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009884:	2b00      	cmp	r3, #0
 8009886:	d003      	beq.n	8009890 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f934 	bl	8009af6 <UART_Transmit_IT>
    return;
 800988e:	e014      	b.n	80098ba <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009898:	2b00      	cmp	r3, #0
 800989a:	d00e      	beq.n	80098ba <HAL_UART_IRQHandler+0x54e>
 800989c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d008      	beq.n	80098ba <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f000 f974 	bl	8009b96 <UART_EndTransmit_IT>
    return;
 80098ae:	e004      	b.n	80098ba <HAL_UART_IRQHandler+0x54e>
    return;
 80098b0:	bf00      	nop
 80098b2:	e002      	b.n	80098ba <HAL_UART_IRQHandler+0x54e>
      return;
 80098b4:	bf00      	nop
 80098b6:	e000      	b.n	80098ba <HAL_UART_IRQHandler+0x54e>
      return;
 80098b8:	bf00      	nop
  }
}
 80098ba:	37e8      	adds	r7, #232	@ 0xe8
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80098c8:	bf00      	nop
 80098ca:	370c      	adds	r7, #12
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b083      	sub	sp, #12
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80098dc:	bf00      	nop
 80098de:	370c      	adds	r7, #12
 80098e0:	46bd      	mov	sp, r7
 80098e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e6:	4770      	bx	lr

080098e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b086      	sub	sp, #24
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	603b      	str	r3, [r7, #0]
 80098f4:	4613      	mov	r3, r2
 80098f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098f8:	e03b      	b.n	8009972 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098fa:	6a3b      	ldr	r3, [r7, #32]
 80098fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009900:	d037      	beq.n	8009972 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009902:	f7fa fdf3 	bl	80044ec <HAL_GetTick>
 8009906:	4602      	mov	r2, r0
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	1ad3      	subs	r3, r2, r3
 800990c:	6a3a      	ldr	r2, [r7, #32]
 800990e:	429a      	cmp	r2, r3
 8009910:	d302      	bcc.n	8009918 <UART_WaitOnFlagUntilTimeout+0x30>
 8009912:	6a3b      	ldr	r3, [r7, #32]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d101      	bne.n	800991c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009918:	2303      	movs	r3, #3
 800991a:	e03a      	b.n	8009992 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	f003 0304 	and.w	r3, r3, #4
 8009926:	2b00      	cmp	r3, #0
 8009928:	d023      	beq.n	8009972 <UART_WaitOnFlagUntilTimeout+0x8a>
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	2b80      	cmp	r3, #128	@ 0x80
 800992e:	d020      	beq.n	8009972 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	2b40      	cmp	r3, #64	@ 0x40
 8009934:	d01d      	beq.n	8009972 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f003 0308 	and.w	r3, r3, #8
 8009940:	2b08      	cmp	r3, #8
 8009942:	d116      	bne.n	8009972 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009944:	2300      	movs	r3, #0
 8009946:	617b      	str	r3, [r7, #20]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	617b      	str	r3, [r7, #20]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	617b      	str	r3, [r7, #20]
 8009958:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800995a:	68f8      	ldr	r0, [r7, #12]
 800995c:	f000 f857 	bl	8009a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2208      	movs	r2, #8
 8009964:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800996e:	2301      	movs	r3, #1
 8009970:	e00f      	b.n	8009992 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	681a      	ldr	r2, [r3, #0]
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	4013      	ands	r3, r2
 800997c:	68ba      	ldr	r2, [r7, #8]
 800997e:	429a      	cmp	r2, r3
 8009980:	bf0c      	ite	eq
 8009982:	2301      	moveq	r3, #1
 8009984:	2300      	movne	r3, #0
 8009986:	b2db      	uxtb	r3, r3
 8009988:	461a      	mov	r2, r3
 800998a:	79fb      	ldrb	r3, [r7, #7]
 800998c:	429a      	cmp	r2, r3
 800998e:	d0b4      	beq.n	80098fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3718      	adds	r7, #24
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}

0800999a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800999a:	b480      	push	{r7}
 800999c:	b085      	sub	sp, #20
 800999e:	af00      	add	r7, sp, #0
 80099a0:	60f8      	str	r0, [r7, #12]
 80099a2:	60b9      	str	r1, [r7, #8]
 80099a4:	4613      	mov	r3, r2
 80099a6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	68ba      	ldr	r2, [r7, #8]
 80099ac:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	88fa      	ldrh	r2, [r7, #6]
 80099b2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	88fa      	ldrh	r2, [r7, #6]
 80099b8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	2200      	movs	r2, #0
 80099be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2222      	movs	r2, #34	@ 0x22
 80099c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	691b      	ldr	r3, [r3, #16]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d007      	beq.n	80099e0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68da      	ldr	r2, [r3, #12]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80099de:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	695a      	ldr	r2, [r3, #20]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f042 0201 	orr.w	r2, r2, #1
 80099ee:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	68da      	ldr	r2, [r3, #12]
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f042 0220 	orr.w	r2, r2, #32
 80099fe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3714      	adds	r7, #20
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr

08009a0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a0e:	b480      	push	{r7}
 8009a10:	b095      	sub	sp, #84	@ 0x54
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	330c      	adds	r3, #12
 8009a1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a20:	e853 3f00 	ldrex	r3, [r3]
 8009a24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	330c      	adds	r3, #12
 8009a34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a36:	643a      	str	r2, [r7, #64]	@ 0x40
 8009a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a3e:	e841 2300 	strex	r3, r2, [r1]
 8009a42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d1e5      	bne.n	8009a16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	3314      	adds	r3, #20
 8009a50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	e853 3f00 	ldrex	r3, [r3]
 8009a58:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	f023 0301 	bic.w	r3, r3, #1
 8009a60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	3314      	adds	r3, #20
 8009a68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a72:	e841 2300 	strex	r3, r2, [r1]
 8009a76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d1e5      	bne.n	8009a4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d119      	bne.n	8009aba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	330c      	adds	r3, #12
 8009a8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	e853 3f00 	ldrex	r3, [r3]
 8009a94:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	f023 0310 	bic.w	r3, r3, #16
 8009a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	330c      	adds	r3, #12
 8009aa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009aa6:	61ba      	str	r2, [r7, #24]
 8009aa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aaa:	6979      	ldr	r1, [r7, #20]
 8009aac:	69ba      	ldr	r2, [r7, #24]
 8009aae:	e841 2300 	strex	r3, r2, [r1]
 8009ab2:	613b      	str	r3, [r7, #16]
   return(result);
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d1e5      	bne.n	8009a86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2220      	movs	r2, #32
 8009abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009ac8:	bf00      	nop
 8009aca:	3754      	adds	r7, #84	@ 0x54
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr

08009ad4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f7ff fef3 	bl	80098d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009aee:	bf00      	nop
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}

08009af6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b085      	sub	sp, #20
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	2b21      	cmp	r3, #33	@ 0x21
 8009b08:	d13e      	bne.n	8009b88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b12:	d114      	bne.n	8009b3e <UART_Transmit_IT+0x48>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	691b      	ldr	r3, [r3, #16]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d110      	bne.n	8009b3e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6a1b      	ldr	r3, [r3, #32]
 8009b20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	881b      	ldrh	r3, [r3, #0]
 8009b26:	461a      	mov	r2, r3
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6a1b      	ldr	r3, [r3, #32]
 8009b36:	1c9a      	adds	r2, r3, #2
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	621a      	str	r2, [r3, #32]
 8009b3c:	e008      	b.n	8009b50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a1b      	ldr	r3, [r3, #32]
 8009b42:	1c59      	adds	r1, r3, #1
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	6211      	str	r1, [r2, #32]
 8009b48:	781a      	ldrb	r2, [r3, #0]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	3b01      	subs	r3, #1
 8009b58:	b29b      	uxth	r3, r3
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d10f      	bne.n	8009b84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	68da      	ldr	r2, [r3, #12]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009b72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	68da      	ldr	r2, [r3, #12]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009b84:	2300      	movs	r3, #0
 8009b86:	e000      	b.n	8009b8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009b88:	2302      	movs	r3, #2
  }
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3714      	adds	r7, #20
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr

08009b96 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b96:	b580      	push	{r7, lr}
 8009b98:	b082      	sub	sp, #8
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	68da      	ldr	r2, [r3, #12]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009bac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2220      	movs	r2, #32
 8009bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f7f9 ff58 	bl	8003a6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3708      	adds	r7, #8
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}

08009bc6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b08c      	sub	sp, #48	@ 0x30
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	2b22      	cmp	r3, #34	@ 0x22
 8009be0:	f040 80aa 	bne.w	8009d38 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	689b      	ldr	r3, [r3, #8]
 8009be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bec:	d115      	bne.n	8009c1a <UART_Receive_IT+0x54>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	691b      	ldr	r3, [r3, #16]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d111      	bne.n	8009c1a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	685b      	ldr	r3, [r3, #4]
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c08:	b29a      	uxth	r2, r3
 8009c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c12:	1c9a      	adds	r2, r3, #2
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c18:	e024      	b.n	8009c64 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	689b      	ldr	r3, [r3, #8]
 8009c24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c28:	d007      	beq.n	8009c3a <UART_Receive_IT+0x74>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d10a      	bne.n	8009c48 <UART_Receive_IT+0x82>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	691b      	ldr	r3, [r3, #16]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d106      	bne.n	8009c48 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	b2da      	uxtb	r2, r3
 8009c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c44:	701a      	strb	r2, [r3, #0]
 8009c46:	e008      	b.n	8009c5a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c54:	b2da      	uxtb	r2, r3
 8009c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c58:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c5e:	1c5a      	adds	r2, r3, #1
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009c68:	b29b      	uxth	r3, r3
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	b29b      	uxth	r3, r3
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	4619      	mov	r1, r3
 8009c72:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d15d      	bne.n	8009d34 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68da      	ldr	r2, [r3, #12]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f022 0220 	bic.w	r2, r2, #32
 8009c86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	68da      	ldr	r2, [r3, #12]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009c96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	695a      	ldr	r2, [r3, #20]
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f022 0201 	bic.w	r2, r2, #1
 8009ca6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2220      	movs	r2, #32
 8009cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d135      	bne.n	8009d2a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	330c      	adds	r3, #12
 8009cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	e853 3f00 	ldrex	r3, [r3]
 8009cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	f023 0310 	bic.w	r3, r3, #16
 8009cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	330c      	adds	r3, #12
 8009ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ce4:	623a      	str	r2, [r7, #32]
 8009ce6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce8:	69f9      	ldr	r1, [r7, #28]
 8009cea:	6a3a      	ldr	r2, [r7, #32]
 8009cec:	e841 2300 	strex	r3, r2, [r1]
 8009cf0:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cf2:	69bb      	ldr	r3, [r7, #24]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d1e5      	bne.n	8009cc4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f003 0310 	and.w	r3, r3, #16
 8009d02:	2b10      	cmp	r3, #16
 8009d04:	d10a      	bne.n	8009d1c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d06:	2300      	movs	r3, #0
 8009d08:	60fb      	str	r3, [r7, #12]
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	60fb      	str	r3, [r7, #12]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	60fb      	str	r3, [r7, #12]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009d20:	4619      	mov	r1, r3
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f7f9 feb8 	bl	8003a98 <HAL_UARTEx_RxEventCallback>
 8009d28:	e002      	b.n	8009d30 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f7ff fdc8 	bl	80098c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009d30:	2300      	movs	r3, #0
 8009d32:	e002      	b.n	8009d3a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009d34:	2300      	movs	r3, #0
 8009d36:	e000      	b.n	8009d3a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009d38:	2302      	movs	r3, #2
  }
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3730      	adds	r7, #48	@ 0x30
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
	...

08009d44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d48:	b0c0      	sub	sp, #256	@ 0x100
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	691b      	ldr	r3, [r3, #16]
 8009d58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d60:	68d9      	ldr	r1, [r3, #12]
 8009d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d66:	681a      	ldr	r2, [r3, #0]
 8009d68:	ea40 0301 	orr.w	r3, r0, r1
 8009d6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d72:	689a      	ldr	r2, [r3, #8]
 8009d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d78:	691b      	ldr	r3, [r3, #16]
 8009d7a:	431a      	orrs	r2, r3
 8009d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d80:	695b      	ldr	r3, [r3, #20]
 8009d82:	431a      	orrs	r2, r3
 8009d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d88:	69db      	ldr	r3, [r3, #28]
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009d9c:	f021 010c 	bic.w	r1, r1, #12
 8009da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009daa:	430b      	orrs	r3, r1
 8009dac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	695b      	ldr	r3, [r3, #20]
 8009db6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dbe:	6999      	ldr	r1, [r3, #24]
 8009dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	ea40 0301 	orr.w	r3, r0, r1
 8009dca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	4b8f      	ldr	r3, [pc, #572]	@ (800a010 <UART_SetConfig+0x2cc>)
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d005      	beq.n	8009de4 <UART_SetConfig+0xa0>
 8009dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	4b8d      	ldr	r3, [pc, #564]	@ (800a014 <UART_SetConfig+0x2d0>)
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d104      	bne.n	8009dee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009de4:	f7fd f868 	bl	8006eb8 <HAL_RCC_GetPCLK2Freq>
 8009de8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009dec:	e003      	b.n	8009df6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009dee:	f7fd f84f 	bl	8006e90 <HAL_RCC_GetPCLK1Freq>
 8009df2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dfa:	69db      	ldr	r3, [r3, #28]
 8009dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e00:	f040 810c 	bne.w	800a01c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009e04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009e0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009e12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009e16:	4622      	mov	r2, r4
 8009e18:	462b      	mov	r3, r5
 8009e1a:	1891      	adds	r1, r2, r2
 8009e1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009e1e:	415b      	adcs	r3, r3
 8009e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009e26:	4621      	mov	r1, r4
 8009e28:	eb12 0801 	adds.w	r8, r2, r1
 8009e2c:	4629      	mov	r1, r5
 8009e2e:	eb43 0901 	adc.w	r9, r3, r1
 8009e32:	f04f 0200 	mov.w	r2, #0
 8009e36:	f04f 0300 	mov.w	r3, #0
 8009e3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009e3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009e42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009e46:	4690      	mov	r8, r2
 8009e48:	4699      	mov	r9, r3
 8009e4a:	4623      	mov	r3, r4
 8009e4c:	eb18 0303 	adds.w	r3, r8, r3
 8009e50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009e54:	462b      	mov	r3, r5
 8009e56:	eb49 0303 	adc.w	r3, r9, r3
 8009e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009e6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009e6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009e72:	460b      	mov	r3, r1
 8009e74:	18db      	adds	r3, r3, r3
 8009e76:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e78:	4613      	mov	r3, r2
 8009e7a:	eb42 0303 	adc.w	r3, r2, r3
 8009e7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009e84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009e88:	f7f6 feae 	bl	8000be8 <__aeabi_uldivmod>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	460b      	mov	r3, r1
 8009e90:	4b61      	ldr	r3, [pc, #388]	@ (800a018 <UART_SetConfig+0x2d4>)
 8009e92:	fba3 2302 	umull	r2, r3, r3, r2
 8009e96:	095b      	lsrs	r3, r3, #5
 8009e98:	011c      	lsls	r4, r3, #4
 8009e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009ea4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009ea8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009eac:	4642      	mov	r2, r8
 8009eae:	464b      	mov	r3, r9
 8009eb0:	1891      	adds	r1, r2, r2
 8009eb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009eb4:	415b      	adcs	r3, r3
 8009eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009eb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009ebc:	4641      	mov	r1, r8
 8009ebe:	eb12 0a01 	adds.w	sl, r2, r1
 8009ec2:	4649      	mov	r1, r9
 8009ec4:	eb43 0b01 	adc.w	fp, r3, r1
 8009ec8:	f04f 0200 	mov.w	r2, #0
 8009ecc:	f04f 0300 	mov.w	r3, #0
 8009ed0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009ed4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009ed8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009edc:	4692      	mov	sl, r2
 8009ede:	469b      	mov	fp, r3
 8009ee0:	4643      	mov	r3, r8
 8009ee2:	eb1a 0303 	adds.w	r3, sl, r3
 8009ee6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009eea:	464b      	mov	r3, r9
 8009eec:	eb4b 0303 	adc.w	r3, fp, r3
 8009ef0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ef8:	685b      	ldr	r3, [r3, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009f04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f08:	460b      	mov	r3, r1
 8009f0a:	18db      	adds	r3, r3, r3
 8009f0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f0e:	4613      	mov	r3, r2
 8009f10:	eb42 0303 	adc.w	r3, r2, r3
 8009f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009f1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009f1e:	f7f6 fe63 	bl	8000be8 <__aeabi_uldivmod>
 8009f22:	4602      	mov	r2, r0
 8009f24:	460b      	mov	r3, r1
 8009f26:	4611      	mov	r1, r2
 8009f28:	4b3b      	ldr	r3, [pc, #236]	@ (800a018 <UART_SetConfig+0x2d4>)
 8009f2a:	fba3 2301 	umull	r2, r3, r3, r1
 8009f2e:	095b      	lsrs	r3, r3, #5
 8009f30:	2264      	movs	r2, #100	@ 0x64
 8009f32:	fb02 f303 	mul.w	r3, r2, r3
 8009f36:	1acb      	subs	r3, r1, r3
 8009f38:	00db      	lsls	r3, r3, #3
 8009f3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009f3e:	4b36      	ldr	r3, [pc, #216]	@ (800a018 <UART_SetConfig+0x2d4>)
 8009f40:	fba3 2302 	umull	r2, r3, r3, r2
 8009f44:	095b      	lsrs	r3, r3, #5
 8009f46:	005b      	lsls	r3, r3, #1
 8009f48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009f4c:	441c      	add	r4, r3
 8009f4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f52:	2200      	movs	r2, #0
 8009f54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009f58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009f5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009f60:	4642      	mov	r2, r8
 8009f62:	464b      	mov	r3, r9
 8009f64:	1891      	adds	r1, r2, r2
 8009f66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009f68:	415b      	adcs	r3, r3
 8009f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009f70:	4641      	mov	r1, r8
 8009f72:	1851      	adds	r1, r2, r1
 8009f74:	6339      	str	r1, [r7, #48]	@ 0x30
 8009f76:	4649      	mov	r1, r9
 8009f78:	414b      	adcs	r3, r1
 8009f7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f7c:	f04f 0200 	mov.w	r2, #0
 8009f80:	f04f 0300 	mov.w	r3, #0
 8009f84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009f88:	4659      	mov	r1, fp
 8009f8a:	00cb      	lsls	r3, r1, #3
 8009f8c:	4651      	mov	r1, sl
 8009f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f92:	4651      	mov	r1, sl
 8009f94:	00ca      	lsls	r2, r1, #3
 8009f96:	4610      	mov	r0, r2
 8009f98:	4619      	mov	r1, r3
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	4642      	mov	r2, r8
 8009f9e:	189b      	adds	r3, r3, r2
 8009fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009fa4:	464b      	mov	r3, r9
 8009fa6:	460a      	mov	r2, r1
 8009fa8:	eb42 0303 	adc.w	r3, r2, r3
 8009fac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009fbc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009fc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	18db      	adds	r3, r3, r3
 8009fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fca:	4613      	mov	r3, r2
 8009fcc:	eb42 0303 	adc.w	r3, r2, r3
 8009fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009fd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009fda:	f7f6 fe05 	bl	8000be8 <__aeabi_uldivmod>
 8009fde:	4602      	mov	r2, r0
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	4b0d      	ldr	r3, [pc, #52]	@ (800a018 <UART_SetConfig+0x2d4>)
 8009fe4:	fba3 1302 	umull	r1, r3, r3, r2
 8009fe8:	095b      	lsrs	r3, r3, #5
 8009fea:	2164      	movs	r1, #100	@ 0x64
 8009fec:	fb01 f303 	mul.w	r3, r1, r3
 8009ff0:	1ad3      	subs	r3, r2, r3
 8009ff2:	00db      	lsls	r3, r3, #3
 8009ff4:	3332      	adds	r3, #50	@ 0x32
 8009ff6:	4a08      	ldr	r2, [pc, #32]	@ (800a018 <UART_SetConfig+0x2d4>)
 8009ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8009ffc:	095b      	lsrs	r3, r3, #5
 8009ffe:	f003 0207 	and.w	r2, r3, #7
 800a002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4422      	add	r2, r4
 800a00a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a00c:	e106      	b.n	800a21c <UART_SetConfig+0x4d8>
 800a00e:	bf00      	nop
 800a010:	40011000 	.word	0x40011000
 800a014:	40011400 	.word	0x40011400
 800a018:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a01c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a020:	2200      	movs	r2, #0
 800a022:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a026:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a02a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a02e:	4642      	mov	r2, r8
 800a030:	464b      	mov	r3, r9
 800a032:	1891      	adds	r1, r2, r2
 800a034:	6239      	str	r1, [r7, #32]
 800a036:	415b      	adcs	r3, r3
 800a038:	627b      	str	r3, [r7, #36]	@ 0x24
 800a03a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a03e:	4641      	mov	r1, r8
 800a040:	1854      	adds	r4, r2, r1
 800a042:	4649      	mov	r1, r9
 800a044:	eb43 0501 	adc.w	r5, r3, r1
 800a048:	f04f 0200 	mov.w	r2, #0
 800a04c:	f04f 0300 	mov.w	r3, #0
 800a050:	00eb      	lsls	r3, r5, #3
 800a052:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a056:	00e2      	lsls	r2, r4, #3
 800a058:	4614      	mov	r4, r2
 800a05a:	461d      	mov	r5, r3
 800a05c:	4643      	mov	r3, r8
 800a05e:	18e3      	adds	r3, r4, r3
 800a060:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a064:	464b      	mov	r3, r9
 800a066:	eb45 0303 	adc.w	r3, r5, r3
 800a06a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a06e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	2200      	movs	r2, #0
 800a076:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a07a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a07e:	f04f 0200 	mov.w	r2, #0
 800a082:	f04f 0300 	mov.w	r3, #0
 800a086:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a08a:	4629      	mov	r1, r5
 800a08c:	008b      	lsls	r3, r1, #2
 800a08e:	4621      	mov	r1, r4
 800a090:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a094:	4621      	mov	r1, r4
 800a096:	008a      	lsls	r2, r1, #2
 800a098:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a09c:	f7f6 fda4 	bl	8000be8 <__aeabi_uldivmod>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	460b      	mov	r3, r1
 800a0a4:	4b60      	ldr	r3, [pc, #384]	@ (800a228 <UART_SetConfig+0x4e4>)
 800a0a6:	fba3 2302 	umull	r2, r3, r3, r2
 800a0aa:	095b      	lsrs	r3, r3, #5
 800a0ac:	011c      	lsls	r4, r3, #4
 800a0ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a0b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a0bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a0c0:	4642      	mov	r2, r8
 800a0c2:	464b      	mov	r3, r9
 800a0c4:	1891      	adds	r1, r2, r2
 800a0c6:	61b9      	str	r1, [r7, #24]
 800a0c8:	415b      	adcs	r3, r3
 800a0ca:	61fb      	str	r3, [r7, #28]
 800a0cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a0d0:	4641      	mov	r1, r8
 800a0d2:	1851      	adds	r1, r2, r1
 800a0d4:	6139      	str	r1, [r7, #16]
 800a0d6:	4649      	mov	r1, r9
 800a0d8:	414b      	adcs	r3, r1
 800a0da:	617b      	str	r3, [r7, #20]
 800a0dc:	f04f 0200 	mov.w	r2, #0
 800a0e0:	f04f 0300 	mov.w	r3, #0
 800a0e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a0e8:	4659      	mov	r1, fp
 800a0ea:	00cb      	lsls	r3, r1, #3
 800a0ec:	4651      	mov	r1, sl
 800a0ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a0f2:	4651      	mov	r1, sl
 800a0f4:	00ca      	lsls	r2, r1, #3
 800a0f6:	4610      	mov	r0, r2
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	4642      	mov	r2, r8
 800a0fe:	189b      	adds	r3, r3, r2
 800a100:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a104:	464b      	mov	r3, r9
 800a106:	460a      	mov	r2, r1
 800a108:	eb42 0303 	adc.w	r3, r2, r3
 800a10c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a11a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a11c:	f04f 0200 	mov.w	r2, #0
 800a120:	f04f 0300 	mov.w	r3, #0
 800a124:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a128:	4649      	mov	r1, r9
 800a12a:	008b      	lsls	r3, r1, #2
 800a12c:	4641      	mov	r1, r8
 800a12e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a132:	4641      	mov	r1, r8
 800a134:	008a      	lsls	r2, r1, #2
 800a136:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a13a:	f7f6 fd55 	bl	8000be8 <__aeabi_uldivmod>
 800a13e:	4602      	mov	r2, r0
 800a140:	460b      	mov	r3, r1
 800a142:	4611      	mov	r1, r2
 800a144:	4b38      	ldr	r3, [pc, #224]	@ (800a228 <UART_SetConfig+0x4e4>)
 800a146:	fba3 2301 	umull	r2, r3, r3, r1
 800a14a:	095b      	lsrs	r3, r3, #5
 800a14c:	2264      	movs	r2, #100	@ 0x64
 800a14e:	fb02 f303 	mul.w	r3, r2, r3
 800a152:	1acb      	subs	r3, r1, r3
 800a154:	011b      	lsls	r3, r3, #4
 800a156:	3332      	adds	r3, #50	@ 0x32
 800a158:	4a33      	ldr	r2, [pc, #204]	@ (800a228 <UART_SetConfig+0x4e4>)
 800a15a:	fba2 2303 	umull	r2, r3, r2, r3
 800a15e:	095b      	lsrs	r3, r3, #5
 800a160:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a164:	441c      	add	r4, r3
 800a166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a16a:	2200      	movs	r2, #0
 800a16c:	673b      	str	r3, [r7, #112]	@ 0x70
 800a16e:	677a      	str	r2, [r7, #116]	@ 0x74
 800a170:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a174:	4642      	mov	r2, r8
 800a176:	464b      	mov	r3, r9
 800a178:	1891      	adds	r1, r2, r2
 800a17a:	60b9      	str	r1, [r7, #8]
 800a17c:	415b      	adcs	r3, r3
 800a17e:	60fb      	str	r3, [r7, #12]
 800a180:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a184:	4641      	mov	r1, r8
 800a186:	1851      	adds	r1, r2, r1
 800a188:	6039      	str	r1, [r7, #0]
 800a18a:	4649      	mov	r1, r9
 800a18c:	414b      	adcs	r3, r1
 800a18e:	607b      	str	r3, [r7, #4]
 800a190:	f04f 0200 	mov.w	r2, #0
 800a194:	f04f 0300 	mov.w	r3, #0
 800a198:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a19c:	4659      	mov	r1, fp
 800a19e:	00cb      	lsls	r3, r1, #3
 800a1a0:	4651      	mov	r1, sl
 800a1a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a1a6:	4651      	mov	r1, sl
 800a1a8:	00ca      	lsls	r2, r1, #3
 800a1aa:	4610      	mov	r0, r2
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	4642      	mov	r2, r8
 800a1b2:	189b      	adds	r3, r3, r2
 800a1b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a1b6:	464b      	mov	r3, r9
 800a1b8:	460a      	mov	r2, r1
 800a1ba:	eb42 0303 	adc.w	r3, r2, r3
 800a1be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a1c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	663b      	str	r3, [r7, #96]	@ 0x60
 800a1ca:	667a      	str	r2, [r7, #100]	@ 0x64
 800a1cc:	f04f 0200 	mov.w	r2, #0
 800a1d0:	f04f 0300 	mov.w	r3, #0
 800a1d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a1d8:	4649      	mov	r1, r9
 800a1da:	008b      	lsls	r3, r1, #2
 800a1dc:	4641      	mov	r1, r8
 800a1de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a1e2:	4641      	mov	r1, r8
 800a1e4:	008a      	lsls	r2, r1, #2
 800a1e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a1ea:	f7f6 fcfd 	bl	8000be8 <__aeabi_uldivmod>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a228 <UART_SetConfig+0x4e4>)
 800a1f4:	fba3 1302 	umull	r1, r3, r3, r2
 800a1f8:	095b      	lsrs	r3, r3, #5
 800a1fa:	2164      	movs	r1, #100	@ 0x64
 800a1fc:	fb01 f303 	mul.w	r3, r1, r3
 800a200:	1ad3      	subs	r3, r2, r3
 800a202:	011b      	lsls	r3, r3, #4
 800a204:	3332      	adds	r3, #50	@ 0x32
 800a206:	4a08      	ldr	r2, [pc, #32]	@ (800a228 <UART_SetConfig+0x4e4>)
 800a208:	fba2 2303 	umull	r2, r3, r2, r3
 800a20c:	095b      	lsrs	r3, r3, #5
 800a20e:	f003 020f 	and.w	r2, r3, #15
 800a212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4422      	add	r2, r4
 800a21a:	609a      	str	r2, [r3, #8]
}
 800a21c:	bf00      	nop
 800a21e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a222:	46bd      	mov	sp, r7
 800a224:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a228:	51eb851f 	.word	0x51eb851f

0800a22c <__NVIC_SetPriority>:
{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
 800a232:	4603      	mov	r3, r0
 800a234:	6039      	str	r1, [r7, #0]
 800a236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	db0a      	blt.n	800a256 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	b2da      	uxtb	r2, r3
 800a244:	490c      	ldr	r1, [pc, #48]	@ (800a278 <__NVIC_SetPriority+0x4c>)
 800a246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a24a:	0112      	lsls	r2, r2, #4
 800a24c:	b2d2      	uxtb	r2, r2
 800a24e:	440b      	add	r3, r1
 800a250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a254:	e00a      	b.n	800a26c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	b2da      	uxtb	r2, r3
 800a25a:	4908      	ldr	r1, [pc, #32]	@ (800a27c <__NVIC_SetPriority+0x50>)
 800a25c:	79fb      	ldrb	r3, [r7, #7]
 800a25e:	f003 030f 	and.w	r3, r3, #15
 800a262:	3b04      	subs	r3, #4
 800a264:	0112      	lsls	r2, r2, #4
 800a266:	b2d2      	uxtb	r2, r2
 800a268:	440b      	add	r3, r1
 800a26a:	761a      	strb	r2, [r3, #24]
}
 800a26c:	bf00      	nop
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr
 800a278:	e000e100 	.word	0xe000e100
 800a27c:	e000ed00 	.word	0xe000ed00

0800a280 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a280:	b580      	push	{r7, lr}
 800a282:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a284:	4b05      	ldr	r3, [pc, #20]	@ (800a29c <SysTick_Handler+0x1c>)
 800a286:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a288:	f001 fd48 	bl	800bd1c <xTaskGetSchedulerState>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d001      	beq.n	800a296 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a292:	f002 fb41 	bl	800c918 <xPortSysTickHandler>
  }
}
 800a296:	bf00      	nop
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	e000e010 	.word	0xe000e010

0800a2a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	f06f 0004 	mvn.w	r0, #4
 800a2aa:	f7ff ffbf 	bl	800a22c <__NVIC_SetPriority>
#endif
}
 800a2ae:	bf00      	nop
 800a2b0:	bd80      	pop	{r7, pc}
	...

0800a2b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a2b4:	b480      	push	{r7}
 800a2b6:	b083      	sub	sp, #12
 800a2b8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2ba:	f3ef 8305 	mrs	r3, IPSR
 800a2be:	603b      	str	r3, [r7, #0]
  return(result);
 800a2c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d003      	beq.n	800a2ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a2c6:	f06f 0305 	mvn.w	r3, #5
 800a2ca:	607b      	str	r3, [r7, #4]
 800a2cc:	e00c      	b.n	800a2e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a2ce:	4b0a      	ldr	r3, [pc, #40]	@ (800a2f8 <osKernelInitialize+0x44>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d105      	bne.n	800a2e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a2d6:	4b08      	ldr	r3, [pc, #32]	@ (800a2f8 <osKernelInitialize+0x44>)
 800a2d8:	2201      	movs	r2, #1
 800a2da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	607b      	str	r3, [r7, #4]
 800a2e0:	e002      	b.n	800a2e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a2e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a2e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a2e8:	687b      	ldr	r3, [r7, #4]
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	200006ac 	.word	0x200006ac

0800a2fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a302:	f3ef 8305 	mrs	r3, IPSR
 800a306:	603b      	str	r3, [r7, #0]
  return(result);
 800a308:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d003      	beq.n	800a316 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a30e:	f06f 0305 	mvn.w	r3, #5
 800a312:	607b      	str	r3, [r7, #4]
 800a314:	e010      	b.n	800a338 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a316:	4b0b      	ldr	r3, [pc, #44]	@ (800a344 <osKernelStart+0x48>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	2b01      	cmp	r3, #1
 800a31c:	d109      	bne.n	800a332 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a31e:	f7ff ffbf 	bl	800a2a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a322:	4b08      	ldr	r3, [pc, #32]	@ (800a344 <osKernelStart+0x48>)
 800a324:	2202      	movs	r2, #2
 800a326:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a328:	f001 f892 	bl	800b450 <vTaskStartScheduler>
      stat = osOK;
 800a32c:	2300      	movs	r3, #0
 800a32e:	607b      	str	r3, [r7, #4]
 800a330:	e002      	b.n	800a338 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a332:	f04f 33ff 	mov.w	r3, #4294967295
 800a336:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a338:	687b      	ldr	r3, [r7, #4]
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3708      	adds	r7, #8
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	200006ac 	.word	0x200006ac

0800a348 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a348:	b580      	push	{r7, lr}
 800a34a:	b08e      	sub	sp, #56	@ 0x38
 800a34c:	af04      	add	r7, sp, #16
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	60b9      	str	r1, [r7, #8]
 800a352:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a354:	2300      	movs	r3, #0
 800a356:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a358:	f3ef 8305 	mrs	r3, IPSR
 800a35c:	617b      	str	r3, [r7, #20]
  return(result);
 800a35e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a360:	2b00      	cmp	r3, #0
 800a362:	d17e      	bne.n	800a462 <osThreadNew+0x11a>
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d07b      	beq.n	800a462 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a36a:	2380      	movs	r3, #128	@ 0x80
 800a36c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a36e:	2318      	movs	r3, #24
 800a370:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a372:	2300      	movs	r3, #0
 800a374:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a376:	f04f 33ff 	mov.w	r3, #4294967295
 800a37a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d045      	beq.n	800a40e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d002      	beq.n	800a390 <osThreadNew+0x48>
        name = attr->name;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	699b      	ldr	r3, [r3, #24]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d002      	beq.n	800a39e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	699b      	ldr	r3, [r3, #24]
 800a39c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a39e:	69fb      	ldr	r3, [r7, #28]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d008      	beq.n	800a3b6 <osThreadNew+0x6e>
 800a3a4:	69fb      	ldr	r3, [r7, #28]
 800a3a6:	2b38      	cmp	r3, #56	@ 0x38
 800a3a8:	d805      	bhi.n	800a3b6 <osThreadNew+0x6e>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	f003 0301 	and.w	r3, r3, #1
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d001      	beq.n	800a3ba <osThreadNew+0x72>
        return (NULL);
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	e054      	b.n	800a464 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	695b      	ldr	r3, [r3, #20]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d003      	beq.n	800a3ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	089b      	lsrs	r3, r3, #2
 800a3c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d00e      	beq.n	800a3f0 <osThreadNew+0xa8>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	2ba7      	cmp	r3, #167	@ 0xa7
 800a3d8:	d90a      	bls.n	800a3f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d006      	beq.n	800a3f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	695b      	ldr	r3, [r3, #20]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d002      	beq.n	800a3f0 <osThreadNew+0xa8>
        mem = 1;
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	61bb      	str	r3, [r7, #24]
 800a3ee:	e010      	b.n	800a412 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d10c      	bne.n	800a412 <osThreadNew+0xca>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d108      	bne.n	800a412 <osThreadNew+0xca>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	691b      	ldr	r3, [r3, #16]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d104      	bne.n	800a412 <osThreadNew+0xca>
          mem = 0;
 800a408:	2300      	movs	r3, #0
 800a40a:	61bb      	str	r3, [r7, #24]
 800a40c:	e001      	b.n	800a412 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a40e:	2300      	movs	r3, #0
 800a410:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a412:	69bb      	ldr	r3, [r7, #24]
 800a414:	2b01      	cmp	r3, #1
 800a416:	d110      	bne.n	800a43a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a420:	9202      	str	r2, [sp, #8]
 800a422:	9301      	str	r3, [sp, #4]
 800a424:	69fb      	ldr	r3, [r7, #28]
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	6a3a      	ldr	r2, [r7, #32]
 800a42c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a42e:	68f8      	ldr	r0, [r7, #12]
 800a430:	f000 fe1a 	bl	800b068 <xTaskCreateStatic>
 800a434:	4603      	mov	r3, r0
 800a436:	613b      	str	r3, [r7, #16]
 800a438:	e013      	b.n	800a462 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d110      	bne.n	800a462 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a440:	6a3b      	ldr	r3, [r7, #32]
 800a442:	b29a      	uxth	r2, r3
 800a444:	f107 0310 	add.w	r3, r7, #16
 800a448:	9301      	str	r3, [sp, #4]
 800a44a:	69fb      	ldr	r3, [r7, #28]
 800a44c:	9300      	str	r3, [sp, #0]
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f000 fe68 	bl	800b128 <xTaskCreate>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	d001      	beq.n	800a462 <osThreadNew+0x11a>
            hTask = NULL;
 800a45e:	2300      	movs	r3, #0
 800a460:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a462:	693b      	ldr	r3, [r7, #16]
}
 800a464:	4618      	mov	r0, r3
 800a466:	3728      	adds	r7, #40	@ 0x28
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a474:	f3ef 8305 	mrs	r3, IPSR
 800a478:	60bb      	str	r3, [r7, #8]
  return(result);
 800a47a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d003      	beq.n	800a488 <osDelay+0x1c>
    stat = osErrorISR;
 800a480:	f06f 0305 	mvn.w	r3, #5
 800a484:	60fb      	str	r3, [r7, #12]
 800a486:	e007      	b.n	800a498 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a488:	2300      	movs	r3, #0
 800a48a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d002      	beq.n	800a498 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 ffa6 	bl	800b3e4 <vTaskDelay>
    }
  }

  return (stat);
 800a498:	68fb      	ldr	r3, [r7, #12]
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3710      	adds	r7, #16
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
	...

0800a4a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	60f8      	str	r0, [r7, #12]
 800a4ac:	60b9      	str	r1, [r7, #8]
 800a4ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	4a07      	ldr	r2, [pc, #28]	@ (800a4d0 <vApplicationGetIdleTaskMemory+0x2c>)
 800a4b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	4a06      	ldr	r2, [pc, #24]	@ (800a4d4 <vApplicationGetIdleTaskMemory+0x30>)
 800a4ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2280      	movs	r2, #128	@ 0x80
 800a4c0:	601a      	str	r2, [r3, #0]
}
 800a4c2:	bf00      	nop
 800a4c4:	3714      	adds	r7, #20
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4cc:	4770      	bx	lr
 800a4ce:	bf00      	nop
 800a4d0:	200006b0 	.word	0x200006b0
 800a4d4:	20000758 	.word	0x20000758

0800a4d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a4d8:	b480      	push	{r7}
 800a4da:	b085      	sub	sp, #20
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	4a07      	ldr	r2, [pc, #28]	@ (800a504 <vApplicationGetTimerTaskMemory+0x2c>)
 800a4e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	4a06      	ldr	r2, [pc, #24]	@ (800a508 <vApplicationGetTimerTaskMemory+0x30>)
 800a4ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a4f6:	601a      	str	r2, [r3, #0]
}
 800a4f8:	bf00      	nop
 800a4fa:	3714      	adds	r7, #20
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr
 800a504:	20000958 	.word	0x20000958
 800a508:	20000a00 	.word	0x20000a00

0800a50c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a50c:	b480      	push	{r7}
 800a50e:	b083      	sub	sp, #12
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f103 0208 	add.w	r2, r3, #8
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f04f 32ff 	mov.w	r2, #4294967295
 800a524:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f103 0208 	add.w	r2, r3, #8
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f103 0208 	add.w	r2, r3, #8
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a540:	bf00      	nop
 800a542:	370c      	adds	r7, #12
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2200      	movs	r2, #0
 800a558:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a55a:	bf00      	nop
 800a55c:	370c      	adds	r7, #12
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr

0800a566 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a566:	b480      	push	{r7}
 800a568:	b085      	sub	sp, #20
 800a56a:	af00      	add	r7, sp, #0
 800a56c:	6078      	str	r0, [r7, #4]
 800a56e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	689a      	ldr	r2, [r3, #8]
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	683a      	ldr	r2, [r7, #0]
 800a58a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	683a      	ldr	r2, [r7, #0]
 800a590:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	1c5a      	adds	r2, r3, #1
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	601a      	str	r2, [r3, #0]
}
 800a5a2:	bf00      	nop
 800a5a4:	3714      	adds	r7, #20
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ac:	4770      	bx	lr

0800a5ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a5ae:	b480      	push	{r7}
 800a5b0:	b085      	sub	sp, #20
 800a5b2:	af00      	add	r7, sp, #0
 800a5b4:	6078      	str	r0, [r7, #4]
 800a5b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5c4:	d103      	bne.n	800a5ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	691b      	ldr	r3, [r3, #16]
 800a5ca:	60fb      	str	r3, [r7, #12]
 800a5cc:	e00c      	b.n	800a5e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	3308      	adds	r3, #8
 800a5d2:	60fb      	str	r3, [r7, #12]
 800a5d4:	e002      	b.n	800a5dc <vListInsert+0x2e>
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	60fb      	str	r3, [r7, #12]
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d2f6      	bcs.n	800a5d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	685a      	ldr	r2, [r3, #4]
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	683a      	ldr	r2, [r7, #0]
 800a5f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	68fa      	ldr	r2, [r7, #12]
 800a5fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	683a      	ldr	r2, [r7, #0]
 800a602:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	687a      	ldr	r2, [r7, #4]
 800a608:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	1c5a      	adds	r2, r3, #1
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	601a      	str	r2, [r3, #0]
}
 800a614:	bf00      	nop
 800a616:	3714      	adds	r7, #20
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr

0800a620 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a620:	b480      	push	{r7}
 800a622:	b085      	sub	sp, #20
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	691b      	ldr	r3, [r3, #16]
 800a62c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	6892      	ldr	r2, [r2, #8]
 800a636:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	6852      	ldr	r2, [r2, #4]
 800a640:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	687a      	ldr	r2, [r7, #4]
 800a648:	429a      	cmp	r2, r3
 800a64a:	d103      	bne.n	800a654 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	689a      	ldr	r2, [r3, #8]
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	1e5a      	subs	r2, r3, #1
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3714      	adds	r7, #20
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b084      	sub	sp, #16
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d10b      	bne.n	800a6a0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a68c:	f383 8811 	msr	BASEPRI, r3
 800a690:	f3bf 8f6f 	isb	sy
 800a694:	f3bf 8f4f 	dsb	sy
 800a698:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a69a:	bf00      	nop
 800a69c:	bf00      	nop
 800a69e:	e7fd      	b.n	800a69c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a6a0:	f002 f8aa 	bl	800c7f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681a      	ldr	r2, [r3, #0]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6ac:	68f9      	ldr	r1, [r7, #12]
 800a6ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a6b0:	fb01 f303 	mul.w	r3, r1, r3
 800a6b4:	441a      	add	r2, r3
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681a      	ldr	r2, [r3, #0]
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681a      	ldr	r2, [r3, #0]
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6d0:	3b01      	subs	r3, #1
 800a6d2:	68f9      	ldr	r1, [r7, #12]
 800a6d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a6d6:	fb01 f303 	mul.w	r3, r1, r3
 800a6da:	441a      	add	r2, r3
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	22ff      	movs	r2, #255	@ 0xff
 800a6e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	22ff      	movs	r2, #255	@ 0xff
 800a6ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d114      	bne.n	800a720 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	691b      	ldr	r3, [r3, #16]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d01a      	beq.n	800a734 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	3310      	adds	r3, #16
 800a702:	4618      	mov	r0, r3
 800a704:	f001 f942 	bl	800b98c <xTaskRemoveFromEventList>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d012      	beq.n	800a734 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a70e:	4b0d      	ldr	r3, [pc, #52]	@ (800a744 <xQueueGenericReset+0xd0>)
 800a710:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a714:	601a      	str	r2, [r3, #0]
 800a716:	f3bf 8f4f 	dsb	sy
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	e009      	b.n	800a734 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	3310      	adds	r3, #16
 800a724:	4618      	mov	r0, r3
 800a726:	f7ff fef1 	bl	800a50c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	3324      	adds	r3, #36	@ 0x24
 800a72e:	4618      	mov	r0, r3
 800a730:	f7ff feec 	bl	800a50c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a734:	f002 f892 	bl	800c85c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a738:	2301      	movs	r3, #1
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3710      	adds	r7, #16
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
 800a742:	bf00      	nop
 800a744:	e000ed04 	.word	0xe000ed04

0800a748 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b08e      	sub	sp, #56	@ 0x38
 800a74c:	af02      	add	r7, sp, #8
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
 800a754:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d10b      	bne.n	800a774 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a760:	f383 8811 	msr	BASEPRI, r3
 800a764:	f3bf 8f6f 	isb	sy
 800a768:	f3bf 8f4f 	dsb	sy
 800a76c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a76e:	bf00      	nop
 800a770:	bf00      	nop
 800a772:	e7fd      	b.n	800a770 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d10b      	bne.n	800a792 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a77a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77e:	f383 8811 	msr	BASEPRI, r3
 800a782:	f3bf 8f6f 	isb	sy
 800a786:	f3bf 8f4f 	dsb	sy
 800a78a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a78c:	bf00      	nop
 800a78e:	bf00      	nop
 800a790:	e7fd      	b.n	800a78e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d002      	beq.n	800a79e <xQueueGenericCreateStatic+0x56>
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d001      	beq.n	800a7a2 <xQueueGenericCreateStatic+0x5a>
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e000      	b.n	800a7a4 <xQueueGenericCreateStatic+0x5c>
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d10b      	bne.n	800a7c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a7a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ac:	f383 8811 	msr	BASEPRI, r3
 800a7b0:	f3bf 8f6f 	isb	sy
 800a7b4:	f3bf 8f4f 	dsb	sy
 800a7b8:	623b      	str	r3, [r7, #32]
}
 800a7ba:	bf00      	nop
 800a7bc:	bf00      	nop
 800a7be:	e7fd      	b.n	800a7bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d102      	bne.n	800a7cc <xQueueGenericCreateStatic+0x84>
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d101      	bne.n	800a7d0 <xQueueGenericCreateStatic+0x88>
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	e000      	b.n	800a7d2 <xQueueGenericCreateStatic+0x8a>
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d10b      	bne.n	800a7ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a7d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7da:	f383 8811 	msr	BASEPRI, r3
 800a7de:	f3bf 8f6f 	isb	sy
 800a7e2:	f3bf 8f4f 	dsb	sy
 800a7e6:	61fb      	str	r3, [r7, #28]
}
 800a7e8:	bf00      	nop
 800a7ea:	bf00      	nop
 800a7ec:	e7fd      	b.n	800a7ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a7ee:	2350      	movs	r3, #80	@ 0x50
 800a7f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	2b50      	cmp	r3, #80	@ 0x50
 800a7f6:	d00b      	beq.n	800a810 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a7f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7fc:	f383 8811 	msr	BASEPRI, r3
 800a800:	f3bf 8f6f 	isb	sy
 800a804:	f3bf 8f4f 	dsb	sy
 800a808:	61bb      	str	r3, [r7, #24]
}
 800a80a:	bf00      	nop
 800a80c:	bf00      	nop
 800a80e:	e7fd      	b.n	800a80c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a810:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d00d      	beq.n	800a838 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a81e:	2201      	movs	r2, #1
 800a820:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a824:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a82a:	9300      	str	r3, [sp, #0]
 800a82c:	4613      	mov	r3, r2
 800a82e:	687a      	ldr	r2, [r7, #4]
 800a830:	68b9      	ldr	r1, [r7, #8]
 800a832:	68f8      	ldr	r0, [r7, #12]
 800a834:	f000 f805 	bl	800a842 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3730      	adds	r7, #48	@ 0x30
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b084      	sub	sp, #16
 800a846:	af00      	add	r7, sp, #0
 800a848:	60f8      	str	r0, [r7, #12]
 800a84a:	60b9      	str	r1, [r7, #8]
 800a84c:	607a      	str	r2, [r7, #4]
 800a84e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d103      	bne.n	800a85e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	69ba      	ldr	r2, [r7, #24]
 800a85a:	601a      	str	r2, [r3, #0]
 800a85c:	e002      	b.n	800a864 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a86a:	69bb      	ldr	r3, [r7, #24]
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a870:	2101      	movs	r1, #1
 800a872:	69b8      	ldr	r0, [r7, #24]
 800a874:	f7ff fefe 	bl	800a674 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a878:	69bb      	ldr	r3, [r7, #24]
 800a87a:	78fa      	ldrb	r2, [r7, #3]
 800a87c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a880:	bf00      	nop
 800a882:	3710      	adds	r7, #16
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b08e      	sub	sp, #56	@ 0x38
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60f8      	str	r0, [r7, #12]
 800a890:	60b9      	str	r1, [r7, #8]
 800a892:	607a      	str	r2, [r7, #4]
 800a894:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a896:	2300      	movs	r3, #0
 800a898:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d10b      	bne.n	800a8bc <xQueueGenericSend+0x34>
	__asm volatile
 800a8a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a8:	f383 8811 	msr	BASEPRI, r3
 800a8ac:	f3bf 8f6f 	isb	sy
 800a8b0:	f3bf 8f4f 	dsb	sy
 800a8b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a8b6:	bf00      	nop
 800a8b8:	bf00      	nop
 800a8ba:	e7fd      	b.n	800a8b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d103      	bne.n	800a8ca <xQueueGenericSend+0x42>
 800a8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d101      	bne.n	800a8ce <xQueueGenericSend+0x46>
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	e000      	b.n	800a8d0 <xQueueGenericSend+0x48>
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d10b      	bne.n	800a8ec <xQueueGenericSend+0x64>
	__asm volatile
 800a8d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d8:	f383 8811 	msr	BASEPRI, r3
 800a8dc:	f3bf 8f6f 	isb	sy
 800a8e0:	f3bf 8f4f 	dsb	sy
 800a8e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a8e6:	bf00      	nop
 800a8e8:	bf00      	nop
 800a8ea:	e7fd      	b.n	800a8e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	2b02      	cmp	r3, #2
 800a8f0:	d103      	bne.n	800a8fa <xQueueGenericSend+0x72>
 800a8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d101      	bne.n	800a8fe <xQueueGenericSend+0x76>
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	e000      	b.n	800a900 <xQueueGenericSend+0x78>
 800a8fe:	2300      	movs	r3, #0
 800a900:	2b00      	cmp	r3, #0
 800a902:	d10b      	bne.n	800a91c <xQueueGenericSend+0x94>
	__asm volatile
 800a904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a908:	f383 8811 	msr	BASEPRI, r3
 800a90c:	f3bf 8f6f 	isb	sy
 800a910:	f3bf 8f4f 	dsb	sy
 800a914:	623b      	str	r3, [r7, #32]
}
 800a916:	bf00      	nop
 800a918:	bf00      	nop
 800a91a:	e7fd      	b.n	800a918 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a91c:	f001 f9fe 	bl	800bd1c <xTaskGetSchedulerState>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d102      	bne.n	800a92c <xQueueGenericSend+0xa4>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d101      	bne.n	800a930 <xQueueGenericSend+0xa8>
 800a92c:	2301      	movs	r3, #1
 800a92e:	e000      	b.n	800a932 <xQueueGenericSend+0xaa>
 800a930:	2300      	movs	r3, #0
 800a932:	2b00      	cmp	r3, #0
 800a934:	d10b      	bne.n	800a94e <xQueueGenericSend+0xc6>
	__asm volatile
 800a936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93a:	f383 8811 	msr	BASEPRI, r3
 800a93e:	f3bf 8f6f 	isb	sy
 800a942:	f3bf 8f4f 	dsb	sy
 800a946:	61fb      	str	r3, [r7, #28]
}
 800a948:	bf00      	nop
 800a94a:	bf00      	nop
 800a94c:	e7fd      	b.n	800a94a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a94e:	f001 ff53 	bl	800c7f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a954:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d302      	bcc.n	800a964 <xQueueGenericSend+0xdc>
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2b02      	cmp	r3, #2
 800a962:	d129      	bne.n	800a9b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a964:	683a      	ldr	r2, [r7, #0]
 800a966:	68b9      	ldr	r1, [r7, #8]
 800a968:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a96a:	f000 fa0f 	bl	800ad8c <prvCopyDataToQueue>
 800a96e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a974:	2b00      	cmp	r3, #0
 800a976:	d010      	beq.n	800a99a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a97a:	3324      	adds	r3, #36	@ 0x24
 800a97c:	4618      	mov	r0, r3
 800a97e:	f001 f805 	bl	800b98c <xTaskRemoveFromEventList>
 800a982:	4603      	mov	r3, r0
 800a984:	2b00      	cmp	r3, #0
 800a986:	d013      	beq.n	800a9b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a988:	4b3f      	ldr	r3, [pc, #252]	@ (800aa88 <xQueueGenericSend+0x200>)
 800a98a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a98e:	601a      	str	r2, [r3, #0]
 800a990:	f3bf 8f4f 	dsb	sy
 800a994:	f3bf 8f6f 	isb	sy
 800a998:	e00a      	b.n	800a9b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d007      	beq.n	800a9b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a9a0:	4b39      	ldr	r3, [pc, #228]	@ (800aa88 <xQueueGenericSend+0x200>)
 800a9a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9a6:	601a      	str	r2, [r3, #0]
 800a9a8:	f3bf 8f4f 	dsb	sy
 800a9ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a9b0:	f001 ff54 	bl	800c85c <vPortExitCritical>
				return pdPASS;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	e063      	b.n	800aa80 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d103      	bne.n	800a9c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a9be:	f001 ff4d 	bl	800c85c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	e05c      	b.n	800aa80 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a9c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d106      	bne.n	800a9da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9cc:	f107 0314 	add.w	r3, r7, #20
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f001 f83f 	bl	800ba54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a9da:	f001 ff3f 	bl	800c85c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a9de:	f000 fda7 	bl	800b530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a9e2:	f001 ff09 	bl	800c7f8 <vPortEnterCritical>
 800a9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9ec:	b25b      	sxtb	r3, r3
 800a9ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9f2:	d103      	bne.n	800a9fc <xQueueGenericSend+0x174>
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa02:	b25b      	sxtb	r3, r3
 800aa04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa08:	d103      	bne.n	800aa12 <xQueueGenericSend+0x18a>
 800aa0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa12:	f001 ff23 	bl	800c85c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa16:	1d3a      	adds	r2, r7, #4
 800aa18:	f107 0314 	add.w	r3, r7, #20
 800aa1c:	4611      	mov	r1, r2
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f001 f82e 	bl	800ba80 <xTaskCheckForTimeOut>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d124      	bne.n	800aa74 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aa2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa2c:	f000 faa6 	bl	800af7c <prvIsQueueFull>
 800aa30:	4603      	mov	r3, r0
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d018      	beq.n	800aa68 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aa36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa38:	3310      	adds	r3, #16
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	4611      	mov	r1, r2
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f000 ff52 	bl	800b8e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aa44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa46:	f000 fa31 	bl	800aeac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aa4a:	f000 fd7f 	bl	800b54c <xTaskResumeAll>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f47f af7c 	bne.w	800a94e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800aa56:	4b0c      	ldr	r3, [pc, #48]	@ (800aa88 <xQueueGenericSend+0x200>)
 800aa58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa5c:	601a      	str	r2, [r3, #0]
 800aa5e:	f3bf 8f4f 	dsb	sy
 800aa62:	f3bf 8f6f 	isb	sy
 800aa66:	e772      	b.n	800a94e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aa68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa6a:	f000 fa1f 	bl	800aeac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa6e:	f000 fd6d 	bl	800b54c <xTaskResumeAll>
 800aa72:	e76c      	b.n	800a94e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aa74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa76:	f000 fa19 	bl	800aeac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa7a:	f000 fd67 	bl	800b54c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aa7e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3738      	adds	r7, #56	@ 0x38
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}
 800aa88:	e000ed04 	.word	0xe000ed04

0800aa8c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b090      	sub	sp, #64	@ 0x40
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	60f8      	str	r0, [r7, #12]
 800aa94:	60b9      	str	r1, [r7, #8]
 800aa96:	607a      	str	r2, [r7, #4]
 800aa98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800aa9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d10b      	bne.n	800aabc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800aaa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa8:	f383 8811 	msr	BASEPRI, r3
 800aaac:	f3bf 8f6f 	isb	sy
 800aab0:	f3bf 8f4f 	dsb	sy
 800aab4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800aab6:	bf00      	nop
 800aab8:	bf00      	nop
 800aaba:	e7fd      	b.n	800aab8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d103      	bne.n	800aaca <xQueueGenericSendFromISR+0x3e>
 800aac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d101      	bne.n	800aace <xQueueGenericSendFromISR+0x42>
 800aaca:	2301      	movs	r3, #1
 800aacc:	e000      	b.n	800aad0 <xQueueGenericSendFromISR+0x44>
 800aace:	2300      	movs	r3, #0
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d10b      	bne.n	800aaec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800aad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad8:	f383 8811 	msr	BASEPRI, r3
 800aadc:	f3bf 8f6f 	isb	sy
 800aae0:	f3bf 8f4f 	dsb	sy
 800aae4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800aae6:	bf00      	nop
 800aae8:	bf00      	nop
 800aaea:	e7fd      	b.n	800aae8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	2b02      	cmp	r3, #2
 800aaf0:	d103      	bne.n	800aafa <xQueueGenericSendFromISR+0x6e>
 800aaf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaf6:	2b01      	cmp	r3, #1
 800aaf8:	d101      	bne.n	800aafe <xQueueGenericSendFromISR+0x72>
 800aafa:	2301      	movs	r3, #1
 800aafc:	e000      	b.n	800ab00 <xQueueGenericSendFromISR+0x74>
 800aafe:	2300      	movs	r3, #0
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d10b      	bne.n	800ab1c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ab04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab08:	f383 8811 	msr	BASEPRI, r3
 800ab0c:	f3bf 8f6f 	isb	sy
 800ab10:	f3bf 8f4f 	dsb	sy
 800ab14:	623b      	str	r3, [r7, #32]
}
 800ab16:	bf00      	nop
 800ab18:	bf00      	nop
 800ab1a:	e7fd      	b.n	800ab18 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab1c:	f001 ff4c 	bl	800c9b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ab20:	f3ef 8211 	mrs	r2, BASEPRI
 800ab24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab28:	f383 8811 	msr	BASEPRI, r3
 800ab2c:	f3bf 8f6f 	isb	sy
 800ab30:	f3bf 8f4f 	dsb	sy
 800ab34:	61fa      	str	r2, [r7, #28]
 800ab36:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ab38:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab3a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab44:	429a      	cmp	r2, r3
 800ab46:	d302      	bcc.n	800ab4e <xQueueGenericSendFromISR+0xc2>
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	2b02      	cmp	r3, #2
 800ab4c:	d12f      	bne.n	800abae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ab4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab5e:	683a      	ldr	r2, [r7, #0]
 800ab60:	68b9      	ldr	r1, [r7, #8]
 800ab62:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ab64:	f000 f912 	bl	800ad8c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ab68:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ab6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab70:	d112      	bne.n	800ab98 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d016      	beq.n	800aba8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab7c:	3324      	adds	r3, #36	@ 0x24
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f000 ff04 	bl	800b98c <xTaskRemoveFromEventList>
 800ab84:	4603      	mov	r3, r0
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d00e      	beq.n	800aba8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d00b      	beq.n	800aba8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2201      	movs	r2, #1
 800ab94:	601a      	str	r2, [r3, #0]
 800ab96:	e007      	b.n	800aba8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ab98:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ab9c:	3301      	adds	r3, #1
 800ab9e:	b2db      	uxtb	r3, r3
 800aba0:	b25a      	sxtb	r2, r3
 800aba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800aba8:	2301      	movs	r3, #1
 800abaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800abac:	e001      	b.n	800abb2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800abae:	2300      	movs	r3, #0
 800abb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800abbc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800abbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3740      	adds	r7, #64	@ 0x40
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b08c      	sub	sp, #48	@ 0x30
 800abcc:	af00      	add	r7, sp, #0
 800abce:	60f8      	str	r0, [r7, #12]
 800abd0:	60b9      	str	r1, [r7, #8]
 800abd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800abd4:	2300      	movs	r3, #0
 800abd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800abdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d10b      	bne.n	800abfa <xQueueReceive+0x32>
	__asm volatile
 800abe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abe6:	f383 8811 	msr	BASEPRI, r3
 800abea:	f3bf 8f6f 	isb	sy
 800abee:	f3bf 8f4f 	dsb	sy
 800abf2:	623b      	str	r3, [r7, #32]
}
 800abf4:	bf00      	nop
 800abf6:	bf00      	nop
 800abf8:	e7fd      	b.n	800abf6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d103      	bne.n	800ac08 <xQueueReceive+0x40>
 800ac00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <xQueueReceive+0x44>
 800ac08:	2301      	movs	r3, #1
 800ac0a:	e000      	b.n	800ac0e <xQueueReceive+0x46>
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d10b      	bne.n	800ac2a <xQueueReceive+0x62>
	__asm volatile
 800ac12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac16:	f383 8811 	msr	BASEPRI, r3
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	f3bf 8f4f 	dsb	sy
 800ac22:	61fb      	str	r3, [r7, #28]
}
 800ac24:	bf00      	nop
 800ac26:	bf00      	nop
 800ac28:	e7fd      	b.n	800ac26 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ac2a:	f001 f877 	bl	800bd1c <xTaskGetSchedulerState>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d102      	bne.n	800ac3a <xQueueReceive+0x72>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d101      	bne.n	800ac3e <xQueueReceive+0x76>
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	e000      	b.n	800ac40 <xQueueReceive+0x78>
 800ac3e:	2300      	movs	r3, #0
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d10b      	bne.n	800ac5c <xQueueReceive+0x94>
	__asm volatile
 800ac44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac48:	f383 8811 	msr	BASEPRI, r3
 800ac4c:	f3bf 8f6f 	isb	sy
 800ac50:	f3bf 8f4f 	dsb	sy
 800ac54:	61bb      	str	r3, [r7, #24]
}
 800ac56:	bf00      	nop
 800ac58:	bf00      	nop
 800ac5a:	e7fd      	b.n	800ac58 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ac5c:	f001 fdcc 	bl	800c7f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac64:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d01f      	beq.n	800acac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac6c:	68b9      	ldr	r1, [r7, #8]
 800ac6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac70:	f000 f8f6 	bl	800ae60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ac74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac76:	1e5a      	subs	r2, r3, #1
 800ac78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac7a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac7e:	691b      	ldr	r3, [r3, #16]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00f      	beq.n	800aca4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac86:	3310      	adds	r3, #16
 800ac88:	4618      	mov	r0, r3
 800ac8a:	f000 fe7f 	bl	800b98c <xTaskRemoveFromEventList>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d007      	beq.n	800aca4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ac94:	4b3c      	ldr	r3, [pc, #240]	@ (800ad88 <xQueueReceive+0x1c0>)
 800ac96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac9a:	601a      	str	r2, [r3, #0]
 800ac9c:	f3bf 8f4f 	dsb	sy
 800aca0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aca4:	f001 fdda 	bl	800c85c <vPortExitCritical>
				return pdPASS;
 800aca8:	2301      	movs	r3, #1
 800acaa:	e069      	b.n	800ad80 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d103      	bne.n	800acba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800acb2:	f001 fdd3 	bl	800c85c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800acb6:	2300      	movs	r3, #0
 800acb8:	e062      	b.n	800ad80 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800acba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d106      	bne.n	800acce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800acc0:	f107 0310 	add.w	r3, r7, #16
 800acc4:	4618      	mov	r0, r3
 800acc6:	f000 fec5 	bl	800ba54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800acca:	2301      	movs	r3, #1
 800accc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800acce:	f001 fdc5 	bl	800c85c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800acd2:	f000 fc2d 	bl	800b530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800acd6:	f001 fd8f 	bl	800c7f8 <vPortEnterCritical>
 800acda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ace0:	b25b      	sxtb	r3, r3
 800ace2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ace6:	d103      	bne.n	800acf0 <xQueueReceive+0x128>
 800ace8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acea:	2200      	movs	r2, #0
 800acec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acf6:	b25b      	sxtb	r3, r3
 800acf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acfc:	d103      	bne.n	800ad06 <xQueueReceive+0x13e>
 800acfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad00:	2200      	movs	r2, #0
 800ad02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ad06:	f001 fda9 	bl	800c85c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ad0a:	1d3a      	adds	r2, r7, #4
 800ad0c:	f107 0310 	add.w	r3, r7, #16
 800ad10:	4611      	mov	r1, r2
 800ad12:	4618      	mov	r0, r3
 800ad14:	f000 feb4 	bl	800ba80 <xTaskCheckForTimeOut>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d123      	bne.n	800ad66 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad20:	f000 f916 	bl	800af50 <prvIsQueueEmpty>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d017      	beq.n	800ad5a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ad2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad2c:	3324      	adds	r3, #36	@ 0x24
 800ad2e:	687a      	ldr	r2, [r7, #4]
 800ad30:	4611      	mov	r1, r2
 800ad32:	4618      	mov	r0, r3
 800ad34:	f000 fdd8 	bl	800b8e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ad38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad3a:	f000 f8b7 	bl	800aeac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ad3e:	f000 fc05 	bl	800b54c <xTaskResumeAll>
 800ad42:	4603      	mov	r3, r0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d189      	bne.n	800ac5c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ad48:	4b0f      	ldr	r3, [pc, #60]	@ (800ad88 <xQueueReceive+0x1c0>)
 800ad4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad4e:	601a      	str	r2, [r3, #0]
 800ad50:	f3bf 8f4f 	dsb	sy
 800ad54:	f3bf 8f6f 	isb	sy
 800ad58:	e780      	b.n	800ac5c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ad5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad5c:	f000 f8a6 	bl	800aeac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ad60:	f000 fbf4 	bl	800b54c <xTaskResumeAll>
 800ad64:	e77a      	b.n	800ac5c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ad66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad68:	f000 f8a0 	bl	800aeac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ad6c:	f000 fbee 	bl	800b54c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad72:	f000 f8ed 	bl	800af50 <prvIsQueueEmpty>
 800ad76:	4603      	mov	r3, r0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	f43f af6f 	beq.w	800ac5c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ad7e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ad80:	4618      	mov	r0, r3
 800ad82:	3730      	adds	r7, #48	@ 0x30
 800ad84:	46bd      	mov	sp, r7
 800ad86:	bd80      	pop	{r7, pc}
 800ad88:	e000ed04 	.word	0xe000ed04

0800ad8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b086      	sub	sp, #24
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	60f8      	str	r0, [r7, #12]
 800ad94:	60b9      	str	r1, [r7, #8]
 800ad96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ada0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d10d      	bne.n	800adc6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d14d      	bne.n	800ae4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	689b      	ldr	r3, [r3, #8]
 800adb6:	4618      	mov	r0, r3
 800adb8:	f000 ffce 	bl	800bd58 <xTaskPriorityDisinherit>
 800adbc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2200      	movs	r2, #0
 800adc2:	609a      	str	r2, [r3, #8]
 800adc4:	e043      	b.n	800ae4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d119      	bne.n	800ae00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6858      	ldr	r0, [r3, #4]
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800add4:	461a      	mov	r2, r3
 800add6:	68b9      	ldr	r1, [r7, #8]
 800add8:	f002 ffbb 	bl	800dd52 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	685a      	ldr	r2, [r3, #4]
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ade4:	441a      	add	r2, r3
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	685a      	ldr	r2, [r3, #4]
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	689b      	ldr	r3, [r3, #8]
 800adf2:	429a      	cmp	r2, r3
 800adf4:	d32b      	bcc.n	800ae4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	605a      	str	r2, [r3, #4]
 800adfe:	e026      	b.n	800ae4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	68d8      	ldr	r0, [r3, #12]
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae08:	461a      	mov	r2, r3
 800ae0a:	68b9      	ldr	r1, [r7, #8]
 800ae0c:	f002 ffa1 	bl	800dd52 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	68da      	ldr	r2, [r3, #12]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae18:	425b      	negs	r3, r3
 800ae1a:	441a      	add	r2, r3
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	68da      	ldr	r2, [r3, #12]
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d207      	bcs.n	800ae3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	689a      	ldr	r2, [r3, #8]
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae34:	425b      	negs	r3, r3
 800ae36:	441a      	add	r2, r3
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	d105      	bne.n	800ae4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d002      	beq.n	800ae4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	1c5a      	adds	r2, r3, #1
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ae56:	697b      	ldr	r3, [r7, #20]
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3718      	adds	r7, #24
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b082      	sub	sp, #8
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d018      	beq.n	800aea4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	68da      	ldr	r2, [r3, #12]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae7a:	441a      	add	r2, r3
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	68da      	ldr	r2, [r3, #12]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	689b      	ldr	r3, [r3, #8]
 800ae88:	429a      	cmp	r2, r3
 800ae8a:	d303      	bcc.n	800ae94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681a      	ldr	r2, [r3, #0]
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68d9      	ldr	r1, [r3, #12]
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	6838      	ldr	r0, [r7, #0]
 800aea0:	f002 ff57 	bl	800dd52 <memcpy>
	}
}
 800aea4:	bf00      	nop
 800aea6:	3708      	adds	r7, #8
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b084      	sub	sp, #16
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aeb4:	f001 fca0 	bl	800c7f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aebe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aec0:	e011      	b.n	800aee6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d012      	beq.n	800aef0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	3324      	adds	r3, #36	@ 0x24
 800aece:	4618      	mov	r0, r3
 800aed0:	f000 fd5c 	bl	800b98c <xTaskRemoveFromEventList>
 800aed4:	4603      	mov	r3, r0
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d001      	beq.n	800aede <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800aeda:	f000 fe35 	bl	800bb48 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800aede:	7bfb      	ldrb	r3, [r7, #15]
 800aee0:	3b01      	subs	r3, #1
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	dce9      	bgt.n	800aec2 <prvUnlockQueue+0x16>
 800aeee:	e000      	b.n	800aef2 <prvUnlockQueue+0x46>
					break;
 800aef0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	22ff      	movs	r2, #255	@ 0xff
 800aef6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800aefa:	f001 fcaf 	bl	800c85c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800aefe:	f001 fc7b 	bl	800c7f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af0a:	e011      	b.n	800af30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	691b      	ldr	r3, [r3, #16]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d012      	beq.n	800af3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	3310      	adds	r3, #16
 800af18:	4618      	mov	r0, r3
 800af1a:	f000 fd37 	bl	800b98c <xTaskRemoveFromEventList>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d001      	beq.n	800af28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800af24:	f000 fe10 	bl	800bb48 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800af28:	7bbb      	ldrb	r3, [r7, #14]
 800af2a:	3b01      	subs	r3, #1
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af34:	2b00      	cmp	r3, #0
 800af36:	dce9      	bgt.n	800af0c <prvUnlockQueue+0x60>
 800af38:	e000      	b.n	800af3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800af3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	22ff      	movs	r2, #255	@ 0xff
 800af40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800af44:	f001 fc8a 	bl	800c85c <vPortExitCritical>
}
 800af48:	bf00      	nop
 800af4a:	3710      	adds	r7, #16
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af58:	f001 fc4e 	bl	800c7f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af60:	2b00      	cmp	r3, #0
 800af62:	d102      	bne.n	800af6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800af64:	2301      	movs	r3, #1
 800af66:	60fb      	str	r3, [r7, #12]
 800af68:	e001      	b.n	800af6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800af6a:	2300      	movs	r3, #0
 800af6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af6e:	f001 fc75 	bl	800c85c <vPortExitCritical>

	return xReturn;
 800af72:	68fb      	ldr	r3, [r7, #12]
}
 800af74:	4618      	mov	r0, r3
 800af76:	3710      	adds	r7, #16
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}

0800af7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b084      	sub	sp, #16
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af84:	f001 fc38 	bl	800c7f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af90:	429a      	cmp	r2, r3
 800af92:	d102      	bne.n	800af9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800af94:	2301      	movs	r3, #1
 800af96:	60fb      	str	r3, [r7, #12]
 800af98:	e001      	b.n	800af9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800af9a:	2300      	movs	r3, #0
 800af9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af9e:	f001 fc5d 	bl	800c85c <vPortExitCritical>

	return xReturn;
 800afa2:	68fb      	ldr	r3, [r7, #12]
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3710      	adds	r7, #16
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800afac:	b480      	push	{r7}
 800afae:	b085      	sub	sp, #20
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800afb6:	2300      	movs	r3, #0
 800afb8:	60fb      	str	r3, [r7, #12]
 800afba:	e014      	b.n	800afe6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800afbc:	4a0f      	ldr	r2, [pc, #60]	@ (800affc <vQueueAddToRegistry+0x50>)
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d10b      	bne.n	800afe0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800afc8:	490c      	ldr	r1, [pc, #48]	@ (800affc <vQueueAddToRegistry+0x50>)
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	683a      	ldr	r2, [r7, #0]
 800afce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800afd2:	4a0a      	ldr	r2, [pc, #40]	@ (800affc <vQueueAddToRegistry+0x50>)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	00db      	lsls	r3, r3, #3
 800afd8:	4413      	add	r3, r2
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800afde:	e006      	b.n	800afee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	3301      	adds	r3, #1
 800afe4:	60fb      	str	r3, [r7, #12]
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	2b07      	cmp	r3, #7
 800afea:	d9e7      	bls.n	800afbc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800afec:	bf00      	nop
 800afee:	bf00      	nop
 800aff0:	3714      	adds	r7, #20
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	20000e00 	.word	0x20000e00

0800b000 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b000:	b580      	push	{r7, lr}
 800b002:	b086      	sub	sp, #24
 800b004:	af00      	add	r7, sp, #0
 800b006:	60f8      	str	r0, [r7, #12]
 800b008:	60b9      	str	r1, [r7, #8]
 800b00a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b010:	f001 fbf2 	bl	800c7f8 <vPortEnterCritical>
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b01a:	b25b      	sxtb	r3, r3
 800b01c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b020:	d103      	bne.n	800b02a <vQueueWaitForMessageRestricted+0x2a>
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	2200      	movs	r2, #0
 800b026:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b030:	b25b      	sxtb	r3, r3
 800b032:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b036:	d103      	bne.n	800b040 <vQueueWaitForMessageRestricted+0x40>
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	2200      	movs	r2, #0
 800b03c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b040:	f001 fc0c 	bl	800c85c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d106      	bne.n	800b05a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	3324      	adds	r3, #36	@ 0x24
 800b050:	687a      	ldr	r2, [r7, #4]
 800b052:	68b9      	ldr	r1, [r7, #8]
 800b054:	4618      	mov	r0, r3
 800b056:	f000 fc6d 	bl	800b934 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b05a:	6978      	ldr	r0, [r7, #20]
 800b05c:	f7ff ff26 	bl	800aeac <prvUnlockQueue>
	}
 800b060:	bf00      	nop
 800b062:	3718      	adds	r7, #24
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b08e      	sub	sp, #56	@ 0x38
 800b06c:	af04      	add	r7, sp, #16
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	60b9      	str	r1, [r7, #8]
 800b072:	607a      	str	r2, [r7, #4]
 800b074:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d10b      	bne.n	800b094 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b07c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b080:	f383 8811 	msr	BASEPRI, r3
 800b084:	f3bf 8f6f 	isb	sy
 800b088:	f3bf 8f4f 	dsb	sy
 800b08c:	623b      	str	r3, [r7, #32]
}
 800b08e:	bf00      	nop
 800b090:	bf00      	nop
 800b092:	e7fd      	b.n	800b090 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b096:	2b00      	cmp	r3, #0
 800b098:	d10b      	bne.n	800b0b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800b09a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b09e:	f383 8811 	msr	BASEPRI, r3
 800b0a2:	f3bf 8f6f 	isb	sy
 800b0a6:	f3bf 8f4f 	dsb	sy
 800b0aa:	61fb      	str	r3, [r7, #28]
}
 800b0ac:	bf00      	nop
 800b0ae:	bf00      	nop
 800b0b0:	e7fd      	b.n	800b0ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b0b2:	23a8      	movs	r3, #168	@ 0xa8
 800b0b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	2ba8      	cmp	r3, #168	@ 0xa8
 800b0ba:	d00b      	beq.n	800b0d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b0bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c0:	f383 8811 	msr	BASEPRI, r3
 800b0c4:	f3bf 8f6f 	isb	sy
 800b0c8:	f3bf 8f4f 	dsb	sy
 800b0cc:	61bb      	str	r3, [r7, #24]
}
 800b0ce:	bf00      	nop
 800b0d0:	bf00      	nop
 800b0d2:	e7fd      	b.n	800b0d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b0d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d01e      	beq.n	800b11a <xTaskCreateStatic+0xb2>
 800b0dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d01b      	beq.n	800b11a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ee:	2202      	movs	r2, #2
 800b0f0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	9303      	str	r3, [sp, #12]
 800b0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0fa:	9302      	str	r3, [sp, #8]
 800b0fc:	f107 0314 	add.w	r3, r7, #20
 800b100:	9301      	str	r3, [sp, #4]
 800b102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b104:	9300      	str	r3, [sp, #0]
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	687a      	ldr	r2, [r7, #4]
 800b10a:	68b9      	ldr	r1, [r7, #8]
 800b10c:	68f8      	ldr	r0, [r7, #12]
 800b10e:	f000 f851 	bl	800b1b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b112:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b114:	f000 f8f6 	bl	800b304 <prvAddNewTaskToReadyList>
 800b118:	e001      	b.n	800b11e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b11a:	2300      	movs	r3, #0
 800b11c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b11e:	697b      	ldr	r3, [r7, #20]
	}
 800b120:	4618      	mov	r0, r3
 800b122:	3728      	adds	r7, #40	@ 0x28
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b08c      	sub	sp, #48	@ 0x30
 800b12c:	af04      	add	r7, sp, #16
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	603b      	str	r3, [r7, #0]
 800b134:	4613      	mov	r3, r2
 800b136:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b138:	88fb      	ldrh	r3, [r7, #6]
 800b13a:	009b      	lsls	r3, r3, #2
 800b13c:	4618      	mov	r0, r3
 800b13e:	f001 fc7d 	bl	800ca3c <pvPortMalloc>
 800b142:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b144:	697b      	ldr	r3, [r7, #20]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d00e      	beq.n	800b168 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b14a:	20a8      	movs	r0, #168	@ 0xa8
 800b14c:	f001 fc76 	bl	800ca3c <pvPortMalloc>
 800b150:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b152:	69fb      	ldr	r3, [r7, #28]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d003      	beq.n	800b160 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b158:	69fb      	ldr	r3, [r7, #28]
 800b15a:	697a      	ldr	r2, [r7, #20]
 800b15c:	631a      	str	r2, [r3, #48]	@ 0x30
 800b15e:	e005      	b.n	800b16c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b160:	6978      	ldr	r0, [r7, #20]
 800b162:	f001 fd39 	bl	800cbd8 <vPortFree>
 800b166:	e001      	b.n	800b16c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b168:	2300      	movs	r3, #0
 800b16a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b16c:	69fb      	ldr	r3, [r7, #28]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d017      	beq.n	800b1a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b172:	69fb      	ldr	r3, [r7, #28]
 800b174:	2200      	movs	r2, #0
 800b176:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b17a:	88fa      	ldrh	r2, [r7, #6]
 800b17c:	2300      	movs	r3, #0
 800b17e:	9303      	str	r3, [sp, #12]
 800b180:	69fb      	ldr	r3, [r7, #28]
 800b182:	9302      	str	r3, [sp, #8]
 800b184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b186:	9301      	str	r3, [sp, #4]
 800b188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b18a:	9300      	str	r3, [sp, #0]
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	68b9      	ldr	r1, [r7, #8]
 800b190:	68f8      	ldr	r0, [r7, #12]
 800b192:	f000 f80f 	bl	800b1b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b196:	69f8      	ldr	r0, [r7, #28]
 800b198:	f000 f8b4 	bl	800b304 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b19c:	2301      	movs	r3, #1
 800b19e:	61bb      	str	r3, [r7, #24]
 800b1a0:	e002      	b.n	800b1a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b1a2:	f04f 33ff 	mov.w	r3, #4294967295
 800b1a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b1a8:	69bb      	ldr	r3, [r7, #24]
	}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	3720      	adds	r7, #32
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bd80      	pop	{r7, pc}
	...

0800b1b4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b088      	sub	sp, #32
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
 800b1c0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	21a5      	movs	r1, #165	@ 0xa5
 800b1ce:	f002 fcb9 	bl	800db44 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b1dc:	3b01      	subs	r3, #1
 800b1de:	009b      	lsls	r3, r3, #2
 800b1e0:	4413      	add	r3, r2
 800b1e2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b1e4:	69bb      	ldr	r3, [r7, #24]
 800b1e6:	f023 0307 	bic.w	r3, r3, #7
 800b1ea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b1ec:	69bb      	ldr	r3, [r7, #24]
 800b1ee:	f003 0307 	and.w	r3, r3, #7
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d00b      	beq.n	800b20e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1fa:	f383 8811 	msr	BASEPRI, r3
 800b1fe:	f3bf 8f6f 	isb	sy
 800b202:	f3bf 8f4f 	dsb	sy
 800b206:	617b      	str	r3, [r7, #20]
}
 800b208:	bf00      	nop
 800b20a:	bf00      	nop
 800b20c:	e7fd      	b.n	800b20a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d01f      	beq.n	800b254 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b214:	2300      	movs	r3, #0
 800b216:	61fb      	str	r3, [r7, #28]
 800b218:	e012      	b.n	800b240 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b21a:	68ba      	ldr	r2, [r7, #8]
 800b21c:	69fb      	ldr	r3, [r7, #28]
 800b21e:	4413      	add	r3, r2
 800b220:	7819      	ldrb	r1, [r3, #0]
 800b222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b224:	69fb      	ldr	r3, [r7, #28]
 800b226:	4413      	add	r3, r2
 800b228:	3334      	adds	r3, #52	@ 0x34
 800b22a:	460a      	mov	r2, r1
 800b22c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b22e:	68ba      	ldr	r2, [r7, #8]
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	4413      	add	r3, r2
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d006      	beq.n	800b248 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b23a:	69fb      	ldr	r3, [r7, #28]
 800b23c:	3301      	adds	r3, #1
 800b23e:	61fb      	str	r3, [r7, #28]
 800b240:	69fb      	ldr	r3, [r7, #28]
 800b242:	2b0f      	cmp	r3, #15
 800b244:	d9e9      	bls.n	800b21a <prvInitialiseNewTask+0x66>
 800b246:	e000      	b.n	800b24a <prvInitialiseNewTask+0x96>
			{
				break;
 800b248:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b24a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b24c:	2200      	movs	r2, #0
 800b24e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b252:	e003      	b.n	800b25c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b256:	2200      	movs	r2, #0
 800b258:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b25e:	2b37      	cmp	r3, #55	@ 0x37
 800b260:	d901      	bls.n	800b266 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b262:	2337      	movs	r3, #55	@ 0x37
 800b264:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b26a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b270:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b274:	2200      	movs	r2, #0
 800b276:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27a:	3304      	adds	r3, #4
 800b27c:	4618      	mov	r0, r3
 800b27e:	f7ff f965 	bl	800a54c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b284:	3318      	adds	r3, #24
 800b286:	4618      	mov	r0, r3
 800b288:	f7ff f960 	bl	800a54c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b28e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b290:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b294:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2a0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b4:	3354      	adds	r3, #84	@ 0x54
 800b2b6:	224c      	movs	r2, #76	@ 0x4c
 800b2b8:	2100      	movs	r1, #0
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f002 fc42 	bl	800db44 <memset>
 800b2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c2:	4a0d      	ldr	r2, [pc, #52]	@ (800b2f8 <prvInitialiseNewTask+0x144>)
 800b2c4:	659a      	str	r2, [r3, #88]	@ 0x58
 800b2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c8:	4a0c      	ldr	r2, [pc, #48]	@ (800b2fc <prvInitialiseNewTask+0x148>)
 800b2ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b2cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ce:	4a0c      	ldr	r2, [pc, #48]	@ (800b300 <prvInitialiseNewTask+0x14c>)
 800b2d0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b2d2:	683a      	ldr	r2, [r7, #0]
 800b2d4:	68f9      	ldr	r1, [r7, #12]
 800b2d6:	69b8      	ldr	r0, [r7, #24]
 800b2d8:	f001 f95c 	bl	800c594 <pxPortInitialiseStack>
 800b2dc:	4602      	mov	r2, r0
 800b2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b2e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d002      	beq.n	800b2ee <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b2e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2ee:	bf00      	nop
 800b2f0:	3720      	adds	r7, #32
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}
 800b2f6:	bf00      	nop
 800b2f8:	20005094 	.word	0x20005094
 800b2fc:	200050fc 	.word	0x200050fc
 800b300:	20005164 	.word	0x20005164

0800b304 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b082      	sub	sp, #8
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b30c:	f001 fa74 	bl	800c7f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b310:	4b2d      	ldr	r3, [pc, #180]	@ (800b3c8 <prvAddNewTaskToReadyList+0xc4>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	3301      	adds	r3, #1
 800b316:	4a2c      	ldr	r2, [pc, #176]	@ (800b3c8 <prvAddNewTaskToReadyList+0xc4>)
 800b318:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b31a:	4b2c      	ldr	r3, [pc, #176]	@ (800b3cc <prvAddNewTaskToReadyList+0xc8>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d109      	bne.n	800b336 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b322:	4a2a      	ldr	r2, [pc, #168]	@ (800b3cc <prvAddNewTaskToReadyList+0xc8>)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b328:	4b27      	ldr	r3, [pc, #156]	@ (800b3c8 <prvAddNewTaskToReadyList+0xc4>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d110      	bne.n	800b352 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b330:	f000 fc30 	bl	800bb94 <prvInitialiseTaskLists>
 800b334:	e00d      	b.n	800b352 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b336:	4b26      	ldr	r3, [pc, #152]	@ (800b3d0 <prvAddNewTaskToReadyList+0xcc>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d109      	bne.n	800b352 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b33e:	4b23      	ldr	r3, [pc, #140]	@ (800b3cc <prvAddNewTaskToReadyList+0xc8>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b348:	429a      	cmp	r2, r3
 800b34a:	d802      	bhi.n	800b352 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b34c:	4a1f      	ldr	r2, [pc, #124]	@ (800b3cc <prvAddNewTaskToReadyList+0xc8>)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b352:	4b20      	ldr	r3, [pc, #128]	@ (800b3d4 <prvAddNewTaskToReadyList+0xd0>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	3301      	adds	r3, #1
 800b358:	4a1e      	ldr	r2, [pc, #120]	@ (800b3d4 <prvAddNewTaskToReadyList+0xd0>)
 800b35a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b35c:	4b1d      	ldr	r3, [pc, #116]	@ (800b3d4 <prvAddNewTaskToReadyList+0xd0>)
 800b35e:	681a      	ldr	r2, [r3, #0]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b368:	4b1b      	ldr	r3, [pc, #108]	@ (800b3d8 <prvAddNewTaskToReadyList+0xd4>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d903      	bls.n	800b378 <prvAddNewTaskToReadyList+0x74>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b374:	4a18      	ldr	r2, [pc, #96]	@ (800b3d8 <prvAddNewTaskToReadyList+0xd4>)
 800b376:	6013      	str	r3, [r2, #0]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b37c:	4613      	mov	r3, r2
 800b37e:	009b      	lsls	r3, r3, #2
 800b380:	4413      	add	r3, r2
 800b382:	009b      	lsls	r3, r3, #2
 800b384:	4a15      	ldr	r2, [pc, #84]	@ (800b3dc <prvAddNewTaskToReadyList+0xd8>)
 800b386:	441a      	add	r2, r3
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	3304      	adds	r3, #4
 800b38c:	4619      	mov	r1, r3
 800b38e:	4610      	mov	r0, r2
 800b390:	f7ff f8e9 	bl	800a566 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b394:	f001 fa62 	bl	800c85c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b398:	4b0d      	ldr	r3, [pc, #52]	@ (800b3d0 <prvAddNewTaskToReadyList+0xcc>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d00e      	beq.n	800b3be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b3a0:	4b0a      	ldr	r3, [pc, #40]	@ (800b3cc <prvAddNewTaskToReadyList+0xc8>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d207      	bcs.n	800b3be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b3ae:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e0 <prvAddNewTaskToReadyList+0xdc>)
 800b3b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3b4:	601a      	str	r2, [r3, #0]
 800b3b6:	f3bf 8f4f 	dsb	sy
 800b3ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3be:	bf00      	nop
 800b3c0:	3708      	adds	r7, #8
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}
 800b3c6:	bf00      	nop
 800b3c8:	20001314 	.word	0x20001314
 800b3cc:	20000e40 	.word	0x20000e40
 800b3d0:	20001320 	.word	0x20001320
 800b3d4:	20001330 	.word	0x20001330
 800b3d8:	2000131c 	.word	0x2000131c
 800b3dc:	20000e44 	.word	0x20000e44
 800b3e0:	e000ed04 	.word	0xe000ed04

0800b3e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d018      	beq.n	800b428 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b3f6:	4b14      	ldr	r3, [pc, #80]	@ (800b448 <vTaskDelay+0x64>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d00b      	beq.n	800b416 <vTaskDelay+0x32>
	__asm volatile
 800b3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b402:	f383 8811 	msr	BASEPRI, r3
 800b406:	f3bf 8f6f 	isb	sy
 800b40a:	f3bf 8f4f 	dsb	sy
 800b40e:	60bb      	str	r3, [r7, #8]
}
 800b410:	bf00      	nop
 800b412:	bf00      	nop
 800b414:	e7fd      	b.n	800b412 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b416:	f000 f88b 	bl	800b530 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b41a:	2100      	movs	r1, #0
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f000 fd0b 	bl	800be38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b422:	f000 f893 	bl	800b54c <xTaskResumeAll>
 800b426:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d107      	bne.n	800b43e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b42e:	4b07      	ldr	r3, [pc, #28]	@ (800b44c <vTaskDelay+0x68>)
 800b430:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b434:	601a      	str	r2, [r3, #0]
 800b436:	f3bf 8f4f 	dsb	sy
 800b43a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b43e:	bf00      	nop
 800b440:	3710      	adds	r7, #16
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}
 800b446:	bf00      	nop
 800b448:	2000133c 	.word	0x2000133c
 800b44c:	e000ed04 	.word	0xe000ed04

0800b450 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b08a      	sub	sp, #40	@ 0x28
 800b454:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b456:	2300      	movs	r3, #0
 800b458:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b45a:	2300      	movs	r3, #0
 800b45c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b45e:	463a      	mov	r2, r7
 800b460:	1d39      	adds	r1, r7, #4
 800b462:	f107 0308 	add.w	r3, r7, #8
 800b466:	4618      	mov	r0, r3
 800b468:	f7ff f81c 	bl	800a4a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b46c:	6839      	ldr	r1, [r7, #0]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	68ba      	ldr	r2, [r7, #8]
 800b472:	9202      	str	r2, [sp, #8]
 800b474:	9301      	str	r3, [sp, #4]
 800b476:	2300      	movs	r3, #0
 800b478:	9300      	str	r3, [sp, #0]
 800b47a:	2300      	movs	r3, #0
 800b47c:	460a      	mov	r2, r1
 800b47e:	4924      	ldr	r1, [pc, #144]	@ (800b510 <vTaskStartScheduler+0xc0>)
 800b480:	4824      	ldr	r0, [pc, #144]	@ (800b514 <vTaskStartScheduler+0xc4>)
 800b482:	f7ff fdf1 	bl	800b068 <xTaskCreateStatic>
 800b486:	4603      	mov	r3, r0
 800b488:	4a23      	ldr	r2, [pc, #140]	@ (800b518 <vTaskStartScheduler+0xc8>)
 800b48a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b48c:	4b22      	ldr	r3, [pc, #136]	@ (800b518 <vTaskStartScheduler+0xc8>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d002      	beq.n	800b49a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b494:	2301      	movs	r3, #1
 800b496:	617b      	str	r3, [r7, #20]
 800b498:	e001      	b.n	800b49e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b49a:	2300      	movs	r3, #0
 800b49c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b49e:	697b      	ldr	r3, [r7, #20]
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	d102      	bne.n	800b4aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b4a4:	f000 fd1c 	bl	800bee0 <xTimerCreateTimerTask>
 800b4a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	d11b      	bne.n	800b4e8 <vTaskStartScheduler+0x98>
	__asm volatile
 800b4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b4:	f383 8811 	msr	BASEPRI, r3
 800b4b8:	f3bf 8f6f 	isb	sy
 800b4bc:	f3bf 8f4f 	dsb	sy
 800b4c0:	613b      	str	r3, [r7, #16]
}
 800b4c2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b4c4:	4b15      	ldr	r3, [pc, #84]	@ (800b51c <vTaskStartScheduler+0xcc>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	3354      	adds	r3, #84	@ 0x54
 800b4ca:	4a15      	ldr	r2, [pc, #84]	@ (800b520 <vTaskStartScheduler+0xd0>)
 800b4cc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b4ce:	4b15      	ldr	r3, [pc, #84]	@ (800b524 <vTaskStartScheduler+0xd4>)
 800b4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b4d6:	4b14      	ldr	r3, [pc, #80]	@ (800b528 <vTaskStartScheduler+0xd8>)
 800b4d8:	2201      	movs	r2, #1
 800b4da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b4dc:	4b13      	ldr	r3, [pc, #76]	@ (800b52c <vTaskStartScheduler+0xdc>)
 800b4de:	2200      	movs	r2, #0
 800b4e0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b4e2:	f001 f8e5 	bl	800c6b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b4e6:	e00f      	b.n	800b508 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4ee:	d10b      	bne.n	800b508 <vTaskStartScheduler+0xb8>
	__asm volatile
 800b4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f4:	f383 8811 	msr	BASEPRI, r3
 800b4f8:	f3bf 8f6f 	isb	sy
 800b4fc:	f3bf 8f4f 	dsb	sy
 800b500:	60fb      	str	r3, [r7, #12]
}
 800b502:	bf00      	nop
 800b504:	bf00      	nop
 800b506:	e7fd      	b.n	800b504 <vTaskStartScheduler+0xb4>
}
 800b508:	bf00      	nop
 800b50a:	3718      	adds	r7, #24
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}
 800b510:	08010028 	.word	0x08010028
 800b514:	0800bb61 	.word	0x0800bb61
 800b518:	20001338 	.word	0x20001338
 800b51c:	20000e40 	.word	0x20000e40
 800b520:	2000002c 	.word	0x2000002c
 800b524:	20001334 	.word	0x20001334
 800b528:	20001320 	.word	0x20001320
 800b52c:	20001318 	.word	0x20001318

0800b530 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b530:	b480      	push	{r7}
 800b532:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b534:	4b04      	ldr	r3, [pc, #16]	@ (800b548 <vTaskSuspendAll+0x18>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	3301      	adds	r3, #1
 800b53a:	4a03      	ldr	r2, [pc, #12]	@ (800b548 <vTaskSuspendAll+0x18>)
 800b53c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b53e:	bf00      	nop
 800b540:	46bd      	mov	sp, r7
 800b542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b546:	4770      	bx	lr
 800b548:	2000133c 	.word	0x2000133c

0800b54c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b084      	sub	sp, #16
 800b550:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b552:	2300      	movs	r3, #0
 800b554:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b556:	2300      	movs	r3, #0
 800b558:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b55a:	4b42      	ldr	r3, [pc, #264]	@ (800b664 <xTaskResumeAll+0x118>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d10b      	bne.n	800b57a <xTaskResumeAll+0x2e>
	__asm volatile
 800b562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b566:	f383 8811 	msr	BASEPRI, r3
 800b56a:	f3bf 8f6f 	isb	sy
 800b56e:	f3bf 8f4f 	dsb	sy
 800b572:	603b      	str	r3, [r7, #0]
}
 800b574:	bf00      	nop
 800b576:	bf00      	nop
 800b578:	e7fd      	b.n	800b576 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b57a:	f001 f93d 	bl	800c7f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b57e:	4b39      	ldr	r3, [pc, #228]	@ (800b664 <xTaskResumeAll+0x118>)
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	3b01      	subs	r3, #1
 800b584:	4a37      	ldr	r2, [pc, #220]	@ (800b664 <xTaskResumeAll+0x118>)
 800b586:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b588:	4b36      	ldr	r3, [pc, #216]	@ (800b664 <xTaskResumeAll+0x118>)
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d162      	bne.n	800b656 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b590:	4b35      	ldr	r3, [pc, #212]	@ (800b668 <xTaskResumeAll+0x11c>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d05e      	beq.n	800b656 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b598:	e02f      	b.n	800b5fa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b59a:	4b34      	ldr	r3, [pc, #208]	@ (800b66c <xTaskResumeAll+0x120>)
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	68db      	ldr	r3, [r3, #12]
 800b5a0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	3318      	adds	r3, #24
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7ff f83a 	bl	800a620 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	3304      	adds	r3, #4
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7ff f835 	bl	800a620 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5ba:	4b2d      	ldr	r3, [pc, #180]	@ (800b670 <xTaskResumeAll+0x124>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	d903      	bls.n	800b5ca <xTaskResumeAll+0x7e>
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c6:	4a2a      	ldr	r2, [pc, #168]	@ (800b670 <xTaskResumeAll+0x124>)
 800b5c8:	6013      	str	r3, [r2, #0]
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	009b      	lsls	r3, r3, #2
 800b5d2:	4413      	add	r3, r2
 800b5d4:	009b      	lsls	r3, r3, #2
 800b5d6:	4a27      	ldr	r2, [pc, #156]	@ (800b674 <xTaskResumeAll+0x128>)
 800b5d8:	441a      	add	r2, r3
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	3304      	adds	r3, #4
 800b5de:	4619      	mov	r1, r3
 800b5e0:	4610      	mov	r0, r2
 800b5e2:	f7fe ffc0 	bl	800a566 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5ea:	4b23      	ldr	r3, [pc, #140]	@ (800b678 <xTaskResumeAll+0x12c>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f0:	429a      	cmp	r2, r3
 800b5f2:	d302      	bcc.n	800b5fa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b5f4:	4b21      	ldr	r3, [pc, #132]	@ (800b67c <xTaskResumeAll+0x130>)
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b5fa:	4b1c      	ldr	r3, [pc, #112]	@ (800b66c <xTaskResumeAll+0x120>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d1cb      	bne.n	800b59a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d001      	beq.n	800b60c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b608:	f000 fb68 	bl	800bcdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b60c:	4b1c      	ldr	r3, [pc, #112]	@ (800b680 <xTaskResumeAll+0x134>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d010      	beq.n	800b63a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b618:	f000 f846 	bl	800b6a8 <xTaskIncrementTick>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d002      	beq.n	800b628 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b622:	4b16      	ldr	r3, [pc, #88]	@ (800b67c <xTaskResumeAll+0x130>)
 800b624:	2201      	movs	r2, #1
 800b626:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	3b01      	subs	r3, #1
 800b62c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d1f1      	bne.n	800b618 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b634:	4b12      	ldr	r3, [pc, #72]	@ (800b680 <xTaskResumeAll+0x134>)
 800b636:	2200      	movs	r2, #0
 800b638:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b63a:	4b10      	ldr	r3, [pc, #64]	@ (800b67c <xTaskResumeAll+0x130>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d009      	beq.n	800b656 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b642:	2301      	movs	r3, #1
 800b644:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b646:	4b0f      	ldr	r3, [pc, #60]	@ (800b684 <xTaskResumeAll+0x138>)
 800b648:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b64c:	601a      	str	r2, [r3, #0]
 800b64e:	f3bf 8f4f 	dsb	sy
 800b652:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b656:	f001 f901 	bl	800c85c <vPortExitCritical>

	return xAlreadyYielded;
 800b65a:	68bb      	ldr	r3, [r7, #8]
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3710      	adds	r7, #16
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}
 800b664:	2000133c 	.word	0x2000133c
 800b668:	20001314 	.word	0x20001314
 800b66c:	200012d4 	.word	0x200012d4
 800b670:	2000131c 	.word	0x2000131c
 800b674:	20000e44 	.word	0x20000e44
 800b678:	20000e40 	.word	0x20000e40
 800b67c:	20001328 	.word	0x20001328
 800b680:	20001324 	.word	0x20001324
 800b684:	e000ed04 	.word	0xe000ed04

0800b688 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b688:	b480      	push	{r7}
 800b68a:	b083      	sub	sp, #12
 800b68c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b68e:	4b05      	ldr	r3, [pc, #20]	@ (800b6a4 <xTaskGetTickCount+0x1c>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b694:	687b      	ldr	r3, [r7, #4]
}
 800b696:	4618      	mov	r0, r3
 800b698:	370c      	adds	r7, #12
 800b69a:	46bd      	mov	sp, r7
 800b69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a0:	4770      	bx	lr
 800b6a2:	bf00      	nop
 800b6a4:	20001318 	.word	0x20001318

0800b6a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b086      	sub	sp, #24
 800b6ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6b2:	4b4f      	ldr	r3, [pc, #316]	@ (800b7f0 <xTaskIncrementTick+0x148>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	f040 8090 	bne.w	800b7dc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b6bc:	4b4d      	ldr	r3, [pc, #308]	@ (800b7f4 <xTaskIncrementTick+0x14c>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	3301      	adds	r3, #1
 800b6c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b6c4:	4a4b      	ldr	r2, [pc, #300]	@ (800b7f4 <xTaskIncrementTick+0x14c>)
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d121      	bne.n	800b714 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b6d0:	4b49      	ldr	r3, [pc, #292]	@ (800b7f8 <xTaskIncrementTick+0x150>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d00b      	beq.n	800b6f2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b6da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6de:	f383 8811 	msr	BASEPRI, r3
 800b6e2:	f3bf 8f6f 	isb	sy
 800b6e6:	f3bf 8f4f 	dsb	sy
 800b6ea:	603b      	str	r3, [r7, #0]
}
 800b6ec:	bf00      	nop
 800b6ee:	bf00      	nop
 800b6f0:	e7fd      	b.n	800b6ee <xTaskIncrementTick+0x46>
 800b6f2:	4b41      	ldr	r3, [pc, #260]	@ (800b7f8 <xTaskIncrementTick+0x150>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	60fb      	str	r3, [r7, #12]
 800b6f8:	4b40      	ldr	r3, [pc, #256]	@ (800b7fc <xTaskIncrementTick+0x154>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a3e      	ldr	r2, [pc, #248]	@ (800b7f8 <xTaskIncrementTick+0x150>)
 800b6fe:	6013      	str	r3, [r2, #0]
 800b700:	4a3e      	ldr	r2, [pc, #248]	@ (800b7fc <xTaskIncrementTick+0x154>)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	6013      	str	r3, [r2, #0]
 800b706:	4b3e      	ldr	r3, [pc, #248]	@ (800b800 <xTaskIncrementTick+0x158>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	3301      	adds	r3, #1
 800b70c:	4a3c      	ldr	r2, [pc, #240]	@ (800b800 <xTaskIncrementTick+0x158>)
 800b70e:	6013      	str	r3, [r2, #0]
 800b710:	f000 fae4 	bl	800bcdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b714:	4b3b      	ldr	r3, [pc, #236]	@ (800b804 <xTaskIncrementTick+0x15c>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	693a      	ldr	r2, [r7, #16]
 800b71a:	429a      	cmp	r2, r3
 800b71c:	d349      	bcc.n	800b7b2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b71e:	4b36      	ldr	r3, [pc, #216]	@ (800b7f8 <xTaskIncrementTick+0x150>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d104      	bne.n	800b732 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b728:	4b36      	ldr	r3, [pc, #216]	@ (800b804 <xTaskIncrementTick+0x15c>)
 800b72a:	f04f 32ff 	mov.w	r2, #4294967295
 800b72e:	601a      	str	r2, [r3, #0]
					break;
 800b730:	e03f      	b.n	800b7b2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b732:	4b31      	ldr	r3, [pc, #196]	@ (800b7f8 <xTaskIncrementTick+0x150>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	68db      	ldr	r3, [r3, #12]
 800b738:	68db      	ldr	r3, [r3, #12]
 800b73a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	685b      	ldr	r3, [r3, #4]
 800b740:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b742:	693a      	ldr	r2, [r7, #16]
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	429a      	cmp	r2, r3
 800b748:	d203      	bcs.n	800b752 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b74a:	4a2e      	ldr	r2, [pc, #184]	@ (800b804 <xTaskIncrementTick+0x15c>)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b750:	e02f      	b.n	800b7b2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	3304      	adds	r3, #4
 800b756:	4618      	mov	r0, r3
 800b758:	f7fe ff62 	bl	800a620 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b760:	2b00      	cmp	r3, #0
 800b762:	d004      	beq.n	800b76e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	3318      	adds	r3, #24
 800b768:	4618      	mov	r0, r3
 800b76a:	f7fe ff59 	bl	800a620 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b772:	4b25      	ldr	r3, [pc, #148]	@ (800b808 <xTaskIncrementTick+0x160>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	429a      	cmp	r2, r3
 800b778:	d903      	bls.n	800b782 <xTaskIncrementTick+0xda>
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b77e:	4a22      	ldr	r2, [pc, #136]	@ (800b808 <xTaskIncrementTick+0x160>)
 800b780:	6013      	str	r3, [r2, #0]
 800b782:	68bb      	ldr	r3, [r7, #8]
 800b784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b786:	4613      	mov	r3, r2
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	4413      	add	r3, r2
 800b78c:	009b      	lsls	r3, r3, #2
 800b78e:	4a1f      	ldr	r2, [pc, #124]	@ (800b80c <xTaskIncrementTick+0x164>)
 800b790:	441a      	add	r2, r3
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	3304      	adds	r3, #4
 800b796:	4619      	mov	r1, r3
 800b798:	4610      	mov	r0, r2
 800b79a:	f7fe fee4 	bl	800a566 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b810 <xTaskIncrementTick+0x168>)
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d3b8      	bcc.n	800b71e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b7b0:	e7b5      	b.n	800b71e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b7b2:	4b17      	ldr	r3, [pc, #92]	@ (800b810 <xTaskIncrementTick+0x168>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7b8:	4914      	ldr	r1, [pc, #80]	@ (800b80c <xTaskIncrementTick+0x164>)
 800b7ba:	4613      	mov	r3, r2
 800b7bc:	009b      	lsls	r3, r3, #2
 800b7be:	4413      	add	r3, r2
 800b7c0:	009b      	lsls	r3, r3, #2
 800b7c2:	440b      	add	r3, r1
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	d901      	bls.n	800b7ce <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b7ce:	4b11      	ldr	r3, [pc, #68]	@ (800b814 <xTaskIncrementTick+0x16c>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d007      	beq.n	800b7e6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	617b      	str	r3, [r7, #20]
 800b7da:	e004      	b.n	800b7e6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b7dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b818 <xTaskIncrementTick+0x170>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	3301      	adds	r3, #1
 800b7e2:	4a0d      	ldr	r2, [pc, #52]	@ (800b818 <xTaskIncrementTick+0x170>)
 800b7e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b7e6:	697b      	ldr	r3, [r7, #20]
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3718      	adds	r7, #24
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	2000133c 	.word	0x2000133c
 800b7f4:	20001318 	.word	0x20001318
 800b7f8:	200012cc 	.word	0x200012cc
 800b7fc:	200012d0 	.word	0x200012d0
 800b800:	2000132c 	.word	0x2000132c
 800b804:	20001334 	.word	0x20001334
 800b808:	2000131c 	.word	0x2000131c
 800b80c:	20000e44 	.word	0x20000e44
 800b810:	20000e40 	.word	0x20000e40
 800b814:	20001328 	.word	0x20001328
 800b818:	20001324 	.word	0x20001324

0800b81c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b81c:	b480      	push	{r7}
 800b81e:	b085      	sub	sp, #20
 800b820:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b822:	4b2b      	ldr	r3, [pc, #172]	@ (800b8d0 <vTaskSwitchContext+0xb4>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d003      	beq.n	800b832 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b82a:	4b2a      	ldr	r3, [pc, #168]	@ (800b8d4 <vTaskSwitchContext+0xb8>)
 800b82c:	2201      	movs	r2, #1
 800b82e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b830:	e047      	b.n	800b8c2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b832:	4b28      	ldr	r3, [pc, #160]	@ (800b8d4 <vTaskSwitchContext+0xb8>)
 800b834:	2200      	movs	r2, #0
 800b836:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b838:	4b27      	ldr	r3, [pc, #156]	@ (800b8d8 <vTaskSwitchContext+0xbc>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	60fb      	str	r3, [r7, #12]
 800b83e:	e011      	b.n	800b864 <vTaskSwitchContext+0x48>
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d10b      	bne.n	800b85e <vTaskSwitchContext+0x42>
	__asm volatile
 800b846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b84a:	f383 8811 	msr	BASEPRI, r3
 800b84e:	f3bf 8f6f 	isb	sy
 800b852:	f3bf 8f4f 	dsb	sy
 800b856:	607b      	str	r3, [r7, #4]
}
 800b858:	bf00      	nop
 800b85a:	bf00      	nop
 800b85c:	e7fd      	b.n	800b85a <vTaskSwitchContext+0x3e>
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	3b01      	subs	r3, #1
 800b862:	60fb      	str	r3, [r7, #12]
 800b864:	491d      	ldr	r1, [pc, #116]	@ (800b8dc <vTaskSwitchContext+0xc0>)
 800b866:	68fa      	ldr	r2, [r7, #12]
 800b868:	4613      	mov	r3, r2
 800b86a:	009b      	lsls	r3, r3, #2
 800b86c:	4413      	add	r3, r2
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	440b      	add	r3, r1
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d0e3      	beq.n	800b840 <vTaskSwitchContext+0x24>
 800b878:	68fa      	ldr	r2, [r7, #12]
 800b87a:	4613      	mov	r3, r2
 800b87c:	009b      	lsls	r3, r3, #2
 800b87e:	4413      	add	r3, r2
 800b880:	009b      	lsls	r3, r3, #2
 800b882:	4a16      	ldr	r2, [pc, #88]	@ (800b8dc <vTaskSwitchContext+0xc0>)
 800b884:	4413      	add	r3, r2
 800b886:	60bb      	str	r3, [r7, #8]
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	685a      	ldr	r2, [r3, #4]
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	605a      	str	r2, [r3, #4]
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	685a      	ldr	r2, [r3, #4]
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	3308      	adds	r3, #8
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d104      	bne.n	800b8a8 <vTaskSwitchContext+0x8c>
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	685a      	ldr	r2, [r3, #4]
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	605a      	str	r2, [r3, #4]
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	68db      	ldr	r3, [r3, #12]
 800b8ae:	4a0c      	ldr	r2, [pc, #48]	@ (800b8e0 <vTaskSwitchContext+0xc4>)
 800b8b0:	6013      	str	r3, [r2, #0]
 800b8b2:	4a09      	ldr	r2, [pc, #36]	@ (800b8d8 <vTaskSwitchContext+0xbc>)
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b8b8:	4b09      	ldr	r3, [pc, #36]	@ (800b8e0 <vTaskSwitchContext+0xc4>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	3354      	adds	r3, #84	@ 0x54
 800b8be:	4a09      	ldr	r2, [pc, #36]	@ (800b8e4 <vTaskSwitchContext+0xc8>)
 800b8c0:	6013      	str	r3, [r2, #0]
}
 800b8c2:	bf00      	nop
 800b8c4:	3714      	adds	r7, #20
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr
 800b8ce:	bf00      	nop
 800b8d0:	2000133c 	.word	0x2000133c
 800b8d4:	20001328 	.word	0x20001328
 800b8d8:	2000131c 	.word	0x2000131c
 800b8dc:	20000e44 	.word	0x20000e44
 800b8e0:	20000e40 	.word	0x20000e40
 800b8e4:	2000002c 	.word	0x2000002c

0800b8e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b084      	sub	sp, #16
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
 800b8f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d10b      	bne.n	800b910 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8fc:	f383 8811 	msr	BASEPRI, r3
 800b900:	f3bf 8f6f 	isb	sy
 800b904:	f3bf 8f4f 	dsb	sy
 800b908:	60fb      	str	r3, [r7, #12]
}
 800b90a:	bf00      	nop
 800b90c:	bf00      	nop
 800b90e:	e7fd      	b.n	800b90c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b910:	4b07      	ldr	r3, [pc, #28]	@ (800b930 <vTaskPlaceOnEventList+0x48>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	3318      	adds	r3, #24
 800b916:	4619      	mov	r1, r3
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f7fe fe48 	bl	800a5ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b91e:	2101      	movs	r1, #1
 800b920:	6838      	ldr	r0, [r7, #0]
 800b922:	f000 fa89 	bl	800be38 <prvAddCurrentTaskToDelayedList>
}
 800b926:	bf00      	nop
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
 800b92e:	bf00      	nop
 800b930:	20000e40 	.word	0x20000e40

0800b934 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b934:	b580      	push	{r7, lr}
 800b936:	b086      	sub	sp, #24
 800b938:	af00      	add	r7, sp, #0
 800b93a:	60f8      	str	r0, [r7, #12]
 800b93c:	60b9      	str	r1, [r7, #8]
 800b93e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d10b      	bne.n	800b95e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b94a:	f383 8811 	msr	BASEPRI, r3
 800b94e:	f3bf 8f6f 	isb	sy
 800b952:	f3bf 8f4f 	dsb	sy
 800b956:	617b      	str	r3, [r7, #20]
}
 800b958:	bf00      	nop
 800b95a:	bf00      	nop
 800b95c:	e7fd      	b.n	800b95a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b95e:	4b0a      	ldr	r3, [pc, #40]	@ (800b988 <vTaskPlaceOnEventListRestricted+0x54>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	3318      	adds	r3, #24
 800b964:	4619      	mov	r1, r3
 800b966:	68f8      	ldr	r0, [r7, #12]
 800b968:	f7fe fdfd 	bl	800a566 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d002      	beq.n	800b978 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b972:	f04f 33ff 	mov.w	r3, #4294967295
 800b976:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b978:	6879      	ldr	r1, [r7, #4]
 800b97a:	68b8      	ldr	r0, [r7, #8]
 800b97c:	f000 fa5c 	bl	800be38 <prvAddCurrentTaskToDelayedList>
	}
 800b980:	bf00      	nop
 800b982:	3718      	adds	r7, #24
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}
 800b988:	20000e40 	.word	0x20000e40

0800b98c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b086      	sub	sp, #24
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10b      	bne.n	800b9ba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a6:	f383 8811 	msr	BASEPRI, r3
 800b9aa:	f3bf 8f6f 	isb	sy
 800b9ae:	f3bf 8f4f 	dsb	sy
 800b9b2:	60fb      	str	r3, [r7, #12]
}
 800b9b4:	bf00      	nop
 800b9b6:	bf00      	nop
 800b9b8:	e7fd      	b.n	800b9b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	3318      	adds	r3, #24
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7fe fe2e 	bl	800a620 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9c4:	4b1d      	ldr	r3, [pc, #116]	@ (800ba3c <xTaskRemoveFromEventList+0xb0>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d11d      	bne.n	800ba08 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	3304      	adds	r3, #4
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7fe fe25 	bl	800a620 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9da:	4b19      	ldr	r3, [pc, #100]	@ (800ba40 <xTaskRemoveFromEventList+0xb4>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	d903      	bls.n	800b9ea <xTaskRemoveFromEventList+0x5e>
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9e6:	4a16      	ldr	r2, [pc, #88]	@ (800ba40 <xTaskRemoveFromEventList+0xb4>)
 800b9e8:	6013      	str	r3, [r2, #0]
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9ee:	4613      	mov	r3, r2
 800b9f0:	009b      	lsls	r3, r3, #2
 800b9f2:	4413      	add	r3, r2
 800b9f4:	009b      	lsls	r3, r3, #2
 800b9f6:	4a13      	ldr	r2, [pc, #76]	@ (800ba44 <xTaskRemoveFromEventList+0xb8>)
 800b9f8:	441a      	add	r2, r3
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	3304      	adds	r3, #4
 800b9fe:	4619      	mov	r1, r3
 800ba00:	4610      	mov	r0, r2
 800ba02:	f7fe fdb0 	bl	800a566 <vListInsertEnd>
 800ba06:	e005      	b.n	800ba14 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	3318      	adds	r3, #24
 800ba0c:	4619      	mov	r1, r3
 800ba0e:	480e      	ldr	r0, [pc, #56]	@ (800ba48 <xTaskRemoveFromEventList+0xbc>)
 800ba10:	f7fe fda9 	bl	800a566 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba18:	4b0c      	ldr	r3, [pc, #48]	@ (800ba4c <xTaskRemoveFromEventList+0xc0>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	d905      	bls.n	800ba2e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ba22:	2301      	movs	r3, #1
 800ba24:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ba26:	4b0a      	ldr	r3, [pc, #40]	@ (800ba50 <xTaskRemoveFromEventList+0xc4>)
 800ba28:	2201      	movs	r2, #1
 800ba2a:	601a      	str	r2, [r3, #0]
 800ba2c:	e001      	b.n	800ba32 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ba2e:	2300      	movs	r3, #0
 800ba30:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ba32:	697b      	ldr	r3, [r7, #20]
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	3718      	adds	r7, #24
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}
 800ba3c:	2000133c 	.word	0x2000133c
 800ba40:	2000131c 	.word	0x2000131c
 800ba44:	20000e44 	.word	0x20000e44
 800ba48:	200012d4 	.word	0x200012d4
 800ba4c:	20000e40 	.word	0x20000e40
 800ba50:	20001328 	.word	0x20001328

0800ba54 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ba54:	b480      	push	{r7}
 800ba56:	b083      	sub	sp, #12
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ba5c:	4b06      	ldr	r3, [pc, #24]	@ (800ba78 <vTaskInternalSetTimeOutState+0x24>)
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ba64:	4b05      	ldr	r3, [pc, #20]	@ (800ba7c <vTaskInternalSetTimeOutState+0x28>)
 800ba66:	681a      	ldr	r2, [r3, #0]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	605a      	str	r2, [r3, #4]
}
 800ba6c:	bf00      	nop
 800ba6e:	370c      	adds	r7, #12
 800ba70:	46bd      	mov	sp, r7
 800ba72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba76:	4770      	bx	lr
 800ba78:	2000132c 	.word	0x2000132c
 800ba7c:	20001318 	.word	0x20001318

0800ba80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b088      	sub	sp, #32
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d10b      	bne.n	800baa8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ba90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba94:	f383 8811 	msr	BASEPRI, r3
 800ba98:	f3bf 8f6f 	isb	sy
 800ba9c:	f3bf 8f4f 	dsb	sy
 800baa0:	613b      	str	r3, [r7, #16]
}
 800baa2:	bf00      	nop
 800baa4:	bf00      	nop
 800baa6:	e7fd      	b.n	800baa4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d10b      	bne.n	800bac6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800baae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab2:	f383 8811 	msr	BASEPRI, r3
 800bab6:	f3bf 8f6f 	isb	sy
 800baba:	f3bf 8f4f 	dsb	sy
 800babe:	60fb      	str	r3, [r7, #12]
}
 800bac0:	bf00      	nop
 800bac2:	bf00      	nop
 800bac4:	e7fd      	b.n	800bac2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800bac6:	f000 fe97 	bl	800c7f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800baca:	4b1d      	ldr	r3, [pc, #116]	@ (800bb40 <xTaskCheckForTimeOut+0xc0>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	69ba      	ldr	r2, [r7, #24]
 800bad6:	1ad3      	subs	r3, r2, r3
 800bad8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae2:	d102      	bne.n	800baea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bae4:	2300      	movs	r3, #0
 800bae6:	61fb      	str	r3, [r7, #28]
 800bae8:	e023      	b.n	800bb32 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681a      	ldr	r2, [r3, #0]
 800baee:	4b15      	ldr	r3, [pc, #84]	@ (800bb44 <xTaskCheckForTimeOut+0xc4>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d007      	beq.n	800bb06 <xTaskCheckForTimeOut+0x86>
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	69ba      	ldr	r2, [r7, #24]
 800bafc:	429a      	cmp	r2, r3
 800bafe:	d302      	bcc.n	800bb06 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bb00:	2301      	movs	r3, #1
 800bb02:	61fb      	str	r3, [r7, #28]
 800bb04:	e015      	b.n	800bb32 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	697a      	ldr	r2, [r7, #20]
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d20b      	bcs.n	800bb28 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	1ad2      	subs	r2, r2, r3
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f7ff ff99 	bl	800ba54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bb22:	2300      	movs	r3, #0
 800bb24:	61fb      	str	r3, [r7, #28]
 800bb26:	e004      	b.n	800bb32 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bb2e:	2301      	movs	r3, #1
 800bb30:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bb32:	f000 fe93 	bl	800c85c <vPortExitCritical>

	return xReturn;
 800bb36:	69fb      	ldr	r3, [r7, #28]
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3720      	adds	r7, #32
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}
 800bb40:	20001318 	.word	0x20001318
 800bb44:	2000132c 	.word	0x2000132c

0800bb48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bb48:	b480      	push	{r7}
 800bb4a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bb4c:	4b03      	ldr	r3, [pc, #12]	@ (800bb5c <vTaskMissedYield+0x14>)
 800bb4e:	2201      	movs	r2, #1
 800bb50:	601a      	str	r2, [r3, #0]
}
 800bb52:	bf00      	nop
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr
 800bb5c:	20001328 	.word	0x20001328

0800bb60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b082      	sub	sp, #8
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bb68:	f000 f854 	bl	800bc14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bb6c:	4b07      	ldr	r3, [pc, #28]	@ (800bb8c <prvIdleTask+0x2c>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d907      	bls.n	800bb84 <prvIdleTask+0x24>
			{
				taskYIELD();
 800bb74:	4b06      	ldr	r3, [pc, #24]	@ (800bb90 <prvIdleTask+0x30>)
 800bb76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb7a:	601a      	str	r2, [r3, #0]
 800bb7c:	f3bf 8f4f 	dsb	sy
 800bb80:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800bb84:	f7f7 fc13 	bl	80033ae <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800bb88:	e7ee      	b.n	800bb68 <prvIdleTask+0x8>
 800bb8a:	bf00      	nop
 800bb8c:	20000e44 	.word	0x20000e44
 800bb90:	e000ed04 	.word	0xe000ed04

0800bb94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b082      	sub	sp, #8
 800bb98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	607b      	str	r3, [r7, #4]
 800bb9e:	e00c      	b.n	800bbba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bba0:	687a      	ldr	r2, [r7, #4]
 800bba2:	4613      	mov	r3, r2
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	4413      	add	r3, r2
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	4a12      	ldr	r2, [pc, #72]	@ (800bbf4 <prvInitialiseTaskLists+0x60>)
 800bbac:	4413      	add	r3, r2
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f7fe fcac 	bl	800a50c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	607b      	str	r3, [r7, #4]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2b37      	cmp	r3, #55	@ 0x37
 800bbbe:	d9ef      	bls.n	800bba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bbc0:	480d      	ldr	r0, [pc, #52]	@ (800bbf8 <prvInitialiseTaskLists+0x64>)
 800bbc2:	f7fe fca3 	bl	800a50c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bbc6:	480d      	ldr	r0, [pc, #52]	@ (800bbfc <prvInitialiseTaskLists+0x68>)
 800bbc8:	f7fe fca0 	bl	800a50c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bbcc:	480c      	ldr	r0, [pc, #48]	@ (800bc00 <prvInitialiseTaskLists+0x6c>)
 800bbce:	f7fe fc9d 	bl	800a50c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bbd2:	480c      	ldr	r0, [pc, #48]	@ (800bc04 <prvInitialiseTaskLists+0x70>)
 800bbd4:	f7fe fc9a 	bl	800a50c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bbd8:	480b      	ldr	r0, [pc, #44]	@ (800bc08 <prvInitialiseTaskLists+0x74>)
 800bbda:	f7fe fc97 	bl	800a50c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bbde:	4b0b      	ldr	r3, [pc, #44]	@ (800bc0c <prvInitialiseTaskLists+0x78>)
 800bbe0:	4a05      	ldr	r2, [pc, #20]	@ (800bbf8 <prvInitialiseTaskLists+0x64>)
 800bbe2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bbe4:	4b0a      	ldr	r3, [pc, #40]	@ (800bc10 <prvInitialiseTaskLists+0x7c>)
 800bbe6:	4a05      	ldr	r2, [pc, #20]	@ (800bbfc <prvInitialiseTaskLists+0x68>)
 800bbe8:	601a      	str	r2, [r3, #0]
}
 800bbea:	bf00      	nop
 800bbec:	3708      	adds	r7, #8
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	20000e44 	.word	0x20000e44
 800bbf8:	200012a4 	.word	0x200012a4
 800bbfc:	200012b8 	.word	0x200012b8
 800bc00:	200012d4 	.word	0x200012d4
 800bc04:	200012e8 	.word	0x200012e8
 800bc08:	20001300 	.word	0x20001300
 800bc0c:	200012cc 	.word	0x200012cc
 800bc10:	200012d0 	.word	0x200012d0

0800bc14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b082      	sub	sp, #8
 800bc18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc1a:	e019      	b.n	800bc50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bc1c:	f000 fdec 	bl	800c7f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc20:	4b10      	ldr	r3, [pc, #64]	@ (800bc64 <prvCheckTasksWaitingTermination+0x50>)
 800bc22:	68db      	ldr	r3, [r3, #12]
 800bc24:	68db      	ldr	r3, [r3, #12]
 800bc26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	3304      	adds	r3, #4
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f7fe fcf7 	bl	800a620 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bc32:	4b0d      	ldr	r3, [pc, #52]	@ (800bc68 <prvCheckTasksWaitingTermination+0x54>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	3b01      	subs	r3, #1
 800bc38:	4a0b      	ldr	r2, [pc, #44]	@ (800bc68 <prvCheckTasksWaitingTermination+0x54>)
 800bc3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bc3c:	4b0b      	ldr	r3, [pc, #44]	@ (800bc6c <prvCheckTasksWaitingTermination+0x58>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	3b01      	subs	r3, #1
 800bc42:	4a0a      	ldr	r2, [pc, #40]	@ (800bc6c <prvCheckTasksWaitingTermination+0x58>)
 800bc44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bc46:	f000 fe09 	bl	800c85c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 f810 	bl	800bc70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc50:	4b06      	ldr	r3, [pc, #24]	@ (800bc6c <prvCheckTasksWaitingTermination+0x58>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d1e1      	bne.n	800bc1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bc58:	bf00      	nop
 800bc5a:	bf00      	nop
 800bc5c:	3708      	adds	r7, #8
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	200012e8 	.word	0x200012e8
 800bc68:	20001314 	.word	0x20001314
 800bc6c:	200012fc 	.word	0x200012fc

0800bc70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b084      	sub	sp, #16
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	3354      	adds	r3, #84	@ 0x54
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f001 ffa7 	bl	800dbd0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d108      	bne.n	800bc9e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc90:	4618      	mov	r0, r3
 800bc92:	f000 ffa1 	bl	800cbd8 <vPortFree>
				vPortFree( pxTCB );
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 ff9e 	bl	800cbd8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bc9c:	e019      	b.n	800bcd2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	d103      	bne.n	800bcb0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f000 ff95 	bl	800cbd8 <vPortFree>
	}
 800bcae:	e010      	b.n	800bcd2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bcb6:	2b02      	cmp	r3, #2
 800bcb8:	d00b      	beq.n	800bcd2 <prvDeleteTCB+0x62>
	__asm volatile
 800bcba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcbe:	f383 8811 	msr	BASEPRI, r3
 800bcc2:	f3bf 8f6f 	isb	sy
 800bcc6:	f3bf 8f4f 	dsb	sy
 800bcca:	60fb      	str	r3, [r7, #12]
}
 800bccc:	bf00      	nop
 800bcce:	bf00      	nop
 800bcd0:	e7fd      	b.n	800bcce <prvDeleteTCB+0x5e>
	}
 800bcd2:	bf00      	nop
 800bcd4:	3710      	adds	r7, #16
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}
	...

0800bcdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b083      	sub	sp, #12
 800bce0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bce2:	4b0c      	ldr	r3, [pc, #48]	@ (800bd14 <prvResetNextTaskUnblockTime+0x38>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d104      	bne.n	800bcf6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bcec:	4b0a      	ldr	r3, [pc, #40]	@ (800bd18 <prvResetNextTaskUnblockTime+0x3c>)
 800bcee:	f04f 32ff 	mov.w	r2, #4294967295
 800bcf2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bcf4:	e008      	b.n	800bd08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcf6:	4b07      	ldr	r3, [pc, #28]	@ (800bd14 <prvResetNextTaskUnblockTime+0x38>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	68db      	ldr	r3, [r3, #12]
 800bcfc:	68db      	ldr	r3, [r3, #12]
 800bcfe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	4a04      	ldr	r2, [pc, #16]	@ (800bd18 <prvResetNextTaskUnblockTime+0x3c>)
 800bd06:	6013      	str	r3, [r2, #0]
}
 800bd08:	bf00      	nop
 800bd0a:	370c      	adds	r7, #12
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr
 800bd14:	200012cc 	.word	0x200012cc
 800bd18:	20001334 	.word	0x20001334

0800bd1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b083      	sub	sp, #12
 800bd20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bd22:	4b0b      	ldr	r3, [pc, #44]	@ (800bd50 <xTaskGetSchedulerState+0x34>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d102      	bne.n	800bd30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	607b      	str	r3, [r7, #4]
 800bd2e:	e008      	b.n	800bd42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd30:	4b08      	ldr	r3, [pc, #32]	@ (800bd54 <xTaskGetSchedulerState+0x38>)
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d102      	bne.n	800bd3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bd38:	2302      	movs	r3, #2
 800bd3a:	607b      	str	r3, [r7, #4]
 800bd3c:	e001      	b.n	800bd42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bd42:	687b      	ldr	r3, [r7, #4]
	}
 800bd44:	4618      	mov	r0, r3
 800bd46:	370c      	adds	r7, #12
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4e:	4770      	bx	lr
 800bd50:	20001320 	.word	0x20001320
 800bd54:	2000133c 	.word	0x2000133c

0800bd58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bd64:	2300      	movs	r3, #0
 800bd66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d058      	beq.n	800be20 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bd6e:	4b2f      	ldr	r3, [pc, #188]	@ (800be2c <xTaskPriorityDisinherit+0xd4>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	693a      	ldr	r2, [r7, #16]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d00b      	beq.n	800bd90 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800bd78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd7c:	f383 8811 	msr	BASEPRI, r3
 800bd80:	f3bf 8f6f 	isb	sy
 800bd84:	f3bf 8f4f 	dsb	sy
 800bd88:	60fb      	str	r3, [r7, #12]
}
 800bd8a:	bf00      	nop
 800bd8c:	bf00      	nop
 800bd8e:	e7fd      	b.n	800bd8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d10b      	bne.n	800bdb0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800bd98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd9c:	f383 8811 	msr	BASEPRI, r3
 800bda0:	f3bf 8f6f 	isb	sy
 800bda4:	f3bf 8f4f 	dsb	sy
 800bda8:	60bb      	str	r3, [r7, #8]
}
 800bdaa:	bf00      	nop
 800bdac:	bf00      	nop
 800bdae:	e7fd      	b.n	800bdac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800bdb0:	693b      	ldr	r3, [r7, #16]
 800bdb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdb4:	1e5a      	subs	r2, r3, #1
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	d02c      	beq.n	800be20 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d128      	bne.n	800be20 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	3304      	adds	r3, #4
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f7fe fc24 	bl	800a620 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bde4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdf0:	4b0f      	ldr	r3, [pc, #60]	@ (800be30 <xTaskPriorityDisinherit+0xd8>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d903      	bls.n	800be00 <xTaskPriorityDisinherit+0xa8>
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdfc:	4a0c      	ldr	r2, [pc, #48]	@ (800be30 <xTaskPriorityDisinherit+0xd8>)
 800bdfe:	6013      	str	r3, [r2, #0]
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be04:	4613      	mov	r3, r2
 800be06:	009b      	lsls	r3, r3, #2
 800be08:	4413      	add	r3, r2
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	4a09      	ldr	r2, [pc, #36]	@ (800be34 <xTaskPriorityDisinherit+0xdc>)
 800be0e:	441a      	add	r2, r3
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	3304      	adds	r3, #4
 800be14:	4619      	mov	r1, r3
 800be16:	4610      	mov	r0, r2
 800be18:	f7fe fba5 	bl	800a566 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800be1c:	2301      	movs	r3, #1
 800be1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800be20:	697b      	ldr	r3, [r7, #20]
	}
 800be22:	4618      	mov	r0, r3
 800be24:	3718      	adds	r7, #24
 800be26:	46bd      	mov	sp, r7
 800be28:	bd80      	pop	{r7, pc}
 800be2a:	bf00      	nop
 800be2c:	20000e40 	.word	0x20000e40
 800be30:	2000131c 	.word	0x2000131c
 800be34:	20000e44 	.word	0x20000e44

0800be38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b084      	sub	sp, #16
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
 800be40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800be42:	4b21      	ldr	r3, [pc, #132]	@ (800bec8 <prvAddCurrentTaskToDelayedList+0x90>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be48:	4b20      	ldr	r3, [pc, #128]	@ (800becc <prvAddCurrentTaskToDelayedList+0x94>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	3304      	adds	r3, #4
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fe fbe6 	bl	800a620 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be5a:	d10a      	bne.n	800be72 <prvAddCurrentTaskToDelayedList+0x3a>
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d007      	beq.n	800be72 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be62:	4b1a      	ldr	r3, [pc, #104]	@ (800becc <prvAddCurrentTaskToDelayedList+0x94>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	3304      	adds	r3, #4
 800be68:	4619      	mov	r1, r3
 800be6a:	4819      	ldr	r0, [pc, #100]	@ (800bed0 <prvAddCurrentTaskToDelayedList+0x98>)
 800be6c:	f7fe fb7b 	bl	800a566 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800be70:	e026      	b.n	800bec0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800be72:	68fa      	ldr	r2, [r7, #12]
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	4413      	add	r3, r2
 800be78:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800be7a:	4b14      	ldr	r3, [pc, #80]	@ (800becc <prvAddCurrentTaskToDelayedList+0x94>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	68ba      	ldr	r2, [r7, #8]
 800be80:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800be82:	68ba      	ldr	r2, [r7, #8]
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	429a      	cmp	r2, r3
 800be88:	d209      	bcs.n	800be9e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be8a:	4b12      	ldr	r3, [pc, #72]	@ (800bed4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800be8c:	681a      	ldr	r2, [r3, #0]
 800be8e:	4b0f      	ldr	r3, [pc, #60]	@ (800becc <prvAddCurrentTaskToDelayedList+0x94>)
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	3304      	adds	r3, #4
 800be94:	4619      	mov	r1, r3
 800be96:	4610      	mov	r0, r2
 800be98:	f7fe fb89 	bl	800a5ae <vListInsert>
}
 800be9c:	e010      	b.n	800bec0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be9e:	4b0e      	ldr	r3, [pc, #56]	@ (800bed8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bea0:	681a      	ldr	r2, [r3, #0]
 800bea2:	4b0a      	ldr	r3, [pc, #40]	@ (800becc <prvAddCurrentTaskToDelayedList+0x94>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	3304      	adds	r3, #4
 800bea8:	4619      	mov	r1, r3
 800beaa:	4610      	mov	r0, r2
 800beac:	f7fe fb7f 	bl	800a5ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800beb0:	4b0a      	ldr	r3, [pc, #40]	@ (800bedc <prvAddCurrentTaskToDelayedList+0xa4>)
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	68ba      	ldr	r2, [r7, #8]
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d202      	bcs.n	800bec0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800beba:	4a08      	ldr	r2, [pc, #32]	@ (800bedc <prvAddCurrentTaskToDelayedList+0xa4>)
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	6013      	str	r3, [r2, #0]
}
 800bec0:	bf00      	nop
 800bec2:	3710      	adds	r7, #16
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}
 800bec8:	20001318 	.word	0x20001318
 800becc:	20000e40 	.word	0x20000e40
 800bed0:	20001300 	.word	0x20001300
 800bed4:	200012d0 	.word	0x200012d0
 800bed8:	200012cc 	.word	0x200012cc
 800bedc:	20001334 	.word	0x20001334

0800bee0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b08a      	sub	sp, #40	@ 0x28
 800bee4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bee6:	2300      	movs	r3, #0
 800bee8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800beea:	f000 fb13 	bl	800c514 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800beee:	4b1d      	ldr	r3, [pc, #116]	@ (800bf64 <xTimerCreateTimerTask+0x84>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d021      	beq.n	800bf3a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bef6:	2300      	movs	r3, #0
 800bef8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800befa:	2300      	movs	r3, #0
 800befc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800befe:	1d3a      	adds	r2, r7, #4
 800bf00:	f107 0108 	add.w	r1, r7, #8
 800bf04:	f107 030c 	add.w	r3, r7, #12
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7fe fae5 	bl	800a4d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bf0e:	6879      	ldr	r1, [r7, #4]
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	68fa      	ldr	r2, [r7, #12]
 800bf14:	9202      	str	r2, [sp, #8]
 800bf16:	9301      	str	r3, [sp, #4]
 800bf18:	2302      	movs	r3, #2
 800bf1a:	9300      	str	r3, [sp, #0]
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	460a      	mov	r2, r1
 800bf20:	4911      	ldr	r1, [pc, #68]	@ (800bf68 <xTimerCreateTimerTask+0x88>)
 800bf22:	4812      	ldr	r0, [pc, #72]	@ (800bf6c <xTimerCreateTimerTask+0x8c>)
 800bf24:	f7ff f8a0 	bl	800b068 <xTaskCreateStatic>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	4a11      	ldr	r2, [pc, #68]	@ (800bf70 <xTimerCreateTimerTask+0x90>)
 800bf2c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bf2e:	4b10      	ldr	r3, [pc, #64]	@ (800bf70 <xTimerCreateTimerTask+0x90>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d001      	beq.n	800bf3a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bf36:	2301      	movs	r3, #1
 800bf38:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d10b      	bne.n	800bf58 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bf40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf44:	f383 8811 	msr	BASEPRI, r3
 800bf48:	f3bf 8f6f 	isb	sy
 800bf4c:	f3bf 8f4f 	dsb	sy
 800bf50:	613b      	str	r3, [r7, #16]
}
 800bf52:	bf00      	nop
 800bf54:	bf00      	nop
 800bf56:	e7fd      	b.n	800bf54 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bf58:	697b      	ldr	r3, [r7, #20]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3718      	adds	r7, #24
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}
 800bf62:	bf00      	nop
 800bf64:	20001370 	.word	0x20001370
 800bf68:	08010030 	.word	0x08010030
 800bf6c:	0800c0ad 	.word	0x0800c0ad
 800bf70:	20001374 	.word	0x20001374

0800bf74 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b08a      	sub	sp, #40	@ 0x28
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	60f8      	str	r0, [r7, #12]
 800bf7c:	60b9      	str	r1, [r7, #8]
 800bf7e:	607a      	str	r2, [r7, #4]
 800bf80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bf82:	2300      	movs	r3, #0
 800bf84:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d10b      	bne.n	800bfa4 <xTimerGenericCommand+0x30>
	__asm volatile
 800bf8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf90:	f383 8811 	msr	BASEPRI, r3
 800bf94:	f3bf 8f6f 	isb	sy
 800bf98:	f3bf 8f4f 	dsb	sy
 800bf9c:	623b      	str	r3, [r7, #32]
}
 800bf9e:	bf00      	nop
 800bfa0:	bf00      	nop
 800bfa2:	e7fd      	b.n	800bfa0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bfa4:	4b19      	ldr	r3, [pc, #100]	@ (800c00c <xTimerGenericCommand+0x98>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d02a      	beq.n	800c002 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	2b05      	cmp	r3, #5
 800bfbc:	dc18      	bgt.n	800bff0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bfbe:	f7ff fead 	bl	800bd1c <xTaskGetSchedulerState>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b02      	cmp	r3, #2
 800bfc6:	d109      	bne.n	800bfdc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bfc8:	4b10      	ldr	r3, [pc, #64]	@ (800c00c <xTimerGenericCommand+0x98>)
 800bfca:	6818      	ldr	r0, [r3, #0]
 800bfcc:	f107 0110 	add.w	r1, r7, #16
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfd4:	f7fe fc58 	bl	800a888 <xQueueGenericSend>
 800bfd8:	6278      	str	r0, [r7, #36]	@ 0x24
 800bfda:	e012      	b.n	800c002 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bfdc:	4b0b      	ldr	r3, [pc, #44]	@ (800c00c <xTimerGenericCommand+0x98>)
 800bfde:	6818      	ldr	r0, [r3, #0]
 800bfe0:	f107 0110 	add.w	r1, r7, #16
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f7fe fc4e 	bl	800a888 <xQueueGenericSend>
 800bfec:	6278      	str	r0, [r7, #36]	@ 0x24
 800bfee:	e008      	b.n	800c002 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bff0:	4b06      	ldr	r3, [pc, #24]	@ (800c00c <xTimerGenericCommand+0x98>)
 800bff2:	6818      	ldr	r0, [r3, #0]
 800bff4:	f107 0110 	add.w	r1, r7, #16
 800bff8:	2300      	movs	r3, #0
 800bffa:	683a      	ldr	r2, [r7, #0]
 800bffc:	f7fe fd46 	bl	800aa8c <xQueueGenericSendFromISR>
 800c000:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c004:	4618      	mov	r0, r3
 800c006:	3728      	adds	r7, #40	@ 0x28
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}
 800c00c:	20001370 	.word	0x20001370

0800c010 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b088      	sub	sp, #32
 800c014:	af02      	add	r7, sp, #8
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c01a:	4b23      	ldr	r3, [pc, #140]	@ (800c0a8 <prvProcessExpiredTimer+0x98>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	68db      	ldr	r3, [r3, #12]
 800c020:	68db      	ldr	r3, [r3, #12]
 800c022:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c024:	697b      	ldr	r3, [r7, #20]
 800c026:	3304      	adds	r3, #4
 800c028:	4618      	mov	r0, r3
 800c02a:	f7fe faf9 	bl	800a620 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c02e:	697b      	ldr	r3, [r7, #20]
 800c030:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c034:	f003 0304 	and.w	r3, r3, #4
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d023      	beq.n	800c084 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	699a      	ldr	r2, [r3, #24]
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	18d1      	adds	r1, r2, r3
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	683a      	ldr	r2, [r7, #0]
 800c048:	6978      	ldr	r0, [r7, #20]
 800c04a:	f000 f8d5 	bl	800c1f8 <prvInsertTimerInActiveList>
 800c04e:	4603      	mov	r3, r0
 800c050:	2b00      	cmp	r3, #0
 800c052:	d020      	beq.n	800c096 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c054:	2300      	movs	r3, #0
 800c056:	9300      	str	r3, [sp, #0]
 800c058:	2300      	movs	r3, #0
 800c05a:	687a      	ldr	r2, [r7, #4]
 800c05c:	2100      	movs	r1, #0
 800c05e:	6978      	ldr	r0, [r7, #20]
 800c060:	f7ff ff88 	bl	800bf74 <xTimerGenericCommand>
 800c064:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d114      	bne.n	800c096 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c06c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c070:	f383 8811 	msr	BASEPRI, r3
 800c074:	f3bf 8f6f 	isb	sy
 800c078:	f3bf 8f4f 	dsb	sy
 800c07c:	60fb      	str	r3, [r7, #12]
}
 800c07e:	bf00      	nop
 800c080:	bf00      	nop
 800c082:	e7fd      	b.n	800c080 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c08a:	f023 0301 	bic.w	r3, r3, #1
 800c08e:	b2da      	uxtb	r2, r3
 800c090:	697b      	ldr	r3, [r7, #20]
 800c092:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	6a1b      	ldr	r3, [r3, #32]
 800c09a:	6978      	ldr	r0, [r7, #20]
 800c09c:	4798      	blx	r3
}
 800c09e:	bf00      	nop
 800c0a0:	3718      	adds	r7, #24
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd80      	pop	{r7, pc}
 800c0a6:	bf00      	nop
 800c0a8:	20001368 	.word	0x20001368

0800c0ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b084      	sub	sp, #16
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c0b4:	f107 0308 	add.w	r3, r7, #8
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f000 f859 	bl	800c170 <prvGetNextExpireTime>
 800c0be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	4619      	mov	r1, r3
 800c0c4:	68f8      	ldr	r0, [r7, #12]
 800c0c6:	f000 f805 	bl	800c0d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c0ca:	f000 f8d7 	bl	800c27c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c0ce:	bf00      	nop
 800c0d0:	e7f0      	b.n	800c0b4 <prvTimerTask+0x8>
	...

0800c0d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b084      	sub	sp, #16
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
 800c0dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c0de:	f7ff fa27 	bl	800b530 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c0e2:	f107 0308 	add.w	r3, r7, #8
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f000 f866 	bl	800c1b8 <prvSampleTimeNow>
 800c0ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d130      	bne.n	800c156 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d10a      	bne.n	800c110 <prvProcessTimerOrBlockTask+0x3c>
 800c0fa:	687a      	ldr	r2, [r7, #4]
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	429a      	cmp	r2, r3
 800c100:	d806      	bhi.n	800c110 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c102:	f7ff fa23 	bl	800b54c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c106:	68f9      	ldr	r1, [r7, #12]
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f7ff ff81 	bl	800c010 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c10e:	e024      	b.n	800c15a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d008      	beq.n	800c128 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c116:	4b13      	ldr	r3, [pc, #76]	@ (800c164 <prvProcessTimerOrBlockTask+0x90>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d101      	bne.n	800c124 <prvProcessTimerOrBlockTask+0x50>
 800c120:	2301      	movs	r3, #1
 800c122:	e000      	b.n	800c126 <prvProcessTimerOrBlockTask+0x52>
 800c124:	2300      	movs	r3, #0
 800c126:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c128:	4b0f      	ldr	r3, [pc, #60]	@ (800c168 <prvProcessTimerOrBlockTask+0x94>)
 800c12a:	6818      	ldr	r0, [r3, #0]
 800c12c:	687a      	ldr	r2, [r7, #4]
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	1ad3      	subs	r3, r2, r3
 800c132:	683a      	ldr	r2, [r7, #0]
 800c134:	4619      	mov	r1, r3
 800c136:	f7fe ff63 	bl	800b000 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c13a:	f7ff fa07 	bl	800b54c <xTaskResumeAll>
 800c13e:	4603      	mov	r3, r0
 800c140:	2b00      	cmp	r3, #0
 800c142:	d10a      	bne.n	800c15a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c144:	4b09      	ldr	r3, [pc, #36]	@ (800c16c <prvProcessTimerOrBlockTask+0x98>)
 800c146:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c14a:	601a      	str	r2, [r3, #0]
 800c14c:	f3bf 8f4f 	dsb	sy
 800c150:	f3bf 8f6f 	isb	sy
}
 800c154:	e001      	b.n	800c15a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c156:	f7ff f9f9 	bl	800b54c <xTaskResumeAll>
}
 800c15a:	bf00      	nop
 800c15c:	3710      	adds	r7, #16
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}
 800c162:	bf00      	nop
 800c164:	2000136c 	.word	0x2000136c
 800c168:	20001370 	.word	0x20001370
 800c16c:	e000ed04 	.word	0xe000ed04

0800c170 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c170:	b480      	push	{r7}
 800c172:	b085      	sub	sp, #20
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c178:	4b0e      	ldr	r3, [pc, #56]	@ (800c1b4 <prvGetNextExpireTime+0x44>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <prvGetNextExpireTime+0x16>
 800c182:	2201      	movs	r2, #1
 800c184:	e000      	b.n	800c188 <prvGetNextExpireTime+0x18>
 800c186:	2200      	movs	r2, #0
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d105      	bne.n	800c1a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c194:	4b07      	ldr	r3, [pc, #28]	@ (800c1b4 <prvGetNextExpireTime+0x44>)
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	68db      	ldr	r3, [r3, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	60fb      	str	r3, [r7, #12]
 800c19e:	e001      	b.n	800c1a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3714      	adds	r7, #20
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr
 800c1b2:	bf00      	nop
 800c1b4:	20001368 	.word	0x20001368

0800c1b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b084      	sub	sp, #16
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c1c0:	f7ff fa62 	bl	800b688 <xTaskGetTickCount>
 800c1c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c1c6:	4b0b      	ldr	r3, [pc, #44]	@ (800c1f4 <prvSampleTimeNow+0x3c>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	68fa      	ldr	r2, [r7, #12]
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d205      	bcs.n	800c1dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c1d0:	f000 f93a 	bl	800c448 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	601a      	str	r2, [r3, #0]
 800c1da:	e002      	b.n	800c1e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c1e2:	4a04      	ldr	r2, [pc, #16]	@ (800c1f4 <prvSampleTimeNow+0x3c>)
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3710      	adds	r7, #16
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
 800c1f2:	bf00      	nop
 800c1f4:	20001378 	.word	0x20001378

0800c1f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b086      	sub	sp, #24
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	60f8      	str	r0, [r7, #12]
 800c200:	60b9      	str	r1, [r7, #8]
 800c202:	607a      	str	r2, [r7, #4]
 800c204:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c206:	2300      	movs	r3, #0
 800c208:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	68ba      	ldr	r2, [r7, #8]
 800c20e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	68fa      	ldr	r2, [r7, #12]
 800c214:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c216:	68ba      	ldr	r2, [r7, #8]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d812      	bhi.n	800c244 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c21e:	687a      	ldr	r2, [r7, #4]
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	1ad2      	subs	r2, r2, r3
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	699b      	ldr	r3, [r3, #24]
 800c228:	429a      	cmp	r2, r3
 800c22a:	d302      	bcc.n	800c232 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c22c:	2301      	movs	r3, #1
 800c22e:	617b      	str	r3, [r7, #20]
 800c230:	e01b      	b.n	800c26a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c232:	4b10      	ldr	r3, [pc, #64]	@ (800c274 <prvInsertTimerInActiveList+0x7c>)
 800c234:	681a      	ldr	r2, [r3, #0]
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	3304      	adds	r3, #4
 800c23a:	4619      	mov	r1, r3
 800c23c:	4610      	mov	r0, r2
 800c23e:	f7fe f9b6 	bl	800a5ae <vListInsert>
 800c242:	e012      	b.n	800c26a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	429a      	cmp	r2, r3
 800c24a:	d206      	bcs.n	800c25a <prvInsertTimerInActiveList+0x62>
 800c24c:	68ba      	ldr	r2, [r7, #8]
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	429a      	cmp	r2, r3
 800c252:	d302      	bcc.n	800c25a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c254:	2301      	movs	r3, #1
 800c256:	617b      	str	r3, [r7, #20]
 800c258:	e007      	b.n	800c26a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c25a:	4b07      	ldr	r3, [pc, #28]	@ (800c278 <prvInsertTimerInActiveList+0x80>)
 800c25c:	681a      	ldr	r2, [r3, #0]
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	3304      	adds	r3, #4
 800c262:	4619      	mov	r1, r3
 800c264:	4610      	mov	r0, r2
 800c266:	f7fe f9a2 	bl	800a5ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c26a:	697b      	ldr	r3, [r7, #20]
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3718      	adds	r7, #24
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}
 800c274:	2000136c 	.word	0x2000136c
 800c278:	20001368 	.word	0x20001368

0800c27c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b08e      	sub	sp, #56	@ 0x38
 800c280:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c282:	e0ce      	b.n	800c422 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2b00      	cmp	r3, #0
 800c288:	da19      	bge.n	800c2be <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c28a:	1d3b      	adds	r3, r7, #4
 800c28c:	3304      	adds	r3, #4
 800c28e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c292:	2b00      	cmp	r3, #0
 800c294:	d10b      	bne.n	800c2ae <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c29a:	f383 8811 	msr	BASEPRI, r3
 800c29e:	f3bf 8f6f 	isb	sy
 800c2a2:	f3bf 8f4f 	dsb	sy
 800c2a6:	61fb      	str	r3, [r7, #28]
}
 800c2a8:	bf00      	nop
 800c2aa:	bf00      	nop
 800c2ac:	e7fd      	b.n	800c2aa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2b4:	6850      	ldr	r0, [r2, #4]
 800c2b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2b8:	6892      	ldr	r2, [r2, #8]
 800c2ba:	4611      	mov	r1, r2
 800c2bc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	f2c0 80ae 	blt.w	800c422 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c2ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2cc:	695b      	ldr	r3, [r3, #20]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d004      	beq.n	800c2dc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2d4:	3304      	adds	r3, #4
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f7fe f9a2 	bl	800a620 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c2dc:	463b      	mov	r3, r7
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f7ff ff6a 	bl	800c1b8 <prvSampleTimeNow>
 800c2e4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2b09      	cmp	r3, #9
 800c2ea:	f200 8097 	bhi.w	800c41c <prvProcessReceivedCommands+0x1a0>
 800c2ee:	a201      	add	r2, pc, #4	@ (adr r2, 800c2f4 <prvProcessReceivedCommands+0x78>)
 800c2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2f4:	0800c31d 	.word	0x0800c31d
 800c2f8:	0800c31d 	.word	0x0800c31d
 800c2fc:	0800c31d 	.word	0x0800c31d
 800c300:	0800c393 	.word	0x0800c393
 800c304:	0800c3a7 	.word	0x0800c3a7
 800c308:	0800c3f3 	.word	0x0800c3f3
 800c30c:	0800c31d 	.word	0x0800c31d
 800c310:	0800c31d 	.word	0x0800c31d
 800c314:	0800c393 	.word	0x0800c393
 800c318:	0800c3a7 	.word	0x0800c3a7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c31e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c322:	f043 0301 	orr.w	r3, r3, #1
 800c326:	b2da      	uxtb	r2, r3
 800c328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c32a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c32e:	68ba      	ldr	r2, [r7, #8]
 800c330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c332:	699b      	ldr	r3, [r3, #24]
 800c334:	18d1      	adds	r1, r2, r3
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c33a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c33c:	f7ff ff5c 	bl	800c1f8 <prvInsertTimerInActiveList>
 800c340:	4603      	mov	r3, r0
 800c342:	2b00      	cmp	r3, #0
 800c344:	d06c      	beq.n	800c420 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c348:	6a1b      	ldr	r3, [r3, #32]
 800c34a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c34c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c350:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c354:	f003 0304 	and.w	r3, r3, #4
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d061      	beq.n	800c420 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c35c:	68ba      	ldr	r2, [r7, #8]
 800c35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c360:	699b      	ldr	r3, [r3, #24]
 800c362:	441a      	add	r2, r3
 800c364:	2300      	movs	r3, #0
 800c366:	9300      	str	r3, [sp, #0]
 800c368:	2300      	movs	r3, #0
 800c36a:	2100      	movs	r1, #0
 800c36c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c36e:	f7ff fe01 	bl	800bf74 <xTimerGenericCommand>
 800c372:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c374:	6a3b      	ldr	r3, [r7, #32]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d152      	bne.n	800c420 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c37a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c37e:	f383 8811 	msr	BASEPRI, r3
 800c382:	f3bf 8f6f 	isb	sy
 800c386:	f3bf 8f4f 	dsb	sy
 800c38a:	61bb      	str	r3, [r7, #24]
}
 800c38c:	bf00      	nop
 800c38e:	bf00      	nop
 800c390:	e7fd      	b.n	800c38e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c394:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c398:	f023 0301 	bic.w	r3, r3, #1
 800c39c:	b2da      	uxtb	r2, r3
 800c39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c3a4:	e03d      	b.n	800c422 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c3a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3ac:	f043 0301 	orr.w	r3, r3, #1
 800c3b0:	b2da      	uxtb	r2, r3
 800c3b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c3b8:	68ba      	ldr	r2, [r7, #8]
 800c3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3bc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c3be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3c0:	699b      	ldr	r3, [r3, #24]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d10b      	bne.n	800c3de <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ca:	f383 8811 	msr	BASEPRI, r3
 800c3ce:	f3bf 8f6f 	isb	sy
 800c3d2:	f3bf 8f4f 	dsb	sy
 800c3d6:	617b      	str	r3, [r7, #20]
}
 800c3d8:	bf00      	nop
 800c3da:	bf00      	nop
 800c3dc:	e7fd      	b.n	800c3da <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c3de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3e0:	699a      	ldr	r2, [r3, #24]
 800c3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e4:	18d1      	adds	r1, r2, r3
 800c3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3ec:	f7ff ff04 	bl	800c1f8 <prvInsertTimerInActiveList>
					break;
 800c3f0:	e017      	b.n	800c422 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c3f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3f8:	f003 0302 	and.w	r3, r3, #2
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d103      	bne.n	800c408 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c400:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c402:	f000 fbe9 	bl	800cbd8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c406:	e00c      	b.n	800c422 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c40a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c40e:	f023 0301 	bic.w	r3, r3, #1
 800c412:	b2da      	uxtb	r2, r3
 800c414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c416:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c41a:	e002      	b.n	800c422 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c41c:	bf00      	nop
 800c41e:	e000      	b.n	800c422 <prvProcessReceivedCommands+0x1a6>
					break;
 800c420:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c422:	4b08      	ldr	r3, [pc, #32]	@ (800c444 <prvProcessReceivedCommands+0x1c8>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	1d39      	adds	r1, r7, #4
 800c428:	2200      	movs	r2, #0
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7fe fbcc 	bl	800abc8 <xQueueReceive>
 800c430:	4603      	mov	r3, r0
 800c432:	2b00      	cmp	r3, #0
 800c434:	f47f af26 	bne.w	800c284 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c438:	bf00      	nop
 800c43a:	bf00      	nop
 800c43c:	3730      	adds	r7, #48	@ 0x30
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	20001370 	.word	0x20001370

0800c448 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b088      	sub	sp, #32
 800c44c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c44e:	e049      	b.n	800c4e4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c450:	4b2e      	ldr	r3, [pc, #184]	@ (800c50c <prvSwitchTimerLists+0xc4>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	68db      	ldr	r3, [r3, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c45a:	4b2c      	ldr	r3, [pc, #176]	@ (800c50c <prvSwitchTimerLists+0xc4>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	68db      	ldr	r3, [r3, #12]
 800c460:	68db      	ldr	r3, [r3, #12]
 800c462:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	3304      	adds	r3, #4
 800c468:	4618      	mov	r0, r3
 800c46a:	f7fe f8d9 	bl	800a620 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	6a1b      	ldr	r3, [r3, #32]
 800c472:	68f8      	ldr	r0, [r7, #12]
 800c474:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c47c:	f003 0304 	and.w	r3, r3, #4
 800c480:	2b00      	cmp	r3, #0
 800c482:	d02f      	beq.n	800c4e4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	699b      	ldr	r3, [r3, #24]
 800c488:	693a      	ldr	r2, [r7, #16]
 800c48a:	4413      	add	r3, r2
 800c48c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c48e:	68ba      	ldr	r2, [r7, #8]
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	429a      	cmp	r2, r3
 800c494:	d90e      	bls.n	800c4b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	68ba      	ldr	r2, [r7, #8]
 800c49a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c4a2:	4b1a      	ldr	r3, [pc, #104]	@ (800c50c <prvSwitchTimerLists+0xc4>)
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	3304      	adds	r3, #4
 800c4aa:	4619      	mov	r1, r3
 800c4ac:	4610      	mov	r0, r2
 800c4ae:	f7fe f87e 	bl	800a5ae <vListInsert>
 800c4b2:	e017      	b.n	800c4e4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	693a      	ldr	r2, [r7, #16]
 800c4bc:	2100      	movs	r1, #0
 800c4be:	68f8      	ldr	r0, [r7, #12]
 800c4c0:	f7ff fd58 	bl	800bf74 <xTimerGenericCommand>
 800c4c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d10b      	bne.n	800c4e4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c4cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4d0:	f383 8811 	msr	BASEPRI, r3
 800c4d4:	f3bf 8f6f 	isb	sy
 800c4d8:	f3bf 8f4f 	dsb	sy
 800c4dc:	603b      	str	r3, [r7, #0]
}
 800c4de:	bf00      	nop
 800c4e0:	bf00      	nop
 800c4e2:	e7fd      	b.n	800c4e0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c4e4:	4b09      	ldr	r3, [pc, #36]	@ (800c50c <prvSwitchTimerLists+0xc4>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d1b0      	bne.n	800c450 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c4ee:	4b07      	ldr	r3, [pc, #28]	@ (800c50c <prvSwitchTimerLists+0xc4>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c4f4:	4b06      	ldr	r3, [pc, #24]	@ (800c510 <prvSwitchTimerLists+0xc8>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4a04      	ldr	r2, [pc, #16]	@ (800c50c <prvSwitchTimerLists+0xc4>)
 800c4fa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c4fc:	4a04      	ldr	r2, [pc, #16]	@ (800c510 <prvSwitchTimerLists+0xc8>)
 800c4fe:	697b      	ldr	r3, [r7, #20]
 800c500:	6013      	str	r3, [r2, #0]
}
 800c502:	bf00      	nop
 800c504:	3718      	adds	r7, #24
 800c506:	46bd      	mov	sp, r7
 800c508:	bd80      	pop	{r7, pc}
 800c50a:	bf00      	nop
 800c50c:	20001368 	.word	0x20001368
 800c510:	2000136c 	.word	0x2000136c

0800c514 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b082      	sub	sp, #8
 800c518:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c51a:	f000 f96d 	bl	800c7f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c51e:	4b15      	ldr	r3, [pc, #84]	@ (800c574 <prvCheckForValidListAndQueue+0x60>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d120      	bne.n	800c568 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c526:	4814      	ldr	r0, [pc, #80]	@ (800c578 <prvCheckForValidListAndQueue+0x64>)
 800c528:	f7fd fff0 	bl	800a50c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c52c:	4813      	ldr	r0, [pc, #76]	@ (800c57c <prvCheckForValidListAndQueue+0x68>)
 800c52e:	f7fd ffed 	bl	800a50c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c532:	4b13      	ldr	r3, [pc, #76]	@ (800c580 <prvCheckForValidListAndQueue+0x6c>)
 800c534:	4a10      	ldr	r2, [pc, #64]	@ (800c578 <prvCheckForValidListAndQueue+0x64>)
 800c536:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c538:	4b12      	ldr	r3, [pc, #72]	@ (800c584 <prvCheckForValidListAndQueue+0x70>)
 800c53a:	4a10      	ldr	r2, [pc, #64]	@ (800c57c <prvCheckForValidListAndQueue+0x68>)
 800c53c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c53e:	2300      	movs	r3, #0
 800c540:	9300      	str	r3, [sp, #0]
 800c542:	4b11      	ldr	r3, [pc, #68]	@ (800c588 <prvCheckForValidListAndQueue+0x74>)
 800c544:	4a11      	ldr	r2, [pc, #68]	@ (800c58c <prvCheckForValidListAndQueue+0x78>)
 800c546:	2110      	movs	r1, #16
 800c548:	200a      	movs	r0, #10
 800c54a:	f7fe f8fd 	bl	800a748 <xQueueGenericCreateStatic>
 800c54e:	4603      	mov	r3, r0
 800c550:	4a08      	ldr	r2, [pc, #32]	@ (800c574 <prvCheckForValidListAndQueue+0x60>)
 800c552:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c554:	4b07      	ldr	r3, [pc, #28]	@ (800c574 <prvCheckForValidListAndQueue+0x60>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d005      	beq.n	800c568 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c55c:	4b05      	ldr	r3, [pc, #20]	@ (800c574 <prvCheckForValidListAndQueue+0x60>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	490b      	ldr	r1, [pc, #44]	@ (800c590 <prvCheckForValidListAndQueue+0x7c>)
 800c562:	4618      	mov	r0, r3
 800c564:	f7fe fd22 	bl	800afac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c568:	f000 f978 	bl	800c85c <vPortExitCritical>
}
 800c56c:	bf00      	nop
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}
 800c572:	bf00      	nop
 800c574:	20001370 	.word	0x20001370
 800c578:	20001340 	.word	0x20001340
 800c57c:	20001354 	.word	0x20001354
 800c580:	20001368 	.word	0x20001368
 800c584:	2000136c 	.word	0x2000136c
 800c588:	2000141c 	.word	0x2000141c
 800c58c:	2000137c 	.word	0x2000137c
 800c590:	08010038 	.word	0x08010038

0800c594 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c594:	b480      	push	{r7}
 800c596:	b085      	sub	sp, #20
 800c598:	af00      	add	r7, sp, #0
 800c59a:	60f8      	str	r0, [r7, #12]
 800c59c:	60b9      	str	r1, [r7, #8]
 800c59e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	3b04      	subs	r3, #4
 800c5a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c5ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	3b04      	subs	r3, #4
 800c5b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	f023 0201 	bic.w	r2, r3, #1
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	3b04      	subs	r3, #4
 800c5c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c5c4:	4a0c      	ldr	r2, [pc, #48]	@ (800c5f8 <pxPortInitialiseStack+0x64>)
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	3b14      	subs	r3, #20
 800c5ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	3b04      	subs	r3, #4
 800c5da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	f06f 0202 	mvn.w	r2, #2
 800c5e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	3b20      	subs	r3, #32
 800c5e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3714      	adds	r7, #20
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr
 800c5f8:	0800c5fd 	.word	0x0800c5fd

0800c5fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	b085      	sub	sp, #20
 800c600:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c602:	2300      	movs	r3, #0
 800c604:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c606:	4b13      	ldr	r3, [pc, #76]	@ (800c654 <prvTaskExitError+0x58>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c60e:	d00b      	beq.n	800c628 <prvTaskExitError+0x2c>
	__asm volatile
 800c610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c614:	f383 8811 	msr	BASEPRI, r3
 800c618:	f3bf 8f6f 	isb	sy
 800c61c:	f3bf 8f4f 	dsb	sy
 800c620:	60fb      	str	r3, [r7, #12]
}
 800c622:	bf00      	nop
 800c624:	bf00      	nop
 800c626:	e7fd      	b.n	800c624 <prvTaskExitError+0x28>
	__asm volatile
 800c628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c62c:	f383 8811 	msr	BASEPRI, r3
 800c630:	f3bf 8f6f 	isb	sy
 800c634:	f3bf 8f4f 	dsb	sy
 800c638:	60bb      	str	r3, [r7, #8]
}
 800c63a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c63c:	bf00      	nop
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d0fc      	beq.n	800c63e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c644:	bf00      	nop
 800c646:	bf00      	nop
 800c648:	3714      	adds	r7, #20
 800c64a:	46bd      	mov	sp, r7
 800c64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c650:	4770      	bx	lr
 800c652:	bf00      	nop
 800c654:	2000001c 	.word	0x2000001c
	...

0800c660 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c660:	4b07      	ldr	r3, [pc, #28]	@ (800c680 <pxCurrentTCBConst2>)
 800c662:	6819      	ldr	r1, [r3, #0]
 800c664:	6808      	ldr	r0, [r1, #0]
 800c666:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c66a:	f380 8809 	msr	PSP, r0
 800c66e:	f3bf 8f6f 	isb	sy
 800c672:	f04f 0000 	mov.w	r0, #0
 800c676:	f380 8811 	msr	BASEPRI, r0
 800c67a:	4770      	bx	lr
 800c67c:	f3af 8000 	nop.w

0800c680 <pxCurrentTCBConst2>:
 800c680:	20000e40 	.word	0x20000e40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c684:	bf00      	nop
 800c686:	bf00      	nop

0800c688 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c688:	4808      	ldr	r0, [pc, #32]	@ (800c6ac <prvPortStartFirstTask+0x24>)
 800c68a:	6800      	ldr	r0, [r0, #0]
 800c68c:	6800      	ldr	r0, [r0, #0]
 800c68e:	f380 8808 	msr	MSP, r0
 800c692:	f04f 0000 	mov.w	r0, #0
 800c696:	f380 8814 	msr	CONTROL, r0
 800c69a:	b662      	cpsie	i
 800c69c:	b661      	cpsie	f
 800c69e:	f3bf 8f4f 	dsb	sy
 800c6a2:	f3bf 8f6f 	isb	sy
 800c6a6:	df00      	svc	0
 800c6a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c6aa:	bf00      	nop
 800c6ac:	e000ed08 	.word	0xe000ed08

0800c6b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b086      	sub	sp, #24
 800c6b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c6b6:	4b47      	ldr	r3, [pc, #284]	@ (800c7d4 <xPortStartScheduler+0x124>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	4a47      	ldr	r2, [pc, #284]	@ (800c7d8 <xPortStartScheduler+0x128>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d10b      	bne.n	800c6d8 <xPortStartScheduler+0x28>
	__asm volatile
 800c6c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6c4:	f383 8811 	msr	BASEPRI, r3
 800c6c8:	f3bf 8f6f 	isb	sy
 800c6cc:	f3bf 8f4f 	dsb	sy
 800c6d0:	60fb      	str	r3, [r7, #12]
}
 800c6d2:	bf00      	nop
 800c6d4:	bf00      	nop
 800c6d6:	e7fd      	b.n	800c6d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c6d8:	4b3e      	ldr	r3, [pc, #248]	@ (800c7d4 <xPortStartScheduler+0x124>)
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	4a3f      	ldr	r2, [pc, #252]	@ (800c7dc <xPortStartScheduler+0x12c>)
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	d10b      	bne.n	800c6fa <xPortStartScheduler+0x4a>
	__asm volatile
 800c6e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6e6:	f383 8811 	msr	BASEPRI, r3
 800c6ea:	f3bf 8f6f 	isb	sy
 800c6ee:	f3bf 8f4f 	dsb	sy
 800c6f2:	613b      	str	r3, [r7, #16]
}
 800c6f4:	bf00      	nop
 800c6f6:	bf00      	nop
 800c6f8:	e7fd      	b.n	800c6f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c6fa:	4b39      	ldr	r3, [pc, #228]	@ (800c7e0 <xPortStartScheduler+0x130>)
 800c6fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c6fe:	697b      	ldr	r3, [r7, #20]
 800c700:	781b      	ldrb	r3, [r3, #0]
 800c702:	b2db      	uxtb	r3, r3
 800c704:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c706:	697b      	ldr	r3, [r7, #20]
 800c708:	22ff      	movs	r2, #255	@ 0xff
 800c70a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c70c:	697b      	ldr	r3, [r7, #20]
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	b2db      	uxtb	r3, r3
 800c712:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c714:	78fb      	ldrb	r3, [r7, #3]
 800c716:	b2db      	uxtb	r3, r3
 800c718:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c71c:	b2da      	uxtb	r2, r3
 800c71e:	4b31      	ldr	r3, [pc, #196]	@ (800c7e4 <xPortStartScheduler+0x134>)
 800c720:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c722:	4b31      	ldr	r3, [pc, #196]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c724:	2207      	movs	r2, #7
 800c726:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c728:	e009      	b.n	800c73e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c72a:	4b2f      	ldr	r3, [pc, #188]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	3b01      	subs	r3, #1
 800c730:	4a2d      	ldr	r2, [pc, #180]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c732:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c734:	78fb      	ldrb	r3, [r7, #3]
 800c736:	b2db      	uxtb	r3, r3
 800c738:	005b      	lsls	r3, r3, #1
 800c73a:	b2db      	uxtb	r3, r3
 800c73c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c73e:	78fb      	ldrb	r3, [r7, #3]
 800c740:	b2db      	uxtb	r3, r3
 800c742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c746:	2b80      	cmp	r3, #128	@ 0x80
 800c748:	d0ef      	beq.n	800c72a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c74a:	4b27      	ldr	r3, [pc, #156]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	f1c3 0307 	rsb	r3, r3, #7
 800c752:	2b04      	cmp	r3, #4
 800c754:	d00b      	beq.n	800c76e <xPortStartScheduler+0xbe>
	__asm volatile
 800c756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c75a:	f383 8811 	msr	BASEPRI, r3
 800c75e:	f3bf 8f6f 	isb	sy
 800c762:	f3bf 8f4f 	dsb	sy
 800c766:	60bb      	str	r3, [r7, #8]
}
 800c768:	bf00      	nop
 800c76a:	bf00      	nop
 800c76c:	e7fd      	b.n	800c76a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c76e:	4b1e      	ldr	r3, [pc, #120]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	021b      	lsls	r3, r3, #8
 800c774:	4a1c      	ldr	r2, [pc, #112]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c776:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c778:	4b1b      	ldr	r3, [pc, #108]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c780:	4a19      	ldr	r2, [pc, #100]	@ (800c7e8 <xPortStartScheduler+0x138>)
 800c782:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	b2da      	uxtb	r2, r3
 800c788:	697b      	ldr	r3, [r7, #20]
 800c78a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c78c:	4b17      	ldr	r3, [pc, #92]	@ (800c7ec <xPortStartScheduler+0x13c>)
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	4a16      	ldr	r2, [pc, #88]	@ (800c7ec <xPortStartScheduler+0x13c>)
 800c792:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c796:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c798:	4b14      	ldr	r3, [pc, #80]	@ (800c7ec <xPortStartScheduler+0x13c>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	4a13      	ldr	r2, [pc, #76]	@ (800c7ec <xPortStartScheduler+0x13c>)
 800c79e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c7a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c7a4:	f000 f8da 	bl	800c95c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c7a8:	4b11      	ldr	r3, [pc, #68]	@ (800c7f0 <xPortStartScheduler+0x140>)
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c7ae:	f000 f8f9 	bl	800c9a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c7b2:	4b10      	ldr	r3, [pc, #64]	@ (800c7f4 <xPortStartScheduler+0x144>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	4a0f      	ldr	r2, [pc, #60]	@ (800c7f4 <xPortStartScheduler+0x144>)
 800c7b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c7bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c7be:	f7ff ff63 	bl	800c688 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c7c2:	f7ff f82b 	bl	800b81c <vTaskSwitchContext>
	prvTaskExitError();
 800c7c6:	f7ff ff19 	bl	800c5fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c7ca:	2300      	movs	r3, #0
}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	3718      	adds	r7, #24
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	bd80      	pop	{r7, pc}
 800c7d4:	e000ed00 	.word	0xe000ed00
 800c7d8:	410fc271 	.word	0x410fc271
 800c7dc:	410fc270 	.word	0x410fc270
 800c7e0:	e000e400 	.word	0xe000e400
 800c7e4:	2000146c 	.word	0x2000146c
 800c7e8:	20001470 	.word	0x20001470
 800c7ec:	e000ed20 	.word	0xe000ed20
 800c7f0:	2000001c 	.word	0x2000001c
 800c7f4:	e000ef34 	.word	0xe000ef34

0800c7f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
	__asm volatile
 800c7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c802:	f383 8811 	msr	BASEPRI, r3
 800c806:	f3bf 8f6f 	isb	sy
 800c80a:	f3bf 8f4f 	dsb	sy
 800c80e:	607b      	str	r3, [r7, #4]
}
 800c810:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c812:	4b10      	ldr	r3, [pc, #64]	@ (800c854 <vPortEnterCritical+0x5c>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	3301      	adds	r3, #1
 800c818:	4a0e      	ldr	r2, [pc, #56]	@ (800c854 <vPortEnterCritical+0x5c>)
 800c81a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c81c:	4b0d      	ldr	r3, [pc, #52]	@ (800c854 <vPortEnterCritical+0x5c>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	2b01      	cmp	r3, #1
 800c822:	d110      	bne.n	800c846 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c824:	4b0c      	ldr	r3, [pc, #48]	@ (800c858 <vPortEnterCritical+0x60>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	b2db      	uxtb	r3, r3
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d00b      	beq.n	800c846 <vPortEnterCritical+0x4e>
	__asm volatile
 800c82e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c832:	f383 8811 	msr	BASEPRI, r3
 800c836:	f3bf 8f6f 	isb	sy
 800c83a:	f3bf 8f4f 	dsb	sy
 800c83e:	603b      	str	r3, [r7, #0]
}
 800c840:	bf00      	nop
 800c842:	bf00      	nop
 800c844:	e7fd      	b.n	800c842 <vPortEnterCritical+0x4a>
	}
}
 800c846:	bf00      	nop
 800c848:	370c      	adds	r7, #12
 800c84a:	46bd      	mov	sp, r7
 800c84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c850:	4770      	bx	lr
 800c852:	bf00      	nop
 800c854:	2000001c 	.word	0x2000001c
 800c858:	e000ed04 	.word	0xe000ed04

0800c85c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c85c:	b480      	push	{r7}
 800c85e:	b083      	sub	sp, #12
 800c860:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c862:	4b12      	ldr	r3, [pc, #72]	@ (800c8ac <vPortExitCritical+0x50>)
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d10b      	bne.n	800c882 <vPortExitCritical+0x26>
	__asm volatile
 800c86a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c86e:	f383 8811 	msr	BASEPRI, r3
 800c872:	f3bf 8f6f 	isb	sy
 800c876:	f3bf 8f4f 	dsb	sy
 800c87a:	607b      	str	r3, [r7, #4]
}
 800c87c:	bf00      	nop
 800c87e:	bf00      	nop
 800c880:	e7fd      	b.n	800c87e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c882:	4b0a      	ldr	r3, [pc, #40]	@ (800c8ac <vPortExitCritical+0x50>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	3b01      	subs	r3, #1
 800c888:	4a08      	ldr	r2, [pc, #32]	@ (800c8ac <vPortExitCritical+0x50>)
 800c88a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c88c:	4b07      	ldr	r3, [pc, #28]	@ (800c8ac <vPortExitCritical+0x50>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d105      	bne.n	800c8a0 <vPortExitCritical+0x44>
 800c894:	2300      	movs	r3, #0
 800c896:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	f383 8811 	msr	BASEPRI, r3
}
 800c89e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c8a0:	bf00      	nop
 800c8a2:	370c      	adds	r7, #12
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8aa:	4770      	bx	lr
 800c8ac:	2000001c 	.word	0x2000001c

0800c8b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c8b0:	f3ef 8009 	mrs	r0, PSP
 800c8b4:	f3bf 8f6f 	isb	sy
 800c8b8:	4b15      	ldr	r3, [pc, #84]	@ (800c910 <pxCurrentTCBConst>)
 800c8ba:	681a      	ldr	r2, [r3, #0]
 800c8bc:	f01e 0f10 	tst.w	lr, #16
 800c8c0:	bf08      	it	eq
 800c8c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c8c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ca:	6010      	str	r0, [r2, #0]
 800c8cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c8d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c8d4:	f380 8811 	msr	BASEPRI, r0
 800c8d8:	f3bf 8f4f 	dsb	sy
 800c8dc:	f3bf 8f6f 	isb	sy
 800c8e0:	f7fe ff9c 	bl	800b81c <vTaskSwitchContext>
 800c8e4:	f04f 0000 	mov.w	r0, #0
 800c8e8:	f380 8811 	msr	BASEPRI, r0
 800c8ec:	bc09      	pop	{r0, r3}
 800c8ee:	6819      	ldr	r1, [r3, #0]
 800c8f0:	6808      	ldr	r0, [r1, #0]
 800c8f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8f6:	f01e 0f10 	tst.w	lr, #16
 800c8fa:	bf08      	it	eq
 800c8fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c900:	f380 8809 	msr	PSP, r0
 800c904:	f3bf 8f6f 	isb	sy
 800c908:	4770      	bx	lr
 800c90a:	bf00      	nop
 800c90c:	f3af 8000 	nop.w

0800c910 <pxCurrentTCBConst>:
 800c910:	20000e40 	.word	0x20000e40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c914:	bf00      	nop
 800c916:	bf00      	nop

0800c918 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b082      	sub	sp, #8
 800c91c:	af00      	add	r7, sp, #0
	__asm volatile
 800c91e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c922:	f383 8811 	msr	BASEPRI, r3
 800c926:	f3bf 8f6f 	isb	sy
 800c92a:	f3bf 8f4f 	dsb	sy
 800c92e:	607b      	str	r3, [r7, #4]
}
 800c930:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c932:	f7fe feb9 	bl	800b6a8 <xTaskIncrementTick>
 800c936:	4603      	mov	r3, r0
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d003      	beq.n	800c944 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c93c:	4b06      	ldr	r3, [pc, #24]	@ (800c958 <xPortSysTickHandler+0x40>)
 800c93e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c942:	601a      	str	r2, [r3, #0]
 800c944:	2300      	movs	r3, #0
 800c946:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	f383 8811 	msr	BASEPRI, r3
}
 800c94e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c950:	bf00      	nop
 800c952:	3708      	adds	r7, #8
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}
 800c958:	e000ed04 	.word	0xe000ed04

0800c95c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c95c:	b480      	push	{r7}
 800c95e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c960:	4b0b      	ldr	r3, [pc, #44]	@ (800c990 <vPortSetupTimerInterrupt+0x34>)
 800c962:	2200      	movs	r2, #0
 800c964:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c966:	4b0b      	ldr	r3, [pc, #44]	@ (800c994 <vPortSetupTimerInterrupt+0x38>)
 800c968:	2200      	movs	r2, #0
 800c96a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c96c:	4b0a      	ldr	r3, [pc, #40]	@ (800c998 <vPortSetupTimerInterrupt+0x3c>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	4a0a      	ldr	r2, [pc, #40]	@ (800c99c <vPortSetupTimerInterrupt+0x40>)
 800c972:	fba2 2303 	umull	r2, r3, r2, r3
 800c976:	099b      	lsrs	r3, r3, #6
 800c978:	4a09      	ldr	r2, [pc, #36]	@ (800c9a0 <vPortSetupTimerInterrupt+0x44>)
 800c97a:	3b01      	subs	r3, #1
 800c97c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c97e:	4b04      	ldr	r3, [pc, #16]	@ (800c990 <vPortSetupTimerInterrupt+0x34>)
 800c980:	2207      	movs	r2, #7
 800c982:	601a      	str	r2, [r3, #0]
}
 800c984:	bf00      	nop
 800c986:	46bd      	mov	sp, r7
 800c988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98c:	4770      	bx	lr
 800c98e:	bf00      	nop
 800c990:	e000e010 	.word	0xe000e010
 800c994:	e000e018 	.word	0xe000e018
 800c998:	2000000c 	.word	0x2000000c
 800c99c:	10624dd3 	.word	0x10624dd3
 800c9a0:	e000e014 	.word	0xe000e014

0800c9a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c9a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c9b4 <vPortEnableVFP+0x10>
 800c9a8:	6801      	ldr	r1, [r0, #0]
 800c9aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c9ae:	6001      	str	r1, [r0, #0]
 800c9b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c9b2:	bf00      	nop
 800c9b4:	e000ed88 	.word	0xe000ed88

0800c9b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c9b8:	b480      	push	{r7}
 800c9ba:	b085      	sub	sp, #20
 800c9bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c9be:	f3ef 8305 	mrs	r3, IPSR
 800c9c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	2b0f      	cmp	r3, #15
 800c9c8:	d915      	bls.n	800c9f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c9ca:	4a18      	ldr	r2, [pc, #96]	@ (800ca2c <vPortValidateInterruptPriority+0x74>)
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	4413      	add	r3, r2
 800c9d0:	781b      	ldrb	r3, [r3, #0]
 800c9d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c9d4:	4b16      	ldr	r3, [pc, #88]	@ (800ca30 <vPortValidateInterruptPriority+0x78>)
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	7afa      	ldrb	r2, [r7, #11]
 800c9da:	429a      	cmp	r2, r3
 800c9dc:	d20b      	bcs.n	800c9f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9e2:	f383 8811 	msr	BASEPRI, r3
 800c9e6:	f3bf 8f6f 	isb	sy
 800c9ea:	f3bf 8f4f 	dsb	sy
 800c9ee:	607b      	str	r3, [r7, #4]
}
 800c9f0:	bf00      	nop
 800c9f2:	bf00      	nop
 800c9f4:	e7fd      	b.n	800c9f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c9f6:	4b0f      	ldr	r3, [pc, #60]	@ (800ca34 <vPortValidateInterruptPriority+0x7c>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c9fe:	4b0e      	ldr	r3, [pc, #56]	@ (800ca38 <vPortValidateInterruptPriority+0x80>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	429a      	cmp	r2, r3
 800ca04:	d90b      	bls.n	800ca1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ca06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca0a:	f383 8811 	msr	BASEPRI, r3
 800ca0e:	f3bf 8f6f 	isb	sy
 800ca12:	f3bf 8f4f 	dsb	sy
 800ca16:	603b      	str	r3, [r7, #0]
}
 800ca18:	bf00      	nop
 800ca1a:	bf00      	nop
 800ca1c:	e7fd      	b.n	800ca1a <vPortValidateInterruptPriority+0x62>
	}
 800ca1e:	bf00      	nop
 800ca20:	3714      	adds	r7, #20
 800ca22:	46bd      	mov	sp, r7
 800ca24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca28:	4770      	bx	lr
 800ca2a:	bf00      	nop
 800ca2c:	e000e3f0 	.word	0xe000e3f0
 800ca30:	2000146c 	.word	0x2000146c
 800ca34:	e000ed0c 	.word	0xe000ed0c
 800ca38:	20001470 	.word	0x20001470

0800ca3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b08a      	sub	sp, #40	@ 0x28
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ca44:	2300      	movs	r3, #0
 800ca46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ca48:	f7fe fd72 	bl	800b530 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ca4c:	4b5c      	ldr	r3, [pc, #368]	@ (800cbc0 <pvPortMalloc+0x184>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d101      	bne.n	800ca58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ca54:	f000 f924 	bl	800cca0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ca58:	4b5a      	ldr	r3, [pc, #360]	@ (800cbc4 <pvPortMalloc+0x188>)
 800ca5a:	681a      	ldr	r2, [r3, #0]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	4013      	ands	r3, r2
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	f040 8095 	bne.w	800cb90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d01e      	beq.n	800caaa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ca6c:	2208      	movs	r2, #8
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	4413      	add	r3, r2
 800ca72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f003 0307 	and.w	r3, r3, #7
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d015      	beq.n	800caaa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f023 0307 	bic.w	r3, r3, #7
 800ca84:	3308      	adds	r3, #8
 800ca86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f003 0307 	and.w	r3, r3, #7
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d00b      	beq.n	800caaa <pvPortMalloc+0x6e>
	__asm volatile
 800ca92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca96:	f383 8811 	msr	BASEPRI, r3
 800ca9a:	f3bf 8f6f 	isb	sy
 800ca9e:	f3bf 8f4f 	dsb	sy
 800caa2:	617b      	str	r3, [r7, #20]
}
 800caa4:	bf00      	nop
 800caa6:	bf00      	nop
 800caa8:	e7fd      	b.n	800caa6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d06f      	beq.n	800cb90 <pvPortMalloc+0x154>
 800cab0:	4b45      	ldr	r3, [pc, #276]	@ (800cbc8 <pvPortMalloc+0x18c>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	687a      	ldr	r2, [r7, #4]
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d86a      	bhi.n	800cb90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800caba:	4b44      	ldr	r3, [pc, #272]	@ (800cbcc <pvPortMalloc+0x190>)
 800cabc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cabe:	4b43      	ldr	r3, [pc, #268]	@ (800cbcc <pvPortMalloc+0x190>)
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cac4:	e004      	b.n	800cad0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800caca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cad2:	685b      	ldr	r3, [r3, #4]
 800cad4:	687a      	ldr	r2, [r7, #4]
 800cad6:	429a      	cmp	r2, r3
 800cad8:	d903      	bls.n	800cae2 <pvPortMalloc+0xa6>
 800cada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d1f1      	bne.n	800cac6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cae2:	4b37      	ldr	r3, [pc, #220]	@ (800cbc0 <pvPortMalloc+0x184>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cae8:	429a      	cmp	r2, r3
 800caea:	d051      	beq.n	800cb90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800caec:	6a3b      	ldr	r3, [r7, #32]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	2208      	movs	r2, #8
 800caf2:	4413      	add	r3, r2
 800caf4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800caf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	6a3b      	ldr	r3, [r7, #32]
 800cafc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb00:	685a      	ldr	r2, [r3, #4]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	1ad2      	subs	r2, r2, r3
 800cb06:	2308      	movs	r3, #8
 800cb08:	005b      	lsls	r3, r3, #1
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d920      	bls.n	800cb50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cb0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	4413      	add	r3, r2
 800cb14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb16:	69bb      	ldr	r3, [r7, #24]
 800cb18:	f003 0307 	and.w	r3, r3, #7
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d00b      	beq.n	800cb38 <pvPortMalloc+0xfc>
	__asm volatile
 800cb20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb24:	f383 8811 	msr	BASEPRI, r3
 800cb28:	f3bf 8f6f 	isb	sy
 800cb2c:	f3bf 8f4f 	dsb	sy
 800cb30:	613b      	str	r3, [r7, #16]
}
 800cb32:	bf00      	nop
 800cb34:	bf00      	nop
 800cb36:	e7fd      	b.n	800cb34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cb38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb3a:	685a      	ldr	r2, [r3, #4]
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	1ad2      	subs	r2, r2, r3
 800cb40:	69bb      	ldr	r3, [r7, #24]
 800cb42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cb44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb46:	687a      	ldr	r2, [r7, #4]
 800cb48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cb4a:	69b8      	ldr	r0, [r7, #24]
 800cb4c:	f000 f90a 	bl	800cd64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cb50:	4b1d      	ldr	r3, [pc, #116]	@ (800cbc8 <pvPortMalloc+0x18c>)
 800cb52:	681a      	ldr	r2, [r3, #0]
 800cb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	1ad3      	subs	r3, r2, r3
 800cb5a:	4a1b      	ldr	r2, [pc, #108]	@ (800cbc8 <pvPortMalloc+0x18c>)
 800cb5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cb5e:	4b1a      	ldr	r3, [pc, #104]	@ (800cbc8 <pvPortMalloc+0x18c>)
 800cb60:	681a      	ldr	r2, [r3, #0]
 800cb62:	4b1b      	ldr	r3, [pc, #108]	@ (800cbd0 <pvPortMalloc+0x194>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	429a      	cmp	r2, r3
 800cb68:	d203      	bcs.n	800cb72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cb6a:	4b17      	ldr	r3, [pc, #92]	@ (800cbc8 <pvPortMalloc+0x18c>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	4a18      	ldr	r2, [pc, #96]	@ (800cbd0 <pvPortMalloc+0x194>)
 800cb70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cb72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb74:	685a      	ldr	r2, [r3, #4]
 800cb76:	4b13      	ldr	r3, [pc, #76]	@ (800cbc4 <pvPortMalloc+0x188>)
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	431a      	orrs	r2, r3
 800cb7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cb80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb82:	2200      	movs	r2, #0
 800cb84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cb86:	4b13      	ldr	r3, [pc, #76]	@ (800cbd4 <pvPortMalloc+0x198>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	4a11      	ldr	r2, [pc, #68]	@ (800cbd4 <pvPortMalloc+0x198>)
 800cb8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cb90:	f7fe fcdc 	bl	800b54c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb94:	69fb      	ldr	r3, [r7, #28]
 800cb96:	f003 0307 	and.w	r3, r3, #7
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d00b      	beq.n	800cbb6 <pvPortMalloc+0x17a>
	__asm volatile
 800cb9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cba2:	f383 8811 	msr	BASEPRI, r3
 800cba6:	f3bf 8f6f 	isb	sy
 800cbaa:	f3bf 8f4f 	dsb	sy
 800cbae:	60fb      	str	r3, [r7, #12]
}
 800cbb0:	bf00      	nop
 800cbb2:	bf00      	nop
 800cbb4:	e7fd      	b.n	800cbb2 <pvPortMalloc+0x176>
	return pvReturn;
 800cbb6:	69fb      	ldr	r3, [r7, #28]
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3728      	adds	r7, #40	@ 0x28
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}
 800cbc0:	2000507c 	.word	0x2000507c
 800cbc4:	20005090 	.word	0x20005090
 800cbc8:	20005080 	.word	0x20005080
 800cbcc:	20005074 	.word	0x20005074
 800cbd0:	20005084 	.word	0x20005084
 800cbd4:	20005088 	.word	0x20005088

0800cbd8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b086      	sub	sp, #24
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d04f      	beq.n	800cc8a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cbea:	2308      	movs	r3, #8
 800cbec:	425b      	negs	r3, r3
 800cbee:	697a      	ldr	r2, [r7, #20]
 800cbf0:	4413      	add	r3, r2
 800cbf2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cbf4:	697b      	ldr	r3, [r7, #20]
 800cbf6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cbf8:	693b      	ldr	r3, [r7, #16]
 800cbfa:	685a      	ldr	r2, [r3, #4]
 800cbfc:	4b25      	ldr	r3, [pc, #148]	@ (800cc94 <vPortFree+0xbc>)
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	4013      	ands	r3, r2
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d10b      	bne.n	800cc1e <vPortFree+0x46>
	__asm volatile
 800cc06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc0a:	f383 8811 	msr	BASEPRI, r3
 800cc0e:	f3bf 8f6f 	isb	sy
 800cc12:	f3bf 8f4f 	dsb	sy
 800cc16:	60fb      	str	r3, [r7, #12]
}
 800cc18:	bf00      	nop
 800cc1a:	bf00      	nop
 800cc1c:	e7fd      	b.n	800cc1a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d00b      	beq.n	800cc3e <vPortFree+0x66>
	__asm volatile
 800cc26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc2a:	f383 8811 	msr	BASEPRI, r3
 800cc2e:	f3bf 8f6f 	isb	sy
 800cc32:	f3bf 8f4f 	dsb	sy
 800cc36:	60bb      	str	r3, [r7, #8]
}
 800cc38:	bf00      	nop
 800cc3a:	bf00      	nop
 800cc3c:	e7fd      	b.n	800cc3a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	685a      	ldr	r2, [r3, #4]
 800cc42:	4b14      	ldr	r3, [pc, #80]	@ (800cc94 <vPortFree+0xbc>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	4013      	ands	r3, r2
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d01e      	beq.n	800cc8a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d11a      	bne.n	800cc8a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	685a      	ldr	r2, [r3, #4]
 800cc58:	4b0e      	ldr	r3, [pc, #56]	@ (800cc94 <vPortFree+0xbc>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	43db      	mvns	r3, r3
 800cc5e:	401a      	ands	r2, r3
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cc64:	f7fe fc64 	bl	800b530 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	685a      	ldr	r2, [r3, #4]
 800cc6c:	4b0a      	ldr	r3, [pc, #40]	@ (800cc98 <vPortFree+0xc0>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	4413      	add	r3, r2
 800cc72:	4a09      	ldr	r2, [pc, #36]	@ (800cc98 <vPortFree+0xc0>)
 800cc74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cc76:	6938      	ldr	r0, [r7, #16]
 800cc78:	f000 f874 	bl	800cd64 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cc7c:	4b07      	ldr	r3, [pc, #28]	@ (800cc9c <vPortFree+0xc4>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	3301      	adds	r3, #1
 800cc82:	4a06      	ldr	r2, [pc, #24]	@ (800cc9c <vPortFree+0xc4>)
 800cc84:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cc86:	f7fe fc61 	bl	800b54c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cc8a:	bf00      	nop
 800cc8c:	3718      	adds	r7, #24
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}
 800cc92:	bf00      	nop
 800cc94:	20005090 	.word	0x20005090
 800cc98:	20005080 	.word	0x20005080
 800cc9c:	2000508c 	.word	0x2000508c

0800cca0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cca0:	b480      	push	{r7}
 800cca2:	b085      	sub	sp, #20
 800cca4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cca6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ccaa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ccac:	4b27      	ldr	r3, [pc, #156]	@ (800cd4c <prvHeapInit+0xac>)
 800ccae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	f003 0307 	and.w	r3, r3, #7
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d00c      	beq.n	800ccd4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	3307      	adds	r3, #7
 800ccbe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f023 0307 	bic.w	r3, r3, #7
 800ccc6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ccc8:	68ba      	ldr	r2, [r7, #8]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	1ad3      	subs	r3, r2, r3
 800ccce:	4a1f      	ldr	r2, [pc, #124]	@ (800cd4c <prvHeapInit+0xac>)
 800ccd0:	4413      	add	r3, r2
 800ccd2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ccd8:	4a1d      	ldr	r2, [pc, #116]	@ (800cd50 <prvHeapInit+0xb0>)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ccde:	4b1c      	ldr	r3, [pc, #112]	@ (800cd50 <prvHeapInit+0xb0>)
 800cce0:	2200      	movs	r2, #0
 800cce2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	68ba      	ldr	r2, [r7, #8]
 800cce8:	4413      	add	r3, r2
 800ccea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ccec:	2208      	movs	r2, #8
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	1a9b      	subs	r3, r3, r2
 800ccf2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	f023 0307 	bic.w	r3, r3, #7
 800ccfa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	4a15      	ldr	r2, [pc, #84]	@ (800cd54 <prvHeapInit+0xb4>)
 800cd00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cd02:	4b14      	ldr	r3, [pc, #80]	@ (800cd54 <prvHeapInit+0xb4>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	2200      	movs	r2, #0
 800cd08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cd0a:	4b12      	ldr	r3, [pc, #72]	@ (800cd54 <prvHeapInit+0xb4>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	68fa      	ldr	r2, [r7, #12]
 800cd1a:	1ad2      	subs	r2, r2, r3
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cd20:	4b0c      	ldr	r3, [pc, #48]	@ (800cd54 <prvHeapInit+0xb4>)
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	685b      	ldr	r3, [r3, #4]
 800cd2c:	4a0a      	ldr	r2, [pc, #40]	@ (800cd58 <prvHeapInit+0xb8>)
 800cd2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	685b      	ldr	r3, [r3, #4]
 800cd34:	4a09      	ldr	r2, [pc, #36]	@ (800cd5c <prvHeapInit+0xbc>)
 800cd36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cd38:	4b09      	ldr	r3, [pc, #36]	@ (800cd60 <prvHeapInit+0xc0>)
 800cd3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cd3e:	601a      	str	r2, [r3, #0]
}
 800cd40:	bf00      	nop
 800cd42:	3714      	adds	r7, #20
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr
 800cd4c:	20001474 	.word	0x20001474
 800cd50:	20005074 	.word	0x20005074
 800cd54:	2000507c 	.word	0x2000507c
 800cd58:	20005084 	.word	0x20005084
 800cd5c:	20005080 	.word	0x20005080
 800cd60:	20005090 	.word	0x20005090

0800cd64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cd64:	b480      	push	{r7}
 800cd66:	b085      	sub	sp, #20
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cd6c:	4b28      	ldr	r3, [pc, #160]	@ (800ce10 <prvInsertBlockIntoFreeList+0xac>)
 800cd6e:	60fb      	str	r3, [r7, #12]
 800cd70:	e002      	b.n	800cd78 <prvInsertBlockIntoFreeList+0x14>
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	60fb      	str	r3, [r7, #12]
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	687a      	ldr	r2, [r7, #4]
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d8f7      	bhi.n	800cd72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	685b      	ldr	r3, [r3, #4]
 800cd8a:	68ba      	ldr	r2, [r7, #8]
 800cd8c:	4413      	add	r3, r2
 800cd8e:	687a      	ldr	r2, [r7, #4]
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d108      	bne.n	800cda6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	685a      	ldr	r2, [r3, #4]
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	685b      	ldr	r3, [r3, #4]
 800cd9c:	441a      	add	r2, r3
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	685b      	ldr	r3, [r3, #4]
 800cdae:	68ba      	ldr	r2, [r7, #8]
 800cdb0:	441a      	add	r2, r3
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	d118      	bne.n	800cdec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681a      	ldr	r2, [r3, #0]
 800cdbe:	4b15      	ldr	r3, [pc, #84]	@ (800ce14 <prvInsertBlockIntoFreeList+0xb0>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	429a      	cmp	r2, r3
 800cdc4:	d00d      	beq.n	800cde2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	685a      	ldr	r2, [r3, #4]
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	685b      	ldr	r3, [r3, #4]
 800cdd0:	441a      	add	r2, r3
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	681a      	ldr	r2, [r3, #0]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	601a      	str	r2, [r3, #0]
 800cde0:	e008      	b.n	800cdf4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cde2:	4b0c      	ldr	r3, [pc, #48]	@ (800ce14 <prvInsertBlockIntoFreeList+0xb0>)
 800cde4:	681a      	ldr	r2, [r3, #0]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	601a      	str	r2, [r3, #0]
 800cdea:	e003      	b.n	800cdf4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681a      	ldr	r2, [r3, #0]
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cdf4:	68fa      	ldr	r2, [r7, #12]
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	d002      	beq.n	800ce02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ce02:	bf00      	nop
 800ce04:	3714      	adds	r7, #20
 800ce06:	46bd      	mov	sp, r7
 800ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0c:	4770      	bx	lr
 800ce0e:	bf00      	nop
 800ce10:	20005074 	.word	0x20005074
 800ce14:	2000507c 	.word	0x2000507c

0800ce18 <__cvt>:
 800ce18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce1c:	ec57 6b10 	vmov	r6, r7, d0
 800ce20:	2f00      	cmp	r7, #0
 800ce22:	460c      	mov	r4, r1
 800ce24:	4619      	mov	r1, r3
 800ce26:	463b      	mov	r3, r7
 800ce28:	bfbb      	ittet	lt
 800ce2a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ce2e:	461f      	movlt	r7, r3
 800ce30:	2300      	movge	r3, #0
 800ce32:	232d      	movlt	r3, #45	@ 0x2d
 800ce34:	700b      	strb	r3, [r1, #0]
 800ce36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce38:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ce3c:	4691      	mov	r9, r2
 800ce3e:	f023 0820 	bic.w	r8, r3, #32
 800ce42:	bfbc      	itt	lt
 800ce44:	4632      	movlt	r2, r6
 800ce46:	4616      	movlt	r6, r2
 800ce48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ce4c:	d005      	beq.n	800ce5a <__cvt+0x42>
 800ce4e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ce52:	d100      	bne.n	800ce56 <__cvt+0x3e>
 800ce54:	3401      	adds	r4, #1
 800ce56:	2102      	movs	r1, #2
 800ce58:	e000      	b.n	800ce5c <__cvt+0x44>
 800ce5a:	2103      	movs	r1, #3
 800ce5c:	ab03      	add	r3, sp, #12
 800ce5e:	9301      	str	r3, [sp, #4]
 800ce60:	ab02      	add	r3, sp, #8
 800ce62:	9300      	str	r3, [sp, #0]
 800ce64:	ec47 6b10 	vmov	d0, r6, r7
 800ce68:	4653      	mov	r3, sl
 800ce6a:	4622      	mov	r2, r4
 800ce6c:	f001 f808 	bl	800de80 <_dtoa_r>
 800ce70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ce74:	4605      	mov	r5, r0
 800ce76:	d119      	bne.n	800ceac <__cvt+0x94>
 800ce78:	f019 0f01 	tst.w	r9, #1
 800ce7c:	d00e      	beq.n	800ce9c <__cvt+0x84>
 800ce7e:	eb00 0904 	add.w	r9, r0, r4
 800ce82:	2200      	movs	r2, #0
 800ce84:	2300      	movs	r3, #0
 800ce86:	4630      	mov	r0, r6
 800ce88:	4639      	mov	r1, r7
 800ce8a:	f7f3 fe3d 	bl	8000b08 <__aeabi_dcmpeq>
 800ce8e:	b108      	cbz	r0, 800ce94 <__cvt+0x7c>
 800ce90:	f8cd 900c 	str.w	r9, [sp, #12]
 800ce94:	2230      	movs	r2, #48	@ 0x30
 800ce96:	9b03      	ldr	r3, [sp, #12]
 800ce98:	454b      	cmp	r3, r9
 800ce9a:	d31e      	bcc.n	800ceda <__cvt+0xc2>
 800ce9c:	9b03      	ldr	r3, [sp, #12]
 800ce9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cea0:	1b5b      	subs	r3, r3, r5
 800cea2:	4628      	mov	r0, r5
 800cea4:	6013      	str	r3, [r2, #0]
 800cea6:	b004      	add	sp, #16
 800cea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ceb0:	eb00 0904 	add.w	r9, r0, r4
 800ceb4:	d1e5      	bne.n	800ce82 <__cvt+0x6a>
 800ceb6:	7803      	ldrb	r3, [r0, #0]
 800ceb8:	2b30      	cmp	r3, #48	@ 0x30
 800ceba:	d10a      	bne.n	800ced2 <__cvt+0xba>
 800cebc:	2200      	movs	r2, #0
 800cebe:	2300      	movs	r3, #0
 800cec0:	4630      	mov	r0, r6
 800cec2:	4639      	mov	r1, r7
 800cec4:	f7f3 fe20 	bl	8000b08 <__aeabi_dcmpeq>
 800cec8:	b918      	cbnz	r0, 800ced2 <__cvt+0xba>
 800ceca:	f1c4 0401 	rsb	r4, r4, #1
 800cece:	f8ca 4000 	str.w	r4, [sl]
 800ced2:	f8da 3000 	ldr.w	r3, [sl]
 800ced6:	4499      	add	r9, r3
 800ced8:	e7d3      	b.n	800ce82 <__cvt+0x6a>
 800ceda:	1c59      	adds	r1, r3, #1
 800cedc:	9103      	str	r1, [sp, #12]
 800cede:	701a      	strb	r2, [r3, #0]
 800cee0:	e7d9      	b.n	800ce96 <__cvt+0x7e>

0800cee2 <__exponent>:
 800cee2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cee4:	2900      	cmp	r1, #0
 800cee6:	bfba      	itte	lt
 800cee8:	4249      	neglt	r1, r1
 800ceea:	232d      	movlt	r3, #45	@ 0x2d
 800ceec:	232b      	movge	r3, #43	@ 0x2b
 800ceee:	2909      	cmp	r1, #9
 800cef0:	7002      	strb	r2, [r0, #0]
 800cef2:	7043      	strb	r3, [r0, #1]
 800cef4:	dd29      	ble.n	800cf4a <__exponent+0x68>
 800cef6:	f10d 0307 	add.w	r3, sp, #7
 800cefa:	461d      	mov	r5, r3
 800cefc:	270a      	movs	r7, #10
 800cefe:	461a      	mov	r2, r3
 800cf00:	fbb1 f6f7 	udiv	r6, r1, r7
 800cf04:	fb07 1416 	mls	r4, r7, r6, r1
 800cf08:	3430      	adds	r4, #48	@ 0x30
 800cf0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cf0e:	460c      	mov	r4, r1
 800cf10:	2c63      	cmp	r4, #99	@ 0x63
 800cf12:	f103 33ff 	add.w	r3, r3, #4294967295
 800cf16:	4631      	mov	r1, r6
 800cf18:	dcf1      	bgt.n	800cefe <__exponent+0x1c>
 800cf1a:	3130      	adds	r1, #48	@ 0x30
 800cf1c:	1e94      	subs	r4, r2, #2
 800cf1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cf22:	1c41      	adds	r1, r0, #1
 800cf24:	4623      	mov	r3, r4
 800cf26:	42ab      	cmp	r3, r5
 800cf28:	d30a      	bcc.n	800cf40 <__exponent+0x5e>
 800cf2a:	f10d 0309 	add.w	r3, sp, #9
 800cf2e:	1a9b      	subs	r3, r3, r2
 800cf30:	42ac      	cmp	r4, r5
 800cf32:	bf88      	it	hi
 800cf34:	2300      	movhi	r3, #0
 800cf36:	3302      	adds	r3, #2
 800cf38:	4403      	add	r3, r0
 800cf3a:	1a18      	subs	r0, r3, r0
 800cf3c:	b003      	add	sp, #12
 800cf3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf40:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cf44:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cf48:	e7ed      	b.n	800cf26 <__exponent+0x44>
 800cf4a:	2330      	movs	r3, #48	@ 0x30
 800cf4c:	3130      	adds	r1, #48	@ 0x30
 800cf4e:	7083      	strb	r3, [r0, #2]
 800cf50:	70c1      	strb	r1, [r0, #3]
 800cf52:	1d03      	adds	r3, r0, #4
 800cf54:	e7f1      	b.n	800cf3a <__exponent+0x58>
	...

0800cf58 <_printf_float>:
 800cf58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf5c:	b08d      	sub	sp, #52	@ 0x34
 800cf5e:	460c      	mov	r4, r1
 800cf60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cf64:	4616      	mov	r6, r2
 800cf66:	461f      	mov	r7, r3
 800cf68:	4605      	mov	r5, r0
 800cf6a:	f000 fe1d 	bl	800dba8 <_localeconv_r>
 800cf6e:	6803      	ldr	r3, [r0, #0]
 800cf70:	9304      	str	r3, [sp, #16]
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7f3 f99c 	bl	80002b0 <strlen>
 800cf78:	2300      	movs	r3, #0
 800cf7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf7c:	f8d8 3000 	ldr.w	r3, [r8]
 800cf80:	9005      	str	r0, [sp, #20]
 800cf82:	3307      	adds	r3, #7
 800cf84:	f023 0307 	bic.w	r3, r3, #7
 800cf88:	f103 0208 	add.w	r2, r3, #8
 800cf8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cf90:	f8d4 b000 	ldr.w	fp, [r4]
 800cf94:	f8c8 2000 	str.w	r2, [r8]
 800cf98:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cf9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cfa0:	9307      	str	r3, [sp, #28]
 800cfa2:	f8cd 8018 	str.w	r8, [sp, #24]
 800cfa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cfaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfae:	4b9c      	ldr	r3, [pc, #624]	@ (800d220 <_printf_float+0x2c8>)
 800cfb0:	f04f 32ff 	mov.w	r2, #4294967295
 800cfb4:	f7f3 fdda 	bl	8000b6c <__aeabi_dcmpun>
 800cfb8:	bb70      	cbnz	r0, 800d018 <_printf_float+0xc0>
 800cfba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfbe:	4b98      	ldr	r3, [pc, #608]	@ (800d220 <_printf_float+0x2c8>)
 800cfc0:	f04f 32ff 	mov.w	r2, #4294967295
 800cfc4:	f7f3 fdb4 	bl	8000b30 <__aeabi_dcmple>
 800cfc8:	bb30      	cbnz	r0, 800d018 <_printf_float+0xc0>
 800cfca:	2200      	movs	r2, #0
 800cfcc:	2300      	movs	r3, #0
 800cfce:	4640      	mov	r0, r8
 800cfd0:	4649      	mov	r1, r9
 800cfd2:	f7f3 fda3 	bl	8000b1c <__aeabi_dcmplt>
 800cfd6:	b110      	cbz	r0, 800cfde <_printf_float+0x86>
 800cfd8:	232d      	movs	r3, #45	@ 0x2d
 800cfda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfde:	4a91      	ldr	r2, [pc, #580]	@ (800d224 <_printf_float+0x2cc>)
 800cfe0:	4b91      	ldr	r3, [pc, #580]	@ (800d228 <_printf_float+0x2d0>)
 800cfe2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cfe6:	bf8c      	ite	hi
 800cfe8:	4690      	movhi	r8, r2
 800cfea:	4698      	movls	r8, r3
 800cfec:	2303      	movs	r3, #3
 800cfee:	6123      	str	r3, [r4, #16]
 800cff0:	f02b 0304 	bic.w	r3, fp, #4
 800cff4:	6023      	str	r3, [r4, #0]
 800cff6:	f04f 0900 	mov.w	r9, #0
 800cffa:	9700      	str	r7, [sp, #0]
 800cffc:	4633      	mov	r3, r6
 800cffe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d000:	4621      	mov	r1, r4
 800d002:	4628      	mov	r0, r5
 800d004:	f000 f9d2 	bl	800d3ac <_printf_common>
 800d008:	3001      	adds	r0, #1
 800d00a:	f040 808d 	bne.w	800d128 <_printf_float+0x1d0>
 800d00e:	f04f 30ff 	mov.w	r0, #4294967295
 800d012:	b00d      	add	sp, #52	@ 0x34
 800d014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d018:	4642      	mov	r2, r8
 800d01a:	464b      	mov	r3, r9
 800d01c:	4640      	mov	r0, r8
 800d01e:	4649      	mov	r1, r9
 800d020:	f7f3 fda4 	bl	8000b6c <__aeabi_dcmpun>
 800d024:	b140      	cbz	r0, 800d038 <_printf_float+0xe0>
 800d026:	464b      	mov	r3, r9
 800d028:	2b00      	cmp	r3, #0
 800d02a:	bfbc      	itt	lt
 800d02c:	232d      	movlt	r3, #45	@ 0x2d
 800d02e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d032:	4a7e      	ldr	r2, [pc, #504]	@ (800d22c <_printf_float+0x2d4>)
 800d034:	4b7e      	ldr	r3, [pc, #504]	@ (800d230 <_printf_float+0x2d8>)
 800d036:	e7d4      	b.n	800cfe2 <_printf_float+0x8a>
 800d038:	6863      	ldr	r3, [r4, #4]
 800d03a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d03e:	9206      	str	r2, [sp, #24]
 800d040:	1c5a      	adds	r2, r3, #1
 800d042:	d13b      	bne.n	800d0bc <_printf_float+0x164>
 800d044:	2306      	movs	r3, #6
 800d046:	6063      	str	r3, [r4, #4]
 800d048:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d04c:	2300      	movs	r3, #0
 800d04e:	6022      	str	r2, [r4, #0]
 800d050:	9303      	str	r3, [sp, #12]
 800d052:	ab0a      	add	r3, sp, #40	@ 0x28
 800d054:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d058:	ab09      	add	r3, sp, #36	@ 0x24
 800d05a:	9300      	str	r3, [sp, #0]
 800d05c:	6861      	ldr	r1, [r4, #4]
 800d05e:	ec49 8b10 	vmov	d0, r8, r9
 800d062:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d066:	4628      	mov	r0, r5
 800d068:	f7ff fed6 	bl	800ce18 <__cvt>
 800d06c:	9b06      	ldr	r3, [sp, #24]
 800d06e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d070:	2b47      	cmp	r3, #71	@ 0x47
 800d072:	4680      	mov	r8, r0
 800d074:	d129      	bne.n	800d0ca <_printf_float+0x172>
 800d076:	1cc8      	adds	r0, r1, #3
 800d078:	db02      	blt.n	800d080 <_printf_float+0x128>
 800d07a:	6863      	ldr	r3, [r4, #4]
 800d07c:	4299      	cmp	r1, r3
 800d07e:	dd41      	ble.n	800d104 <_printf_float+0x1ac>
 800d080:	f1aa 0a02 	sub.w	sl, sl, #2
 800d084:	fa5f fa8a 	uxtb.w	sl, sl
 800d088:	3901      	subs	r1, #1
 800d08a:	4652      	mov	r2, sl
 800d08c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d090:	9109      	str	r1, [sp, #36]	@ 0x24
 800d092:	f7ff ff26 	bl	800cee2 <__exponent>
 800d096:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d098:	1813      	adds	r3, r2, r0
 800d09a:	2a01      	cmp	r2, #1
 800d09c:	4681      	mov	r9, r0
 800d09e:	6123      	str	r3, [r4, #16]
 800d0a0:	dc02      	bgt.n	800d0a8 <_printf_float+0x150>
 800d0a2:	6822      	ldr	r2, [r4, #0]
 800d0a4:	07d2      	lsls	r2, r2, #31
 800d0a6:	d501      	bpl.n	800d0ac <_printf_float+0x154>
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	6123      	str	r3, [r4, #16]
 800d0ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d0a2      	beq.n	800cffa <_printf_float+0xa2>
 800d0b4:	232d      	movs	r3, #45	@ 0x2d
 800d0b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d0ba:	e79e      	b.n	800cffa <_printf_float+0xa2>
 800d0bc:	9a06      	ldr	r2, [sp, #24]
 800d0be:	2a47      	cmp	r2, #71	@ 0x47
 800d0c0:	d1c2      	bne.n	800d048 <_printf_float+0xf0>
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d1c0      	bne.n	800d048 <_printf_float+0xf0>
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e7bd      	b.n	800d046 <_printf_float+0xee>
 800d0ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d0ce:	d9db      	bls.n	800d088 <_printf_float+0x130>
 800d0d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d0d4:	d118      	bne.n	800d108 <_printf_float+0x1b0>
 800d0d6:	2900      	cmp	r1, #0
 800d0d8:	6863      	ldr	r3, [r4, #4]
 800d0da:	dd0b      	ble.n	800d0f4 <_printf_float+0x19c>
 800d0dc:	6121      	str	r1, [r4, #16]
 800d0de:	b913      	cbnz	r3, 800d0e6 <_printf_float+0x18e>
 800d0e0:	6822      	ldr	r2, [r4, #0]
 800d0e2:	07d0      	lsls	r0, r2, #31
 800d0e4:	d502      	bpl.n	800d0ec <_printf_float+0x194>
 800d0e6:	3301      	adds	r3, #1
 800d0e8:	440b      	add	r3, r1
 800d0ea:	6123      	str	r3, [r4, #16]
 800d0ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d0ee:	f04f 0900 	mov.w	r9, #0
 800d0f2:	e7db      	b.n	800d0ac <_printf_float+0x154>
 800d0f4:	b913      	cbnz	r3, 800d0fc <_printf_float+0x1a4>
 800d0f6:	6822      	ldr	r2, [r4, #0]
 800d0f8:	07d2      	lsls	r2, r2, #31
 800d0fa:	d501      	bpl.n	800d100 <_printf_float+0x1a8>
 800d0fc:	3302      	adds	r3, #2
 800d0fe:	e7f4      	b.n	800d0ea <_printf_float+0x192>
 800d100:	2301      	movs	r3, #1
 800d102:	e7f2      	b.n	800d0ea <_printf_float+0x192>
 800d104:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d10a:	4299      	cmp	r1, r3
 800d10c:	db05      	blt.n	800d11a <_printf_float+0x1c2>
 800d10e:	6823      	ldr	r3, [r4, #0]
 800d110:	6121      	str	r1, [r4, #16]
 800d112:	07d8      	lsls	r0, r3, #31
 800d114:	d5ea      	bpl.n	800d0ec <_printf_float+0x194>
 800d116:	1c4b      	adds	r3, r1, #1
 800d118:	e7e7      	b.n	800d0ea <_printf_float+0x192>
 800d11a:	2900      	cmp	r1, #0
 800d11c:	bfd4      	ite	le
 800d11e:	f1c1 0202 	rsble	r2, r1, #2
 800d122:	2201      	movgt	r2, #1
 800d124:	4413      	add	r3, r2
 800d126:	e7e0      	b.n	800d0ea <_printf_float+0x192>
 800d128:	6823      	ldr	r3, [r4, #0]
 800d12a:	055a      	lsls	r2, r3, #21
 800d12c:	d407      	bmi.n	800d13e <_printf_float+0x1e6>
 800d12e:	6923      	ldr	r3, [r4, #16]
 800d130:	4642      	mov	r2, r8
 800d132:	4631      	mov	r1, r6
 800d134:	4628      	mov	r0, r5
 800d136:	47b8      	blx	r7
 800d138:	3001      	adds	r0, #1
 800d13a:	d12b      	bne.n	800d194 <_printf_float+0x23c>
 800d13c:	e767      	b.n	800d00e <_printf_float+0xb6>
 800d13e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d142:	f240 80dd 	bls.w	800d300 <_printf_float+0x3a8>
 800d146:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d14a:	2200      	movs	r2, #0
 800d14c:	2300      	movs	r3, #0
 800d14e:	f7f3 fcdb 	bl	8000b08 <__aeabi_dcmpeq>
 800d152:	2800      	cmp	r0, #0
 800d154:	d033      	beq.n	800d1be <_printf_float+0x266>
 800d156:	4a37      	ldr	r2, [pc, #220]	@ (800d234 <_printf_float+0x2dc>)
 800d158:	2301      	movs	r3, #1
 800d15a:	4631      	mov	r1, r6
 800d15c:	4628      	mov	r0, r5
 800d15e:	47b8      	blx	r7
 800d160:	3001      	adds	r0, #1
 800d162:	f43f af54 	beq.w	800d00e <_printf_float+0xb6>
 800d166:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d16a:	4543      	cmp	r3, r8
 800d16c:	db02      	blt.n	800d174 <_printf_float+0x21c>
 800d16e:	6823      	ldr	r3, [r4, #0]
 800d170:	07d8      	lsls	r0, r3, #31
 800d172:	d50f      	bpl.n	800d194 <_printf_float+0x23c>
 800d174:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d178:	4631      	mov	r1, r6
 800d17a:	4628      	mov	r0, r5
 800d17c:	47b8      	blx	r7
 800d17e:	3001      	adds	r0, #1
 800d180:	f43f af45 	beq.w	800d00e <_printf_float+0xb6>
 800d184:	f04f 0900 	mov.w	r9, #0
 800d188:	f108 38ff 	add.w	r8, r8, #4294967295
 800d18c:	f104 0a1a 	add.w	sl, r4, #26
 800d190:	45c8      	cmp	r8, r9
 800d192:	dc09      	bgt.n	800d1a8 <_printf_float+0x250>
 800d194:	6823      	ldr	r3, [r4, #0]
 800d196:	079b      	lsls	r3, r3, #30
 800d198:	f100 8103 	bmi.w	800d3a2 <_printf_float+0x44a>
 800d19c:	68e0      	ldr	r0, [r4, #12]
 800d19e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1a0:	4298      	cmp	r0, r3
 800d1a2:	bfb8      	it	lt
 800d1a4:	4618      	movlt	r0, r3
 800d1a6:	e734      	b.n	800d012 <_printf_float+0xba>
 800d1a8:	2301      	movs	r3, #1
 800d1aa:	4652      	mov	r2, sl
 800d1ac:	4631      	mov	r1, r6
 800d1ae:	4628      	mov	r0, r5
 800d1b0:	47b8      	blx	r7
 800d1b2:	3001      	adds	r0, #1
 800d1b4:	f43f af2b 	beq.w	800d00e <_printf_float+0xb6>
 800d1b8:	f109 0901 	add.w	r9, r9, #1
 800d1bc:	e7e8      	b.n	800d190 <_printf_float+0x238>
 800d1be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	dc39      	bgt.n	800d238 <_printf_float+0x2e0>
 800d1c4:	4a1b      	ldr	r2, [pc, #108]	@ (800d234 <_printf_float+0x2dc>)
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	4631      	mov	r1, r6
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	47b8      	blx	r7
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	f43f af1d 	beq.w	800d00e <_printf_float+0xb6>
 800d1d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d1d8:	ea59 0303 	orrs.w	r3, r9, r3
 800d1dc:	d102      	bne.n	800d1e4 <_printf_float+0x28c>
 800d1de:	6823      	ldr	r3, [r4, #0]
 800d1e0:	07d9      	lsls	r1, r3, #31
 800d1e2:	d5d7      	bpl.n	800d194 <_printf_float+0x23c>
 800d1e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1e8:	4631      	mov	r1, r6
 800d1ea:	4628      	mov	r0, r5
 800d1ec:	47b8      	blx	r7
 800d1ee:	3001      	adds	r0, #1
 800d1f0:	f43f af0d 	beq.w	800d00e <_printf_float+0xb6>
 800d1f4:	f04f 0a00 	mov.w	sl, #0
 800d1f8:	f104 0b1a 	add.w	fp, r4, #26
 800d1fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1fe:	425b      	negs	r3, r3
 800d200:	4553      	cmp	r3, sl
 800d202:	dc01      	bgt.n	800d208 <_printf_float+0x2b0>
 800d204:	464b      	mov	r3, r9
 800d206:	e793      	b.n	800d130 <_printf_float+0x1d8>
 800d208:	2301      	movs	r3, #1
 800d20a:	465a      	mov	r2, fp
 800d20c:	4631      	mov	r1, r6
 800d20e:	4628      	mov	r0, r5
 800d210:	47b8      	blx	r7
 800d212:	3001      	adds	r0, #1
 800d214:	f43f aefb 	beq.w	800d00e <_printf_float+0xb6>
 800d218:	f10a 0a01 	add.w	sl, sl, #1
 800d21c:	e7ee      	b.n	800d1fc <_printf_float+0x2a4>
 800d21e:	bf00      	nop
 800d220:	7fefffff 	.word	0x7fefffff
 800d224:	08010088 	.word	0x08010088
 800d228:	08010084 	.word	0x08010084
 800d22c:	08010090 	.word	0x08010090
 800d230:	0801008c 	.word	0x0801008c
 800d234:	08010094 	.word	0x08010094
 800d238:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d23a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d23e:	4553      	cmp	r3, sl
 800d240:	bfa8      	it	ge
 800d242:	4653      	movge	r3, sl
 800d244:	2b00      	cmp	r3, #0
 800d246:	4699      	mov	r9, r3
 800d248:	dc36      	bgt.n	800d2b8 <_printf_float+0x360>
 800d24a:	f04f 0b00 	mov.w	fp, #0
 800d24e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d252:	f104 021a 	add.w	r2, r4, #26
 800d256:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d258:	9306      	str	r3, [sp, #24]
 800d25a:	eba3 0309 	sub.w	r3, r3, r9
 800d25e:	455b      	cmp	r3, fp
 800d260:	dc31      	bgt.n	800d2c6 <_printf_float+0x36e>
 800d262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d264:	459a      	cmp	sl, r3
 800d266:	dc3a      	bgt.n	800d2de <_printf_float+0x386>
 800d268:	6823      	ldr	r3, [r4, #0]
 800d26a:	07da      	lsls	r2, r3, #31
 800d26c:	d437      	bmi.n	800d2de <_printf_float+0x386>
 800d26e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d270:	ebaa 0903 	sub.w	r9, sl, r3
 800d274:	9b06      	ldr	r3, [sp, #24]
 800d276:	ebaa 0303 	sub.w	r3, sl, r3
 800d27a:	4599      	cmp	r9, r3
 800d27c:	bfa8      	it	ge
 800d27e:	4699      	movge	r9, r3
 800d280:	f1b9 0f00 	cmp.w	r9, #0
 800d284:	dc33      	bgt.n	800d2ee <_printf_float+0x396>
 800d286:	f04f 0800 	mov.w	r8, #0
 800d28a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d28e:	f104 0b1a 	add.w	fp, r4, #26
 800d292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d294:	ebaa 0303 	sub.w	r3, sl, r3
 800d298:	eba3 0309 	sub.w	r3, r3, r9
 800d29c:	4543      	cmp	r3, r8
 800d29e:	f77f af79 	ble.w	800d194 <_printf_float+0x23c>
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	465a      	mov	r2, fp
 800d2a6:	4631      	mov	r1, r6
 800d2a8:	4628      	mov	r0, r5
 800d2aa:	47b8      	blx	r7
 800d2ac:	3001      	adds	r0, #1
 800d2ae:	f43f aeae 	beq.w	800d00e <_printf_float+0xb6>
 800d2b2:	f108 0801 	add.w	r8, r8, #1
 800d2b6:	e7ec      	b.n	800d292 <_printf_float+0x33a>
 800d2b8:	4642      	mov	r2, r8
 800d2ba:	4631      	mov	r1, r6
 800d2bc:	4628      	mov	r0, r5
 800d2be:	47b8      	blx	r7
 800d2c0:	3001      	adds	r0, #1
 800d2c2:	d1c2      	bne.n	800d24a <_printf_float+0x2f2>
 800d2c4:	e6a3      	b.n	800d00e <_printf_float+0xb6>
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	4631      	mov	r1, r6
 800d2ca:	4628      	mov	r0, r5
 800d2cc:	9206      	str	r2, [sp, #24]
 800d2ce:	47b8      	blx	r7
 800d2d0:	3001      	adds	r0, #1
 800d2d2:	f43f ae9c 	beq.w	800d00e <_printf_float+0xb6>
 800d2d6:	9a06      	ldr	r2, [sp, #24]
 800d2d8:	f10b 0b01 	add.w	fp, fp, #1
 800d2dc:	e7bb      	b.n	800d256 <_printf_float+0x2fe>
 800d2de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2e2:	4631      	mov	r1, r6
 800d2e4:	4628      	mov	r0, r5
 800d2e6:	47b8      	blx	r7
 800d2e8:	3001      	adds	r0, #1
 800d2ea:	d1c0      	bne.n	800d26e <_printf_float+0x316>
 800d2ec:	e68f      	b.n	800d00e <_printf_float+0xb6>
 800d2ee:	9a06      	ldr	r2, [sp, #24]
 800d2f0:	464b      	mov	r3, r9
 800d2f2:	4442      	add	r2, r8
 800d2f4:	4631      	mov	r1, r6
 800d2f6:	4628      	mov	r0, r5
 800d2f8:	47b8      	blx	r7
 800d2fa:	3001      	adds	r0, #1
 800d2fc:	d1c3      	bne.n	800d286 <_printf_float+0x32e>
 800d2fe:	e686      	b.n	800d00e <_printf_float+0xb6>
 800d300:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d304:	f1ba 0f01 	cmp.w	sl, #1
 800d308:	dc01      	bgt.n	800d30e <_printf_float+0x3b6>
 800d30a:	07db      	lsls	r3, r3, #31
 800d30c:	d536      	bpl.n	800d37c <_printf_float+0x424>
 800d30e:	2301      	movs	r3, #1
 800d310:	4642      	mov	r2, r8
 800d312:	4631      	mov	r1, r6
 800d314:	4628      	mov	r0, r5
 800d316:	47b8      	blx	r7
 800d318:	3001      	adds	r0, #1
 800d31a:	f43f ae78 	beq.w	800d00e <_printf_float+0xb6>
 800d31e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d322:	4631      	mov	r1, r6
 800d324:	4628      	mov	r0, r5
 800d326:	47b8      	blx	r7
 800d328:	3001      	adds	r0, #1
 800d32a:	f43f ae70 	beq.w	800d00e <_printf_float+0xb6>
 800d32e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d332:	2200      	movs	r2, #0
 800d334:	2300      	movs	r3, #0
 800d336:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d33a:	f7f3 fbe5 	bl	8000b08 <__aeabi_dcmpeq>
 800d33e:	b9c0      	cbnz	r0, 800d372 <_printf_float+0x41a>
 800d340:	4653      	mov	r3, sl
 800d342:	f108 0201 	add.w	r2, r8, #1
 800d346:	4631      	mov	r1, r6
 800d348:	4628      	mov	r0, r5
 800d34a:	47b8      	blx	r7
 800d34c:	3001      	adds	r0, #1
 800d34e:	d10c      	bne.n	800d36a <_printf_float+0x412>
 800d350:	e65d      	b.n	800d00e <_printf_float+0xb6>
 800d352:	2301      	movs	r3, #1
 800d354:	465a      	mov	r2, fp
 800d356:	4631      	mov	r1, r6
 800d358:	4628      	mov	r0, r5
 800d35a:	47b8      	blx	r7
 800d35c:	3001      	adds	r0, #1
 800d35e:	f43f ae56 	beq.w	800d00e <_printf_float+0xb6>
 800d362:	f108 0801 	add.w	r8, r8, #1
 800d366:	45d0      	cmp	r8, sl
 800d368:	dbf3      	blt.n	800d352 <_printf_float+0x3fa>
 800d36a:	464b      	mov	r3, r9
 800d36c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d370:	e6df      	b.n	800d132 <_printf_float+0x1da>
 800d372:	f04f 0800 	mov.w	r8, #0
 800d376:	f104 0b1a 	add.w	fp, r4, #26
 800d37a:	e7f4      	b.n	800d366 <_printf_float+0x40e>
 800d37c:	2301      	movs	r3, #1
 800d37e:	4642      	mov	r2, r8
 800d380:	e7e1      	b.n	800d346 <_printf_float+0x3ee>
 800d382:	2301      	movs	r3, #1
 800d384:	464a      	mov	r2, r9
 800d386:	4631      	mov	r1, r6
 800d388:	4628      	mov	r0, r5
 800d38a:	47b8      	blx	r7
 800d38c:	3001      	adds	r0, #1
 800d38e:	f43f ae3e 	beq.w	800d00e <_printf_float+0xb6>
 800d392:	f108 0801 	add.w	r8, r8, #1
 800d396:	68e3      	ldr	r3, [r4, #12]
 800d398:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d39a:	1a5b      	subs	r3, r3, r1
 800d39c:	4543      	cmp	r3, r8
 800d39e:	dcf0      	bgt.n	800d382 <_printf_float+0x42a>
 800d3a0:	e6fc      	b.n	800d19c <_printf_float+0x244>
 800d3a2:	f04f 0800 	mov.w	r8, #0
 800d3a6:	f104 0919 	add.w	r9, r4, #25
 800d3aa:	e7f4      	b.n	800d396 <_printf_float+0x43e>

0800d3ac <_printf_common>:
 800d3ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3b0:	4616      	mov	r6, r2
 800d3b2:	4698      	mov	r8, r3
 800d3b4:	688a      	ldr	r2, [r1, #8]
 800d3b6:	690b      	ldr	r3, [r1, #16]
 800d3b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	bfb8      	it	lt
 800d3c0:	4613      	movlt	r3, r2
 800d3c2:	6033      	str	r3, [r6, #0]
 800d3c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d3c8:	4607      	mov	r7, r0
 800d3ca:	460c      	mov	r4, r1
 800d3cc:	b10a      	cbz	r2, 800d3d2 <_printf_common+0x26>
 800d3ce:	3301      	adds	r3, #1
 800d3d0:	6033      	str	r3, [r6, #0]
 800d3d2:	6823      	ldr	r3, [r4, #0]
 800d3d4:	0699      	lsls	r1, r3, #26
 800d3d6:	bf42      	ittt	mi
 800d3d8:	6833      	ldrmi	r3, [r6, #0]
 800d3da:	3302      	addmi	r3, #2
 800d3dc:	6033      	strmi	r3, [r6, #0]
 800d3de:	6825      	ldr	r5, [r4, #0]
 800d3e0:	f015 0506 	ands.w	r5, r5, #6
 800d3e4:	d106      	bne.n	800d3f4 <_printf_common+0x48>
 800d3e6:	f104 0a19 	add.w	sl, r4, #25
 800d3ea:	68e3      	ldr	r3, [r4, #12]
 800d3ec:	6832      	ldr	r2, [r6, #0]
 800d3ee:	1a9b      	subs	r3, r3, r2
 800d3f0:	42ab      	cmp	r3, r5
 800d3f2:	dc26      	bgt.n	800d442 <_printf_common+0x96>
 800d3f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d3f8:	6822      	ldr	r2, [r4, #0]
 800d3fa:	3b00      	subs	r3, #0
 800d3fc:	bf18      	it	ne
 800d3fe:	2301      	movne	r3, #1
 800d400:	0692      	lsls	r2, r2, #26
 800d402:	d42b      	bmi.n	800d45c <_printf_common+0xb0>
 800d404:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d408:	4641      	mov	r1, r8
 800d40a:	4638      	mov	r0, r7
 800d40c:	47c8      	blx	r9
 800d40e:	3001      	adds	r0, #1
 800d410:	d01e      	beq.n	800d450 <_printf_common+0xa4>
 800d412:	6823      	ldr	r3, [r4, #0]
 800d414:	6922      	ldr	r2, [r4, #16]
 800d416:	f003 0306 	and.w	r3, r3, #6
 800d41a:	2b04      	cmp	r3, #4
 800d41c:	bf02      	ittt	eq
 800d41e:	68e5      	ldreq	r5, [r4, #12]
 800d420:	6833      	ldreq	r3, [r6, #0]
 800d422:	1aed      	subeq	r5, r5, r3
 800d424:	68a3      	ldr	r3, [r4, #8]
 800d426:	bf0c      	ite	eq
 800d428:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d42c:	2500      	movne	r5, #0
 800d42e:	4293      	cmp	r3, r2
 800d430:	bfc4      	itt	gt
 800d432:	1a9b      	subgt	r3, r3, r2
 800d434:	18ed      	addgt	r5, r5, r3
 800d436:	2600      	movs	r6, #0
 800d438:	341a      	adds	r4, #26
 800d43a:	42b5      	cmp	r5, r6
 800d43c:	d11a      	bne.n	800d474 <_printf_common+0xc8>
 800d43e:	2000      	movs	r0, #0
 800d440:	e008      	b.n	800d454 <_printf_common+0xa8>
 800d442:	2301      	movs	r3, #1
 800d444:	4652      	mov	r2, sl
 800d446:	4641      	mov	r1, r8
 800d448:	4638      	mov	r0, r7
 800d44a:	47c8      	blx	r9
 800d44c:	3001      	adds	r0, #1
 800d44e:	d103      	bne.n	800d458 <_printf_common+0xac>
 800d450:	f04f 30ff 	mov.w	r0, #4294967295
 800d454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d458:	3501      	adds	r5, #1
 800d45a:	e7c6      	b.n	800d3ea <_printf_common+0x3e>
 800d45c:	18e1      	adds	r1, r4, r3
 800d45e:	1c5a      	adds	r2, r3, #1
 800d460:	2030      	movs	r0, #48	@ 0x30
 800d462:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d466:	4422      	add	r2, r4
 800d468:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d46c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d470:	3302      	adds	r3, #2
 800d472:	e7c7      	b.n	800d404 <_printf_common+0x58>
 800d474:	2301      	movs	r3, #1
 800d476:	4622      	mov	r2, r4
 800d478:	4641      	mov	r1, r8
 800d47a:	4638      	mov	r0, r7
 800d47c:	47c8      	blx	r9
 800d47e:	3001      	adds	r0, #1
 800d480:	d0e6      	beq.n	800d450 <_printf_common+0xa4>
 800d482:	3601      	adds	r6, #1
 800d484:	e7d9      	b.n	800d43a <_printf_common+0x8e>
	...

0800d488 <_printf_i>:
 800d488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d48c:	7e0f      	ldrb	r7, [r1, #24]
 800d48e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d490:	2f78      	cmp	r7, #120	@ 0x78
 800d492:	4691      	mov	r9, r2
 800d494:	4680      	mov	r8, r0
 800d496:	460c      	mov	r4, r1
 800d498:	469a      	mov	sl, r3
 800d49a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d49e:	d807      	bhi.n	800d4b0 <_printf_i+0x28>
 800d4a0:	2f62      	cmp	r7, #98	@ 0x62
 800d4a2:	d80a      	bhi.n	800d4ba <_printf_i+0x32>
 800d4a4:	2f00      	cmp	r7, #0
 800d4a6:	f000 80d1 	beq.w	800d64c <_printf_i+0x1c4>
 800d4aa:	2f58      	cmp	r7, #88	@ 0x58
 800d4ac:	f000 80b8 	beq.w	800d620 <_printf_i+0x198>
 800d4b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d4b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d4b8:	e03a      	b.n	800d530 <_printf_i+0xa8>
 800d4ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d4be:	2b15      	cmp	r3, #21
 800d4c0:	d8f6      	bhi.n	800d4b0 <_printf_i+0x28>
 800d4c2:	a101      	add	r1, pc, #4	@ (adr r1, 800d4c8 <_printf_i+0x40>)
 800d4c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d4c8:	0800d521 	.word	0x0800d521
 800d4cc:	0800d535 	.word	0x0800d535
 800d4d0:	0800d4b1 	.word	0x0800d4b1
 800d4d4:	0800d4b1 	.word	0x0800d4b1
 800d4d8:	0800d4b1 	.word	0x0800d4b1
 800d4dc:	0800d4b1 	.word	0x0800d4b1
 800d4e0:	0800d535 	.word	0x0800d535
 800d4e4:	0800d4b1 	.word	0x0800d4b1
 800d4e8:	0800d4b1 	.word	0x0800d4b1
 800d4ec:	0800d4b1 	.word	0x0800d4b1
 800d4f0:	0800d4b1 	.word	0x0800d4b1
 800d4f4:	0800d633 	.word	0x0800d633
 800d4f8:	0800d55f 	.word	0x0800d55f
 800d4fc:	0800d5ed 	.word	0x0800d5ed
 800d500:	0800d4b1 	.word	0x0800d4b1
 800d504:	0800d4b1 	.word	0x0800d4b1
 800d508:	0800d655 	.word	0x0800d655
 800d50c:	0800d4b1 	.word	0x0800d4b1
 800d510:	0800d55f 	.word	0x0800d55f
 800d514:	0800d4b1 	.word	0x0800d4b1
 800d518:	0800d4b1 	.word	0x0800d4b1
 800d51c:	0800d5f5 	.word	0x0800d5f5
 800d520:	6833      	ldr	r3, [r6, #0]
 800d522:	1d1a      	adds	r2, r3, #4
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	6032      	str	r2, [r6, #0]
 800d528:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d52c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d530:	2301      	movs	r3, #1
 800d532:	e09c      	b.n	800d66e <_printf_i+0x1e6>
 800d534:	6833      	ldr	r3, [r6, #0]
 800d536:	6820      	ldr	r0, [r4, #0]
 800d538:	1d19      	adds	r1, r3, #4
 800d53a:	6031      	str	r1, [r6, #0]
 800d53c:	0606      	lsls	r6, r0, #24
 800d53e:	d501      	bpl.n	800d544 <_printf_i+0xbc>
 800d540:	681d      	ldr	r5, [r3, #0]
 800d542:	e003      	b.n	800d54c <_printf_i+0xc4>
 800d544:	0645      	lsls	r5, r0, #25
 800d546:	d5fb      	bpl.n	800d540 <_printf_i+0xb8>
 800d548:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d54c:	2d00      	cmp	r5, #0
 800d54e:	da03      	bge.n	800d558 <_printf_i+0xd0>
 800d550:	232d      	movs	r3, #45	@ 0x2d
 800d552:	426d      	negs	r5, r5
 800d554:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d558:	4858      	ldr	r0, [pc, #352]	@ (800d6bc <_printf_i+0x234>)
 800d55a:	230a      	movs	r3, #10
 800d55c:	e011      	b.n	800d582 <_printf_i+0xfa>
 800d55e:	6821      	ldr	r1, [r4, #0]
 800d560:	6833      	ldr	r3, [r6, #0]
 800d562:	0608      	lsls	r0, r1, #24
 800d564:	f853 5b04 	ldr.w	r5, [r3], #4
 800d568:	d402      	bmi.n	800d570 <_printf_i+0xe8>
 800d56a:	0649      	lsls	r1, r1, #25
 800d56c:	bf48      	it	mi
 800d56e:	b2ad      	uxthmi	r5, r5
 800d570:	2f6f      	cmp	r7, #111	@ 0x6f
 800d572:	4852      	ldr	r0, [pc, #328]	@ (800d6bc <_printf_i+0x234>)
 800d574:	6033      	str	r3, [r6, #0]
 800d576:	bf14      	ite	ne
 800d578:	230a      	movne	r3, #10
 800d57a:	2308      	moveq	r3, #8
 800d57c:	2100      	movs	r1, #0
 800d57e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d582:	6866      	ldr	r6, [r4, #4]
 800d584:	60a6      	str	r6, [r4, #8]
 800d586:	2e00      	cmp	r6, #0
 800d588:	db05      	blt.n	800d596 <_printf_i+0x10e>
 800d58a:	6821      	ldr	r1, [r4, #0]
 800d58c:	432e      	orrs	r6, r5
 800d58e:	f021 0104 	bic.w	r1, r1, #4
 800d592:	6021      	str	r1, [r4, #0]
 800d594:	d04b      	beq.n	800d62e <_printf_i+0x1a6>
 800d596:	4616      	mov	r6, r2
 800d598:	fbb5 f1f3 	udiv	r1, r5, r3
 800d59c:	fb03 5711 	mls	r7, r3, r1, r5
 800d5a0:	5dc7      	ldrb	r7, [r0, r7]
 800d5a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d5a6:	462f      	mov	r7, r5
 800d5a8:	42bb      	cmp	r3, r7
 800d5aa:	460d      	mov	r5, r1
 800d5ac:	d9f4      	bls.n	800d598 <_printf_i+0x110>
 800d5ae:	2b08      	cmp	r3, #8
 800d5b0:	d10b      	bne.n	800d5ca <_printf_i+0x142>
 800d5b2:	6823      	ldr	r3, [r4, #0]
 800d5b4:	07df      	lsls	r7, r3, #31
 800d5b6:	d508      	bpl.n	800d5ca <_printf_i+0x142>
 800d5b8:	6923      	ldr	r3, [r4, #16]
 800d5ba:	6861      	ldr	r1, [r4, #4]
 800d5bc:	4299      	cmp	r1, r3
 800d5be:	bfde      	ittt	le
 800d5c0:	2330      	movle	r3, #48	@ 0x30
 800d5c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d5c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d5ca:	1b92      	subs	r2, r2, r6
 800d5cc:	6122      	str	r2, [r4, #16]
 800d5ce:	f8cd a000 	str.w	sl, [sp]
 800d5d2:	464b      	mov	r3, r9
 800d5d4:	aa03      	add	r2, sp, #12
 800d5d6:	4621      	mov	r1, r4
 800d5d8:	4640      	mov	r0, r8
 800d5da:	f7ff fee7 	bl	800d3ac <_printf_common>
 800d5de:	3001      	adds	r0, #1
 800d5e0:	d14a      	bne.n	800d678 <_printf_i+0x1f0>
 800d5e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d5e6:	b004      	add	sp, #16
 800d5e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5ec:	6823      	ldr	r3, [r4, #0]
 800d5ee:	f043 0320 	orr.w	r3, r3, #32
 800d5f2:	6023      	str	r3, [r4, #0]
 800d5f4:	4832      	ldr	r0, [pc, #200]	@ (800d6c0 <_printf_i+0x238>)
 800d5f6:	2778      	movs	r7, #120	@ 0x78
 800d5f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d5fc:	6823      	ldr	r3, [r4, #0]
 800d5fe:	6831      	ldr	r1, [r6, #0]
 800d600:	061f      	lsls	r7, r3, #24
 800d602:	f851 5b04 	ldr.w	r5, [r1], #4
 800d606:	d402      	bmi.n	800d60e <_printf_i+0x186>
 800d608:	065f      	lsls	r7, r3, #25
 800d60a:	bf48      	it	mi
 800d60c:	b2ad      	uxthmi	r5, r5
 800d60e:	6031      	str	r1, [r6, #0]
 800d610:	07d9      	lsls	r1, r3, #31
 800d612:	bf44      	itt	mi
 800d614:	f043 0320 	orrmi.w	r3, r3, #32
 800d618:	6023      	strmi	r3, [r4, #0]
 800d61a:	b11d      	cbz	r5, 800d624 <_printf_i+0x19c>
 800d61c:	2310      	movs	r3, #16
 800d61e:	e7ad      	b.n	800d57c <_printf_i+0xf4>
 800d620:	4826      	ldr	r0, [pc, #152]	@ (800d6bc <_printf_i+0x234>)
 800d622:	e7e9      	b.n	800d5f8 <_printf_i+0x170>
 800d624:	6823      	ldr	r3, [r4, #0]
 800d626:	f023 0320 	bic.w	r3, r3, #32
 800d62a:	6023      	str	r3, [r4, #0]
 800d62c:	e7f6      	b.n	800d61c <_printf_i+0x194>
 800d62e:	4616      	mov	r6, r2
 800d630:	e7bd      	b.n	800d5ae <_printf_i+0x126>
 800d632:	6833      	ldr	r3, [r6, #0]
 800d634:	6825      	ldr	r5, [r4, #0]
 800d636:	6961      	ldr	r1, [r4, #20]
 800d638:	1d18      	adds	r0, r3, #4
 800d63a:	6030      	str	r0, [r6, #0]
 800d63c:	062e      	lsls	r6, r5, #24
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	d501      	bpl.n	800d646 <_printf_i+0x1be>
 800d642:	6019      	str	r1, [r3, #0]
 800d644:	e002      	b.n	800d64c <_printf_i+0x1c4>
 800d646:	0668      	lsls	r0, r5, #25
 800d648:	d5fb      	bpl.n	800d642 <_printf_i+0x1ba>
 800d64a:	8019      	strh	r1, [r3, #0]
 800d64c:	2300      	movs	r3, #0
 800d64e:	6123      	str	r3, [r4, #16]
 800d650:	4616      	mov	r6, r2
 800d652:	e7bc      	b.n	800d5ce <_printf_i+0x146>
 800d654:	6833      	ldr	r3, [r6, #0]
 800d656:	1d1a      	adds	r2, r3, #4
 800d658:	6032      	str	r2, [r6, #0]
 800d65a:	681e      	ldr	r6, [r3, #0]
 800d65c:	6862      	ldr	r2, [r4, #4]
 800d65e:	2100      	movs	r1, #0
 800d660:	4630      	mov	r0, r6
 800d662:	f7f2 fdd5 	bl	8000210 <memchr>
 800d666:	b108      	cbz	r0, 800d66c <_printf_i+0x1e4>
 800d668:	1b80      	subs	r0, r0, r6
 800d66a:	6060      	str	r0, [r4, #4]
 800d66c:	6863      	ldr	r3, [r4, #4]
 800d66e:	6123      	str	r3, [r4, #16]
 800d670:	2300      	movs	r3, #0
 800d672:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d676:	e7aa      	b.n	800d5ce <_printf_i+0x146>
 800d678:	6923      	ldr	r3, [r4, #16]
 800d67a:	4632      	mov	r2, r6
 800d67c:	4649      	mov	r1, r9
 800d67e:	4640      	mov	r0, r8
 800d680:	47d0      	blx	sl
 800d682:	3001      	adds	r0, #1
 800d684:	d0ad      	beq.n	800d5e2 <_printf_i+0x15a>
 800d686:	6823      	ldr	r3, [r4, #0]
 800d688:	079b      	lsls	r3, r3, #30
 800d68a:	d413      	bmi.n	800d6b4 <_printf_i+0x22c>
 800d68c:	68e0      	ldr	r0, [r4, #12]
 800d68e:	9b03      	ldr	r3, [sp, #12]
 800d690:	4298      	cmp	r0, r3
 800d692:	bfb8      	it	lt
 800d694:	4618      	movlt	r0, r3
 800d696:	e7a6      	b.n	800d5e6 <_printf_i+0x15e>
 800d698:	2301      	movs	r3, #1
 800d69a:	4632      	mov	r2, r6
 800d69c:	4649      	mov	r1, r9
 800d69e:	4640      	mov	r0, r8
 800d6a0:	47d0      	blx	sl
 800d6a2:	3001      	adds	r0, #1
 800d6a4:	d09d      	beq.n	800d5e2 <_printf_i+0x15a>
 800d6a6:	3501      	adds	r5, #1
 800d6a8:	68e3      	ldr	r3, [r4, #12]
 800d6aa:	9903      	ldr	r1, [sp, #12]
 800d6ac:	1a5b      	subs	r3, r3, r1
 800d6ae:	42ab      	cmp	r3, r5
 800d6b0:	dcf2      	bgt.n	800d698 <_printf_i+0x210>
 800d6b2:	e7eb      	b.n	800d68c <_printf_i+0x204>
 800d6b4:	2500      	movs	r5, #0
 800d6b6:	f104 0619 	add.w	r6, r4, #25
 800d6ba:	e7f5      	b.n	800d6a8 <_printf_i+0x220>
 800d6bc:	08010096 	.word	0x08010096
 800d6c0:	080100a7 	.word	0x080100a7

0800d6c4 <std>:
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	b510      	push	{r4, lr}
 800d6c8:	4604      	mov	r4, r0
 800d6ca:	e9c0 3300 	strd	r3, r3, [r0]
 800d6ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d6d2:	6083      	str	r3, [r0, #8]
 800d6d4:	8181      	strh	r1, [r0, #12]
 800d6d6:	6643      	str	r3, [r0, #100]	@ 0x64
 800d6d8:	81c2      	strh	r2, [r0, #14]
 800d6da:	6183      	str	r3, [r0, #24]
 800d6dc:	4619      	mov	r1, r3
 800d6de:	2208      	movs	r2, #8
 800d6e0:	305c      	adds	r0, #92	@ 0x5c
 800d6e2:	f000 fa2f 	bl	800db44 <memset>
 800d6e6:	4b0d      	ldr	r3, [pc, #52]	@ (800d71c <std+0x58>)
 800d6e8:	6263      	str	r3, [r4, #36]	@ 0x24
 800d6ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d720 <std+0x5c>)
 800d6ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d6ee:	4b0d      	ldr	r3, [pc, #52]	@ (800d724 <std+0x60>)
 800d6f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d6f2:	4b0d      	ldr	r3, [pc, #52]	@ (800d728 <std+0x64>)
 800d6f4:	6323      	str	r3, [r4, #48]	@ 0x30
 800d6f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d72c <std+0x68>)
 800d6f8:	6224      	str	r4, [r4, #32]
 800d6fa:	429c      	cmp	r4, r3
 800d6fc:	d006      	beq.n	800d70c <std+0x48>
 800d6fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d702:	4294      	cmp	r4, r2
 800d704:	d002      	beq.n	800d70c <std+0x48>
 800d706:	33d0      	adds	r3, #208	@ 0xd0
 800d708:	429c      	cmp	r4, r3
 800d70a:	d105      	bne.n	800d718 <std+0x54>
 800d70c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d714:	f000 bb1a 	b.w	800dd4c <__retarget_lock_init_recursive>
 800d718:	bd10      	pop	{r4, pc}
 800d71a:	bf00      	nop
 800d71c:	0800d995 	.word	0x0800d995
 800d720:	0800d9b7 	.word	0x0800d9b7
 800d724:	0800d9ef 	.word	0x0800d9ef
 800d728:	0800da13 	.word	0x0800da13
 800d72c:	20005094 	.word	0x20005094

0800d730 <stdio_exit_handler>:
 800d730:	4a02      	ldr	r2, [pc, #8]	@ (800d73c <stdio_exit_handler+0xc>)
 800d732:	4903      	ldr	r1, [pc, #12]	@ (800d740 <stdio_exit_handler+0x10>)
 800d734:	4803      	ldr	r0, [pc, #12]	@ (800d744 <stdio_exit_handler+0x14>)
 800d736:	f000 b869 	b.w	800d80c <_fwalk_sglue>
 800d73a:	bf00      	nop
 800d73c:	20000020 	.word	0x20000020
 800d740:	0800f951 	.word	0x0800f951
 800d744:	20000030 	.word	0x20000030

0800d748 <cleanup_stdio>:
 800d748:	6841      	ldr	r1, [r0, #4]
 800d74a:	4b0c      	ldr	r3, [pc, #48]	@ (800d77c <cleanup_stdio+0x34>)
 800d74c:	4299      	cmp	r1, r3
 800d74e:	b510      	push	{r4, lr}
 800d750:	4604      	mov	r4, r0
 800d752:	d001      	beq.n	800d758 <cleanup_stdio+0x10>
 800d754:	f002 f8fc 	bl	800f950 <_fflush_r>
 800d758:	68a1      	ldr	r1, [r4, #8]
 800d75a:	4b09      	ldr	r3, [pc, #36]	@ (800d780 <cleanup_stdio+0x38>)
 800d75c:	4299      	cmp	r1, r3
 800d75e:	d002      	beq.n	800d766 <cleanup_stdio+0x1e>
 800d760:	4620      	mov	r0, r4
 800d762:	f002 f8f5 	bl	800f950 <_fflush_r>
 800d766:	68e1      	ldr	r1, [r4, #12]
 800d768:	4b06      	ldr	r3, [pc, #24]	@ (800d784 <cleanup_stdio+0x3c>)
 800d76a:	4299      	cmp	r1, r3
 800d76c:	d004      	beq.n	800d778 <cleanup_stdio+0x30>
 800d76e:	4620      	mov	r0, r4
 800d770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d774:	f002 b8ec 	b.w	800f950 <_fflush_r>
 800d778:	bd10      	pop	{r4, pc}
 800d77a:	bf00      	nop
 800d77c:	20005094 	.word	0x20005094
 800d780:	200050fc 	.word	0x200050fc
 800d784:	20005164 	.word	0x20005164

0800d788 <global_stdio_init.part.0>:
 800d788:	b510      	push	{r4, lr}
 800d78a:	4b0b      	ldr	r3, [pc, #44]	@ (800d7b8 <global_stdio_init.part.0+0x30>)
 800d78c:	4c0b      	ldr	r4, [pc, #44]	@ (800d7bc <global_stdio_init.part.0+0x34>)
 800d78e:	4a0c      	ldr	r2, [pc, #48]	@ (800d7c0 <global_stdio_init.part.0+0x38>)
 800d790:	601a      	str	r2, [r3, #0]
 800d792:	4620      	mov	r0, r4
 800d794:	2200      	movs	r2, #0
 800d796:	2104      	movs	r1, #4
 800d798:	f7ff ff94 	bl	800d6c4 <std>
 800d79c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d7a0:	2201      	movs	r2, #1
 800d7a2:	2109      	movs	r1, #9
 800d7a4:	f7ff ff8e 	bl	800d6c4 <std>
 800d7a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d7ac:	2202      	movs	r2, #2
 800d7ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7b2:	2112      	movs	r1, #18
 800d7b4:	f7ff bf86 	b.w	800d6c4 <std>
 800d7b8:	200051cc 	.word	0x200051cc
 800d7bc:	20005094 	.word	0x20005094
 800d7c0:	0800d731 	.word	0x0800d731

0800d7c4 <__sfp_lock_acquire>:
 800d7c4:	4801      	ldr	r0, [pc, #4]	@ (800d7cc <__sfp_lock_acquire+0x8>)
 800d7c6:	f000 bac2 	b.w	800dd4e <__retarget_lock_acquire_recursive>
 800d7ca:	bf00      	nop
 800d7cc:	200051d5 	.word	0x200051d5

0800d7d0 <__sfp_lock_release>:
 800d7d0:	4801      	ldr	r0, [pc, #4]	@ (800d7d8 <__sfp_lock_release+0x8>)
 800d7d2:	f000 babd 	b.w	800dd50 <__retarget_lock_release_recursive>
 800d7d6:	bf00      	nop
 800d7d8:	200051d5 	.word	0x200051d5

0800d7dc <__sinit>:
 800d7dc:	b510      	push	{r4, lr}
 800d7de:	4604      	mov	r4, r0
 800d7e0:	f7ff fff0 	bl	800d7c4 <__sfp_lock_acquire>
 800d7e4:	6a23      	ldr	r3, [r4, #32]
 800d7e6:	b11b      	cbz	r3, 800d7f0 <__sinit+0x14>
 800d7e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7ec:	f7ff bff0 	b.w	800d7d0 <__sfp_lock_release>
 800d7f0:	4b04      	ldr	r3, [pc, #16]	@ (800d804 <__sinit+0x28>)
 800d7f2:	6223      	str	r3, [r4, #32]
 800d7f4:	4b04      	ldr	r3, [pc, #16]	@ (800d808 <__sinit+0x2c>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d1f5      	bne.n	800d7e8 <__sinit+0xc>
 800d7fc:	f7ff ffc4 	bl	800d788 <global_stdio_init.part.0>
 800d800:	e7f2      	b.n	800d7e8 <__sinit+0xc>
 800d802:	bf00      	nop
 800d804:	0800d749 	.word	0x0800d749
 800d808:	200051cc 	.word	0x200051cc

0800d80c <_fwalk_sglue>:
 800d80c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d810:	4607      	mov	r7, r0
 800d812:	4688      	mov	r8, r1
 800d814:	4614      	mov	r4, r2
 800d816:	2600      	movs	r6, #0
 800d818:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d81c:	f1b9 0901 	subs.w	r9, r9, #1
 800d820:	d505      	bpl.n	800d82e <_fwalk_sglue+0x22>
 800d822:	6824      	ldr	r4, [r4, #0]
 800d824:	2c00      	cmp	r4, #0
 800d826:	d1f7      	bne.n	800d818 <_fwalk_sglue+0xc>
 800d828:	4630      	mov	r0, r6
 800d82a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d82e:	89ab      	ldrh	r3, [r5, #12]
 800d830:	2b01      	cmp	r3, #1
 800d832:	d907      	bls.n	800d844 <_fwalk_sglue+0x38>
 800d834:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d838:	3301      	adds	r3, #1
 800d83a:	d003      	beq.n	800d844 <_fwalk_sglue+0x38>
 800d83c:	4629      	mov	r1, r5
 800d83e:	4638      	mov	r0, r7
 800d840:	47c0      	blx	r8
 800d842:	4306      	orrs	r6, r0
 800d844:	3568      	adds	r5, #104	@ 0x68
 800d846:	e7e9      	b.n	800d81c <_fwalk_sglue+0x10>

0800d848 <iprintf>:
 800d848:	b40f      	push	{r0, r1, r2, r3}
 800d84a:	b507      	push	{r0, r1, r2, lr}
 800d84c:	4906      	ldr	r1, [pc, #24]	@ (800d868 <iprintf+0x20>)
 800d84e:	ab04      	add	r3, sp, #16
 800d850:	6808      	ldr	r0, [r1, #0]
 800d852:	f853 2b04 	ldr.w	r2, [r3], #4
 800d856:	6881      	ldr	r1, [r0, #8]
 800d858:	9301      	str	r3, [sp, #4]
 800d85a:	f001 fedd 	bl	800f618 <_vfiprintf_r>
 800d85e:	b003      	add	sp, #12
 800d860:	f85d eb04 	ldr.w	lr, [sp], #4
 800d864:	b004      	add	sp, #16
 800d866:	4770      	bx	lr
 800d868:	2000002c 	.word	0x2000002c

0800d86c <_puts_r>:
 800d86c:	6a03      	ldr	r3, [r0, #32]
 800d86e:	b570      	push	{r4, r5, r6, lr}
 800d870:	6884      	ldr	r4, [r0, #8]
 800d872:	4605      	mov	r5, r0
 800d874:	460e      	mov	r6, r1
 800d876:	b90b      	cbnz	r3, 800d87c <_puts_r+0x10>
 800d878:	f7ff ffb0 	bl	800d7dc <__sinit>
 800d87c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d87e:	07db      	lsls	r3, r3, #31
 800d880:	d405      	bmi.n	800d88e <_puts_r+0x22>
 800d882:	89a3      	ldrh	r3, [r4, #12]
 800d884:	0598      	lsls	r0, r3, #22
 800d886:	d402      	bmi.n	800d88e <_puts_r+0x22>
 800d888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d88a:	f000 fa60 	bl	800dd4e <__retarget_lock_acquire_recursive>
 800d88e:	89a3      	ldrh	r3, [r4, #12]
 800d890:	0719      	lsls	r1, r3, #28
 800d892:	d502      	bpl.n	800d89a <_puts_r+0x2e>
 800d894:	6923      	ldr	r3, [r4, #16]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d135      	bne.n	800d906 <_puts_r+0x9a>
 800d89a:	4621      	mov	r1, r4
 800d89c:	4628      	mov	r0, r5
 800d89e:	f000 f8fb 	bl	800da98 <__swsetup_r>
 800d8a2:	b380      	cbz	r0, 800d906 <_puts_r+0x9a>
 800d8a4:	f04f 35ff 	mov.w	r5, #4294967295
 800d8a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d8aa:	07da      	lsls	r2, r3, #31
 800d8ac:	d405      	bmi.n	800d8ba <_puts_r+0x4e>
 800d8ae:	89a3      	ldrh	r3, [r4, #12]
 800d8b0:	059b      	lsls	r3, r3, #22
 800d8b2:	d402      	bmi.n	800d8ba <_puts_r+0x4e>
 800d8b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8b6:	f000 fa4b 	bl	800dd50 <__retarget_lock_release_recursive>
 800d8ba:	4628      	mov	r0, r5
 800d8bc:	bd70      	pop	{r4, r5, r6, pc}
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	da04      	bge.n	800d8cc <_puts_r+0x60>
 800d8c2:	69a2      	ldr	r2, [r4, #24]
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	dc17      	bgt.n	800d8f8 <_puts_r+0x8c>
 800d8c8:	290a      	cmp	r1, #10
 800d8ca:	d015      	beq.n	800d8f8 <_puts_r+0x8c>
 800d8cc:	6823      	ldr	r3, [r4, #0]
 800d8ce:	1c5a      	adds	r2, r3, #1
 800d8d0:	6022      	str	r2, [r4, #0]
 800d8d2:	7019      	strb	r1, [r3, #0]
 800d8d4:	68a3      	ldr	r3, [r4, #8]
 800d8d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d8da:	3b01      	subs	r3, #1
 800d8dc:	60a3      	str	r3, [r4, #8]
 800d8de:	2900      	cmp	r1, #0
 800d8e0:	d1ed      	bne.n	800d8be <_puts_r+0x52>
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	da11      	bge.n	800d90a <_puts_r+0x9e>
 800d8e6:	4622      	mov	r2, r4
 800d8e8:	210a      	movs	r1, #10
 800d8ea:	4628      	mov	r0, r5
 800d8ec:	f000 f895 	bl	800da1a <__swbuf_r>
 800d8f0:	3001      	adds	r0, #1
 800d8f2:	d0d7      	beq.n	800d8a4 <_puts_r+0x38>
 800d8f4:	250a      	movs	r5, #10
 800d8f6:	e7d7      	b.n	800d8a8 <_puts_r+0x3c>
 800d8f8:	4622      	mov	r2, r4
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	f000 f88d 	bl	800da1a <__swbuf_r>
 800d900:	3001      	adds	r0, #1
 800d902:	d1e7      	bne.n	800d8d4 <_puts_r+0x68>
 800d904:	e7ce      	b.n	800d8a4 <_puts_r+0x38>
 800d906:	3e01      	subs	r6, #1
 800d908:	e7e4      	b.n	800d8d4 <_puts_r+0x68>
 800d90a:	6823      	ldr	r3, [r4, #0]
 800d90c:	1c5a      	adds	r2, r3, #1
 800d90e:	6022      	str	r2, [r4, #0]
 800d910:	220a      	movs	r2, #10
 800d912:	701a      	strb	r2, [r3, #0]
 800d914:	e7ee      	b.n	800d8f4 <_puts_r+0x88>
	...

0800d918 <puts>:
 800d918:	4b02      	ldr	r3, [pc, #8]	@ (800d924 <puts+0xc>)
 800d91a:	4601      	mov	r1, r0
 800d91c:	6818      	ldr	r0, [r3, #0]
 800d91e:	f7ff bfa5 	b.w	800d86c <_puts_r>
 800d922:	bf00      	nop
 800d924:	2000002c 	.word	0x2000002c

0800d928 <sniprintf>:
 800d928:	b40c      	push	{r2, r3}
 800d92a:	b530      	push	{r4, r5, lr}
 800d92c:	4b18      	ldr	r3, [pc, #96]	@ (800d990 <sniprintf+0x68>)
 800d92e:	1e0c      	subs	r4, r1, #0
 800d930:	681d      	ldr	r5, [r3, #0]
 800d932:	b09d      	sub	sp, #116	@ 0x74
 800d934:	da08      	bge.n	800d948 <sniprintf+0x20>
 800d936:	238b      	movs	r3, #139	@ 0x8b
 800d938:	602b      	str	r3, [r5, #0]
 800d93a:	f04f 30ff 	mov.w	r0, #4294967295
 800d93e:	b01d      	add	sp, #116	@ 0x74
 800d940:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d944:	b002      	add	sp, #8
 800d946:	4770      	bx	lr
 800d948:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d94c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d950:	f04f 0300 	mov.w	r3, #0
 800d954:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d956:	bf14      	ite	ne
 800d958:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d95c:	4623      	moveq	r3, r4
 800d95e:	9304      	str	r3, [sp, #16]
 800d960:	9307      	str	r3, [sp, #28]
 800d962:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d966:	9002      	str	r0, [sp, #8]
 800d968:	9006      	str	r0, [sp, #24]
 800d96a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d96e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d970:	ab21      	add	r3, sp, #132	@ 0x84
 800d972:	a902      	add	r1, sp, #8
 800d974:	4628      	mov	r0, r5
 800d976:	9301      	str	r3, [sp, #4]
 800d978:	f001 fd28 	bl	800f3cc <_svfiprintf_r>
 800d97c:	1c43      	adds	r3, r0, #1
 800d97e:	bfbc      	itt	lt
 800d980:	238b      	movlt	r3, #139	@ 0x8b
 800d982:	602b      	strlt	r3, [r5, #0]
 800d984:	2c00      	cmp	r4, #0
 800d986:	d0da      	beq.n	800d93e <sniprintf+0x16>
 800d988:	9b02      	ldr	r3, [sp, #8]
 800d98a:	2200      	movs	r2, #0
 800d98c:	701a      	strb	r2, [r3, #0]
 800d98e:	e7d6      	b.n	800d93e <sniprintf+0x16>
 800d990:	2000002c 	.word	0x2000002c

0800d994 <__sread>:
 800d994:	b510      	push	{r4, lr}
 800d996:	460c      	mov	r4, r1
 800d998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d99c:	f000 f988 	bl	800dcb0 <_read_r>
 800d9a0:	2800      	cmp	r0, #0
 800d9a2:	bfab      	itete	ge
 800d9a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d9a6:	89a3      	ldrhlt	r3, [r4, #12]
 800d9a8:	181b      	addge	r3, r3, r0
 800d9aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d9ae:	bfac      	ite	ge
 800d9b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d9b2:	81a3      	strhlt	r3, [r4, #12]
 800d9b4:	bd10      	pop	{r4, pc}

0800d9b6 <__swrite>:
 800d9b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ba:	461f      	mov	r7, r3
 800d9bc:	898b      	ldrh	r3, [r1, #12]
 800d9be:	05db      	lsls	r3, r3, #23
 800d9c0:	4605      	mov	r5, r0
 800d9c2:	460c      	mov	r4, r1
 800d9c4:	4616      	mov	r6, r2
 800d9c6:	d505      	bpl.n	800d9d4 <__swrite+0x1e>
 800d9c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9cc:	2302      	movs	r3, #2
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	f000 f95c 	bl	800dc8c <_lseek_r>
 800d9d4:	89a3      	ldrh	r3, [r4, #12]
 800d9d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d9da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d9de:	81a3      	strh	r3, [r4, #12]
 800d9e0:	4632      	mov	r2, r6
 800d9e2:	463b      	mov	r3, r7
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ea:	f000 b973 	b.w	800dcd4 <_write_r>

0800d9ee <__sseek>:
 800d9ee:	b510      	push	{r4, lr}
 800d9f0:	460c      	mov	r4, r1
 800d9f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9f6:	f000 f949 	bl	800dc8c <_lseek_r>
 800d9fa:	1c43      	adds	r3, r0, #1
 800d9fc:	89a3      	ldrh	r3, [r4, #12]
 800d9fe:	bf15      	itete	ne
 800da00:	6560      	strne	r0, [r4, #84]	@ 0x54
 800da02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800da06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800da0a:	81a3      	strheq	r3, [r4, #12]
 800da0c:	bf18      	it	ne
 800da0e:	81a3      	strhne	r3, [r4, #12]
 800da10:	bd10      	pop	{r4, pc}

0800da12 <__sclose>:
 800da12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da16:	f000 b8cb 	b.w	800dbb0 <_close_r>

0800da1a <__swbuf_r>:
 800da1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da1c:	460e      	mov	r6, r1
 800da1e:	4614      	mov	r4, r2
 800da20:	4605      	mov	r5, r0
 800da22:	b118      	cbz	r0, 800da2c <__swbuf_r+0x12>
 800da24:	6a03      	ldr	r3, [r0, #32]
 800da26:	b90b      	cbnz	r3, 800da2c <__swbuf_r+0x12>
 800da28:	f7ff fed8 	bl	800d7dc <__sinit>
 800da2c:	69a3      	ldr	r3, [r4, #24]
 800da2e:	60a3      	str	r3, [r4, #8]
 800da30:	89a3      	ldrh	r3, [r4, #12]
 800da32:	071a      	lsls	r2, r3, #28
 800da34:	d501      	bpl.n	800da3a <__swbuf_r+0x20>
 800da36:	6923      	ldr	r3, [r4, #16]
 800da38:	b943      	cbnz	r3, 800da4c <__swbuf_r+0x32>
 800da3a:	4621      	mov	r1, r4
 800da3c:	4628      	mov	r0, r5
 800da3e:	f000 f82b 	bl	800da98 <__swsetup_r>
 800da42:	b118      	cbz	r0, 800da4c <__swbuf_r+0x32>
 800da44:	f04f 37ff 	mov.w	r7, #4294967295
 800da48:	4638      	mov	r0, r7
 800da4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da4c:	6823      	ldr	r3, [r4, #0]
 800da4e:	6922      	ldr	r2, [r4, #16]
 800da50:	1a98      	subs	r0, r3, r2
 800da52:	6963      	ldr	r3, [r4, #20]
 800da54:	b2f6      	uxtb	r6, r6
 800da56:	4283      	cmp	r3, r0
 800da58:	4637      	mov	r7, r6
 800da5a:	dc05      	bgt.n	800da68 <__swbuf_r+0x4e>
 800da5c:	4621      	mov	r1, r4
 800da5e:	4628      	mov	r0, r5
 800da60:	f001 ff76 	bl	800f950 <_fflush_r>
 800da64:	2800      	cmp	r0, #0
 800da66:	d1ed      	bne.n	800da44 <__swbuf_r+0x2a>
 800da68:	68a3      	ldr	r3, [r4, #8]
 800da6a:	3b01      	subs	r3, #1
 800da6c:	60a3      	str	r3, [r4, #8]
 800da6e:	6823      	ldr	r3, [r4, #0]
 800da70:	1c5a      	adds	r2, r3, #1
 800da72:	6022      	str	r2, [r4, #0]
 800da74:	701e      	strb	r6, [r3, #0]
 800da76:	6962      	ldr	r2, [r4, #20]
 800da78:	1c43      	adds	r3, r0, #1
 800da7a:	429a      	cmp	r2, r3
 800da7c:	d004      	beq.n	800da88 <__swbuf_r+0x6e>
 800da7e:	89a3      	ldrh	r3, [r4, #12]
 800da80:	07db      	lsls	r3, r3, #31
 800da82:	d5e1      	bpl.n	800da48 <__swbuf_r+0x2e>
 800da84:	2e0a      	cmp	r6, #10
 800da86:	d1df      	bne.n	800da48 <__swbuf_r+0x2e>
 800da88:	4621      	mov	r1, r4
 800da8a:	4628      	mov	r0, r5
 800da8c:	f001 ff60 	bl	800f950 <_fflush_r>
 800da90:	2800      	cmp	r0, #0
 800da92:	d0d9      	beq.n	800da48 <__swbuf_r+0x2e>
 800da94:	e7d6      	b.n	800da44 <__swbuf_r+0x2a>
	...

0800da98 <__swsetup_r>:
 800da98:	b538      	push	{r3, r4, r5, lr}
 800da9a:	4b29      	ldr	r3, [pc, #164]	@ (800db40 <__swsetup_r+0xa8>)
 800da9c:	4605      	mov	r5, r0
 800da9e:	6818      	ldr	r0, [r3, #0]
 800daa0:	460c      	mov	r4, r1
 800daa2:	b118      	cbz	r0, 800daac <__swsetup_r+0x14>
 800daa4:	6a03      	ldr	r3, [r0, #32]
 800daa6:	b90b      	cbnz	r3, 800daac <__swsetup_r+0x14>
 800daa8:	f7ff fe98 	bl	800d7dc <__sinit>
 800daac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dab0:	0719      	lsls	r1, r3, #28
 800dab2:	d422      	bmi.n	800dafa <__swsetup_r+0x62>
 800dab4:	06da      	lsls	r2, r3, #27
 800dab6:	d407      	bmi.n	800dac8 <__swsetup_r+0x30>
 800dab8:	2209      	movs	r2, #9
 800daba:	602a      	str	r2, [r5, #0]
 800dabc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dac0:	81a3      	strh	r3, [r4, #12]
 800dac2:	f04f 30ff 	mov.w	r0, #4294967295
 800dac6:	e033      	b.n	800db30 <__swsetup_r+0x98>
 800dac8:	0758      	lsls	r0, r3, #29
 800daca:	d512      	bpl.n	800daf2 <__swsetup_r+0x5a>
 800dacc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dace:	b141      	cbz	r1, 800dae2 <__swsetup_r+0x4a>
 800dad0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dad4:	4299      	cmp	r1, r3
 800dad6:	d002      	beq.n	800dade <__swsetup_r+0x46>
 800dad8:	4628      	mov	r0, r5
 800dada:	f000 ffa1 	bl	800ea20 <_free_r>
 800dade:	2300      	movs	r3, #0
 800dae0:	6363      	str	r3, [r4, #52]	@ 0x34
 800dae2:	89a3      	ldrh	r3, [r4, #12]
 800dae4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dae8:	81a3      	strh	r3, [r4, #12]
 800daea:	2300      	movs	r3, #0
 800daec:	6063      	str	r3, [r4, #4]
 800daee:	6923      	ldr	r3, [r4, #16]
 800daf0:	6023      	str	r3, [r4, #0]
 800daf2:	89a3      	ldrh	r3, [r4, #12]
 800daf4:	f043 0308 	orr.w	r3, r3, #8
 800daf8:	81a3      	strh	r3, [r4, #12]
 800dafa:	6923      	ldr	r3, [r4, #16]
 800dafc:	b94b      	cbnz	r3, 800db12 <__swsetup_r+0x7a>
 800dafe:	89a3      	ldrh	r3, [r4, #12]
 800db00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800db04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db08:	d003      	beq.n	800db12 <__swsetup_r+0x7a>
 800db0a:	4621      	mov	r1, r4
 800db0c:	4628      	mov	r0, r5
 800db0e:	f001 ff6d 	bl	800f9ec <__smakebuf_r>
 800db12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db16:	f013 0201 	ands.w	r2, r3, #1
 800db1a:	d00a      	beq.n	800db32 <__swsetup_r+0x9a>
 800db1c:	2200      	movs	r2, #0
 800db1e:	60a2      	str	r2, [r4, #8]
 800db20:	6962      	ldr	r2, [r4, #20]
 800db22:	4252      	negs	r2, r2
 800db24:	61a2      	str	r2, [r4, #24]
 800db26:	6922      	ldr	r2, [r4, #16]
 800db28:	b942      	cbnz	r2, 800db3c <__swsetup_r+0xa4>
 800db2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800db2e:	d1c5      	bne.n	800dabc <__swsetup_r+0x24>
 800db30:	bd38      	pop	{r3, r4, r5, pc}
 800db32:	0799      	lsls	r1, r3, #30
 800db34:	bf58      	it	pl
 800db36:	6962      	ldrpl	r2, [r4, #20]
 800db38:	60a2      	str	r2, [r4, #8]
 800db3a:	e7f4      	b.n	800db26 <__swsetup_r+0x8e>
 800db3c:	2000      	movs	r0, #0
 800db3e:	e7f7      	b.n	800db30 <__swsetup_r+0x98>
 800db40:	2000002c 	.word	0x2000002c

0800db44 <memset>:
 800db44:	4402      	add	r2, r0
 800db46:	4603      	mov	r3, r0
 800db48:	4293      	cmp	r3, r2
 800db4a:	d100      	bne.n	800db4e <memset+0xa>
 800db4c:	4770      	bx	lr
 800db4e:	f803 1b01 	strb.w	r1, [r3], #1
 800db52:	e7f9      	b.n	800db48 <memset+0x4>

0800db54 <strncpy>:
 800db54:	b510      	push	{r4, lr}
 800db56:	3901      	subs	r1, #1
 800db58:	4603      	mov	r3, r0
 800db5a:	b132      	cbz	r2, 800db6a <strncpy+0x16>
 800db5c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800db60:	f803 4b01 	strb.w	r4, [r3], #1
 800db64:	3a01      	subs	r2, #1
 800db66:	2c00      	cmp	r4, #0
 800db68:	d1f7      	bne.n	800db5a <strncpy+0x6>
 800db6a:	441a      	add	r2, r3
 800db6c:	2100      	movs	r1, #0
 800db6e:	4293      	cmp	r3, r2
 800db70:	d100      	bne.n	800db74 <strncpy+0x20>
 800db72:	bd10      	pop	{r4, pc}
 800db74:	f803 1b01 	strb.w	r1, [r3], #1
 800db78:	e7f9      	b.n	800db6e <strncpy+0x1a>

0800db7a <strstr>:
 800db7a:	780a      	ldrb	r2, [r1, #0]
 800db7c:	b570      	push	{r4, r5, r6, lr}
 800db7e:	b96a      	cbnz	r2, 800db9c <strstr+0x22>
 800db80:	bd70      	pop	{r4, r5, r6, pc}
 800db82:	429a      	cmp	r2, r3
 800db84:	d109      	bne.n	800db9a <strstr+0x20>
 800db86:	460c      	mov	r4, r1
 800db88:	4605      	mov	r5, r0
 800db8a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d0f6      	beq.n	800db80 <strstr+0x6>
 800db92:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800db96:	429e      	cmp	r6, r3
 800db98:	d0f7      	beq.n	800db8a <strstr+0x10>
 800db9a:	3001      	adds	r0, #1
 800db9c:	7803      	ldrb	r3, [r0, #0]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d1ef      	bne.n	800db82 <strstr+0x8>
 800dba2:	4618      	mov	r0, r3
 800dba4:	e7ec      	b.n	800db80 <strstr+0x6>
	...

0800dba8 <_localeconv_r>:
 800dba8:	4800      	ldr	r0, [pc, #0]	@ (800dbac <_localeconv_r+0x4>)
 800dbaa:	4770      	bx	lr
 800dbac:	2000016c 	.word	0x2000016c

0800dbb0 <_close_r>:
 800dbb0:	b538      	push	{r3, r4, r5, lr}
 800dbb2:	4d06      	ldr	r5, [pc, #24]	@ (800dbcc <_close_r+0x1c>)
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	4608      	mov	r0, r1
 800dbba:	602b      	str	r3, [r5, #0]
 800dbbc:	f7f5 fb24 	bl	8003208 <_close>
 800dbc0:	1c43      	adds	r3, r0, #1
 800dbc2:	d102      	bne.n	800dbca <_close_r+0x1a>
 800dbc4:	682b      	ldr	r3, [r5, #0]
 800dbc6:	b103      	cbz	r3, 800dbca <_close_r+0x1a>
 800dbc8:	6023      	str	r3, [r4, #0]
 800dbca:	bd38      	pop	{r3, r4, r5, pc}
 800dbcc:	200051d0 	.word	0x200051d0

0800dbd0 <_reclaim_reent>:
 800dbd0:	4b2d      	ldr	r3, [pc, #180]	@ (800dc88 <_reclaim_reent+0xb8>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4283      	cmp	r3, r0
 800dbd6:	b570      	push	{r4, r5, r6, lr}
 800dbd8:	4604      	mov	r4, r0
 800dbda:	d053      	beq.n	800dc84 <_reclaim_reent+0xb4>
 800dbdc:	69c3      	ldr	r3, [r0, #28]
 800dbde:	b31b      	cbz	r3, 800dc28 <_reclaim_reent+0x58>
 800dbe0:	68db      	ldr	r3, [r3, #12]
 800dbe2:	b163      	cbz	r3, 800dbfe <_reclaim_reent+0x2e>
 800dbe4:	2500      	movs	r5, #0
 800dbe6:	69e3      	ldr	r3, [r4, #28]
 800dbe8:	68db      	ldr	r3, [r3, #12]
 800dbea:	5959      	ldr	r1, [r3, r5]
 800dbec:	b9b1      	cbnz	r1, 800dc1c <_reclaim_reent+0x4c>
 800dbee:	3504      	adds	r5, #4
 800dbf0:	2d80      	cmp	r5, #128	@ 0x80
 800dbf2:	d1f8      	bne.n	800dbe6 <_reclaim_reent+0x16>
 800dbf4:	69e3      	ldr	r3, [r4, #28]
 800dbf6:	4620      	mov	r0, r4
 800dbf8:	68d9      	ldr	r1, [r3, #12]
 800dbfa:	f000 ff11 	bl	800ea20 <_free_r>
 800dbfe:	69e3      	ldr	r3, [r4, #28]
 800dc00:	6819      	ldr	r1, [r3, #0]
 800dc02:	b111      	cbz	r1, 800dc0a <_reclaim_reent+0x3a>
 800dc04:	4620      	mov	r0, r4
 800dc06:	f000 ff0b 	bl	800ea20 <_free_r>
 800dc0a:	69e3      	ldr	r3, [r4, #28]
 800dc0c:	689d      	ldr	r5, [r3, #8]
 800dc0e:	b15d      	cbz	r5, 800dc28 <_reclaim_reent+0x58>
 800dc10:	4629      	mov	r1, r5
 800dc12:	4620      	mov	r0, r4
 800dc14:	682d      	ldr	r5, [r5, #0]
 800dc16:	f000 ff03 	bl	800ea20 <_free_r>
 800dc1a:	e7f8      	b.n	800dc0e <_reclaim_reent+0x3e>
 800dc1c:	680e      	ldr	r6, [r1, #0]
 800dc1e:	4620      	mov	r0, r4
 800dc20:	f000 fefe 	bl	800ea20 <_free_r>
 800dc24:	4631      	mov	r1, r6
 800dc26:	e7e1      	b.n	800dbec <_reclaim_reent+0x1c>
 800dc28:	6961      	ldr	r1, [r4, #20]
 800dc2a:	b111      	cbz	r1, 800dc32 <_reclaim_reent+0x62>
 800dc2c:	4620      	mov	r0, r4
 800dc2e:	f000 fef7 	bl	800ea20 <_free_r>
 800dc32:	69e1      	ldr	r1, [r4, #28]
 800dc34:	b111      	cbz	r1, 800dc3c <_reclaim_reent+0x6c>
 800dc36:	4620      	mov	r0, r4
 800dc38:	f000 fef2 	bl	800ea20 <_free_r>
 800dc3c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dc3e:	b111      	cbz	r1, 800dc46 <_reclaim_reent+0x76>
 800dc40:	4620      	mov	r0, r4
 800dc42:	f000 feed 	bl	800ea20 <_free_r>
 800dc46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc48:	b111      	cbz	r1, 800dc50 <_reclaim_reent+0x80>
 800dc4a:	4620      	mov	r0, r4
 800dc4c:	f000 fee8 	bl	800ea20 <_free_r>
 800dc50:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dc52:	b111      	cbz	r1, 800dc5a <_reclaim_reent+0x8a>
 800dc54:	4620      	mov	r0, r4
 800dc56:	f000 fee3 	bl	800ea20 <_free_r>
 800dc5a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800dc5c:	b111      	cbz	r1, 800dc64 <_reclaim_reent+0x94>
 800dc5e:	4620      	mov	r0, r4
 800dc60:	f000 fede 	bl	800ea20 <_free_r>
 800dc64:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800dc66:	b111      	cbz	r1, 800dc6e <_reclaim_reent+0x9e>
 800dc68:	4620      	mov	r0, r4
 800dc6a:	f000 fed9 	bl	800ea20 <_free_r>
 800dc6e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800dc70:	b111      	cbz	r1, 800dc78 <_reclaim_reent+0xa8>
 800dc72:	4620      	mov	r0, r4
 800dc74:	f000 fed4 	bl	800ea20 <_free_r>
 800dc78:	6a23      	ldr	r3, [r4, #32]
 800dc7a:	b11b      	cbz	r3, 800dc84 <_reclaim_reent+0xb4>
 800dc7c:	4620      	mov	r0, r4
 800dc7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dc82:	4718      	bx	r3
 800dc84:	bd70      	pop	{r4, r5, r6, pc}
 800dc86:	bf00      	nop
 800dc88:	2000002c 	.word	0x2000002c

0800dc8c <_lseek_r>:
 800dc8c:	b538      	push	{r3, r4, r5, lr}
 800dc8e:	4d07      	ldr	r5, [pc, #28]	@ (800dcac <_lseek_r+0x20>)
 800dc90:	4604      	mov	r4, r0
 800dc92:	4608      	mov	r0, r1
 800dc94:	4611      	mov	r1, r2
 800dc96:	2200      	movs	r2, #0
 800dc98:	602a      	str	r2, [r5, #0]
 800dc9a:	461a      	mov	r2, r3
 800dc9c:	f7f5 fadb 	bl	8003256 <_lseek>
 800dca0:	1c43      	adds	r3, r0, #1
 800dca2:	d102      	bne.n	800dcaa <_lseek_r+0x1e>
 800dca4:	682b      	ldr	r3, [r5, #0]
 800dca6:	b103      	cbz	r3, 800dcaa <_lseek_r+0x1e>
 800dca8:	6023      	str	r3, [r4, #0]
 800dcaa:	bd38      	pop	{r3, r4, r5, pc}
 800dcac:	200051d0 	.word	0x200051d0

0800dcb0 <_read_r>:
 800dcb0:	b538      	push	{r3, r4, r5, lr}
 800dcb2:	4d07      	ldr	r5, [pc, #28]	@ (800dcd0 <_read_r+0x20>)
 800dcb4:	4604      	mov	r4, r0
 800dcb6:	4608      	mov	r0, r1
 800dcb8:	4611      	mov	r1, r2
 800dcba:	2200      	movs	r2, #0
 800dcbc:	602a      	str	r2, [r5, #0]
 800dcbe:	461a      	mov	r2, r3
 800dcc0:	f7f5 fa85 	bl	80031ce <_read>
 800dcc4:	1c43      	adds	r3, r0, #1
 800dcc6:	d102      	bne.n	800dcce <_read_r+0x1e>
 800dcc8:	682b      	ldr	r3, [r5, #0]
 800dcca:	b103      	cbz	r3, 800dcce <_read_r+0x1e>
 800dccc:	6023      	str	r3, [r4, #0]
 800dcce:	bd38      	pop	{r3, r4, r5, pc}
 800dcd0:	200051d0 	.word	0x200051d0

0800dcd4 <_write_r>:
 800dcd4:	b538      	push	{r3, r4, r5, lr}
 800dcd6:	4d07      	ldr	r5, [pc, #28]	@ (800dcf4 <_write_r+0x20>)
 800dcd8:	4604      	mov	r4, r0
 800dcda:	4608      	mov	r0, r1
 800dcdc:	4611      	mov	r1, r2
 800dcde:	2200      	movs	r2, #0
 800dce0:	602a      	str	r2, [r5, #0]
 800dce2:	461a      	mov	r2, r3
 800dce4:	f7f4 fea4 	bl	8002a30 <_write>
 800dce8:	1c43      	adds	r3, r0, #1
 800dcea:	d102      	bne.n	800dcf2 <_write_r+0x1e>
 800dcec:	682b      	ldr	r3, [r5, #0]
 800dcee:	b103      	cbz	r3, 800dcf2 <_write_r+0x1e>
 800dcf0:	6023      	str	r3, [r4, #0]
 800dcf2:	bd38      	pop	{r3, r4, r5, pc}
 800dcf4:	200051d0 	.word	0x200051d0

0800dcf8 <__errno>:
 800dcf8:	4b01      	ldr	r3, [pc, #4]	@ (800dd00 <__errno+0x8>)
 800dcfa:	6818      	ldr	r0, [r3, #0]
 800dcfc:	4770      	bx	lr
 800dcfe:	bf00      	nop
 800dd00:	2000002c 	.word	0x2000002c

0800dd04 <__libc_init_array>:
 800dd04:	b570      	push	{r4, r5, r6, lr}
 800dd06:	4d0d      	ldr	r5, [pc, #52]	@ (800dd3c <__libc_init_array+0x38>)
 800dd08:	4c0d      	ldr	r4, [pc, #52]	@ (800dd40 <__libc_init_array+0x3c>)
 800dd0a:	1b64      	subs	r4, r4, r5
 800dd0c:	10a4      	asrs	r4, r4, #2
 800dd0e:	2600      	movs	r6, #0
 800dd10:	42a6      	cmp	r6, r4
 800dd12:	d109      	bne.n	800dd28 <__libc_init_array+0x24>
 800dd14:	4d0b      	ldr	r5, [pc, #44]	@ (800dd44 <__libc_init_array+0x40>)
 800dd16:	4c0c      	ldr	r4, [pc, #48]	@ (800dd48 <__libc_init_array+0x44>)
 800dd18:	f001 ffd6 	bl	800fcc8 <_init>
 800dd1c:	1b64      	subs	r4, r4, r5
 800dd1e:	10a4      	asrs	r4, r4, #2
 800dd20:	2600      	movs	r6, #0
 800dd22:	42a6      	cmp	r6, r4
 800dd24:	d105      	bne.n	800dd32 <__libc_init_array+0x2e>
 800dd26:	bd70      	pop	{r4, r5, r6, pc}
 800dd28:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd2c:	4798      	blx	r3
 800dd2e:	3601      	adds	r6, #1
 800dd30:	e7ee      	b.n	800dd10 <__libc_init_array+0xc>
 800dd32:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd36:	4798      	blx	r3
 800dd38:	3601      	adds	r6, #1
 800dd3a:	e7f2      	b.n	800dd22 <__libc_init_array+0x1e>
 800dd3c:	08010404 	.word	0x08010404
 800dd40:	08010404 	.word	0x08010404
 800dd44:	08010404 	.word	0x08010404
 800dd48:	08010408 	.word	0x08010408

0800dd4c <__retarget_lock_init_recursive>:
 800dd4c:	4770      	bx	lr

0800dd4e <__retarget_lock_acquire_recursive>:
 800dd4e:	4770      	bx	lr

0800dd50 <__retarget_lock_release_recursive>:
 800dd50:	4770      	bx	lr

0800dd52 <memcpy>:
 800dd52:	440a      	add	r2, r1
 800dd54:	4291      	cmp	r1, r2
 800dd56:	f100 33ff 	add.w	r3, r0, #4294967295
 800dd5a:	d100      	bne.n	800dd5e <memcpy+0xc>
 800dd5c:	4770      	bx	lr
 800dd5e:	b510      	push	{r4, lr}
 800dd60:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd64:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd68:	4291      	cmp	r1, r2
 800dd6a:	d1f9      	bne.n	800dd60 <memcpy+0xe>
 800dd6c:	bd10      	pop	{r4, pc}

0800dd6e <quorem>:
 800dd6e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd72:	6903      	ldr	r3, [r0, #16]
 800dd74:	690c      	ldr	r4, [r1, #16]
 800dd76:	42a3      	cmp	r3, r4
 800dd78:	4607      	mov	r7, r0
 800dd7a:	db7e      	blt.n	800de7a <quorem+0x10c>
 800dd7c:	3c01      	subs	r4, #1
 800dd7e:	f101 0814 	add.w	r8, r1, #20
 800dd82:	00a3      	lsls	r3, r4, #2
 800dd84:	f100 0514 	add.w	r5, r0, #20
 800dd88:	9300      	str	r3, [sp, #0]
 800dd8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd8e:	9301      	str	r3, [sp, #4]
 800dd90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dd94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	429a      	cmp	r2, r3
 800dd9c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dda0:	fbb2 f6f3 	udiv	r6, r2, r3
 800dda4:	d32e      	bcc.n	800de04 <quorem+0x96>
 800dda6:	f04f 0a00 	mov.w	sl, #0
 800ddaa:	46c4      	mov	ip, r8
 800ddac:	46ae      	mov	lr, r5
 800ddae:	46d3      	mov	fp, sl
 800ddb0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ddb4:	b298      	uxth	r0, r3
 800ddb6:	fb06 a000 	mla	r0, r6, r0, sl
 800ddba:	0c02      	lsrs	r2, r0, #16
 800ddbc:	0c1b      	lsrs	r3, r3, #16
 800ddbe:	fb06 2303 	mla	r3, r6, r3, r2
 800ddc2:	f8de 2000 	ldr.w	r2, [lr]
 800ddc6:	b280      	uxth	r0, r0
 800ddc8:	b292      	uxth	r2, r2
 800ddca:	1a12      	subs	r2, r2, r0
 800ddcc:	445a      	add	r2, fp
 800ddce:	f8de 0000 	ldr.w	r0, [lr]
 800ddd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ddd6:	b29b      	uxth	r3, r3
 800ddd8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dddc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dde0:	b292      	uxth	r2, r2
 800dde2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dde6:	45e1      	cmp	r9, ip
 800dde8:	f84e 2b04 	str.w	r2, [lr], #4
 800ddec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ddf0:	d2de      	bcs.n	800ddb0 <quorem+0x42>
 800ddf2:	9b00      	ldr	r3, [sp, #0]
 800ddf4:	58eb      	ldr	r3, [r5, r3]
 800ddf6:	b92b      	cbnz	r3, 800de04 <quorem+0x96>
 800ddf8:	9b01      	ldr	r3, [sp, #4]
 800ddfa:	3b04      	subs	r3, #4
 800ddfc:	429d      	cmp	r5, r3
 800ddfe:	461a      	mov	r2, r3
 800de00:	d32f      	bcc.n	800de62 <quorem+0xf4>
 800de02:	613c      	str	r4, [r7, #16]
 800de04:	4638      	mov	r0, r7
 800de06:	f001 f97d 	bl	800f104 <__mcmp>
 800de0a:	2800      	cmp	r0, #0
 800de0c:	db25      	blt.n	800de5a <quorem+0xec>
 800de0e:	4629      	mov	r1, r5
 800de10:	2000      	movs	r0, #0
 800de12:	f858 2b04 	ldr.w	r2, [r8], #4
 800de16:	f8d1 c000 	ldr.w	ip, [r1]
 800de1a:	fa1f fe82 	uxth.w	lr, r2
 800de1e:	fa1f f38c 	uxth.w	r3, ip
 800de22:	eba3 030e 	sub.w	r3, r3, lr
 800de26:	4403      	add	r3, r0
 800de28:	0c12      	lsrs	r2, r2, #16
 800de2a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800de2e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800de32:	b29b      	uxth	r3, r3
 800de34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de38:	45c1      	cmp	r9, r8
 800de3a:	f841 3b04 	str.w	r3, [r1], #4
 800de3e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800de42:	d2e6      	bcs.n	800de12 <quorem+0xa4>
 800de44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800de48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800de4c:	b922      	cbnz	r2, 800de58 <quorem+0xea>
 800de4e:	3b04      	subs	r3, #4
 800de50:	429d      	cmp	r5, r3
 800de52:	461a      	mov	r2, r3
 800de54:	d30b      	bcc.n	800de6e <quorem+0x100>
 800de56:	613c      	str	r4, [r7, #16]
 800de58:	3601      	adds	r6, #1
 800de5a:	4630      	mov	r0, r6
 800de5c:	b003      	add	sp, #12
 800de5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de62:	6812      	ldr	r2, [r2, #0]
 800de64:	3b04      	subs	r3, #4
 800de66:	2a00      	cmp	r2, #0
 800de68:	d1cb      	bne.n	800de02 <quorem+0x94>
 800de6a:	3c01      	subs	r4, #1
 800de6c:	e7c6      	b.n	800ddfc <quorem+0x8e>
 800de6e:	6812      	ldr	r2, [r2, #0]
 800de70:	3b04      	subs	r3, #4
 800de72:	2a00      	cmp	r2, #0
 800de74:	d1ef      	bne.n	800de56 <quorem+0xe8>
 800de76:	3c01      	subs	r4, #1
 800de78:	e7ea      	b.n	800de50 <quorem+0xe2>
 800de7a:	2000      	movs	r0, #0
 800de7c:	e7ee      	b.n	800de5c <quorem+0xee>
	...

0800de80 <_dtoa_r>:
 800de80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de84:	69c7      	ldr	r7, [r0, #28]
 800de86:	b097      	sub	sp, #92	@ 0x5c
 800de88:	ed8d 0b04 	vstr	d0, [sp, #16]
 800de8c:	ec55 4b10 	vmov	r4, r5, d0
 800de90:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800de92:	9107      	str	r1, [sp, #28]
 800de94:	4681      	mov	r9, r0
 800de96:	920c      	str	r2, [sp, #48]	@ 0x30
 800de98:	9311      	str	r3, [sp, #68]	@ 0x44
 800de9a:	b97f      	cbnz	r7, 800debc <_dtoa_r+0x3c>
 800de9c:	2010      	movs	r0, #16
 800de9e:	f000 fe09 	bl	800eab4 <malloc>
 800dea2:	4602      	mov	r2, r0
 800dea4:	f8c9 001c 	str.w	r0, [r9, #28]
 800dea8:	b920      	cbnz	r0, 800deb4 <_dtoa_r+0x34>
 800deaa:	4ba9      	ldr	r3, [pc, #676]	@ (800e150 <_dtoa_r+0x2d0>)
 800deac:	21ef      	movs	r1, #239	@ 0xef
 800deae:	48a9      	ldr	r0, [pc, #676]	@ (800e154 <_dtoa_r+0x2d4>)
 800deb0:	f001 fe24 	bl	800fafc <__assert_func>
 800deb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800deb8:	6007      	str	r7, [r0, #0]
 800deba:	60c7      	str	r7, [r0, #12]
 800debc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dec0:	6819      	ldr	r1, [r3, #0]
 800dec2:	b159      	cbz	r1, 800dedc <_dtoa_r+0x5c>
 800dec4:	685a      	ldr	r2, [r3, #4]
 800dec6:	604a      	str	r2, [r1, #4]
 800dec8:	2301      	movs	r3, #1
 800deca:	4093      	lsls	r3, r2
 800decc:	608b      	str	r3, [r1, #8]
 800dece:	4648      	mov	r0, r9
 800ded0:	f000 fee6 	bl	800eca0 <_Bfree>
 800ded4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ded8:	2200      	movs	r2, #0
 800deda:	601a      	str	r2, [r3, #0]
 800dedc:	1e2b      	subs	r3, r5, #0
 800dede:	bfb9      	ittee	lt
 800dee0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dee4:	9305      	strlt	r3, [sp, #20]
 800dee6:	2300      	movge	r3, #0
 800dee8:	6033      	strge	r3, [r6, #0]
 800deea:	9f05      	ldr	r7, [sp, #20]
 800deec:	4b9a      	ldr	r3, [pc, #616]	@ (800e158 <_dtoa_r+0x2d8>)
 800deee:	bfbc      	itt	lt
 800def0:	2201      	movlt	r2, #1
 800def2:	6032      	strlt	r2, [r6, #0]
 800def4:	43bb      	bics	r3, r7
 800def6:	d112      	bne.n	800df1e <_dtoa_r+0x9e>
 800def8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800defa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800defe:	6013      	str	r3, [r2, #0]
 800df00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800df04:	4323      	orrs	r3, r4
 800df06:	f000 855a 	beq.w	800e9be <_dtoa_r+0xb3e>
 800df0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800df0c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e16c <_dtoa_r+0x2ec>
 800df10:	2b00      	cmp	r3, #0
 800df12:	f000 855c 	beq.w	800e9ce <_dtoa_r+0xb4e>
 800df16:	f10a 0303 	add.w	r3, sl, #3
 800df1a:	f000 bd56 	b.w	800e9ca <_dtoa_r+0xb4a>
 800df1e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800df22:	2200      	movs	r2, #0
 800df24:	ec51 0b17 	vmov	r0, r1, d7
 800df28:	2300      	movs	r3, #0
 800df2a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800df2e:	f7f2 fdeb 	bl	8000b08 <__aeabi_dcmpeq>
 800df32:	4680      	mov	r8, r0
 800df34:	b158      	cbz	r0, 800df4e <_dtoa_r+0xce>
 800df36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800df38:	2301      	movs	r3, #1
 800df3a:	6013      	str	r3, [r2, #0]
 800df3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800df3e:	b113      	cbz	r3, 800df46 <_dtoa_r+0xc6>
 800df40:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800df42:	4b86      	ldr	r3, [pc, #536]	@ (800e15c <_dtoa_r+0x2dc>)
 800df44:	6013      	str	r3, [r2, #0]
 800df46:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e170 <_dtoa_r+0x2f0>
 800df4a:	f000 bd40 	b.w	800e9ce <_dtoa_r+0xb4e>
 800df4e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800df52:	aa14      	add	r2, sp, #80	@ 0x50
 800df54:	a915      	add	r1, sp, #84	@ 0x54
 800df56:	4648      	mov	r0, r9
 800df58:	f001 f984 	bl	800f264 <__d2b>
 800df5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800df60:	9002      	str	r0, [sp, #8]
 800df62:	2e00      	cmp	r6, #0
 800df64:	d078      	beq.n	800e058 <_dtoa_r+0x1d8>
 800df66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df68:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800df6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800df74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800df78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800df7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800df80:	4619      	mov	r1, r3
 800df82:	2200      	movs	r2, #0
 800df84:	4b76      	ldr	r3, [pc, #472]	@ (800e160 <_dtoa_r+0x2e0>)
 800df86:	f7f2 f99f 	bl	80002c8 <__aeabi_dsub>
 800df8a:	a36b      	add	r3, pc, #428	@ (adr r3, 800e138 <_dtoa_r+0x2b8>)
 800df8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df90:	f7f2 fb52 	bl	8000638 <__aeabi_dmul>
 800df94:	a36a      	add	r3, pc, #424	@ (adr r3, 800e140 <_dtoa_r+0x2c0>)
 800df96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df9a:	f7f2 f997 	bl	80002cc <__adddf3>
 800df9e:	4604      	mov	r4, r0
 800dfa0:	4630      	mov	r0, r6
 800dfa2:	460d      	mov	r5, r1
 800dfa4:	f7f2 fade 	bl	8000564 <__aeabi_i2d>
 800dfa8:	a367      	add	r3, pc, #412	@ (adr r3, 800e148 <_dtoa_r+0x2c8>)
 800dfaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfae:	f7f2 fb43 	bl	8000638 <__aeabi_dmul>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	460b      	mov	r3, r1
 800dfb6:	4620      	mov	r0, r4
 800dfb8:	4629      	mov	r1, r5
 800dfba:	f7f2 f987 	bl	80002cc <__adddf3>
 800dfbe:	4604      	mov	r4, r0
 800dfc0:	460d      	mov	r5, r1
 800dfc2:	f7f2 fde9 	bl	8000b98 <__aeabi_d2iz>
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	4607      	mov	r7, r0
 800dfca:	2300      	movs	r3, #0
 800dfcc:	4620      	mov	r0, r4
 800dfce:	4629      	mov	r1, r5
 800dfd0:	f7f2 fda4 	bl	8000b1c <__aeabi_dcmplt>
 800dfd4:	b140      	cbz	r0, 800dfe8 <_dtoa_r+0x168>
 800dfd6:	4638      	mov	r0, r7
 800dfd8:	f7f2 fac4 	bl	8000564 <__aeabi_i2d>
 800dfdc:	4622      	mov	r2, r4
 800dfde:	462b      	mov	r3, r5
 800dfe0:	f7f2 fd92 	bl	8000b08 <__aeabi_dcmpeq>
 800dfe4:	b900      	cbnz	r0, 800dfe8 <_dtoa_r+0x168>
 800dfe6:	3f01      	subs	r7, #1
 800dfe8:	2f16      	cmp	r7, #22
 800dfea:	d852      	bhi.n	800e092 <_dtoa_r+0x212>
 800dfec:	4b5d      	ldr	r3, [pc, #372]	@ (800e164 <_dtoa_r+0x2e4>)
 800dfee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dff6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dffa:	f7f2 fd8f 	bl	8000b1c <__aeabi_dcmplt>
 800dffe:	2800      	cmp	r0, #0
 800e000:	d049      	beq.n	800e096 <_dtoa_r+0x216>
 800e002:	3f01      	subs	r7, #1
 800e004:	2300      	movs	r3, #0
 800e006:	9310      	str	r3, [sp, #64]	@ 0x40
 800e008:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e00a:	1b9b      	subs	r3, r3, r6
 800e00c:	1e5a      	subs	r2, r3, #1
 800e00e:	bf45      	ittet	mi
 800e010:	f1c3 0301 	rsbmi	r3, r3, #1
 800e014:	9300      	strmi	r3, [sp, #0]
 800e016:	2300      	movpl	r3, #0
 800e018:	2300      	movmi	r3, #0
 800e01a:	9206      	str	r2, [sp, #24]
 800e01c:	bf54      	ite	pl
 800e01e:	9300      	strpl	r3, [sp, #0]
 800e020:	9306      	strmi	r3, [sp, #24]
 800e022:	2f00      	cmp	r7, #0
 800e024:	db39      	blt.n	800e09a <_dtoa_r+0x21a>
 800e026:	9b06      	ldr	r3, [sp, #24]
 800e028:	970d      	str	r7, [sp, #52]	@ 0x34
 800e02a:	443b      	add	r3, r7
 800e02c:	9306      	str	r3, [sp, #24]
 800e02e:	2300      	movs	r3, #0
 800e030:	9308      	str	r3, [sp, #32]
 800e032:	9b07      	ldr	r3, [sp, #28]
 800e034:	2b09      	cmp	r3, #9
 800e036:	d863      	bhi.n	800e100 <_dtoa_r+0x280>
 800e038:	2b05      	cmp	r3, #5
 800e03a:	bfc4      	itt	gt
 800e03c:	3b04      	subgt	r3, #4
 800e03e:	9307      	strgt	r3, [sp, #28]
 800e040:	9b07      	ldr	r3, [sp, #28]
 800e042:	f1a3 0302 	sub.w	r3, r3, #2
 800e046:	bfcc      	ite	gt
 800e048:	2400      	movgt	r4, #0
 800e04a:	2401      	movle	r4, #1
 800e04c:	2b03      	cmp	r3, #3
 800e04e:	d863      	bhi.n	800e118 <_dtoa_r+0x298>
 800e050:	e8df f003 	tbb	[pc, r3]
 800e054:	2b375452 	.word	0x2b375452
 800e058:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e05c:	441e      	add	r6, r3
 800e05e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e062:	2b20      	cmp	r3, #32
 800e064:	bfc1      	itttt	gt
 800e066:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e06a:	409f      	lslgt	r7, r3
 800e06c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e070:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e074:	bfd6      	itet	le
 800e076:	f1c3 0320 	rsble	r3, r3, #32
 800e07a:	ea47 0003 	orrgt.w	r0, r7, r3
 800e07e:	fa04 f003 	lslle.w	r0, r4, r3
 800e082:	f7f2 fa5f 	bl	8000544 <__aeabi_ui2d>
 800e086:	2201      	movs	r2, #1
 800e088:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e08c:	3e01      	subs	r6, #1
 800e08e:	9212      	str	r2, [sp, #72]	@ 0x48
 800e090:	e776      	b.n	800df80 <_dtoa_r+0x100>
 800e092:	2301      	movs	r3, #1
 800e094:	e7b7      	b.n	800e006 <_dtoa_r+0x186>
 800e096:	9010      	str	r0, [sp, #64]	@ 0x40
 800e098:	e7b6      	b.n	800e008 <_dtoa_r+0x188>
 800e09a:	9b00      	ldr	r3, [sp, #0]
 800e09c:	1bdb      	subs	r3, r3, r7
 800e09e:	9300      	str	r3, [sp, #0]
 800e0a0:	427b      	negs	r3, r7
 800e0a2:	9308      	str	r3, [sp, #32]
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800e0a8:	e7c3      	b.n	800e032 <_dtoa_r+0x1b2>
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0b0:	eb07 0b03 	add.w	fp, r7, r3
 800e0b4:	f10b 0301 	add.w	r3, fp, #1
 800e0b8:	2b01      	cmp	r3, #1
 800e0ba:	9303      	str	r3, [sp, #12]
 800e0bc:	bfb8      	it	lt
 800e0be:	2301      	movlt	r3, #1
 800e0c0:	e006      	b.n	800e0d0 <_dtoa_r+0x250>
 800e0c2:	2301      	movs	r3, #1
 800e0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	dd28      	ble.n	800e11e <_dtoa_r+0x29e>
 800e0cc:	469b      	mov	fp, r3
 800e0ce:	9303      	str	r3, [sp, #12]
 800e0d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e0d4:	2100      	movs	r1, #0
 800e0d6:	2204      	movs	r2, #4
 800e0d8:	f102 0514 	add.w	r5, r2, #20
 800e0dc:	429d      	cmp	r5, r3
 800e0de:	d926      	bls.n	800e12e <_dtoa_r+0x2ae>
 800e0e0:	6041      	str	r1, [r0, #4]
 800e0e2:	4648      	mov	r0, r9
 800e0e4:	f000 fd9c 	bl	800ec20 <_Balloc>
 800e0e8:	4682      	mov	sl, r0
 800e0ea:	2800      	cmp	r0, #0
 800e0ec:	d142      	bne.n	800e174 <_dtoa_r+0x2f4>
 800e0ee:	4b1e      	ldr	r3, [pc, #120]	@ (800e168 <_dtoa_r+0x2e8>)
 800e0f0:	4602      	mov	r2, r0
 800e0f2:	f240 11af 	movw	r1, #431	@ 0x1af
 800e0f6:	e6da      	b.n	800deae <_dtoa_r+0x2e>
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	e7e3      	b.n	800e0c4 <_dtoa_r+0x244>
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	e7d5      	b.n	800e0ac <_dtoa_r+0x22c>
 800e100:	2401      	movs	r4, #1
 800e102:	2300      	movs	r3, #0
 800e104:	9307      	str	r3, [sp, #28]
 800e106:	9409      	str	r4, [sp, #36]	@ 0x24
 800e108:	f04f 3bff 	mov.w	fp, #4294967295
 800e10c:	2200      	movs	r2, #0
 800e10e:	f8cd b00c 	str.w	fp, [sp, #12]
 800e112:	2312      	movs	r3, #18
 800e114:	920c      	str	r2, [sp, #48]	@ 0x30
 800e116:	e7db      	b.n	800e0d0 <_dtoa_r+0x250>
 800e118:	2301      	movs	r3, #1
 800e11a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e11c:	e7f4      	b.n	800e108 <_dtoa_r+0x288>
 800e11e:	f04f 0b01 	mov.w	fp, #1
 800e122:	f8cd b00c 	str.w	fp, [sp, #12]
 800e126:	465b      	mov	r3, fp
 800e128:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e12c:	e7d0      	b.n	800e0d0 <_dtoa_r+0x250>
 800e12e:	3101      	adds	r1, #1
 800e130:	0052      	lsls	r2, r2, #1
 800e132:	e7d1      	b.n	800e0d8 <_dtoa_r+0x258>
 800e134:	f3af 8000 	nop.w
 800e138:	636f4361 	.word	0x636f4361
 800e13c:	3fd287a7 	.word	0x3fd287a7
 800e140:	8b60c8b3 	.word	0x8b60c8b3
 800e144:	3fc68a28 	.word	0x3fc68a28
 800e148:	509f79fb 	.word	0x509f79fb
 800e14c:	3fd34413 	.word	0x3fd34413
 800e150:	080100c5 	.word	0x080100c5
 800e154:	080100dc 	.word	0x080100dc
 800e158:	7ff00000 	.word	0x7ff00000
 800e15c:	08010095 	.word	0x08010095
 800e160:	3ff80000 	.word	0x3ff80000
 800e164:	08010230 	.word	0x08010230
 800e168:	08010134 	.word	0x08010134
 800e16c:	080100c1 	.word	0x080100c1
 800e170:	08010094 	.word	0x08010094
 800e174:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e178:	6018      	str	r0, [r3, #0]
 800e17a:	9b03      	ldr	r3, [sp, #12]
 800e17c:	2b0e      	cmp	r3, #14
 800e17e:	f200 80a1 	bhi.w	800e2c4 <_dtoa_r+0x444>
 800e182:	2c00      	cmp	r4, #0
 800e184:	f000 809e 	beq.w	800e2c4 <_dtoa_r+0x444>
 800e188:	2f00      	cmp	r7, #0
 800e18a:	dd33      	ble.n	800e1f4 <_dtoa_r+0x374>
 800e18c:	4b9c      	ldr	r3, [pc, #624]	@ (800e400 <_dtoa_r+0x580>)
 800e18e:	f007 020f 	and.w	r2, r7, #15
 800e192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e196:	ed93 7b00 	vldr	d7, [r3]
 800e19a:	05f8      	lsls	r0, r7, #23
 800e19c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e1a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e1a4:	d516      	bpl.n	800e1d4 <_dtoa_r+0x354>
 800e1a6:	4b97      	ldr	r3, [pc, #604]	@ (800e404 <_dtoa_r+0x584>)
 800e1a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e1ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e1b0:	f7f2 fb6c 	bl	800088c <__aeabi_ddiv>
 800e1b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1b8:	f004 040f 	and.w	r4, r4, #15
 800e1bc:	2603      	movs	r6, #3
 800e1be:	4d91      	ldr	r5, [pc, #580]	@ (800e404 <_dtoa_r+0x584>)
 800e1c0:	b954      	cbnz	r4, 800e1d8 <_dtoa_r+0x358>
 800e1c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e1c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e1ca:	f7f2 fb5f 	bl	800088c <__aeabi_ddiv>
 800e1ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1d2:	e028      	b.n	800e226 <_dtoa_r+0x3a6>
 800e1d4:	2602      	movs	r6, #2
 800e1d6:	e7f2      	b.n	800e1be <_dtoa_r+0x33e>
 800e1d8:	07e1      	lsls	r1, r4, #31
 800e1da:	d508      	bpl.n	800e1ee <_dtoa_r+0x36e>
 800e1dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e1e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e1e4:	f7f2 fa28 	bl	8000638 <__aeabi_dmul>
 800e1e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e1ec:	3601      	adds	r6, #1
 800e1ee:	1064      	asrs	r4, r4, #1
 800e1f0:	3508      	adds	r5, #8
 800e1f2:	e7e5      	b.n	800e1c0 <_dtoa_r+0x340>
 800e1f4:	f000 80af 	beq.w	800e356 <_dtoa_r+0x4d6>
 800e1f8:	427c      	negs	r4, r7
 800e1fa:	4b81      	ldr	r3, [pc, #516]	@ (800e400 <_dtoa_r+0x580>)
 800e1fc:	4d81      	ldr	r5, [pc, #516]	@ (800e404 <_dtoa_r+0x584>)
 800e1fe:	f004 020f 	and.w	r2, r4, #15
 800e202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e20a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e20e:	f7f2 fa13 	bl	8000638 <__aeabi_dmul>
 800e212:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e216:	1124      	asrs	r4, r4, #4
 800e218:	2300      	movs	r3, #0
 800e21a:	2602      	movs	r6, #2
 800e21c:	2c00      	cmp	r4, #0
 800e21e:	f040 808f 	bne.w	800e340 <_dtoa_r+0x4c0>
 800e222:	2b00      	cmp	r3, #0
 800e224:	d1d3      	bne.n	800e1ce <_dtoa_r+0x34e>
 800e226:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e228:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	f000 8094 	beq.w	800e35a <_dtoa_r+0x4da>
 800e232:	4b75      	ldr	r3, [pc, #468]	@ (800e408 <_dtoa_r+0x588>)
 800e234:	2200      	movs	r2, #0
 800e236:	4620      	mov	r0, r4
 800e238:	4629      	mov	r1, r5
 800e23a:	f7f2 fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800e23e:	2800      	cmp	r0, #0
 800e240:	f000 808b 	beq.w	800e35a <_dtoa_r+0x4da>
 800e244:	9b03      	ldr	r3, [sp, #12]
 800e246:	2b00      	cmp	r3, #0
 800e248:	f000 8087 	beq.w	800e35a <_dtoa_r+0x4da>
 800e24c:	f1bb 0f00 	cmp.w	fp, #0
 800e250:	dd34      	ble.n	800e2bc <_dtoa_r+0x43c>
 800e252:	4620      	mov	r0, r4
 800e254:	4b6d      	ldr	r3, [pc, #436]	@ (800e40c <_dtoa_r+0x58c>)
 800e256:	2200      	movs	r2, #0
 800e258:	4629      	mov	r1, r5
 800e25a:	f7f2 f9ed 	bl	8000638 <__aeabi_dmul>
 800e25e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e262:	f107 38ff 	add.w	r8, r7, #4294967295
 800e266:	3601      	adds	r6, #1
 800e268:	465c      	mov	r4, fp
 800e26a:	4630      	mov	r0, r6
 800e26c:	f7f2 f97a 	bl	8000564 <__aeabi_i2d>
 800e270:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e274:	f7f2 f9e0 	bl	8000638 <__aeabi_dmul>
 800e278:	4b65      	ldr	r3, [pc, #404]	@ (800e410 <_dtoa_r+0x590>)
 800e27a:	2200      	movs	r2, #0
 800e27c:	f7f2 f826 	bl	80002cc <__adddf3>
 800e280:	4605      	mov	r5, r0
 800e282:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e286:	2c00      	cmp	r4, #0
 800e288:	d16a      	bne.n	800e360 <_dtoa_r+0x4e0>
 800e28a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e28e:	4b61      	ldr	r3, [pc, #388]	@ (800e414 <_dtoa_r+0x594>)
 800e290:	2200      	movs	r2, #0
 800e292:	f7f2 f819 	bl	80002c8 <__aeabi_dsub>
 800e296:	4602      	mov	r2, r0
 800e298:	460b      	mov	r3, r1
 800e29a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e29e:	462a      	mov	r2, r5
 800e2a0:	4633      	mov	r3, r6
 800e2a2:	f7f2 fc59 	bl	8000b58 <__aeabi_dcmpgt>
 800e2a6:	2800      	cmp	r0, #0
 800e2a8:	f040 8298 	bne.w	800e7dc <_dtoa_r+0x95c>
 800e2ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2b0:	462a      	mov	r2, r5
 800e2b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e2b6:	f7f2 fc31 	bl	8000b1c <__aeabi_dcmplt>
 800e2ba:	bb38      	cbnz	r0, 800e30c <_dtoa_r+0x48c>
 800e2bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e2c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e2c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	f2c0 8157 	blt.w	800e57a <_dtoa_r+0x6fa>
 800e2cc:	2f0e      	cmp	r7, #14
 800e2ce:	f300 8154 	bgt.w	800e57a <_dtoa_r+0x6fa>
 800e2d2:	4b4b      	ldr	r3, [pc, #300]	@ (800e400 <_dtoa_r+0x580>)
 800e2d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e2d8:	ed93 7b00 	vldr	d7, [r3]
 800e2dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	ed8d 7b00 	vstr	d7, [sp]
 800e2e4:	f280 80e5 	bge.w	800e4b2 <_dtoa_r+0x632>
 800e2e8:	9b03      	ldr	r3, [sp, #12]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	f300 80e1 	bgt.w	800e4b2 <_dtoa_r+0x632>
 800e2f0:	d10c      	bne.n	800e30c <_dtoa_r+0x48c>
 800e2f2:	4b48      	ldr	r3, [pc, #288]	@ (800e414 <_dtoa_r+0x594>)
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	ec51 0b17 	vmov	r0, r1, d7
 800e2fa:	f7f2 f99d 	bl	8000638 <__aeabi_dmul>
 800e2fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e302:	f7f2 fc1f 	bl	8000b44 <__aeabi_dcmpge>
 800e306:	2800      	cmp	r0, #0
 800e308:	f000 8266 	beq.w	800e7d8 <_dtoa_r+0x958>
 800e30c:	2400      	movs	r4, #0
 800e30e:	4625      	mov	r5, r4
 800e310:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e312:	4656      	mov	r6, sl
 800e314:	ea6f 0803 	mvn.w	r8, r3
 800e318:	2700      	movs	r7, #0
 800e31a:	4621      	mov	r1, r4
 800e31c:	4648      	mov	r0, r9
 800e31e:	f000 fcbf 	bl	800eca0 <_Bfree>
 800e322:	2d00      	cmp	r5, #0
 800e324:	f000 80bd 	beq.w	800e4a2 <_dtoa_r+0x622>
 800e328:	b12f      	cbz	r7, 800e336 <_dtoa_r+0x4b6>
 800e32a:	42af      	cmp	r7, r5
 800e32c:	d003      	beq.n	800e336 <_dtoa_r+0x4b6>
 800e32e:	4639      	mov	r1, r7
 800e330:	4648      	mov	r0, r9
 800e332:	f000 fcb5 	bl	800eca0 <_Bfree>
 800e336:	4629      	mov	r1, r5
 800e338:	4648      	mov	r0, r9
 800e33a:	f000 fcb1 	bl	800eca0 <_Bfree>
 800e33e:	e0b0      	b.n	800e4a2 <_dtoa_r+0x622>
 800e340:	07e2      	lsls	r2, r4, #31
 800e342:	d505      	bpl.n	800e350 <_dtoa_r+0x4d0>
 800e344:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e348:	f7f2 f976 	bl	8000638 <__aeabi_dmul>
 800e34c:	3601      	adds	r6, #1
 800e34e:	2301      	movs	r3, #1
 800e350:	1064      	asrs	r4, r4, #1
 800e352:	3508      	adds	r5, #8
 800e354:	e762      	b.n	800e21c <_dtoa_r+0x39c>
 800e356:	2602      	movs	r6, #2
 800e358:	e765      	b.n	800e226 <_dtoa_r+0x3a6>
 800e35a:	9c03      	ldr	r4, [sp, #12]
 800e35c:	46b8      	mov	r8, r7
 800e35e:	e784      	b.n	800e26a <_dtoa_r+0x3ea>
 800e360:	4b27      	ldr	r3, [pc, #156]	@ (800e400 <_dtoa_r+0x580>)
 800e362:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e364:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e368:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e36c:	4454      	add	r4, sl
 800e36e:	2900      	cmp	r1, #0
 800e370:	d054      	beq.n	800e41c <_dtoa_r+0x59c>
 800e372:	4929      	ldr	r1, [pc, #164]	@ (800e418 <_dtoa_r+0x598>)
 800e374:	2000      	movs	r0, #0
 800e376:	f7f2 fa89 	bl	800088c <__aeabi_ddiv>
 800e37a:	4633      	mov	r3, r6
 800e37c:	462a      	mov	r2, r5
 800e37e:	f7f1 ffa3 	bl	80002c8 <__aeabi_dsub>
 800e382:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e386:	4656      	mov	r6, sl
 800e388:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e38c:	f7f2 fc04 	bl	8000b98 <__aeabi_d2iz>
 800e390:	4605      	mov	r5, r0
 800e392:	f7f2 f8e7 	bl	8000564 <__aeabi_i2d>
 800e396:	4602      	mov	r2, r0
 800e398:	460b      	mov	r3, r1
 800e39a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e39e:	f7f1 ff93 	bl	80002c8 <__aeabi_dsub>
 800e3a2:	3530      	adds	r5, #48	@ 0x30
 800e3a4:	4602      	mov	r2, r0
 800e3a6:	460b      	mov	r3, r1
 800e3a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e3ac:	f806 5b01 	strb.w	r5, [r6], #1
 800e3b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e3b4:	f7f2 fbb2 	bl	8000b1c <__aeabi_dcmplt>
 800e3b8:	2800      	cmp	r0, #0
 800e3ba:	d172      	bne.n	800e4a2 <_dtoa_r+0x622>
 800e3bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3c0:	4911      	ldr	r1, [pc, #68]	@ (800e408 <_dtoa_r+0x588>)
 800e3c2:	2000      	movs	r0, #0
 800e3c4:	f7f1 ff80 	bl	80002c8 <__aeabi_dsub>
 800e3c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e3cc:	f7f2 fba6 	bl	8000b1c <__aeabi_dcmplt>
 800e3d0:	2800      	cmp	r0, #0
 800e3d2:	f040 80b4 	bne.w	800e53e <_dtoa_r+0x6be>
 800e3d6:	42a6      	cmp	r6, r4
 800e3d8:	f43f af70 	beq.w	800e2bc <_dtoa_r+0x43c>
 800e3dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e3e0:	4b0a      	ldr	r3, [pc, #40]	@ (800e40c <_dtoa_r+0x58c>)
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	f7f2 f928 	bl	8000638 <__aeabi_dmul>
 800e3e8:	4b08      	ldr	r3, [pc, #32]	@ (800e40c <_dtoa_r+0x58c>)
 800e3ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3f4:	f7f2 f920 	bl	8000638 <__aeabi_dmul>
 800e3f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e3fc:	e7c4      	b.n	800e388 <_dtoa_r+0x508>
 800e3fe:	bf00      	nop
 800e400:	08010230 	.word	0x08010230
 800e404:	08010208 	.word	0x08010208
 800e408:	3ff00000 	.word	0x3ff00000
 800e40c:	40240000 	.word	0x40240000
 800e410:	401c0000 	.word	0x401c0000
 800e414:	40140000 	.word	0x40140000
 800e418:	3fe00000 	.word	0x3fe00000
 800e41c:	4631      	mov	r1, r6
 800e41e:	4628      	mov	r0, r5
 800e420:	f7f2 f90a 	bl	8000638 <__aeabi_dmul>
 800e424:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e428:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e42a:	4656      	mov	r6, sl
 800e42c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e430:	f7f2 fbb2 	bl	8000b98 <__aeabi_d2iz>
 800e434:	4605      	mov	r5, r0
 800e436:	f7f2 f895 	bl	8000564 <__aeabi_i2d>
 800e43a:	4602      	mov	r2, r0
 800e43c:	460b      	mov	r3, r1
 800e43e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e442:	f7f1 ff41 	bl	80002c8 <__aeabi_dsub>
 800e446:	3530      	adds	r5, #48	@ 0x30
 800e448:	f806 5b01 	strb.w	r5, [r6], #1
 800e44c:	4602      	mov	r2, r0
 800e44e:	460b      	mov	r3, r1
 800e450:	42a6      	cmp	r6, r4
 800e452:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e456:	f04f 0200 	mov.w	r2, #0
 800e45a:	d124      	bne.n	800e4a6 <_dtoa_r+0x626>
 800e45c:	4baf      	ldr	r3, [pc, #700]	@ (800e71c <_dtoa_r+0x89c>)
 800e45e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e462:	f7f1 ff33 	bl	80002cc <__adddf3>
 800e466:	4602      	mov	r2, r0
 800e468:	460b      	mov	r3, r1
 800e46a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e46e:	f7f2 fb73 	bl	8000b58 <__aeabi_dcmpgt>
 800e472:	2800      	cmp	r0, #0
 800e474:	d163      	bne.n	800e53e <_dtoa_r+0x6be>
 800e476:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e47a:	49a8      	ldr	r1, [pc, #672]	@ (800e71c <_dtoa_r+0x89c>)
 800e47c:	2000      	movs	r0, #0
 800e47e:	f7f1 ff23 	bl	80002c8 <__aeabi_dsub>
 800e482:	4602      	mov	r2, r0
 800e484:	460b      	mov	r3, r1
 800e486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e48a:	f7f2 fb47 	bl	8000b1c <__aeabi_dcmplt>
 800e48e:	2800      	cmp	r0, #0
 800e490:	f43f af14 	beq.w	800e2bc <_dtoa_r+0x43c>
 800e494:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e496:	1e73      	subs	r3, r6, #1
 800e498:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e49a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e49e:	2b30      	cmp	r3, #48	@ 0x30
 800e4a0:	d0f8      	beq.n	800e494 <_dtoa_r+0x614>
 800e4a2:	4647      	mov	r7, r8
 800e4a4:	e03b      	b.n	800e51e <_dtoa_r+0x69e>
 800e4a6:	4b9e      	ldr	r3, [pc, #632]	@ (800e720 <_dtoa_r+0x8a0>)
 800e4a8:	f7f2 f8c6 	bl	8000638 <__aeabi_dmul>
 800e4ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e4b0:	e7bc      	b.n	800e42c <_dtoa_r+0x5ac>
 800e4b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e4b6:	4656      	mov	r6, sl
 800e4b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4bc:	4620      	mov	r0, r4
 800e4be:	4629      	mov	r1, r5
 800e4c0:	f7f2 f9e4 	bl	800088c <__aeabi_ddiv>
 800e4c4:	f7f2 fb68 	bl	8000b98 <__aeabi_d2iz>
 800e4c8:	4680      	mov	r8, r0
 800e4ca:	f7f2 f84b 	bl	8000564 <__aeabi_i2d>
 800e4ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4d2:	f7f2 f8b1 	bl	8000638 <__aeabi_dmul>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	460b      	mov	r3, r1
 800e4da:	4620      	mov	r0, r4
 800e4dc:	4629      	mov	r1, r5
 800e4de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e4e2:	f7f1 fef1 	bl	80002c8 <__aeabi_dsub>
 800e4e6:	f806 4b01 	strb.w	r4, [r6], #1
 800e4ea:	9d03      	ldr	r5, [sp, #12]
 800e4ec:	eba6 040a 	sub.w	r4, r6, sl
 800e4f0:	42a5      	cmp	r5, r4
 800e4f2:	4602      	mov	r2, r0
 800e4f4:	460b      	mov	r3, r1
 800e4f6:	d133      	bne.n	800e560 <_dtoa_r+0x6e0>
 800e4f8:	f7f1 fee8 	bl	80002cc <__adddf3>
 800e4fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e500:	4604      	mov	r4, r0
 800e502:	460d      	mov	r5, r1
 800e504:	f7f2 fb28 	bl	8000b58 <__aeabi_dcmpgt>
 800e508:	b9c0      	cbnz	r0, 800e53c <_dtoa_r+0x6bc>
 800e50a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e50e:	4620      	mov	r0, r4
 800e510:	4629      	mov	r1, r5
 800e512:	f7f2 faf9 	bl	8000b08 <__aeabi_dcmpeq>
 800e516:	b110      	cbz	r0, 800e51e <_dtoa_r+0x69e>
 800e518:	f018 0f01 	tst.w	r8, #1
 800e51c:	d10e      	bne.n	800e53c <_dtoa_r+0x6bc>
 800e51e:	9902      	ldr	r1, [sp, #8]
 800e520:	4648      	mov	r0, r9
 800e522:	f000 fbbd 	bl	800eca0 <_Bfree>
 800e526:	2300      	movs	r3, #0
 800e528:	7033      	strb	r3, [r6, #0]
 800e52a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e52c:	3701      	adds	r7, #1
 800e52e:	601f      	str	r7, [r3, #0]
 800e530:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e532:	2b00      	cmp	r3, #0
 800e534:	f000 824b 	beq.w	800e9ce <_dtoa_r+0xb4e>
 800e538:	601e      	str	r6, [r3, #0]
 800e53a:	e248      	b.n	800e9ce <_dtoa_r+0xb4e>
 800e53c:	46b8      	mov	r8, r7
 800e53e:	4633      	mov	r3, r6
 800e540:	461e      	mov	r6, r3
 800e542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e546:	2a39      	cmp	r2, #57	@ 0x39
 800e548:	d106      	bne.n	800e558 <_dtoa_r+0x6d8>
 800e54a:	459a      	cmp	sl, r3
 800e54c:	d1f8      	bne.n	800e540 <_dtoa_r+0x6c0>
 800e54e:	2230      	movs	r2, #48	@ 0x30
 800e550:	f108 0801 	add.w	r8, r8, #1
 800e554:	f88a 2000 	strb.w	r2, [sl]
 800e558:	781a      	ldrb	r2, [r3, #0]
 800e55a:	3201      	adds	r2, #1
 800e55c:	701a      	strb	r2, [r3, #0]
 800e55e:	e7a0      	b.n	800e4a2 <_dtoa_r+0x622>
 800e560:	4b6f      	ldr	r3, [pc, #444]	@ (800e720 <_dtoa_r+0x8a0>)
 800e562:	2200      	movs	r2, #0
 800e564:	f7f2 f868 	bl	8000638 <__aeabi_dmul>
 800e568:	2200      	movs	r2, #0
 800e56a:	2300      	movs	r3, #0
 800e56c:	4604      	mov	r4, r0
 800e56e:	460d      	mov	r5, r1
 800e570:	f7f2 faca 	bl	8000b08 <__aeabi_dcmpeq>
 800e574:	2800      	cmp	r0, #0
 800e576:	d09f      	beq.n	800e4b8 <_dtoa_r+0x638>
 800e578:	e7d1      	b.n	800e51e <_dtoa_r+0x69e>
 800e57a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e57c:	2a00      	cmp	r2, #0
 800e57e:	f000 80ea 	beq.w	800e756 <_dtoa_r+0x8d6>
 800e582:	9a07      	ldr	r2, [sp, #28]
 800e584:	2a01      	cmp	r2, #1
 800e586:	f300 80cd 	bgt.w	800e724 <_dtoa_r+0x8a4>
 800e58a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e58c:	2a00      	cmp	r2, #0
 800e58e:	f000 80c1 	beq.w	800e714 <_dtoa_r+0x894>
 800e592:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e596:	9c08      	ldr	r4, [sp, #32]
 800e598:	9e00      	ldr	r6, [sp, #0]
 800e59a:	9a00      	ldr	r2, [sp, #0]
 800e59c:	441a      	add	r2, r3
 800e59e:	9200      	str	r2, [sp, #0]
 800e5a0:	9a06      	ldr	r2, [sp, #24]
 800e5a2:	2101      	movs	r1, #1
 800e5a4:	441a      	add	r2, r3
 800e5a6:	4648      	mov	r0, r9
 800e5a8:	9206      	str	r2, [sp, #24]
 800e5aa:	f000 fc2d 	bl	800ee08 <__i2b>
 800e5ae:	4605      	mov	r5, r0
 800e5b0:	b166      	cbz	r6, 800e5cc <_dtoa_r+0x74c>
 800e5b2:	9b06      	ldr	r3, [sp, #24]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	dd09      	ble.n	800e5cc <_dtoa_r+0x74c>
 800e5b8:	42b3      	cmp	r3, r6
 800e5ba:	9a00      	ldr	r2, [sp, #0]
 800e5bc:	bfa8      	it	ge
 800e5be:	4633      	movge	r3, r6
 800e5c0:	1ad2      	subs	r2, r2, r3
 800e5c2:	9200      	str	r2, [sp, #0]
 800e5c4:	9a06      	ldr	r2, [sp, #24]
 800e5c6:	1af6      	subs	r6, r6, r3
 800e5c8:	1ad3      	subs	r3, r2, r3
 800e5ca:	9306      	str	r3, [sp, #24]
 800e5cc:	9b08      	ldr	r3, [sp, #32]
 800e5ce:	b30b      	cbz	r3, 800e614 <_dtoa_r+0x794>
 800e5d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	f000 80c6 	beq.w	800e764 <_dtoa_r+0x8e4>
 800e5d8:	2c00      	cmp	r4, #0
 800e5da:	f000 80c0 	beq.w	800e75e <_dtoa_r+0x8de>
 800e5de:	4629      	mov	r1, r5
 800e5e0:	4622      	mov	r2, r4
 800e5e2:	4648      	mov	r0, r9
 800e5e4:	f000 fcc8 	bl	800ef78 <__pow5mult>
 800e5e8:	9a02      	ldr	r2, [sp, #8]
 800e5ea:	4601      	mov	r1, r0
 800e5ec:	4605      	mov	r5, r0
 800e5ee:	4648      	mov	r0, r9
 800e5f0:	f000 fc20 	bl	800ee34 <__multiply>
 800e5f4:	9902      	ldr	r1, [sp, #8]
 800e5f6:	4680      	mov	r8, r0
 800e5f8:	4648      	mov	r0, r9
 800e5fa:	f000 fb51 	bl	800eca0 <_Bfree>
 800e5fe:	9b08      	ldr	r3, [sp, #32]
 800e600:	1b1b      	subs	r3, r3, r4
 800e602:	9308      	str	r3, [sp, #32]
 800e604:	f000 80b1 	beq.w	800e76a <_dtoa_r+0x8ea>
 800e608:	9a08      	ldr	r2, [sp, #32]
 800e60a:	4641      	mov	r1, r8
 800e60c:	4648      	mov	r0, r9
 800e60e:	f000 fcb3 	bl	800ef78 <__pow5mult>
 800e612:	9002      	str	r0, [sp, #8]
 800e614:	2101      	movs	r1, #1
 800e616:	4648      	mov	r0, r9
 800e618:	f000 fbf6 	bl	800ee08 <__i2b>
 800e61c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e61e:	4604      	mov	r4, r0
 800e620:	2b00      	cmp	r3, #0
 800e622:	f000 81d8 	beq.w	800e9d6 <_dtoa_r+0xb56>
 800e626:	461a      	mov	r2, r3
 800e628:	4601      	mov	r1, r0
 800e62a:	4648      	mov	r0, r9
 800e62c:	f000 fca4 	bl	800ef78 <__pow5mult>
 800e630:	9b07      	ldr	r3, [sp, #28]
 800e632:	2b01      	cmp	r3, #1
 800e634:	4604      	mov	r4, r0
 800e636:	f300 809f 	bgt.w	800e778 <_dtoa_r+0x8f8>
 800e63a:	9b04      	ldr	r3, [sp, #16]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	f040 8097 	bne.w	800e770 <_dtoa_r+0x8f0>
 800e642:	9b05      	ldr	r3, [sp, #20]
 800e644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f040 8093 	bne.w	800e774 <_dtoa_r+0x8f4>
 800e64e:	9b05      	ldr	r3, [sp, #20]
 800e650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e654:	0d1b      	lsrs	r3, r3, #20
 800e656:	051b      	lsls	r3, r3, #20
 800e658:	b133      	cbz	r3, 800e668 <_dtoa_r+0x7e8>
 800e65a:	9b00      	ldr	r3, [sp, #0]
 800e65c:	3301      	adds	r3, #1
 800e65e:	9300      	str	r3, [sp, #0]
 800e660:	9b06      	ldr	r3, [sp, #24]
 800e662:	3301      	adds	r3, #1
 800e664:	9306      	str	r3, [sp, #24]
 800e666:	2301      	movs	r3, #1
 800e668:	9308      	str	r3, [sp, #32]
 800e66a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	f000 81b8 	beq.w	800e9e2 <_dtoa_r+0xb62>
 800e672:	6923      	ldr	r3, [r4, #16]
 800e674:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e678:	6918      	ldr	r0, [r3, #16]
 800e67a:	f000 fb79 	bl	800ed70 <__hi0bits>
 800e67e:	f1c0 0020 	rsb	r0, r0, #32
 800e682:	9b06      	ldr	r3, [sp, #24]
 800e684:	4418      	add	r0, r3
 800e686:	f010 001f 	ands.w	r0, r0, #31
 800e68a:	f000 8082 	beq.w	800e792 <_dtoa_r+0x912>
 800e68e:	f1c0 0320 	rsb	r3, r0, #32
 800e692:	2b04      	cmp	r3, #4
 800e694:	dd73      	ble.n	800e77e <_dtoa_r+0x8fe>
 800e696:	9b00      	ldr	r3, [sp, #0]
 800e698:	f1c0 001c 	rsb	r0, r0, #28
 800e69c:	4403      	add	r3, r0
 800e69e:	9300      	str	r3, [sp, #0]
 800e6a0:	9b06      	ldr	r3, [sp, #24]
 800e6a2:	4403      	add	r3, r0
 800e6a4:	4406      	add	r6, r0
 800e6a6:	9306      	str	r3, [sp, #24]
 800e6a8:	9b00      	ldr	r3, [sp, #0]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	dd05      	ble.n	800e6ba <_dtoa_r+0x83a>
 800e6ae:	9902      	ldr	r1, [sp, #8]
 800e6b0:	461a      	mov	r2, r3
 800e6b2:	4648      	mov	r0, r9
 800e6b4:	f000 fcba 	bl	800f02c <__lshift>
 800e6b8:	9002      	str	r0, [sp, #8]
 800e6ba:	9b06      	ldr	r3, [sp, #24]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	dd05      	ble.n	800e6cc <_dtoa_r+0x84c>
 800e6c0:	4621      	mov	r1, r4
 800e6c2:	461a      	mov	r2, r3
 800e6c4:	4648      	mov	r0, r9
 800e6c6:	f000 fcb1 	bl	800f02c <__lshift>
 800e6ca:	4604      	mov	r4, r0
 800e6cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d061      	beq.n	800e796 <_dtoa_r+0x916>
 800e6d2:	9802      	ldr	r0, [sp, #8]
 800e6d4:	4621      	mov	r1, r4
 800e6d6:	f000 fd15 	bl	800f104 <__mcmp>
 800e6da:	2800      	cmp	r0, #0
 800e6dc:	da5b      	bge.n	800e796 <_dtoa_r+0x916>
 800e6de:	2300      	movs	r3, #0
 800e6e0:	9902      	ldr	r1, [sp, #8]
 800e6e2:	220a      	movs	r2, #10
 800e6e4:	4648      	mov	r0, r9
 800e6e6:	f000 fafd 	bl	800ece4 <__multadd>
 800e6ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6ec:	9002      	str	r0, [sp, #8]
 800e6ee:	f107 38ff 	add.w	r8, r7, #4294967295
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	f000 8177 	beq.w	800e9e6 <_dtoa_r+0xb66>
 800e6f8:	4629      	mov	r1, r5
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	220a      	movs	r2, #10
 800e6fe:	4648      	mov	r0, r9
 800e700:	f000 faf0 	bl	800ece4 <__multadd>
 800e704:	f1bb 0f00 	cmp.w	fp, #0
 800e708:	4605      	mov	r5, r0
 800e70a:	dc6f      	bgt.n	800e7ec <_dtoa_r+0x96c>
 800e70c:	9b07      	ldr	r3, [sp, #28]
 800e70e:	2b02      	cmp	r3, #2
 800e710:	dc49      	bgt.n	800e7a6 <_dtoa_r+0x926>
 800e712:	e06b      	b.n	800e7ec <_dtoa_r+0x96c>
 800e714:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e716:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e71a:	e73c      	b.n	800e596 <_dtoa_r+0x716>
 800e71c:	3fe00000 	.word	0x3fe00000
 800e720:	40240000 	.word	0x40240000
 800e724:	9b03      	ldr	r3, [sp, #12]
 800e726:	1e5c      	subs	r4, r3, #1
 800e728:	9b08      	ldr	r3, [sp, #32]
 800e72a:	42a3      	cmp	r3, r4
 800e72c:	db09      	blt.n	800e742 <_dtoa_r+0x8c2>
 800e72e:	1b1c      	subs	r4, r3, r4
 800e730:	9b03      	ldr	r3, [sp, #12]
 800e732:	2b00      	cmp	r3, #0
 800e734:	f6bf af30 	bge.w	800e598 <_dtoa_r+0x718>
 800e738:	9b00      	ldr	r3, [sp, #0]
 800e73a:	9a03      	ldr	r2, [sp, #12]
 800e73c:	1a9e      	subs	r6, r3, r2
 800e73e:	2300      	movs	r3, #0
 800e740:	e72b      	b.n	800e59a <_dtoa_r+0x71a>
 800e742:	9b08      	ldr	r3, [sp, #32]
 800e744:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e746:	9408      	str	r4, [sp, #32]
 800e748:	1ae3      	subs	r3, r4, r3
 800e74a:	441a      	add	r2, r3
 800e74c:	9e00      	ldr	r6, [sp, #0]
 800e74e:	9b03      	ldr	r3, [sp, #12]
 800e750:	920d      	str	r2, [sp, #52]	@ 0x34
 800e752:	2400      	movs	r4, #0
 800e754:	e721      	b.n	800e59a <_dtoa_r+0x71a>
 800e756:	9c08      	ldr	r4, [sp, #32]
 800e758:	9e00      	ldr	r6, [sp, #0]
 800e75a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e75c:	e728      	b.n	800e5b0 <_dtoa_r+0x730>
 800e75e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e762:	e751      	b.n	800e608 <_dtoa_r+0x788>
 800e764:	9a08      	ldr	r2, [sp, #32]
 800e766:	9902      	ldr	r1, [sp, #8]
 800e768:	e750      	b.n	800e60c <_dtoa_r+0x78c>
 800e76a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e76e:	e751      	b.n	800e614 <_dtoa_r+0x794>
 800e770:	2300      	movs	r3, #0
 800e772:	e779      	b.n	800e668 <_dtoa_r+0x7e8>
 800e774:	9b04      	ldr	r3, [sp, #16]
 800e776:	e777      	b.n	800e668 <_dtoa_r+0x7e8>
 800e778:	2300      	movs	r3, #0
 800e77a:	9308      	str	r3, [sp, #32]
 800e77c:	e779      	b.n	800e672 <_dtoa_r+0x7f2>
 800e77e:	d093      	beq.n	800e6a8 <_dtoa_r+0x828>
 800e780:	9a00      	ldr	r2, [sp, #0]
 800e782:	331c      	adds	r3, #28
 800e784:	441a      	add	r2, r3
 800e786:	9200      	str	r2, [sp, #0]
 800e788:	9a06      	ldr	r2, [sp, #24]
 800e78a:	441a      	add	r2, r3
 800e78c:	441e      	add	r6, r3
 800e78e:	9206      	str	r2, [sp, #24]
 800e790:	e78a      	b.n	800e6a8 <_dtoa_r+0x828>
 800e792:	4603      	mov	r3, r0
 800e794:	e7f4      	b.n	800e780 <_dtoa_r+0x900>
 800e796:	9b03      	ldr	r3, [sp, #12]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	46b8      	mov	r8, r7
 800e79c:	dc20      	bgt.n	800e7e0 <_dtoa_r+0x960>
 800e79e:	469b      	mov	fp, r3
 800e7a0:	9b07      	ldr	r3, [sp, #28]
 800e7a2:	2b02      	cmp	r3, #2
 800e7a4:	dd1e      	ble.n	800e7e4 <_dtoa_r+0x964>
 800e7a6:	f1bb 0f00 	cmp.w	fp, #0
 800e7aa:	f47f adb1 	bne.w	800e310 <_dtoa_r+0x490>
 800e7ae:	4621      	mov	r1, r4
 800e7b0:	465b      	mov	r3, fp
 800e7b2:	2205      	movs	r2, #5
 800e7b4:	4648      	mov	r0, r9
 800e7b6:	f000 fa95 	bl	800ece4 <__multadd>
 800e7ba:	4601      	mov	r1, r0
 800e7bc:	4604      	mov	r4, r0
 800e7be:	9802      	ldr	r0, [sp, #8]
 800e7c0:	f000 fca0 	bl	800f104 <__mcmp>
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	f77f ada3 	ble.w	800e310 <_dtoa_r+0x490>
 800e7ca:	4656      	mov	r6, sl
 800e7cc:	2331      	movs	r3, #49	@ 0x31
 800e7ce:	f806 3b01 	strb.w	r3, [r6], #1
 800e7d2:	f108 0801 	add.w	r8, r8, #1
 800e7d6:	e59f      	b.n	800e318 <_dtoa_r+0x498>
 800e7d8:	9c03      	ldr	r4, [sp, #12]
 800e7da:	46b8      	mov	r8, r7
 800e7dc:	4625      	mov	r5, r4
 800e7de:	e7f4      	b.n	800e7ca <_dtoa_r+0x94a>
 800e7e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e7e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	f000 8101 	beq.w	800e9ee <_dtoa_r+0xb6e>
 800e7ec:	2e00      	cmp	r6, #0
 800e7ee:	dd05      	ble.n	800e7fc <_dtoa_r+0x97c>
 800e7f0:	4629      	mov	r1, r5
 800e7f2:	4632      	mov	r2, r6
 800e7f4:	4648      	mov	r0, r9
 800e7f6:	f000 fc19 	bl	800f02c <__lshift>
 800e7fa:	4605      	mov	r5, r0
 800e7fc:	9b08      	ldr	r3, [sp, #32]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d05c      	beq.n	800e8bc <_dtoa_r+0xa3c>
 800e802:	6869      	ldr	r1, [r5, #4]
 800e804:	4648      	mov	r0, r9
 800e806:	f000 fa0b 	bl	800ec20 <_Balloc>
 800e80a:	4606      	mov	r6, r0
 800e80c:	b928      	cbnz	r0, 800e81a <_dtoa_r+0x99a>
 800e80e:	4b82      	ldr	r3, [pc, #520]	@ (800ea18 <_dtoa_r+0xb98>)
 800e810:	4602      	mov	r2, r0
 800e812:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e816:	f7ff bb4a 	b.w	800deae <_dtoa_r+0x2e>
 800e81a:	692a      	ldr	r2, [r5, #16]
 800e81c:	3202      	adds	r2, #2
 800e81e:	0092      	lsls	r2, r2, #2
 800e820:	f105 010c 	add.w	r1, r5, #12
 800e824:	300c      	adds	r0, #12
 800e826:	f7ff fa94 	bl	800dd52 <memcpy>
 800e82a:	2201      	movs	r2, #1
 800e82c:	4631      	mov	r1, r6
 800e82e:	4648      	mov	r0, r9
 800e830:	f000 fbfc 	bl	800f02c <__lshift>
 800e834:	f10a 0301 	add.w	r3, sl, #1
 800e838:	9300      	str	r3, [sp, #0]
 800e83a:	eb0a 030b 	add.w	r3, sl, fp
 800e83e:	9308      	str	r3, [sp, #32]
 800e840:	9b04      	ldr	r3, [sp, #16]
 800e842:	f003 0301 	and.w	r3, r3, #1
 800e846:	462f      	mov	r7, r5
 800e848:	9306      	str	r3, [sp, #24]
 800e84a:	4605      	mov	r5, r0
 800e84c:	9b00      	ldr	r3, [sp, #0]
 800e84e:	9802      	ldr	r0, [sp, #8]
 800e850:	4621      	mov	r1, r4
 800e852:	f103 3bff 	add.w	fp, r3, #4294967295
 800e856:	f7ff fa8a 	bl	800dd6e <quorem>
 800e85a:	4603      	mov	r3, r0
 800e85c:	3330      	adds	r3, #48	@ 0x30
 800e85e:	9003      	str	r0, [sp, #12]
 800e860:	4639      	mov	r1, r7
 800e862:	9802      	ldr	r0, [sp, #8]
 800e864:	9309      	str	r3, [sp, #36]	@ 0x24
 800e866:	f000 fc4d 	bl	800f104 <__mcmp>
 800e86a:	462a      	mov	r2, r5
 800e86c:	9004      	str	r0, [sp, #16]
 800e86e:	4621      	mov	r1, r4
 800e870:	4648      	mov	r0, r9
 800e872:	f000 fc63 	bl	800f13c <__mdiff>
 800e876:	68c2      	ldr	r2, [r0, #12]
 800e878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e87a:	4606      	mov	r6, r0
 800e87c:	bb02      	cbnz	r2, 800e8c0 <_dtoa_r+0xa40>
 800e87e:	4601      	mov	r1, r0
 800e880:	9802      	ldr	r0, [sp, #8]
 800e882:	f000 fc3f 	bl	800f104 <__mcmp>
 800e886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e888:	4602      	mov	r2, r0
 800e88a:	4631      	mov	r1, r6
 800e88c:	4648      	mov	r0, r9
 800e88e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e890:	9309      	str	r3, [sp, #36]	@ 0x24
 800e892:	f000 fa05 	bl	800eca0 <_Bfree>
 800e896:	9b07      	ldr	r3, [sp, #28]
 800e898:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e89a:	9e00      	ldr	r6, [sp, #0]
 800e89c:	ea42 0103 	orr.w	r1, r2, r3
 800e8a0:	9b06      	ldr	r3, [sp, #24]
 800e8a2:	4319      	orrs	r1, r3
 800e8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8a6:	d10d      	bne.n	800e8c4 <_dtoa_r+0xa44>
 800e8a8:	2b39      	cmp	r3, #57	@ 0x39
 800e8aa:	d027      	beq.n	800e8fc <_dtoa_r+0xa7c>
 800e8ac:	9a04      	ldr	r2, [sp, #16]
 800e8ae:	2a00      	cmp	r2, #0
 800e8b0:	dd01      	ble.n	800e8b6 <_dtoa_r+0xa36>
 800e8b2:	9b03      	ldr	r3, [sp, #12]
 800e8b4:	3331      	adds	r3, #49	@ 0x31
 800e8b6:	f88b 3000 	strb.w	r3, [fp]
 800e8ba:	e52e      	b.n	800e31a <_dtoa_r+0x49a>
 800e8bc:	4628      	mov	r0, r5
 800e8be:	e7b9      	b.n	800e834 <_dtoa_r+0x9b4>
 800e8c0:	2201      	movs	r2, #1
 800e8c2:	e7e2      	b.n	800e88a <_dtoa_r+0xa0a>
 800e8c4:	9904      	ldr	r1, [sp, #16]
 800e8c6:	2900      	cmp	r1, #0
 800e8c8:	db04      	blt.n	800e8d4 <_dtoa_r+0xa54>
 800e8ca:	9807      	ldr	r0, [sp, #28]
 800e8cc:	4301      	orrs	r1, r0
 800e8ce:	9806      	ldr	r0, [sp, #24]
 800e8d0:	4301      	orrs	r1, r0
 800e8d2:	d120      	bne.n	800e916 <_dtoa_r+0xa96>
 800e8d4:	2a00      	cmp	r2, #0
 800e8d6:	ddee      	ble.n	800e8b6 <_dtoa_r+0xa36>
 800e8d8:	9902      	ldr	r1, [sp, #8]
 800e8da:	9300      	str	r3, [sp, #0]
 800e8dc:	2201      	movs	r2, #1
 800e8de:	4648      	mov	r0, r9
 800e8e0:	f000 fba4 	bl	800f02c <__lshift>
 800e8e4:	4621      	mov	r1, r4
 800e8e6:	9002      	str	r0, [sp, #8]
 800e8e8:	f000 fc0c 	bl	800f104 <__mcmp>
 800e8ec:	2800      	cmp	r0, #0
 800e8ee:	9b00      	ldr	r3, [sp, #0]
 800e8f0:	dc02      	bgt.n	800e8f8 <_dtoa_r+0xa78>
 800e8f2:	d1e0      	bne.n	800e8b6 <_dtoa_r+0xa36>
 800e8f4:	07da      	lsls	r2, r3, #31
 800e8f6:	d5de      	bpl.n	800e8b6 <_dtoa_r+0xa36>
 800e8f8:	2b39      	cmp	r3, #57	@ 0x39
 800e8fa:	d1da      	bne.n	800e8b2 <_dtoa_r+0xa32>
 800e8fc:	2339      	movs	r3, #57	@ 0x39
 800e8fe:	f88b 3000 	strb.w	r3, [fp]
 800e902:	4633      	mov	r3, r6
 800e904:	461e      	mov	r6, r3
 800e906:	3b01      	subs	r3, #1
 800e908:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e90c:	2a39      	cmp	r2, #57	@ 0x39
 800e90e:	d04e      	beq.n	800e9ae <_dtoa_r+0xb2e>
 800e910:	3201      	adds	r2, #1
 800e912:	701a      	strb	r2, [r3, #0]
 800e914:	e501      	b.n	800e31a <_dtoa_r+0x49a>
 800e916:	2a00      	cmp	r2, #0
 800e918:	dd03      	ble.n	800e922 <_dtoa_r+0xaa2>
 800e91a:	2b39      	cmp	r3, #57	@ 0x39
 800e91c:	d0ee      	beq.n	800e8fc <_dtoa_r+0xa7c>
 800e91e:	3301      	adds	r3, #1
 800e920:	e7c9      	b.n	800e8b6 <_dtoa_r+0xa36>
 800e922:	9a00      	ldr	r2, [sp, #0]
 800e924:	9908      	ldr	r1, [sp, #32]
 800e926:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e92a:	428a      	cmp	r2, r1
 800e92c:	d028      	beq.n	800e980 <_dtoa_r+0xb00>
 800e92e:	9902      	ldr	r1, [sp, #8]
 800e930:	2300      	movs	r3, #0
 800e932:	220a      	movs	r2, #10
 800e934:	4648      	mov	r0, r9
 800e936:	f000 f9d5 	bl	800ece4 <__multadd>
 800e93a:	42af      	cmp	r7, r5
 800e93c:	9002      	str	r0, [sp, #8]
 800e93e:	f04f 0300 	mov.w	r3, #0
 800e942:	f04f 020a 	mov.w	r2, #10
 800e946:	4639      	mov	r1, r7
 800e948:	4648      	mov	r0, r9
 800e94a:	d107      	bne.n	800e95c <_dtoa_r+0xadc>
 800e94c:	f000 f9ca 	bl	800ece4 <__multadd>
 800e950:	4607      	mov	r7, r0
 800e952:	4605      	mov	r5, r0
 800e954:	9b00      	ldr	r3, [sp, #0]
 800e956:	3301      	adds	r3, #1
 800e958:	9300      	str	r3, [sp, #0]
 800e95a:	e777      	b.n	800e84c <_dtoa_r+0x9cc>
 800e95c:	f000 f9c2 	bl	800ece4 <__multadd>
 800e960:	4629      	mov	r1, r5
 800e962:	4607      	mov	r7, r0
 800e964:	2300      	movs	r3, #0
 800e966:	220a      	movs	r2, #10
 800e968:	4648      	mov	r0, r9
 800e96a:	f000 f9bb 	bl	800ece4 <__multadd>
 800e96e:	4605      	mov	r5, r0
 800e970:	e7f0      	b.n	800e954 <_dtoa_r+0xad4>
 800e972:	f1bb 0f00 	cmp.w	fp, #0
 800e976:	bfcc      	ite	gt
 800e978:	465e      	movgt	r6, fp
 800e97a:	2601      	movle	r6, #1
 800e97c:	4456      	add	r6, sl
 800e97e:	2700      	movs	r7, #0
 800e980:	9902      	ldr	r1, [sp, #8]
 800e982:	9300      	str	r3, [sp, #0]
 800e984:	2201      	movs	r2, #1
 800e986:	4648      	mov	r0, r9
 800e988:	f000 fb50 	bl	800f02c <__lshift>
 800e98c:	4621      	mov	r1, r4
 800e98e:	9002      	str	r0, [sp, #8]
 800e990:	f000 fbb8 	bl	800f104 <__mcmp>
 800e994:	2800      	cmp	r0, #0
 800e996:	dcb4      	bgt.n	800e902 <_dtoa_r+0xa82>
 800e998:	d102      	bne.n	800e9a0 <_dtoa_r+0xb20>
 800e99a:	9b00      	ldr	r3, [sp, #0]
 800e99c:	07db      	lsls	r3, r3, #31
 800e99e:	d4b0      	bmi.n	800e902 <_dtoa_r+0xa82>
 800e9a0:	4633      	mov	r3, r6
 800e9a2:	461e      	mov	r6, r3
 800e9a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e9a8:	2a30      	cmp	r2, #48	@ 0x30
 800e9aa:	d0fa      	beq.n	800e9a2 <_dtoa_r+0xb22>
 800e9ac:	e4b5      	b.n	800e31a <_dtoa_r+0x49a>
 800e9ae:	459a      	cmp	sl, r3
 800e9b0:	d1a8      	bne.n	800e904 <_dtoa_r+0xa84>
 800e9b2:	2331      	movs	r3, #49	@ 0x31
 800e9b4:	f108 0801 	add.w	r8, r8, #1
 800e9b8:	f88a 3000 	strb.w	r3, [sl]
 800e9bc:	e4ad      	b.n	800e31a <_dtoa_r+0x49a>
 800e9be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e9c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ea1c <_dtoa_r+0xb9c>
 800e9c4:	b11b      	cbz	r3, 800e9ce <_dtoa_r+0xb4e>
 800e9c6:	f10a 0308 	add.w	r3, sl, #8
 800e9ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e9cc:	6013      	str	r3, [r2, #0]
 800e9ce:	4650      	mov	r0, sl
 800e9d0:	b017      	add	sp, #92	@ 0x5c
 800e9d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9d6:	9b07      	ldr	r3, [sp, #28]
 800e9d8:	2b01      	cmp	r3, #1
 800e9da:	f77f ae2e 	ble.w	800e63a <_dtoa_r+0x7ba>
 800e9de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e9e0:	9308      	str	r3, [sp, #32]
 800e9e2:	2001      	movs	r0, #1
 800e9e4:	e64d      	b.n	800e682 <_dtoa_r+0x802>
 800e9e6:	f1bb 0f00 	cmp.w	fp, #0
 800e9ea:	f77f aed9 	ble.w	800e7a0 <_dtoa_r+0x920>
 800e9ee:	4656      	mov	r6, sl
 800e9f0:	9802      	ldr	r0, [sp, #8]
 800e9f2:	4621      	mov	r1, r4
 800e9f4:	f7ff f9bb 	bl	800dd6e <quorem>
 800e9f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e9fc:	f806 3b01 	strb.w	r3, [r6], #1
 800ea00:	eba6 020a 	sub.w	r2, r6, sl
 800ea04:	4593      	cmp	fp, r2
 800ea06:	ddb4      	ble.n	800e972 <_dtoa_r+0xaf2>
 800ea08:	9902      	ldr	r1, [sp, #8]
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	220a      	movs	r2, #10
 800ea0e:	4648      	mov	r0, r9
 800ea10:	f000 f968 	bl	800ece4 <__multadd>
 800ea14:	9002      	str	r0, [sp, #8]
 800ea16:	e7eb      	b.n	800e9f0 <_dtoa_r+0xb70>
 800ea18:	08010134 	.word	0x08010134
 800ea1c:	080100b8 	.word	0x080100b8

0800ea20 <_free_r>:
 800ea20:	b538      	push	{r3, r4, r5, lr}
 800ea22:	4605      	mov	r5, r0
 800ea24:	2900      	cmp	r1, #0
 800ea26:	d041      	beq.n	800eaac <_free_r+0x8c>
 800ea28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea2c:	1f0c      	subs	r4, r1, #4
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	bfb8      	it	lt
 800ea32:	18e4      	addlt	r4, r4, r3
 800ea34:	f000 f8e8 	bl	800ec08 <__malloc_lock>
 800ea38:	4a1d      	ldr	r2, [pc, #116]	@ (800eab0 <_free_r+0x90>)
 800ea3a:	6813      	ldr	r3, [r2, #0]
 800ea3c:	b933      	cbnz	r3, 800ea4c <_free_r+0x2c>
 800ea3e:	6063      	str	r3, [r4, #4]
 800ea40:	6014      	str	r4, [r2, #0]
 800ea42:	4628      	mov	r0, r5
 800ea44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea48:	f000 b8e4 	b.w	800ec14 <__malloc_unlock>
 800ea4c:	42a3      	cmp	r3, r4
 800ea4e:	d908      	bls.n	800ea62 <_free_r+0x42>
 800ea50:	6820      	ldr	r0, [r4, #0]
 800ea52:	1821      	adds	r1, r4, r0
 800ea54:	428b      	cmp	r3, r1
 800ea56:	bf01      	itttt	eq
 800ea58:	6819      	ldreq	r1, [r3, #0]
 800ea5a:	685b      	ldreq	r3, [r3, #4]
 800ea5c:	1809      	addeq	r1, r1, r0
 800ea5e:	6021      	streq	r1, [r4, #0]
 800ea60:	e7ed      	b.n	800ea3e <_free_r+0x1e>
 800ea62:	461a      	mov	r2, r3
 800ea64:	685b      	ldr	r3, [r3, #4]
 800ea66:	b10b      	cbz	r3, 800ea6c <_free_r+0x4c>
 800ea68:	42a3      	cmp	r3, r4
 800ea6a:	d9fa      	bls.n	800ea62 <_free_r+0x42>
 800ea6c:	6811      	ldr	r1, [r2, #0]
 800ea6e:	1850      	adds	r0, r2, r1
 800ea70:	42a0      	cmp	r0, r4
 800ea72:	d10b      	bne.n	800ea8c <_free_r+0x6c>
 800ea74:	6820      	ldr	r0, [r4, #0]
 800ea76:	4401      	add	r1, r0
 800ea78:	1850      	adds	r0, r2, r1
 800ea7a:	4283      	cmp	r3, r0
 800ea7c:	6011      	str	r1, [r2, #0]
 800ea7e:	d1e0      	bne.n	800ea42 <_free_r+0x22>
 800ea80:	6818      	ldr	r0, [r3, #0]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	6053      	str	r3, [r2, #4]
 800ea86:	4408      	add	r0, r1
 800ea88:	6010      	str	r0, [r2, #0]
 800ea8a:	e7da      	b.n	800ea42 <_free_r+0x22>
 800ea8c:	d902      	bls.n	800ea94 <_free_r+0x74>
 800ea8e:	230c      	movs	r3, #12
 800ea90:	602b      	str	r3, [r5, #0]
 800ea92:	e7d6      	b.n	800ea42 <_free_r+0x22>
 800ea94:	6820      	ldr	r0, [r4, #0]
 800ea96:	1821      	adds	r1, r4, r0
 800ea98:	428b      	cmp	r3, r1
 800ea9a:	bf04      	itt	eq
 800ea9c:	6819      	ldreq	r1, [r3, #0]
 800ea9e:	685b      	ldreq	r3, [r3, #4]
 800eaa0:	6063      	str	r3, [r4, #4]
 800eaa2:	bf04      	itt	eq
 800eaa4:	1809      	addeq	r1, r1, r0
 800eaa6:	6021      	streq	r1, [r4, #0]
 800eaa8:	6054      	str	r4, [r2, #4]
 800eaaa:	e7ca      	b.n	800ea42 <_free_r+0x22>
 800eaac:	bd38      	pop	{r3, r4, r5, pc}
 800eaae:	bf00      	nop
 800eab0:	200051dc 	.word	0x200051dc

0800eab4 <malloc>:
 800eab4:	4b02      	ldr	r3, [pc, #8]	@ (800eac0 <malloc+0xc>)
 800eab6:	4601      	mov	r1, r0
 800eab8:	6818      	ldr	r0, [r3, #0]
 800eaba:	f000 b825 	b.w	800eb08 <_malloc_r>
 800eabe:	bf00      	nop
 800eac0:	2000002c 	.word	0x2000002c

0800eac4 <sbrk_aligned>:
 800eac4:	b570      	push	{r4, r5, r6, lr}
 800eac6:	4e0f      	ldr	r6, [pc, #60]	@ (800eb04 <sbrk_aligned+0x40>)
 800eac8:	460c      	mov	r4, r1
 800eaca:	6831      	ldr	r1, [r6, #0]
 800eacc:	4605      	mov	r5, r0
 800eace:	b911      	cbnz	r1, 800ead6 <sbrk_aligned+0x12>
 800ead0:	f001 f804 	bl	800fadc <_sbrk_r>
 800ead4:	6030      	str	r0, [r6, #0]
 800ead6:	4621      	mov	r1, r4
 800ead8:	4628      	mov	r0, r5
 800eada:	f000 ffff 	bl	800fadc <_sbrk_r>
 800eade:	1c43      	adds	r3, r0, #1
 800eae0:	d103      	bne.n	800eaea <sbrk_aligned+0x26>
 800eae2:	f04f 34ff 	mov.w	r4, #4294967295
 800eae6:	4620      	mov	r0, r4
 800eae8:	bd70      	pop	{r4, r5, r6, pc}
 800eaea:	1cc4      	adds	r4, r0, #3
 800eaec:	f024 0403 	bic.w	r4, r4, #3
 800eaf0:	42a0      	cmp	r0, r4
 800eaf2:	d0f8      	beq.n	800eae6 <sbrk_aligned+0x22>
 800eaf4:	1a21      	subs	r1, r4, r0
 800eaf6:	4628      	mov	r0, r5
 800eaf8:	f000 fff0 	bl	800fadc <_sbrk_r>
 800eafc:	3001      	adds	r0, #1
 800eafe:	d1f2      	bne.n	800eae6 <sbrk_aligned+0x22>
 800eb00:	e7ef      	b.n	800eae2 <sbrk_aligned+0x1e>
 800eb02:	bf00      	nop
 800eb04:	200051d8 	.word	0x200051d8

0800eb08 <_malloc_r>:
 800eb08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb0c:	1ccd      	adds	r5, r1, #3
 800eb0e:	f025 0503 	bic.w	r5, r5, #3
 800eb12:	3508      	adds	r5, #8
 800eb14:	2d0c      	cmp	r5, #12
 800eb16:	bf38      	it	cc
 800eb18:	250c      	movcc	r5, #12
 800eb1a:	2d00      	cmp	r5, #0
 800eb1c:	4606      	mov	r6, r0
 800eb1e:	db01      	blt.n	800eb24 <_malloc_r+0x1c>
 800eb20:	42a9      	cmp	r1, r5
 800eb22:	d904      	bls.n	800eb2e <_malloc_r+0x26>
 800eb24:	230c      	movs	r3, #12
 800eb26:	6033      	str	r3, [r6, #0]
 800eb28:	2000      	movs	r0, #0
 800eb2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ec04 <_malloc_r+0xfc>
 800eb32:	f000 f869 	bl	800ec08 <__malloc_lock>
 800eb36:	f8d8 3000 	ldr.w	r3, [r8]
 800eb3a:	461c      	mov	r4, r3
 800eb3c:	bb44      	cbnz	r4, 800eb90 <_malloc_r+0x88>
 800eb3e:	4629      	mov	r1, r5
 800eb40:	4630      	mov	r0, r6
 800eb42:	f7ff ffbf 	bl	800eac4 <sbrk_aligned>
 800eb46:	1c43      	adds	r3, r0, #1
 800eb48:	4604      	mov	r4, r0
 800eb4a:	d158      	bne.n	800ebfe <_malloc_r+0xf6>
 800eb4c:	f8d8 4000 	ldr.w	r4, [r8]
 800eb50:	4627      	mov	r7, r4
 800eb52:	2f00      	cmp	r7, #0
 800eb54:	d143      	bne.n	800ebde <_malloc_r+0xd6>
 800eb56:	2c00      	cmp	r4, #0
 800eb58:	d04b      	beq.n	800ebf2 <_malloc_r+0xea>
 800eb5a:	6823      	ldr	r3, [r4, #0]
 800eb5c:	4639      	mov	r1, r7
 800eb5e:	4630      	mov	r0, r6
 800eb60:	eb04 0903 	add.w	r9, r4, r3
 800eb64:	f000 ffba 	bl	800fadc <_sbrk_r>
 800eb68:	4581      	cmp	r9, r0
 800eb6a:	d142      	bne.n	800ebf2 <_malloc_r+0xea>
 800eb6c:	6821      	ldr	r1, [r4, #0]
 800eb6e:	1a6d      	subs	r5, r5, r1
 800eb70:	4629      	mov	r1, r5
 800eb72:	4630      	mov	r0, r6
 800eb74:	f7ff ffa6 	bl	800eac4 <sbrk_aligned>
 800eb78:	3001      	adds	r0, #1
 800eb7a:	d03a      	beq.n	800ebf2 <_malloc_r+0xea>
 800eb7c:	6823      	ldr	r3, [r4, #0]
 800eb7e:	442b      	add	r3, r5
 800eb80:	6023      	str	r3, [r4, #0]
 800eb82:	f8d8 3000 	ldr.w	r3, [r8]
 800eb86:	685a      	ldr	r2, [r3, #4]
 800eb88:	bb62      	cbnz	r2, 800ebe4 <_malloc_r+0xdc>
 800eb8a:	f8c8 7000 	str.w	r7, [r8]
 800eb8e:	e00f      	b.n	800ebb0 <_malloc_r+0xa8>
 800eb90:	6822      	ldr	r2, [r4, #0]
 800eb92:	1b52      	subs	r2, r2, r5
 800eb94:	d420      	bmi.n	800ebd8 <_malloc_r+0xd0>
 800eb96:	2a0b      	cmp	r2, #11
 800eb98:	d917      	bls.n	800ebca <_malloc_r+0xc2>
 800eb9a:	1961      	adds	r1, r4, r5
 800eb9c:	42a3      	cmp	r3, r4
 800eb9e:	6025      	str	r5, [r4, #0]
 800eba0:	bf18      	it	ne
 800eba2:	6059      	strne	r1, [r3, #4]
 800eba4:	6863      	ldr	r3, [r4, #4]
 800eba6:	bf08      	it	eq
 800eba8:	f8c8 1000 	streq.w	r1, [r8]
 800ebac:	5162      	str	r2, [r4, r5]
 800ebae:	604b      	str	r3, [r1, #4]
 800ebb0:	4630      	mov	r0, r6
 800ebb2:	f000 f82f 	bl	800ec14 <__malloc_unlock>
 800ebb6:	f104 000b 	add.w	r0, r4, #11
 800ebba:	1d23      	adds	r3, r4, #4
 800ebbc:	f020 0007 	bic.w	r0, r0, #7
 800ebc0:	1ac2      	subs	r2, r0, r3
 800ebc2:	bf1c      	itt	ne
 800ebc4:	1a1b      	subne	r3, r3, r0
 800ebc6:	50a3      	strne	r3, [r4, r2]
 800ebc8:	e7af      	b.n	800eb2a <_malloc_r+0x22>
 800ebca:	6862      	ldr	r2, [r4, #4]
 800ebcc:	42a3      	cmp	r3, r4
 800ebce:	bf0c      	ite	eq
 800ebd0:	f8c8 2000 	streq.w	r2, [r8]
 800ebd4:	605a      	strne	r2, [r3, #4]
 800ebd6:	e7eb      	b.n	800ebb0 <_malloc_r+0xa8>
 800ebd8:	4623      	mov	r3, r4
 800ebda:	6864      	ldr	r4, [r4, #4]
 800ebdc:	e7ae      	b.n	800eb3c <_malloc_r+0x34>
 800ebde:	463c      	mov	r4, r7
 800ebe0:	687f      	ldr	r7, [r7, #4]
 800ebe2:	e7b6      	b.n	800eb52 <_malloc_r+0x4a>
 800ebe4:	461a      	mov	r2, r3
 800ebe6:	685b      	ldr	r3, [r3, #4]
 800ebe8:	42a3      	cmp	r3, r4
 800ebea:	d1fb      	bne.n	800ebe4 <_malloc_r+0xdc>
 800ebec:	2300      	movs	r3, #0
 800ebee:	6053      	str	r3, [r2, #4]
 800ebf0:	e7de      	b.n	800ebb0 <_malloc_r+0xa8>
 800ebf2:	230c      	movs	r3, #12
 800ebf4:	6033      	str	r3, [r6, #0]
 800ebf6:	4630      	mov	r0, r6
 800ebf8:	f000 f80c 	bl	800ec14 <__malloc_unlock>
 800ebfc:	e794      	b.n	800eb28 <_malloc_r+0x20>
 800ebfe:	6005      	str	r5, [r0, #0]
 800ec00:	e7d6      	b.n	800ebb0 <_malloc_r+0xa8>
 800ec02:	bf00      	nop
 800ec04:	200051dc 	.word	0x200051dc

0800ec08 <__malloc_lock>:
 800ec08:	4801      	ldr	r0, [pc, #4]	@ (800ec10 <__malloc_lock+0x8>)
 800ec0a:	f7ff b8a0 	b.w	800dd4e <__retarget_lock_acquire_recursive>
 800ec0e:	bf00      	nop
 800ec10:	200051d4 	.word	0x200051d4

0800ec14 <__malloc_unlock>:
 800ec14:	4801      	ldr	r0, [pc, #4]	@ (800ec1c <__malloc_unlock+0x8>)
 800ec16:	f7ff b89b 	b.w	800dd50 <__retarget_lock_release_recursive>
 800ec1a:	bf00      	nop
 800ec1c:	200051d4 	.word	0x200051d4

0800ec20 <_Balloc>:
 800ec20:	b570      	push	{r4, r5, r6, lr}
 800ec22:	69c6      	ldr	r6, [r0, #28]
 800ec24:	4604      	mov	r4, r0
 800ec26:	460d      	mov	r5, r1
 800ec28:	b976      	cbnz	r6, 800ec48 <_Balloc+0x28>
 800ec2a:	2010      	movs	r0, #16
 800ec2c:	f7ff ff42 	bl	800eab4 <malloc>
 800ec30:	4602      	mov	r2, r0
 800ec32:	61e0      	str	r0, [r4, #28]
 800ec34:	b920      	cbnz	r0, 800ec40 <_Balloc+0x20>
 800ec36:	4b18      	ldr	r3, [pc, #96]	@ (800ec98 <_Balloc+0x78>)
 800ec38:	4818      	ldr	r0, [pc, #96]	@ (800ec9c <_Balloc+0x7c>)
 800ec3a:	216b      	movs	r1, #107	@ 0x6b
 800ec3c:	f000 ff5e 	bl	800fafc <__assert_func>
 800ec40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec44:	6006      	str	r6, [r0, #0]
 800ec46:	60c6      	str	r6, [r0, #12]
 800ec48:	69e6      	ldr	r6, [r4, #28]
 800ec4a:	68f3      	ldr	r3, [r6, #12]
 800ec4c:	b183      	cbz	r3, 800ec70 <_Balloc+0x50>
 800ec4e:	69e3      	ldr	r3, [r4, #28]
 800ec50:	68db      	ldr	r3, [r3, #12]
 800ec52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ec56:	b9b8      	cbnz	r0, 800ec88 <_Balloc+0x68>
 800ec58:	2101      	movs	r1, #1
 800ec5a:	fa01 f605 	lsl.w	r6, r1, r5
 800ec5e:	1d72      	adds	r2, r6, #5
 800ec60:	0092      	lsls	r2, r2, #2
 800ec62:	4620      	mov	r0, r4
 800ec64:	f000 ff68 	bl	800fb38 <_calloc_r>
 800ec68:	b160      	cbz	r0, 800ec84 <_Balloc+0x64>
 800ec6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ec6e:	e00e      	b.n	800ec8e <_Balloc+0x6e>
 800ec70:	2221      	movs	r2, #33	@ 0x21
 800ec72:	2104      	movs	r1, #4
 800ec74:	4620      	mov	r0, r4
 800ec76:	f000 ff5f 	bl	800fb38 <_calloc_r>
 800ec7a:	69e3      	ldr	r3, [r4, #28]
 800ec7c:	60f0      	str	r0, [r6, #12]
 800ec7e:	68db      	ldr	r3, [r3, #12]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d1e4      	bne.n	800ec4e <_Balloc+0x2e>
 800ec84:	2000      	movs	r0, #0
 800ec86:	bd70      	pop	{r4, r5, r6, pc}
 800ec88:	6802      	ldr	r2, [r0, #0]
 800ec8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ec8e:	2300      	movs	r3, #0
 800ec90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ec94:	e7f7      	b.n	800ec86 <_Balloc+0x66>
 800ec96:	bf00      	nop
 800ec98:	080100c5 	.word	0x080100c5
 800ec9c:	08010145 	.word	0x08010145

0800eca0 <_Bfree>:
 800eca0:	b570      	push	{r4, r5, r6, lr}
 800eca2:	69c6      	ldr	r6, [r0, #28]
 800eca4:	4605      	mov	r5, r0
 800eca6:	460c      	mov	r4, r1
 800eca8:	b976      	cbnz	r6, 800ecc8 <_Bfree+0x28>
 800ecaa:	2010      	movs	r0, #16
 800ecac:	f7ff ff02 	bl	800eab4 <malloc>
 800ecb0:	4602      	mov	r2, r0
 800ecb2:	61e8      	str	r0, [r5, #28]
 800ecb4:	b920      	cbnz	r0, 800ecc0 <_Bfree+0x20>
 800ecb6:	4b09      	ldr	r3, [pc, #36]	@ (800ecdc <_Bfree+0x3c>)
 800ecb8:	4809      	ldr	r0, [pc, #36]	@ (800ece0 <_Bfree+0x40>)
 800ecba:	218f      	movs	r1, #143	@ 0x8f
 800ecbc:	f000 ff1e 	bl	800fafc <__assert_func>
 800ecc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ecc4:	6006      	str	r6, [r0, #0]
 800ecc6:	60c6      	str	r6, [r0, #12]
 800ecc8:	b13c      	cbz	r4, 800ecda <_Bfree+0x3a>
 800ecca:	69eb      	ldr	r3, [r5, #28]
 800eccc:	6862      	ldr	r2, [r4, #4]
 800ecce:	68db      	ldr	r3, [r3, #12]
 800ecd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ecd4:	6021      	str	r1, [r4, #0]
 800ecd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ecda:	bd70      	pop	{r4, r5, r6, pc}
 800ecdc:	080100c5 	.word	0x080100c5
 800ece0:	08010145 	.word	0x08010145

0800ece4 <__multadd>:
 800ece4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ece8:	690d      	ldr	r5, [r1, #16]
 800ecea:	4607      	mov	r7, r0
 800ecec:	460c      	mov	r4, r1
 800ecee:	461e      	mov	r6, r3
 800ecf0:	f101 0c14 	add.w	ip, r1, #20
 800ecf4:	2000      	movs	r0, #0
 800ecf6:	f8dc 3000 	ldr.w	r3, [ip]
 800ecfa:	b299      	uxth	r1, r3
 800ecfc:	fb02 6101 	mla	r1, r2, r1, r6
 800ed00:	0c1e      	lsrs	r6, r3, #16
 800ed02:	0c0b      	lsrs	r3, r1, #16
 800ed04:	fb02 3306 	mla	r3, r2, r6, r3
 800ed08:	b289      	uxth	r1, r1
 800ed0a:	3001      	adds	r0, #1
 800ed0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ed10:	4285      	cmp	r5, r0
 800ed12:	f84c 1b04 	str.w	r1, [ip], #4
 800ed16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ed1a:	dcec      	bgt.n	800ecf6 <__multadd+0x12>
 800ed1c:	b30e      	cbz	r6, 800ed62 <__multadd+0x7e>
 800ed1e:	68a3      	ldr	r3, [r4, #8]
 800ed20:	42ab      	cmp	r3, r5
 800ed22:	dc19      	bgt.n	800ed58 <__multadd+0x74>
 800ed24:	6861      	ldr	r1, [r4, #4]
 800ed26:	4638      	mov	r0, r7
 800ed28:	3101      	adds	r1, #1
 800ed2a:	f7ff ff79 	bl	800ec20 <_Balloc>
 800ed2e:	4680      	mov	r8, r0
 800ed30:	b928      	cbnz	r0, 800ed3e <__multadd+0x5a>
 800ed32:	4602      	mov	r2, r0
 800ed34:	4b0c      	ldr	r3, [pc, #48]	@ (800ed68 <__multadd+0x84>)
 800ed36:	480d      	ldr	r0, [pc, #52]	@ (800ed6c <__multadd+0x88>)
 800ed38:	21ba      	movs	r1, #186	@ 0xba
 800ed3a:	f000 fedf 	bl	800fafc <__assert_func>
 800ed3e:	6922      	ldr	r2, [r4, #16]
 800ed40:	3202      	adds	r2, #2
 800ed42:	f104 010c 	add.w	r1, r4, #12
 800ed46:	0092      	lsls	r2, r2, #2
 800ed48:	300c      	adds	r0, #12
 800ed4a:	f7ff f802 	bl	800dd52 <memcpy>
 800ed4e:	4621      	mov	r1, r4
 800ed50:	4638      	mov	r0, r7
 800ed52:	f7ff ffa5 	bl	800eca0 <_Bfree>
 800ed56:	4644      	mov	r4, r8
 800ed58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ed5c:	3501      	adds	r5, #1
 800ed5e:	615e      	str	r6, [r3, #20]
 800ed60:	6125      	str	r5, [r4, #16]
 800ed62:	4620      	mov	r0, r4
 800ed64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed68:	08010134 	.word	0x08010134
 800ed6c:	08010145 	.word	0x08010145

0800ed70 <__hi0bits>:
 800ed70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ed74:	4603      	mov	r3, r0
 800ed76:	bf36      	itet	cc
 800ed78:	0403      	lslcc	r3, r0, #16
 800ed7a:	2000      	movcs	r0, #0
 800ed7c:	2010      	movcc	r0, #16
 800ed7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ed82:	bf3c      	itt	cc
 800ed84:	021b      	lslcc	r3, r3, #8
 800ed86:	3008      	addcc	r0, #8
 800ed88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ed8c:	bf3c      	itt	cc
 800ed8e:	011b      	lslcc	r3, r3, #4
 800ed90:	3004      	addcc	r0, #4
 800ed92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed96:	bf3c      	itt	cc
 800ed98:	009b      	lslcc	r3, r3, #2
 800ed9a:	3002      	addcc	r0, #2
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	db05      	blt.n	800edac <__hi0bits+0x3c>
 800eda0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eda4:	f100 0001 	add.w	r0, r0, #1
 800eda8:	bf08      	it	eq
 800edaa:	2020      	moveq	r0, #32
 800edac:	4770      	bx	lr

0800edae <__lo0bits>:
 800edae:	6803      	ldr	r3, [r0, #0]
 800edb0:	4602      	mov	r2, r0
 800edb2:	f013 0007 	ands.w	r0, r3, #7
 800edb6:	d00b      	beq.n	800edd0 <__lo0bits+0x22>
 800edb8:	07d9      	lsls	r1, r3, #31
 800edba:	d421      	bmi.n	800ee00 <__lo0bits+0x52>
 800edbc:	0798      	lsls	r0, r3, #30
 800edbe:	bf49      	itett	mi
 800edc0:	085b      	lsrmi	r3, r3, #1
 800edc2:	089b      	lsrpl	r3, r3, #2
 800edc4:	2001      	movmi	r0, #1
 800edc6:	6013      	strmi	r3, [r2, #0]
 800edc8:	bf5c      	itt	pl
 800edca:	6013      	strpl	r3, [r2, #0]
 800edcc:	2002      	movpl	r0, #2
 800edce:	4770      	bx	lr
 800edd0:	b299      	uxth	r1, r3
 800edd2:	b909      	cbnz	r1, 800edd8 <__lo0bits+0x2a>
 800edd4:	0c1b      	lsrs	r3, r3, #16
 800edd6:	2010      	movs	r0, #16
 800edd8:	b2d9      	uxtb	r1, r3
 800edda:	b909      	cbnz	r1, 800ede0 <__lo0bits+0x32>
 800eddc:	3008      	adds	r0, #8
 800edde:	0a1b      	lsrs	r3, r3, #8
 800ede0:	0719      	lsls	r1, r3, #28
 800ede2:	bf04      	itt	eq
 800ede4:	091b      	lsreq	r3, r3, #4
 800ede6:	3004      	addeq	r0, #4
 800ede8:	0799      	lsls	r1, r3, #30
 800edea:	bf04      	itt	eq
 800edec:	089b      	lsreq	r3, r3, #2
 800edee:	3002      	addeq	r0, #2
 800edf0:	07d9      	lsls	r1, r3, #31
 800edf2:	d403      	bmi.n	800edfc <__lo0bits+0x4e>
 800edf4:	085b      	lsrs	r3, r3, #1
 800edf6:	f100 0001 	add.w	r0, r0, #1
 800edfa:	d003      	beq.n	800ee04 <__lo0bits+0x56>
 800edfc:	6013      	str	r3, [r2, #0]
 800edfe:	4770      	bx	lr
 800ee00:	2000      	movs	r0, #0
 800ee02:	4770      	bx	lr
 800ee04:	2020      	movs	r0, #32
 800ee06:	4770      	bx	lr

0800ee08 <__i2b>:
 800ee08:	b510      	push	{r4, lr}
 800ee0a:	460c      	mov	r4, r1
 800ee0c:	2101      	movs	r1, #1
 800ee0e:	f7ff ff07 	bl	800ec20 <_Balloc>
 800ee12:	4602      	mov	r2, r0
 800ee14:	b928      	cbnz	r0, 800ee22 <__i2b+0x1a>
 800ee16:	4b05      	ldr	r3, [pc, #20]	@ (800ee2c <__i2b+0x24>)
 800ee18:	4805      	ldr	r0, [pc, #20]	@ (800ee30 <__i2b+0x28>)
 800ee1a:	f240 1145 	movw	r1, #325	@ 0x145
 800ee1e:	f000 fe6d 	bl	800fafc <__assert_func>
 800ee22:	2301      	movs	r3, #1
 800ee24:	6144      	str	r4, [r0, #20]
 800ee26:	6103      	str	r3, [r0, #16]
 800ee28:	bd10      	pop	{r4, pc}
 800ee2a:	bf00      	nop
 800ee2c:	08010134 	.word	0x08010134
 800ee30:	08010145 	.word	0x08010145

0800ee34 <__multiply>:
 800ee34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee38:	4617      	mov	r7, r2
 800ee3a:	690a      	ldr	r2, [r1, #16]
 800ee3c:	693b      	ldr	r3, [r7, #16]
 800ee3e:	429a      	cmp	r2, r3
 800ee40:	bfa8      	it	ge
 800ee42:	463b      	movge	r3, r7
 800ee44:	4689      	mov	r9, r1
 800ee46:	bfa4      	itt	ge
 800ee48:	460f      	movge	r7, r1
 800ee4a:	4699      	movge	r9, r3
 800ee4c:	693d      	ldr	r5, [r7, #16]
 800ee4e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ee52:	68bb      	ldr	r3, [r7, #8]
 800ee54:	6879      	ldr	r1, [r7, #4]
 800ee56:	eb05 060a 	add.w	r6, r5, sl
 800ee5a:	42b3      	cmp	r3, r6
 800ee5c:	b085      	sub	sp, #20
 800ee5e:	bfb8      	it	lt
 800ee60:	3101      	addlt	r1, #1
 800ee62:	f7ff fedd 	bl	800ec20 <_Balloc>
 800ee66:	b930      	cbnz	r0, 800ee76 <__multiply+0x42>
 800ee68:	4602      	mov	r2, r0
 800ee6a:	4b41      	ldr	r3, [pc, #260]	@ (800ef70 <__multiply+0x13c>)
 800ee6c:	4841      	ldr	r0, [pc, #260]	@ (800ef74 <__multiply+0x140>)
 800ee6e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ee72:	f000 fe43 	bl	800fafc <__assert_func>
 800ee76:	f100 0414 	add.w	r4, r0, #20
 800ee7a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ee7e:	4623      	mov	r3, r4
 800ee80:	2200      	movs	r2, #0
 800ee82:	4573      	cmp	r3, lr
 800ee84:	d320      	bcc.n	800eec8 <__multiply+0x94>
 800ee86:	f107 0814 	add.w	r8, r7, #20
 800ee8a:	f109 0114 	add.w	r1, r9, #20
 800ee8e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ee92:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ee96:	9302      	str	r3, [sp, #8]
 800ee98:	1beb      	subs	r3, r5, r7
 800ee9a:	3b15      	subs	r3, #21
 800ee9c:	f023 0303 	bic.w	r3, r3, #3
 800eea0:	3304      	adds	r3, #4
 800eea2:	3715      	adds	r7, #21
 800eea4:	42bd      	cmp	r5, r7
 800eea6:	bf38      	it	cc
 800eea8:	2304      	movcc	r3, #4
 800eeaa:	9301      	str	r3, [sp, #4]
 800eeac:	9b02      	ldr	r3, [sp, #8]
 800eeae:	9103      	str	r1, [sp, #12]
 800eeb0:	428b      	cmp	r3, r1
 800eeb2:	d80c      	bhi.n	800eece <__multiply+0x9a>
 800eeb4:	2e00      	cmp	r6, #0
 800eeb6:	dd03      	ble.n	800eec0 <__multiply+0x8c>
 800eeb8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d055      	beq.n	800ef6c <__multiply+0x138>
 800eec0:	6106      	str	r6, [r0, #16]
 800eec2:	b005      	add	sp, #20
 800eec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eec8:	f843 2b04 	str.w	r2, [r3], #4
 800eecc:	e7d9      	b.n	800ee82 <__multiply+0x4e>
 800eece:	f8b1 a000 	ldrh.w	sl, [r1]
 800eed2:	f1ba 0f00 	cmp.w	sl, #0
 800eed6:	d01f      	beq.n	800ef18 <__multiply+0xe4>
 800eed8:	46c4      	mov	ip, r8
 800eeda:	46a1      	mov	r9, r4
 800eedc:	2700      	movs	r7, #0
 800eede:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eee2:	f8d9 3000 	ldr.w	r3, [r9]
 800eee6:	fa1f fb82 	uxth.w	fp, r2
 800eeea:	b29b      	uxth	r3, r3
 800eeec:	fb0a 330b 	mla	r3, sl, fp, r3
 800eef0:	443b      	add	r3, r7
 800eef2:	f8d9 7000 	ldr.w	r7, [r9]
 800eef6:	0c12      	lsrs	r2, r2, #16
 800eef8:	0c3f      	lsrs	r7, r7, #16
 800eefa:	fb0a 7202 	mla	r2, sl, r2, r7
 800eefe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ef02:	b29b      	uxth	r3, r3
 800ef04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef08:	4565      	cmp	r5, ip
 800ef0a:	f849 3b04 	str.w	r3, [r9], #4
 800ef0e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ef12:	d8e4      	bhi.n	800eede <__multiply+0xaa>
 800ef14:	9b01      	ldr	r3, [sp, #4]
 800ef16:	50e7      	str	r7, [r4, r3]
 800ef18:	9b03      	ldr	r3, [sp, #12]
 800ef1a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ef1e:	3104      	adds	r1, #4
 800ef20:	f1b9 0f00 	cmp.w	r9, #0
 800ef24:	d020      	beq.n	800ef68 <__multiply+0x134>
 800ef26:	6823      	ldr	r3, [r4, #0]
 800ef28:	4647      	mov	r7, r8
 800ef2a:	46a4      	mov	ip, r4
 800ef2c:	f04f 0a00 	mov.w	sl, #0
 800ef30:	f8b7 b000 	ldrh.w	fp, [r7]
 800ef34:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ef38:	fb09 220b 	mla	r2, r9, fp, r2
 800ef3c:	4452      	add	r2, sl
 800ef3e:	b29b      	uxth	r3, r3
 800ef40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef44:	f84c 3b04 	str.w	r3, [ip], #4
 800ef48:	f857 3b04 	ldr.w	r3, [r7], #4
 800ef4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ef50:	f8bc 3000 	ldrh.w	r3, [ip]
 800ef54:	fb09 330a 	mla	r3, r9, sl, r3
 800ef58:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ef5c:	42bd      	cmp	r5, r7
 800ef5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ef62:	d8e5      	bhi.n	800ef30 <__multiply+0xfc>
 800ef64:	9a01      	ldr	r2, [sp, #4]
 800ef66:	50a3      	str	r3, [r4, r2]
 800ef68:	3404      	adds	r4, #4
 800ef6a:	e79f      	b.n	800eeac <__multiply+0x78>
 800ef6c:	3e01      	subs	r6, #1
 800ef6e:	e7a1      	b.n	800eeb4 <__multiply+0x80>
 800ef70:	08010134 	.word	0x08010134
 800ef74:	08010145 	.word	0x08010145

0800ef78 <__pow5mult>:
 800ef78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef7c:	4615      	mov	r5, r2
 800ef7e:	f012 0203 	ands.w	r2, r2, #3
 800ef82:	4607      	mov	r7, r0
 800ef84:	460e      	mov	r6, r1
 800ef86:	d007      	beq.n	800ef98 <__pow5mult+0x20>
 800ef88:	4c25      	ldr	r4, [pc, #148]	@ (800f020 <__pow5mult+0xa8>)
 800ef8a:	3a01      	subs	r2, #1
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ef92:	f7ff fea7 	bl	800ece4 <__multadd>
 800ef96:	4606      	mov	r6, r0
 800ef98:	10ad      	asrs	r5, r5, #2
 800ef9a:	d03d      	beq.n	800f018 <__pow5mult+0xa0>
 800ef9c:	69fc      	ldr	r4, [r7, #28]
 800ef9e:	b97c      	cbnz	r4, 800efc0 <__pow5mult+0x48>
 800efa0:	2010      	movs	r0, #16
 800efa2:	f7ff fd87 	bl	800eab4 <malloc>
 800efa6:	4602      	mov	r2, r0
 800efa8:	61f8      	str	r0, [r7, #28]
 800efaa:	b928      	cbnz	r0, 800efb8 <__pow5mult+0x40>
 800efac:	4b1d      	ldr	r3, [pc, #116]	@ (800f024 <__pow5mult+0xac>)
 800efae:	481e      	ldr	r0, [pc, #120]	@ (800f028 <__pow5mult+0xb0>)
 800efb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800efb4:	f000 fda2 	bl	800fafc <__assert_func>
 800efb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800efbc:	6004      	str	r4, [r0, #0]
 800efbe:	60c4      	str	r4, [r0, #12]
 800efc0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800efc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800efc8:	b94c      	cbnz	r4, 800efde <__pow5mult+0x66>
 800efca:	f240 2171 	movw	r1, #625	@ 0x271
 800efce:	4638      	mov	r0, r7
 800efd0:	f7ff ff1a 	bl	800ee08 <__i2b>
 800efd4:	2300      	movs	r3, #0
 800efd6:	f8c8 0008 	str.w	r0, [r8, #8]
 800efda:	4604      	mov	r4, r0
 800efdc:	6003      	str	r3, [r0, #0]
 800efde:	f04f 0900 	mov.w	r9, #0
 800efe2:	07eb      	lsls	r3, r5, #31
 800efe4:	d50a      	bpl.n	800effc <__pow5mult+0x84>
 800efe6:	4631      	mov	r1, r6
 800efe8:	4622      	mov	r2, r4
 800efea:	4638      	mov	r0, r7
 800efec:	f7ff ff22 	bl	800ee34 <__multiply>
 800eff0:	4631      	mov	r1, r6
 800eff2:	4680      	mov	r8, r0
 800eff4:	4638      	mov	r0, r7
 800eff6:	f7ff fe53 	bl	800eca0 <_Bfree>
 800effa:	4646      	mov	r6, r8
 800effc:	106d      	asrs	r5, r5, #1
 800effe:	d00b      	beq.n	800f018 <__pow5mult+0xa0>
 800f000:	6820      	ldr	r0, [r4, #0]
 800f002:	b938      	cbnz	r0, 800f014 <__pow5mult+0x9c>
 800f004:	4622      	mov	r2, r4
 800f006:	4621      	mov	r1, r4
 800f008:	4638      	mov	r0, r7
 800f00a:	f7ff ff13 	bl	800ee34 <__multiply>
 800f00e:	6020      	str	r0, [r4, #0]
 800f010:	f8c0 9000 	str.w	r9, [r0]
 800f014:	4604      	mov	r4, r0
 800f016:	e7e4      	b.n	800efe2 <__pow5mult+0x6a>
 800f018:	4630      	mov	r0, r6
 800f01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f01e:	bf00      	nop
 800f020:	080101f8 	.word	0x080101f8
 800f024:	080100c5 	.word	0x080100c5
 800f028:	08010145 	.word	0x08010145

0800f02c <__lshift>:
 800f02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f030:	460c      	mov	r4, r1
 800f032:	6849      	ldr	r1, [r1, #4]
 800f034:	6923      	ldr	r3, [r4, #16]
 800f036:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f03a:	68a3      	ldr	r3, [r4, #8]
 800f03c:	4607      	mov	r7, r0
 800f03e:	4691      	mov	r9, r2
 800f040:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f044:	f108 0601 	add.w	r6, r8, #1
 800f048:	42b3      	cmp	r3, r6
 800f04a:	db0b      	blt.n	800f064 <__lshift+0x38>
 800f04c:	4638      	mov	r0, r7
 800f04e:	f7ff fde7 	bl	800ec20 <_Balloc>
 800f052:	4605      	mov	r5, r0
 800f054:	b948      	cbnz	r0, 800f06a <__lshift+0x3e>
 800f056:	4602      	mov	r2, r0
 800f058:	4b28      	ldr	r3, [pc, #160]	@ (800f0fc <__lshift+0xd0>)
 800f05a:	4829      	ldr	r0, [pc, #164]	@ (800f100 <__lshift+0xd4>)
 800f05c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f060:	f000 fd4c 	bl	800fafc <__assert_func>
 800f064:	3101      	adds	r1, #1
 800f066:	005b      	lsls	r3, r3, #1
 800f068:	e7ee      	b.n	800f048 <__lshift+0x1c>
 800f06a:	2300      	movs	r3, #0
 800f06c:	f100 0114 	add.w	r1, r0, #20
 800f070:	f100 0210 	add.w	r2, r0, #16
 800f074:	4618      	mov	r0, r3
 800f076:	4553      	cmp	r3, sl
 800f078:	db33      	blt.n	800f0e2 <__lshift+0xb6>
 800f07a:	6920      	ldr	r0, [r4, #16]
 800f07c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f080:	f104 0314 	add.w	r3, r4, #20
 800f084:	f019 091f 	ands.w	r9, r9, #31
 800f088:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f08c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f090:	d02b      	beq.n	800f0ea <__lshift+0xbe>
 800f092:	f1c9 0e20 	rsb	lr, r9, #32
 800f096:	468a      	mov	sl, r1
 800f098:	2200      	movs	r2, #0
 800f09a:	6818      	ldr	r0, [r3, #0]
 800f09c:	fa00 f009 	lsl.w	r0, r0, r9
 800f0a0:	4310      	orrs	r0, r2
 800f0a2:	f84a 0b04 	str.w	r0, [sl], #4
 800f0a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0aa:	459c      	cmp	ip, r3
 800f0ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800f0b0:	d8f3      	bhi.n	800f09a <__lshift+0x6e>
 800f0b2:	ebac 0304 	sub.w	r3, ip, r4
 800f0b6:	3b15      	subs	r3, #21
 800f0b8:	f023 0303 	bic.w	r3, r3, #3
 800f0bc:	3304      	adds	r3, #4
 800f0be:	f104 0015 	add.w	r0, r4, #21
 800f0c2:	4560      	cmp	r0, ip
 800f0c4:	bf88      	it	hi
 800f0c6:	2304      	movhi	r3, #4
 800f0c8:	50ca      	str	r2, [r1, r3]
 800f0ca:	b10a      	cbz	r2, 800f0d0 <__lshift+0xa4>
 800f0cc:	f108 0602 	add.w	r6, r8, #2
 800f0d0:	3e01      	subs	r6, #1
 800f0d2:	4638      	mov	r0, r7
 800f0d4:	612e      	str	r6, [r5, #16]
 800f0d6:	4621      	mov	r1, r4
 800f0d8:	f7ff fde2 	bl	800eca0 <_Bfree>
 800f0dc:	4628      	mov	r0, r5
 800f0de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800f0e6:	3301      	adds	r3, #1
 800f0e8:	e7c5      	b.n	800f076 <__lshift+0x4a>
 800f0ea:	3904      	subs	r1, #4
 800f0ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800f0f4:	459c      	cmp	ip, r3
 800f0f6:	d8f9      	bhi.n	800f0ec <__lshift+0xc0>
 800f0f8:	e7ea      	b.n	800f0d0 <__lshift+0xa4>
 800f0fa:	bf00      	nop
 800f0fc:	08010134 	.word	0x08010134
 800f100:	08010145 	.word	0x08010145

0800f104 <__mcmp>:
 800f104:	690a      	ldr	r2, [r1, #16]
 800f106:	4603      	mov	r3, r0
 800f108:	6900      	ldr	r0, [r0, #16]
 800f10a:	1a80      	subs	r0, r0, r2
 800f10c:	b530      	push	{r4, r5, lr}
 800f10e:	d10e      	bne.n	800f12e <__mcmp+0x2a>
 800f110:	3314      	adds	r3, #20
 800f112:	3114      	adds	r1, #20
 800f114:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f118:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f11c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f120:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f124:	4295      	cmp	r5, r2
 800f126:	d003      	beq.n	800f130 <__mcmp+0x2c>
 800f128:	d205      	bcs.n	800f136 <__mcmp+0x32>
 800f12a:	f04f 30ff 	mov.w	r0, #4294967295
 800f12e:	bd30      	pop	{r4, r5, pc}
 800f130:	42a3      	cmp	r3, r4
 800f132:	d3f3      	bcc.n	800f11c <__mcmp+0x18>
 800f134:	e7fb      	b.n	800f12e <__mcmp+0x2a>
 800f136:	2001      	movs	r0, #1
 800f138:	e7f9      	b.n	800f12e <__mcmp+0x2a>
	...

0800f13c <__mdiff>:
 800f13c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f140:	4689      	mov	r9, r1
 800f142:	4606      	mov	r6, r0
 800f144:	4611      	mov	r1, r2
 800f146:	4648      	mov	r0, r9
 800f148:	4614      	mov	r4, r2
 800f14a:	f7ff ffdb 	bl	800f104 <__mcmp>
 800f14e:	1e05      	subs	r5, r0, #0
 800f150:	d112      	bne.n	800f178 <__mdiff+0x3c>
 800f152:	4629      	mov	r1, r5
 800f154:	4630      	mov	r0, r6
 800f156:	f7ff fd63 	bl	800ec20 <_Balloc>
 800f15a:	4602      	mov	r2, r0
 800f15c:	b928      	cbnz	r0, 800f16a <__mdiff+0x2e>
 800f15e:	4b3f      	ldr	r3, [pc, #252]	@ (800f25c <__mdiff+0x120>)
 800f160:	f240 2137 	movw	r1, #567	@ 0x237
 800f164:	483e      	ldr	r0, [pc, #248]	@ (800f260 <__mdiff+0x124>)
 800f166:	f000 fcc9 	bl	800fafc <__assert_func>
 800f16a:	2301      	movs	r3, #1
 800f16c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f170:	4610      	mov	r0, r2
 800f172:	b003      	add	sp, #12
 800f174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f178:	bfbc      	itt	lt
 800f17a:	464b      	movlt	r3, r9
 800f17c:	46a1      	movlt	r9, r4
 800f17e:	4630      	mov	r0, r6
 800f180:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f184:	bfba      	itte	lt
 800f186:	461c      	movlt	r4, r3
 800f188:	2501      	movlt	r5, #1
 800f18a:	2500      	movge	r5, #0
 800f18c:	f7ff fd48 	bl	800ec20 <_Balloc>
 800f190:	4602      	mov	r2, r0
 800f192:	b918      	cbnz	r0, 800f19c <__mdiff+0x60>
 800f194:	4b31      	ldr	r3, [pc, #196]	@ (800f25c <__mdiff+0x120>)
 800f196:	f240 2145 	movw	r1, #581	@ 0x245
 800f19a:	e7e3      	b.n	800f164 <__mdiff+0x28>
 800f19c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f1a0:	6926      	ldr	r6, [r4, #16]
 800f1a2:	60c5      	str	r5, [r0, #12]
 800f1a4:	f109 0310 	add.w	r3, r9, #16
 800f1a8:	f109 0514 	add.w	r5, r9, #20
 800f1ac:	f104 0e14 	add.w	lr, r4, #20
 800f1b0:	f100 0b14 	add.w	fp, r0, #20
 800f1b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f1b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f1bc:	9301      	str	r3, [sp, #4]
 800f1be:	46d9      	mov	r9, fp
 800f1c0:	f04f 0c00 	mov.w	ip, #0
 800f1c4:	9b01      	ldr	r3, [sp, #4]
 800f1c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f1ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f1ce:	9301      	str	r3, [sp, #4]
 800f1d0:	fa1f f38a 	uxth.w	r3, sl
 800f1d4:	4619      	mov	r1, r3
 800f1d6:	b283      	uxth	r3, r0
 800f1d8:	1acb      	subs	r3, r1, r3
 800f1da:	0c00      	lsrs	r0, r0, #16
 800f1dc:	4463      	add	r3, ip
 800f1de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f1e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f1e6:	b29b      	uxth	r3, r3
 800f1e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f1ec:	4576      	cmp	r6, lr
 800f1ee:	f849 3b04 	str.w	r3, [r9], #4
 800f1f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f1f6:	d8e5      	bhi.n	800f1c4 <__mdiff+0x88>
 800f1f8:	1b33      	subs	r3, r6, r4
 800f1fa:	3b15      	subs	r3, #21
 800f1fc:	f023 0303 	bic.w	r3, r3, #3
 800f200:	3415      	adds	r4, #21
 800f202:	3304      	adds	r3, #4
 800f204:	42a6      	cmp	r6, r4
 800f206:	bf38      	it	cc
 800f208:	2304      	movcc	r3, #4
 800f20a:	441d      	add	r5, r3
 800f20c:	445b      	add	r3, fp
 800f20e:	461e      	mov	r6, r3
 800f210:	462c      	mov	r4, r5
 800f212:	4544      	cmp	r4, r8
 800f214:	d30e      	bcc.n	800f234 <__mdiff+0xf8>
 800f216:	f108 0103 	add.w	r1, r8, #3
 800f21a:	1b49      	subs	r1, r1, r5
 800f21c:	f021 0103 	bic.w	r1, r1, #3
 800f220:	3d03      	subs	r5, #3
 800f222:	45a8      	cmp	r8, r5
 800f224:	bf38      	it	cc
 800f226:	2100      	movcc	r1, #0
 800f228:	440b      	add	r3, r1
 800f22a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f22e:	b191      	cbz	r1, 800f256 <__mdiff+0x11a>
 800f230:	6117      	str	r7, [r2, #16]
 800f232:	e79d      	b.n	800f170 <__mdiff+0x34>
 800f234:	f854 1b04 	ldr.w	r1, [r4], #4
 800f238:	46e6      	mov	lr, ip
 800f23a:	0c08      	lsrs	r0, r1, #16
 800f23c:	fa1c fc81 	uxtah	ip, ip, r1
 800f240:	4471      	add	r1, lr
 800f242:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f246:	b289      	uxth	r1, r1
 800f248:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f24c:	f846 1b04 	str.w	r1, [r6], #4
 800f250:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f254:	e7dd      	b.n	800f212 <__mdiff+0xd6>
 800f256:	3f01      	subs	r7, #1
 800f258:	e7e7      	b.n	800f22a <__mdiff+0xee>
 800f25a:	bf00      	nop
 800f25c:	08010134 	.word	0x08010134
 800f260:	08010145 	.word	0x08010145

0800f264 <__d2b>:
 800f264:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f268:	460f      	mov	r7, r1
 800f26a:	2101      	movs	r1, #1
 800f26c:	ec59 8b10 	vmov	r8, r9, d0
 800f270:	4616      	mov	r6, r2
 800f272:	f7ff fcd5 	bl	800ec20 <_Balloc>
 800f276:	4604      	mov	r4, r0
 800f278:	b930      	cbnz	r0, 800f288 <__d2b+0x24>
 800f27a:	4602      	mov	r2, r0
 800f27c:	4b23      	ldr	r3, [pc, #140]	@ (800f30c <__d2b+0xa8>)
 800f27e:	4824      	ldr	r0, [pc, #144]	@ (800f310 <__d2b+0xac>)
 800f280:	f240 310f 	movw	r1, #783	@ 0x30f
 800f284:	f000 fc3a 	bl	800fafc <__assert_func>
 800f288:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f28c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f290:	b10d      	cbz	r5, 800f296 <__d2b+0x32>
 800f292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f296:	9301      	str	r3, [sp, #4]
 800f298:	f1b8 0300 	subs.w	r3, r8, #0
 800f29c:	d023      	beq.n	800f2e6 <__d2b+0x82>
 800f29e:	4668      	mov	r0, sp
 800f2a0:	9300      	str	r3, [sp, #0]
 800f2a2:	f7ff fd84 	bl	800edae <__lo0bits>
 800f2a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f2aa:	b1d0      	cbz	r0, 800f2e2 <__d2b+0x7e>
 800f2ac:	f1c0 0320 	rsb	r3, r0, #32
 800f2b0:	fa02 f303 	lsl.w	r3, r2, r3
 800f2b4:	430b      	orrs	r3, r1
 800f2b6:	40c2      	lsrs	r2, r0
 800f2b8:	6163      	str	r3, [r4, #20]
 800f2ba:	9201      	str	r2, [sp, #4]
 800f2bc:	9b01      	ldr	r3, [sp, #4]
 800f2be:	61a3      	str	r3, [r4, #24]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	bf0c      	ite	eq
 800f2c4:	2201      	moveq	r2, #1
 800f2c6:	2202      	movne	r2, #2
 800f2c8:	6122      	str	r2, [r4, #16]
 800f2ca:	b1a5      	cbz	r5, 800f2f6 <__d2b+0x92>
 800f2cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f2d0:	4405      	add	r5, r0
 800f2d2:	603d      	str	r5, [r7, #0]
 800f2d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f2d8:	6030      	str	r0, [r6, #0]
 800f2da:	4620      	mov	r0, r4
 800f2dc:	b003      	add	sp, #12
 800f2de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2e2:	6161      	str	r1, [r4, #20]
 800f2e4:	e7ea      	b.n	800f2bc <__d2b+0x58>
 800f2e6:	a801      	add	r0, sp, #4
 800f2e8:	f7ff fd61 	bl	800edae <__lo0bits>
 800f2ec:	9b01      	ldr	r3, [sp, #4]
 800f2ee:	6163      	str	r3, [r4, #20]
 800f2f0:	3020      	adds	r0, #32
 800f2f2:	2201      	movs	r2, #1
 800f2f4:	e7e8      	b.n	800f2c8 <__d2b+0x64>
 800f2f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f2fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f2fe:	6038      	str	r0, [r7, #0]
 800f300:	6918      	ldr	r0, [r3, #16]
 800f302:	f7ff fd35 	bl	800ed70 <__hi0bits>
 800f306:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f30a:	e7e5      	b.n	800f2d8 <__d2b+0x74>
 800f30c:	08010134 	.word	0x08010134
 800f310:	08010145 	.word	0x08010145

0800f314 <__ssputs_r>:
 800f314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f318:	688e      	ldr	r6, [r1, #8]
 800f31a:	461f      	mov	r7, r3
 800f31c:	42be      	cmp	r6, r7
 800f31e:	680b      	ldr	r3, [r1, #0]
 800f320:	4682      	mov	sl, r0
 800f322:	460c      	mov	r4, r1
 800f324:	4690      	mov	r8, r2
 800f326:	d82d      	bhi.n	800f384 <__ssputs_r+0x70>
 800f328:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f32c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f330:	d026      	beq.n	800f380 <__ssputs_r+0x6c>
 800f332:	6965      	ldr	r5, [r4, #20]
 800f334:	6909      	ldr	r1, [r1, #16]
 800f336:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f33a:	eba3 0901 	sub.w	r9, r3, r1
 800f33e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f342:	1c7b      	adds	r3, r7, #1
 800f344:	444b      	add	r3, r9
 800f346:	106d      	asrs	r5, r5, #1
 800f348:	429d      	cmp	r5, r3
 800f34a:	bf38      	it	cc
 800f34c:	461d      	movcc	r5, r3
 800f34e:	0553      	lsls	r3, r2, #21
 800f350:	d527      	bpl.n	800f3a2 <__ssputs_r+0x8e>
 800f352:	4629      	mov	r1, r5
 800f354:	f7ff fbd8 	bl	800eb08 <_malloc_r>
 800f358:	4606      	mov	r6, r0
 800f35a:	b360      	cbz	r0, 800f3b6 <__ssputs_r+0xa2>
 800f35c:	6921      	ldr	r1, [r4, #16]
 800f35e:	464a      	mov	r2, r9
 800f360:	f7fe fcf7 	bl	800dd52 <memcpy>
 800f364:	89a3      	ldrh	r3, [r4, #12]
 800f366:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f36a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f36e:	81a3      	strh	r3, [r4, #12]
 800f370:	6126      	str	r6, [r4, #16]
 800f372:	6165      	str	r5, [r4, #20]
 800f374:	444e      	add	r6, r9
 800f376:	eba5 0509 	sub.w	r5, r5, r9
 800f37a:	6026      	str	r6, [r4, #0]
 800f37c:	60a5      	str	r5, [r4, #8]
 800f37e:	463e      	mov	r6, r7
 800f380:	42be      	cmp	r6, r7
 800f382:	d900      	bls.n	800f386 <__ssputs_r+0x72>
 800f384:	463e      	mov	r6, r7
 800f386:	6820      	ldr	r0, [r4, #0]
 800f388:	4632      	mov	r2, r6
 800f38a:	4641      	mov	r1, r8
 800f38c:	f000 fb6a 	bl	800fa64 <memmove>
 800f390:	68a3      	ldr	r3, [r4, #8]
 800f392:	1b9b      	subs	r3, r3, r6
 800f394:	60a3      	str	r3, [r4, #8]
 800f396:	6823      	ldr	r3, [r4, #0]
 800f398:	4433      	add	r3, r6
 800f39a:	6023      	str	r3, [r4, #0]
 800f39c:	2000      	movs	r0, #0
 800f39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3a2:	462a      	mov	r2, r5
 800f3a4:	f000 fbee 	bl	800fb84 <_realloc_r>
 800f3a8:	4606      	mov	r6, r0
 800f3aa:	2800      	cmp	r0, #0
 800f3ac:	d1e0      	bne.n	800f370 <__ssputs_r+0x5c>
 800f3ae:	6921      	ldr	r1, [r4, #16]
 800f3b0:	4650      	mov	r0, sl
 800f3b2:	f7ff fb35 	bl	800ea20 <_free_r>
 800f3b6:	230c      	movs	r3, #12
 800f3b8:	f8ca 3000 	str.w	r3, [sl]
 800f3bc:	89a3      	ldrh	r3, [r4, #12]
 800f3be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3c2:	81a3      	strh	r3, [r4, #12]
 800f3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3c8:	e7e9      	b.n	800f39e <__ssputs_r+0x8a>
	...

0800f3cc <_svfiprintf_r>:
 800f3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3d0:	4698      	mov	r8, r3
 800f3d2:	898b      	ldrh	r3, [r1, #12]
 800f3d4:	061b      	lsls	r3, r3, #24
 800f3d6:	b09d      	sub	sp, #116	@ 0x74
 800f3d8:	4607      	mov	r7, r0
 800f3da:	460d      	mov	r5, r1
 800f3dc:	4614      	mov	r4, r2
 800f3de:	d510      	bpl.n	800f402 <_svfiprintf_r+0x36>
 800f3e0:	690b      	ldr	r3, [r1, #16]
 800f3e2:	b973      	cbnz	r3, 800f402 <_svfiprintf_r+0x36>
 800f3e4:	2140      	movs	r1, #64	@ 0x40
 800f3e6:	f7ff fb8f 	bl	800eb08 <_malloc_r>
 800f3ea:	6028      	str	r0, [r5, #0]
 800f3ec:	6128      	str	r0, [r5, #16]
 800f3ee:	b930      	cbnz	r0, 800f3fe <_svfiprintf_r+0x32>
 800f3f0:	230c      	movs	r3, #12
 800f3f2:	603b      	str	r3, [r7, #0]
 800f3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3f8:	b01d      	add	sp, #116	@ 0x74
 800f3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3fe:	2340      	movs	r3, #64	@ 0x40
 800f400:	616b      	str	r3, [r5, #20]
 800f402:	2300      	movs	r3, #0
 800f404:	9309      	str	r3, [sp, #36]	@ 0x24
 800f406:	2320      	movs	r3, #32
 800f408:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f40c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f410:	2330      	movs	r3, #48	@ 0x30
 800f412:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f5b0 <_svfiprintf_r+0x1e4>
 800f416:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f41a:	f04f 0901 	mov.w	r9, #1
 800f41e:	4623      	mov	r3, r4
 800f420:	469a      	mov	sl, r3
 800f422:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f426:	b10a      	cbz	r2, 800f42c <_svfiprintf_r+0x60>
 800f428:	2a25      	cmp	r2, #37	@ 0x25
 800f42a:	d1f9      	bne.n	800f420 <_svfiprintf_r+0x54>
 800f42c:	ebba 0b04 	subs.w	fp, sl, r4
 800f430:	d00b      	beq.n	800f44a <_svfiprintf_r+0x7e>
 800f432:	465b      	mov	r3, fp
 800f434:	4622      	mov	r2, r4
 800f436:	4629      	mov	r1, r5
 800f438:	4638      	mov	r0, r7
 800f43a:	f7ff ff6b 	bl	800f314 <__ssputs_r>
 800f43e:	3001      	adds	r0, #1
 800f440:	f000 80a7 	beq.w	800f592 <_svfiprintf_r+0x1c6>
 800f444:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f446:	445a      	add	r2, fp
 800f448:	9209      	str	r2, [sp, #36]	@ 0x24
 800f44a:	f89a 3000 	ldrb.w	r3, [sl]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	f000 809f 	beq.w	800f592 <_svfiprintf_r+0x1c6>
 800f454:	2300      	movs	r3, #0
 800f456:	f04f 32ff 	mov.w	r2, #4294967295
 800f45a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f45e:	f10a 0a01 	add.w	sl, sl, #1
 800f462:	9304      	str	r3, [sp, #16]
 800f464:	9307      	str	r3, [sp, #28]
 800f466:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f46a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f46c:	4654      	mov	r4, sl
 800f46e:	2205      	movs	r2, #5
 800f470:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f474:	484e      	ldr	r0, [pc, #312]	@ (800f5b0 <_svfiprintf_r+0x1e4>)
 800f476:	f7f0 fecb 	bl	8000210 <memchr>
 800f47a:	9a04      	ldr	r2, [sp, #16]
 800f47c:	b9d8      	cbnz	r0, 800f4b6 <_svfiprintf_r+0xea>
 800f47e:	06d0      	lsls	r0, r2, #27
 800f480:	bf44      	itt	mi
 800f482:	2320      	movmi	r3, #32
 800f484:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f488:	0711      	lsls	r1, r2, #28
 800f48a:	bf44      	itt	mi
 800f48c:	232b      	movmi	r3, #43	@ 0x2b
 800f48e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f492:	f89a 3000 	ldrb.w	r3, [sl]
 800f496:	2b2a      	cmp	r3, #42	@ 0x2a
 800f498:	d015      	beq.n	800f4c6 <_svfiprintf_r+0xfa>
 800f49a:	9a07      	ldr	r2, [sp, #28]
 800f49c:	4654      	mov	r4, sl
 800f49e:	2000      	movs	r0, #0
 800f4a0:	f04f 0c0a 	mov.w	ip, #10
 800f4a4:	4621      	mov	r1, r4
 800f4a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f4aa:	3b30      	subs	r3, #48	@ 0x30
 800f4ac:	2b09      	cmp	r3, #9
 800f4ae:	d94b      	bls.n	800f548 <_svfiprintf_r+0x17c>
 800f4b0:	b1b0      	cbz	r0, 800f4e0 <_svfiprintf_r+0x114>
 800f4b2:	9207      	str	r2, [sp, #28]
 800f4b4:	e014      	b.n	800f4e0 <_svfiprintf_r+0x114>
 800f4b6:	eba0 0308 	sub.w	r3, r0, r8
 800f4ba:	fa09 f303 	lsl.w	r3, r9, r3
 800f4be:	4313      	orrs	r3, r2
 800f4c0:	9304      	str	r3, [sp, #16]
 800f4c2:	46a2      	mov	sl, r4
 800f4c4:	e7d2      	b.n	800f46c <_svfiprintf_r+0xa0>
 800f4c6:	9b03      	ldr	r3, [sp, #12]
 800f4c8:	1d19      	adds	r1, r3, #4
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	9103      	str	r1, [sp, #12]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	bfbb      	ittet	lt
 800f4d2:	425b      	neglt	r3, r3
 800f4d4:	f042 0202 	orrlt.w	r2, r2, #2
 800f4d8:	9307      	strge	r3, [sp, #28]
 800f4da:	9307      	strlt	r3, [sp, #28]
 800f4dc:	bfb8      	it	lt
 800f4de:	9204      	strlt	r2, [sp, #16]
 800f4e0:	7823      	ldrb	r3, [r4, #0]
 800f4e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800f4e4:	d10a      	bne.n	800f4fc <_svfiprintf_r+0x130>
 800f4e6:	7863      	ldrb	r3, [r4, #1]
 800f4e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f4ea:	d132      	bne.n	800f552 <_svfiprintf_r+0x186>
 800f4ec:	9b03      	ldr	r3, [sp, #12]
 800f4ee:	1d1a      	adds	r2, r3, #4
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	9203      	str	r2, [sp, #12]
 800f4f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f4f8:	3402      	adds	r4, #2
 800f4fa:	9305      	str	r3, [sp, #20]
 800f4fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f5c0 <_svfiprintf_r+0x1f4>
 800f500:	7821      	ldrb	r1, [r4, #0]
 800f502:	2203      	movs	r2, #3
 800f504:	4650      	mov	r0, sl
 800f506:	f7f0 fe83 	bl	8000210 <memchr>
 800f50a:	b138      	cbz	r0, 800f51c <_svfiprintf_r+0x150>
 800f50c:	9b04      	ldr	r3, [sp, #16]
 800f50e:	eba0 000a 	sub.w	r0, r0, sl
 800f512:	2240      	movs	r2, #64	@ 0x40
 800f514:	4082      	lsls	r2, r0
 800f516:	4313      	orrs	r3, r2
 800f518:	3401      	adds	r4, #1
 800f51a:	9304      	str	r3, [sp, #16]
 800f51c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f520:	4824      	ldr	r0, [pc, #144]	@ (800f5b4 <_svfiprintf_r+0x1e8>)
 800f522:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f526:	2206      	movs	r2, #6
 800f528:	f7f0 fe72 	bl	8000210 <memchr>
 800f52c:	2800      	cmp	r0, #0
 800f52e:	d036      	beq.n	800f59e <_svfiprintf_r+0x1d2>
 800f530:	4b21      	ldr	r3, [pc, #132]	@ (800f5b8 <_svfiprintf_r+0x1ec>)
 800f532:	bb1b      	cbnz	r3, 800f57c <_svfiprintf_r+0x1b0>
 800f534:	9b03      	ldr	r3, [sp, #12]
 800f536:	3307      	adds	r3, #7
 800f538:	f023 0307 	bic.w	r3, r3, #7
 800f53c:	3308      	adds	r3, #8
 800f53e:	9303      	str	r3, [sp, #12]
 800f540:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f542:	4433      	add	r3, r6
 800f544:	9309      	str	r3, [sp, #36]	@ 0x24
 800f546:	e76a      	b.n	800f41e <_svfiprintf_r+0x52>
 800f548:	fb0c 3202 	mla	r2, ip, r2, r3
 800f54c:	460c      	mov	r4, r1
 800f54e:	2001      	movs	r0, #1
 800f550:	e7a8      	b.n	800f4a4 <_svfiprintf_r+0xd8>
 800f552:	2300      	movs	r3, #0
 800f554:	3401      	adds	r4, #1
 800f556:	9305      	str	r3, [sp, #20]
 800f558:	4619      	mov	r1, r3
 800f55a:	f04f 0c0a 	mov.w	ip, #10
 800f55e:	4620      	mov	r0, r4
 800f560:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f564:	3a30      	subs	r2, #48	@ 0x30
 800f566:	2a09      	cmp	r2, #9
 800f568:	d903      	bls.n	800f572 <_svfiprintf_r+0x1a6>
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d0c6      	beq.n	800f4fc <_svfiprintf_r+0x130>
 800f56e:	9105      	str	r1, [sp, #20]
 800f570:	e7c4      	b.n	800f4fc <_svfiprintf_r+0x130>
 800f572:	fb0c 2101 	mla	r1, ip, r1, r2
 800f576:	4604      	mov	r4, r0
 800f578:	2301      	movs	r3, #1
 800f57a:	e7f0      	b.n	800f55e <_svfiprintf_r+0x192>
 800f57c:	ab03      	add	r3, sp, #12
 800f57e:	9300      	str	r3, [sp, #0]
 800f580:	462a      	mov	r2, r5
 800f582:	4b0e      	ldr	r3, [pc, #56]	@ (800f5bc <_svfiprintf_r+0x1f0>)
 800f584:	a904      	add	r1, sp, #16
 800f586:	4638      	mov	r0, r7
 800f588:	f7fd fce6 	bl	800cf58 <_printf_float>
 800f58c:	1c42      	adds	r2, r0, #1
 800f58e:	4606      	mov	r6, r0
 800f590:	d1d6      	bne.n	800f540 <_svfiprintf_r+0x174>
 800f592:	89ab      	ldrh	r3, [r5, #12]
 800f594:	065b      	lsls	r3, r3, #25
 800f596:	f53f af2d 	bmi.w	800f3f4 <_svfiprintf_r+0x28>
 800f59a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f59c:	e72c      	b.n	800f3f8 <_svfiprintf_r+0x2c>
 800f59e:	ab03      	add	r3, sp, #12
 800f5a0:	9300      	str	r3, [sp, #0]
 800f5a2:	462a      	mov	r2, r5
 800f5a4:	4b05      	ldr	r3, [pc, #20]	@ (800f5bc <_svfiprintf_r+0x1f0>)
 800f5a6:	a904      	add	r1, sp, #16
 800f5a8:	4638      	mov	r0, r7
 800f5aa:	f7fd ff6d 	bl	800d488 <_printf_i>
 800f5ae:	e7ed      	b.n	800f58c <_svfiprintf_r+0x1c0>
 800f5b0:	0801019e 	.word	0x0801019e
 800f5b4:	080101a8 	.word	0x080101a8
 800f5b8:	0800cf59 	.word	0x0800cf59
 800f5bc:	0800f315 	.word	0x0800f315
 800f5c0:	080101a4 	.word	0x080101a4

0800f5c4 <__sfputc_r>:
 800f5c4:	6893      	ldr	r3, [r2, #8]
 800f5c6:	3b01      	subs	r3, #1
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	b410      	push	{r4}
 800f5cc:	6093      	str	r3, [r2, #8]
 800f5ce:	da08      	bge.n	800f5e2 <__sfputc_r+0x1e>
 800f5d0:	6994      	ldr	r4, [r2, #24]
 800f5d2:	42a3      	cmp	r3, r4
 800f5d4:	db01      	blt.n	800f5da <__sfputc_r+0x16>
 800f5d6:	290a      	cmp	r1, #10
 800f5d8:	d103      	bne.n	800f5e2 <__sfputc_r+0x1e>
 800f5da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5de:	f7fe ba1c 	b.w	800da1a <__swbuf_r>
 800f5e2:	6813      	ldr	r3, [r2, #0]
 800f5e4:	1c58      	adds	r0, r3, #1
 800f5e6:	6010      	str	r0, [r2, #0]
 800f5e8:	7019      	strb	r1, [r3, #0]
 800f5ea:	4608      	mov	r0, r1
 800f5ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5f0:	4770      	bx	lr

0800f5f2 <__sfputs_r>:
 800f5f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5f4:	4606      	mov	r6, r0
 800f5f6:	460f      	mov	r7, r1
 800f5f8:	4614      	mov	r4, r2
 800f5fa:	18d5      	adds	r5, r2, r3
 800f5fc:	42ac      	cmp	r4, r5
 800f5fe:	d101      	bne.n	800f604 <__sfputs_r+0x12>
 800f600:	2000      	movs	r0, #0
 800f602:	e007      	b.n	800f614 <__sfputs_r+0x22>
 800f604:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f608:	463a      	mov	r2, r7
 800f60a:	4630      	mov	r0, r6
 800f60c:	f7ff ffda 	bl	800f5c4 <__sfputc_r>
 800f610:	1c43      	adds	r3, r0, #1
 800f612:	d1f3      	bne.n	800f5fc <__sfputs_r+0xa>
 800f614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f618 <_vfiprintf_r>:
 800f618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f61c:	460d      	mov	r5, r1
 800f61e:	b09d      	sub	sp, #116	@ 0x74
 800f620:	4614      	mov	r4, r2
 800f622:	4698      	mov	r8, r3
 800f624:	4606      	mov	r6, r0
 800f626:	b118      	cbz	r0, 800f630 <_vfiprintf_r+0x18>
 800f628:	6a03      	ldr	r3, [r0, #32]
 800f62a:	b90b      	cbnz	r3, 800f630 <_vfiprintf_r+0x18>
 800f62c:	f7fe f8d6 	bl	800d7dc <__sinit>
 800f630:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f632:	07d9      	lsls	r1, r3, #31
 800f634:	d405      	bmi.n	800f642 <_vfiprintf_r+0x2a>
 800f636:	89ab      	ldrh	r3, [r5, #12]
 800f638:	059a      	lsls	r2, r3, #22
 800f63a:	d402      	bmi.n	800f642 <_vfiprintf_r+0x2a>
 800f63c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f63e:	f7fe fb86 	bl	800dd4e <__retarget_lock_acquire_recursive>
 800f642:	89ab      	ldrh	r3, [r5, #12]
 800f644:	071b      	lsls	r3, r3, #28
 800f646:	d501      	bpl.n	800f64c <_vfiprintf_r+0x34>
 800f648:	692b      	ldr	r3, [r5, #16]
 800f64a:	b99b      	cbnz	r3, 800f674 <_vfiprintf_r+0x5c>
 800f64c:	4629      	mov	r1, r5
 800f64e:	4630      	mov	r0, r6
 800f650:	f7fe fa22 	bl	800da98 <__swsetup_r>
 800f654:	b170      	cbz	r0, 800f674 <_vfiprintf_r+0x5c>
 800f656:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f658:	07dc      	lsls	r4, r3, #31
 800f65a:	d504      	bpl.n	800f666 <_vfiprintf_r+0x4e>
 800f65c:	f04f 30ff 	mov.w	r0, #4294967295
 800f660:	b01d      	add	sp, #116	@ 0x74
 800f662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f666:	89ab      	ldrh	r3, [r5, #12]
 800f668:	0598      	lsls	r0, r3, #22
 800f66a:	d4f7      	bmi.n	800f65c <_vfiprintf_r+0x44>
 800f66c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f66e:	f7fe fb6f 	bl	800dd50 <__retarget_lock_release_recursive>
 800f672:	e7f3      	b.n	800f65c <_vfiprintf_r+0x44>
 800f674:	2300      	movs	r3, #0
 800f676:	9309      	str	r3, [sp, #36]	@ 0x24
 800f678:	2320      	movs	r3, #32
 800f67a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f67e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f682:	2330      	movs	r3, #48	@ 0x30
 800f684:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f834 <_vfiprintf_r+0x21c>
 800f688:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f68c:	f04f 0901 	mov.w	r9, #1
 800f690:	4623      	mov	r3, r4
 800f692:	469a      	mov	sl, r3
 800f694:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f698:	b10a      	cbz	r2, 800f69e <_vfiprintf_r+0x86>
 800f69a:	2a25      	cmp	r2, #37	@ 0x25
 800f69c:	d1f9      	bne.n	800f692 <_vfiprintf_r+0x7a>
 800f69e:	ebba 0b04 	subs.w	fp, sl, r4
 800f6a2:	d00b      	beq.n	800f6bc <_vfiprintf_r+0xa4>
 800f6a4:	465b      	mov	r3, fp
 800f6a6:	4622      	mov	r2, r4
 800f6a8:	4629      	mov	r1, r5
 800f6aa:	4630      	mov	r0, r6
 800f6ac:	f7ff ffa1 	bl	800f5f2 <__sfputs_r>
 800f6b0:	3001      	adds	r0, #1
 800f6b2:	f000 80a7 	beq.w	800f804 <_vfiprintf_r+0x1ec>
 800f6b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6b8:	445a      	add	r2, fp
 800f6ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800f6bc:	f89a 3000 	ldrb.w	r3, [sl]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	f000 809f 	beq.w	800f804 <_vfiprintf_r+0x1ec>
 800f6c6:	2300      	movs	r3, #0
 800f6c8:	f04f 32ff 	mov.w	r2, #4294967295
 800f6cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6d0:	f10a 0a01 	add.w	sl, sl, #1
 800f6d4:	9304      	str	r3, [sp, #16]
 800f6d6:	9307      	str	r3, [sp, #28]
 800f6d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f6dc:	931a      	str	r3, [sp, #104]	@ 0x68
 800f6de:	4654      	mov	r4, sl
 800f6e0:	2205      	movs	r2, #5
 800f6e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6e6:	4853      	ldr	r0, [pc, #332]	@ (800f834 <_vfiprintf_r+0x21c>)
 800f6e8:	f7f0 fd92 	bl	8000210 <memchr>
 800f6ec:	9a04      	ldr	r2, [sp, #16]
 800f6ee:	b9d8      	cbnz	r0, 800f728 <_vfiprintf_r+0x110>
 800f6f0:	06d1      	lsls	r1, r2, #27
 800f6f2:	bf44      	itt	mi
 800f6f4:	2320      	movmi	r3, #32
 800f6f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f6fa:	0713      	lsls	r3, r2, #28
 800f6fc:	bf44      	itt	mi
 800f6fe:	232b      	movmi	r3, #43	@ 0x2b
 800f700:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f704:	f89a 3000 	ldrb.w	r3, [sl]
 800f708:	2b2a      	cmp	r3, #42	@ 0x2a
 800f70a:	d015      	beq.n	800f738 <_vfiprintf_r+0x120>
 800f70c:	9a07      	ldr	r2, [sp, #28]
 800f70e:	4654      	mov	r4, sl
 800f710:	2000      	movs	r0, #0
 800f712:	f04f 0c0a 	mov.w	ip, #10
 800f716:	4621      	mov	r1, r4
 800f718:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f71c:	3b30      	subs	r3, #48	@ 0x30
 800f71e:	2b09      	cmp	r3, #9
 800f720:	d94b      	bls.n	800f7ba <_vfiprintf_r+0x1a2>
 800f722:	b1b0      	cbz	r0, 800f752 <_vfiprintf_r+0x13a>
 800f724:	9207      	str	r2, [sp, #28]
 800f726:	e014      	b.n	800f752 <_vfiprintf_r+0x13a>
 800f728:	eba0 0308 	sub.w	r3, r0, r8
 800f72c:	fa09 f303 	lsl.w	r3, r9, r3
 800f730:	4313      	orrs	r3, r2
 800f732:	9304      	str	r3, [sp, #16]
 800f734:	46a2      	mov	sl, r4
 800f736:	e7d2      	b.n	800f6de <_vfiprintf_r+0xc6>
 800f738:	9b03      	ldr	r3, [sp, #12]
 800f73a:	1d19      	adds	r1, r3, #4
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	9103      	str	r1, [sp, #12]
 800f740:	2b00      	cmp	r3, #0
 800f742:	bfbb      	ittet	lt
 800f744:	425b      	neglt	r3, r3
 800f746:	f042 0202 	orrlt.w	r2, r2, #2
 800f74a:	9307      	strge	r3, [sp, #28]
 800f74c:	9307      	strlt	r3, [sp, #28]
 800f74e:	bfb8      	it	lt
 800f750:	9204      	strlt	r2, [sp, #16]
 800f752:	7823      	ldrb	r3, [r4, #0]
 800f754:	2b2e      	cmp	r3, #46	@ 0x2e
 800f756:	d10a      	bne.n	800f76e <_vfiprintf_r+0x156>
 800f758:	7863      	ldrb	r3, [r4, #1]
 800f75a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f75c:	d132      	bne.n	800f7c4 <_vfiprintf_r+0x1ac>
 800f75e:	9b03      	ldr	r3, [sp, #12]
 800f760:	1d1a      	adds	r2, r3, #4
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	9203      	str	r2, [sp, #12]
 800f766:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f76a:	3402      	adds	r4, #2
 800f76c:	9305      	str	r3, [sp, #20]
 800f76e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f844 <_vfiprintf_r+0x22c>
 800f772:	7821      	ldrb	r1, [r4, #0]
 800f774:	2203      	movs	r2, #3
 800f776:	4650      	mov	r0, sl
 800f778:	f7f0 fd4a 	bl	8000210 <memchr>
 800f77c:	b138      	cbz	r0, 800f78e <_vfiprintf_r+0x176>
 800f77e:	9b04      	ldr	r3, [sp, #16]
 800f780:	eba0 000a 	sub.w	r0, r0, sl
 800f784:	2240      	movs	r2, #64	@ 0x40
 800f786:	4082      	lsls	r2, r0
 800f788:	4313      	orrs	r3, r2
 800f78a:	3401      	adds	r4, #1
 800f78c:	9304      	str	r3, [sp, #16]
 800f78e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f792:	4829      	ldr	r0, [pc, #164]	@ (800f838 <_vfiprintf_r+0x220>)
 800f794:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f798:	2206      	movs	r2, #6
 800f79a:	f7f0 fd39 	bl	8000210 <memchr>
 800f79e:	2800      	cmp	r0, #0
 800f7a0:	d03f      	beq.n	800f822 <_vfiprintf_r+0x20a>
 800f7a2:	4b26      	ldr	r3, [pc, #152]	@ (800f83c <_vfiprintf_r+0x224>)
 800f7a4:	bb1b      	cbnz	r3, 800f7ee <_vfiprintf_r+0x1d6>
 800f7a6:	9b03      	ldr	r3, [sp, #12]
 800f7a8:	3307      	adds	r3, #7
 800f7aa:	f023 0307 	bic.w	r3, r3, #7
 800f7ae:	3308      	adds	r3, #8
 800f7b0:	9303      	str	r3, [sp, #12]
 800f7b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7b4:	443b      	add	r3, r7
 800f7b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7b8:	e76a      	b.n	800f690 <_vfiprintf_r+0x78>
 800f7ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7be:	460c      	mov	r4, r1
 800f7c0:	2001      	movs	r0, #1
 800f7c2:	e7a8      	b.n	800f716 <_vfiprintf_r+0xfe>
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	3401      	adds	r4, #1
 800f7c8:	9305      	str	r3, [sp, #20]
 800f7ca:	4619      	mov	r1, r3
 800f7cc:	f04f 0c0a 	mov.w	ip, #10
 800f7d0:	4620      	mov	r0, r4
 800f7d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7d6:	3a30      	subs	r2, #48	@ 0x30
 800f7d8:	2a09      	cmp	r2, #9
 800f7da:	d903      	bls.n	800f7e4 <_vfiprintf_r+0x1cc>
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d0c6      	beq.n	800f76e <_vfiprintf_r+0x156>
 800f7e0:	9105      	str	r1, [sp, #20]
 800f7e2:	e7c4      	b.n	800f76e <_vfiprintf_r+0x156>
 800f7e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7e8:	4604      	mov	r4, r0
 800f7ea:	2301      	movs	r3, #1
 800f7ec:	e7f0      	b.n	800f7d0 <_vfiprintf_r+0x1b8>
 800f7ee:	ab03      	add	r3, sp, #12
 800f7f0:	9300      	str	r3, [sp, #0]
 800f7f2:	462a      	mov	r2, r5
 800f7f4:	4b12      	ldr	r3, [pc, #72]	@ (800f840 <_vfiprintf_r+0x228>)
 800f7f6:	a904      	add	r1, sp, #16
 800f7f8:	4630      	mov	r0, r6
 800f7fa:	f7fd fbad 	bl	800cf58 <_printf_float>
 800f7fe:	4607      	mov	r7, r0
 800f800:	1c78      	adds	r0, r7, #1
 800f802:	d1d6      	bne.n	800f7b2 <_vfiprintf_r+0x19a>
 800f804:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f806:	07d9      	lsls	r1, r3, #31
 800f808:	d405      	bmi.n	800f816 <_vfiprintf_r+0x1fe>
 800f80a:	89ab      	ldrh	r3, [r5, #12]
 800f80c:	059a      	lsls	r2, r3, #22
 800f80e:	d402      	bmi.n	800f816 <_vfiprintf_r+0x1fe>
 800f810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f812:	f7fe fa9d 	bl	800dd50 <__retarget_lock_release_recursive>
 800f816:	89ab      	ldrh	r3, [r5, #12]
 800f818:	065b      	lsls	r3, r3, #25
 800f81a:	f53f af1f 	bmi.w	800f65c <_vfiprintf_r+0x44>
 800f81e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f820:	e71e      	b.n	800f660 <_vfiprintf_r+0x48>
 800f822:	ab03      	add	r3, sp, #12
 800f824:	9300      	str	r3, [sp, #0]
 800f826:	462a      	mov	r2, r5
 800f828:	4b05      	ldr	r3, [pc, #20]	@ (800f840 <_vfiprintf_r+0x228>)
 800f82a:	a904      	add	r1, sp, #16
 800f82c:	4630      	mov	r0, r6
 800f82e:	f7fd fe2b 	bl	800d488 <_printf_i>
 800f832:	e7e4      	b.n	800f7fe <_vfiprintf_r+0x1e6>
 800f834:	0801019e 	.word	0x0801019e
 800f838:	080101a8 	.word	0x080101a8
 800f83c:	0800cf59 	.word	0x0800cf59
 800f840:	0800f5f3 	.word	0x0800f5f3
 800f844:	080101a4 	.word	0x080101a4

0800f848 <__sflush_r>:
 800f848:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f84c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f850:	0716      	lsls	r6, r2, #28
 800f852:	4605      	mov	r5, r0
 800f854:	460c      	mov	r4, r1
 800f856:	d454      	bmi.n	800f902 <__sflush_r+0xba>
 800f858:	684b      	ldr	r3, [r1, #4]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	dc02      	bgt.n	800f864 <__sflush_r+0x1c>
 800f85e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f860:	2b00      	cmp	r3, #0
 800f862:	dd48      	ble.n	800f8f6 <__sflush_r+0xae>
 800f864:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f866:	2e00      	cmp	r6, #0
 800f868:	d045      	beq.n	800f8f6 <__sflush_r+0xae>
 800f86a:	2300      	movs	r3, #0
 800f86c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f870:	682f      	ldr	r7, [r5, #0]
 800f872:	6a21      	ldr	r1, [r4, #32]
 800f874:	602b      	str	r3, [r5, #0]
 800f876:	d030      	beq.n	800f8da <__sflush_r+0x92>
 800f878:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f87a:	89a3      	ldrh	r3, [r4, #12]
 800f87c:	0759      	lsls	r1, r3, #29
 800f87e:	d505      	bpl.n	800f88c <__sflush_r+0x44>
 800f880:	6863      	ldr	r3, [r4, #4]
 800f882:	1ad2      	subs	r2, r2, r3
 800f884:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f886:	b10b      	cbz	r3, 800f88c <__sflush_r+0x44>
 800f888:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f88a:	1ad2      	subs	r2, r2, r3
 800f88c:	2300      	movs	r3, #0
 800f88e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f890:	6a21      	ldr	r1, [r4, #32]
 800f892:	4628      	mov	r0, r5
 800f894:	47b0      	blx	r6
 800f896:	1c43      	adds	r3, r0, #1
 800f898:	89a3      	ldrh	r3, [r4, #12]
 800f89a:	d106      	bne.n	800f8aa <__sflush_r+0x62>
 800f89c:	6829      	ldr	r1, [r5, #0]
 800f89e:	291d      	cmp	r1, #29
 800f8a0:	d82b      	bhi.n	800f8fa <__sflush_r+0xb2>
 800f8a2:	4a2a      	ldr	r2, [pc, #168]	@ (800f94c <__sflush_r+0x104>)
 800f8a4:	40ca      	lsrs	r2, r1
 800f8a6:	07d6      	lsls	r6, r2, #31
 800f8a8:	d527      	bpl.n	800f8fa <__sflush_r+0xb2>
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	6062      	str	r2, [r4, #4]
 800f8ae:	04d9      	lsls	r1, r3, #19
 800f8b0:	6922      	ldr	r2, [r4, #16]
 800f8b2:	6022      	str	r2, [r4, #0]
 800f8b4:	d504      	bpl.n	800f8c0 <__sflush_r+0x78>
 800f8b6:	1c42      	adds	r2, r0, #1
 800f8b8:	d101      	bne.n	800f8be <__sflush_r+0x76>
 800f8ba:	682b      	ldr	r3, [r5, #0]
 800f8bc:	b903      	cbnz	r3, 800f8c0 <__sflush_r+0x78>
 800f8be:	6560      	str	r0, [r4, #84]	@ 0x54
 800f8c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f8c2:	602f      	str	r7, [r5, #0]
 800f8c4:	b1b9      	cbz	r1, 800f8f6 <__sflush_r+0xae>
 800f8c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f8ca:	4299      	cmp	r1, r3
 800f8cc:	d002      	beq.n	800f8d4 <__sflush_r+0x8c>
 800f8ce:	4628      	mov	r0, r5
 800f8d0:	f7ff f8a6 	bl	800ea20 <_free_r>
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	6363      	str	r3, [r4, #52]	@ 0x34
 800f8d8:	e00d      	b.n	800f8f6 <__sflush_r+0xae>
 800f8da:	2301      	movs	r3, #1
 800f8dc:	4628      	mov	r0, r5
 800f8de:	47b0      	blx	r6
 800f8e0:	4602      	mov	r2, r0
 800f8e2:	1c50      	adds	r0, r2, #1
 800f8e4:	d1c9      	bne.n	800f87a <__sflush_r+0x32>
 800f8e6:	682b      	ldr	r3, [r5, #0]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d0c6      	beq.n	800f87a <__sflush_r+0x32>
 800f8ec:	2b1d      	cmp	r3, #29
 800f8ee:	d001      	beq.n	800f8f4 <__sflush_r+0xac>
 800f8f0:	2b16      	cmp	r3, #22
 800f8f2:	d11e      	bne.n	800f932 <__sflush_r+0xea>
 800f8f4:	602f      	str	r7, [r5, #0]
 800f8f6:	2000      	movs	r0, #0
 800f8f8:	e022      	b.n	800f940 <__sflush_r+0xf8>
 800f8fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8fe:	b21b      	sxth	r3, r3
 800f900:	e01b      	b.n	800f93a <__sflush_r+0xf2>
 800f902:	690f      	ldr	r7, [r1, #16]
 800f904:	2f00      	cmp	r7, #0
 800f906:	d0f6      	beq.n	800f8f6 <__sflush_r+0xae>
 800f908:	0793      	lsls	r3, r2, #30
 800f90a:	680e      	ldr	r6, [r1, #0]
 800f90c:	bf08      	it	eq
 800f90e:	694b      	ldreq	r3, [r1, #20]
 800f910:	600f      	str	r7, [r1, #0]
 800f912:	bf18      	it	ne
 800f914:	2300      	movne	r3, #0
 800f916:	eba6 0807 	sub.w	r8, r6, r7
 800f91a:	608b      	str	r3, [r1, #8]
 800f91c:	f1b8 0f00 	cmp.w	r8, #0
 800f920:	dde9      	ble.n	800f8f6 <__sflush_r+0xae>
 800f922:	6a21      	ldr	r1, [r4, #32]
 800f924:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f926:	4643      	mov	r3, r8
 800f928:	463a      	mov	r2, r7
 800f92a:	4628      	mov	r0, r5
 800f92c:	47b0      	blx	r6
 800f92e:	2800      	cmp	r0, #0
 800f930:	dc08      	bgt.n	800f944 <__sflush_r+0xfc>
 800f932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f93a:	81a3      	strh	r3, [r4, #12]
 800f93c:	f04f 30ff 	mov.w	r0, #4294967295
 800f940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f944:	4407      	add	r7, r0
 800f946:	eba8 0800 	sub.w	r8, r8, r0
 800f94a:	e7e7      	b.n	800f91c <__sflush_r+0xd4>
 800f94c:	20400001 	.word	0x20400001

0800f950 <_fflush_r>:
 800f950:	b538      	push	{r3, r4, r5, lr}
 800f952:	690b      	ldr	r3, [r1, #16]
 800f954:	4605      	mov	r5, r0
 800f956:	460c      	mov	r4, r1
 800f958:	b913      	cbnz	r3, 800f960 <_fflush_r+0x10>
 800f95a:	2500      	movs	r5, #0
 800f95c:	4628      	mov	r0, r5
 800f95e:	bd38      	pop	{r3, r4, r5, pc}
 800f960:	b118      	cbz	r0, 800f96a <_fflush_r+0x1a>
 800f962:	6a03      	ldr	r3, [r0, #32]
 800f964:	b90b      	cbnz	r3, 800f96a <_fflush_r+0x1a>
 800f966:	f7fd ff39 	bl	800d7dc <__sinit>
 800f96a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d0f3      	beq.n	800f95a <_fflush_r+0xa>
 800f972:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f974:	07d0      	lsls	r0, r2, #31
 800f976:	d404      	bmi.n	800f982 <_fflush_r+0x32>
 800f978:	0599      	lsls	r1, r3, #22
 800f97a:	d402      	bmi.n	800f982 <_fflush_r+0x32>
 800f97c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f97e:	f7fe f9e6 	bl	800dd4e <__retarget_lock_acquire_recursive>
 800f982:	4628      	mov	r0, r5
 800f984:	4621      	mov	r1, r4
 800f986:	f7ff ff5f 	bl	800f848 <__sflush_r>
 800f98a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f98c:	07da      	lsls	r2, r3, #31
 800f98e:	4605      	mov	r5, r0
 800f990:	d4e4      	bmi.n	800f95c <_fflush_r+0xc>
 800f992:	89a3      	ldrh	r3, [r4, #12]
 800f994:	059b      	lsls	r3, r3, #22
 800f996:	d4e1      	bmi.n	800f95c <_fflush_r+0xc>
 800f998:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f99a:	f7fe f9d9 	bl	800dd50 <__retarget_lock_release_recursive>
 800f99e:	e7dd      	b.n	800f95c <_fflush_r+0xc>

0800f9a0 <__swhatbuf_r>:
 800f9a0:	b570      	push	{r4, r5, r6, lr}
 800f9a2:	460c      	mov	r4, r1
 800f9a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9a8:	2900      	cmp	r1, #0
 800f9aa:	b096      	sub	sp, #88	@ 0x58
 800f9ac:	4615      	mov	r5, r2
 800f9ae:	461e      	mov	r6, r3
 800f9b0:	da0d      	bge.n	800f9ce <__swhatbuf_r+0x2e>
 800f9b2:	89a3      	ldrh	r3, [r4, #12]
 800f9b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f9b8:	f04f 0100 	mov.w	r1, #0
 800f9bc:	bf14      	ite	ne
 800f9be:	2340      	movne	r3, #64	@ 0x40
 800f9c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f9c4:	2000      	movs	r0, #0
 800f9c6:	6031      	str	r1, [r6, #0]
 800f9c8:	602b      	str	r3, [r5, #0]
 800f9ca:	b016      	add	sp, #88	@ 0x58
 800f9cc:	bd70      	pop	{r4, r5, r6, pc}
 800f9ce:	466a      	mov	r2, sp
 800f9d0:	f000 f862 	bl	800fa98 <_fstat_r>
 800f9d4:	2800      	cmp	r0, #0
 800f9d6:	dbec      	blt.n	800f9b2 <__swhatbuf_r+0x12>
 800f9d8:	9901      	ldr	r1, [sp, #4]
 800f9da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f9de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f9e2:	4259      	negs	r1, r3
 800f9e4:	4159      	adcs	r1, r3
 800f9e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f9ea:	e7eb      	b.n	800f9c4 <__swhatbuf_r+0x24>

0800f9ec <__smakebuf_r>:
 800f9ec:	898b      	ldrh	r3, [r1, #12]
 800f9ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9f0:	079d      	lsls	r5, r3, #30
 800f9f2:	4606      	mov	r6, r0
 800f9f4:	460c      	mov	r4, r1
 800f9f6:	d507      	bpl.n	800fa08 <__smakebuf_r+0x1c>
 800f9f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f9fc:	6023      	str	r3, [r4, #0]
 800f9fe:	6123      	str	r3, [r4, #16]
 800fa00:	2301      	movs	r3, #1
 800fa02:	6163      	str	r3, [r4, #20]
 800fa04:	b003      	add	sp, #12
 800fa06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa08:	ab01      	add	r3, sp, #4
 800fa0a:	466a      	mov	r2, sp
 800fa0c:	f7ff ffc8 	bl	800f9a0 <__swhatbuf_r>
 800fa10:	9f00      	ldr	r7, [sp, #0]
 800fa12:	4605      	mov	r5, r0
 800fa14:	4639      	mov	r1, r7
 800fa16:	4630      	mov	r0, r6
 800fa18:	f7ff f876 	bl	800eb08 <_malloc_r>
 800fa1c:	b948      	cbnz	r0, 800fa32 <__smakebuf_r+0x46>
 800fa1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa22:	059a      	lsls	r2, r3, #22
 800fa24:	d4ee      	bmi.n	800fa04 <__smakebuf_r+0x18>
 800fa26:	f023 0303 	bic.w	r3, r3, #3
 800fa2a:	f043 0302 	orr.w	r3, r3, #2
 800fa2e:	81a3      	strh	r3, [r4, #12]
 800fa30:	e7e2      	b.n	800f9f8 <__smakebuf_r+0xc>
 800fa32:	89a3      	ldrh	r3, [r4, #12]
 800fa34:	6020      	str	r0, [r4, #0]
 800fa36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa3a:	81a3      	strh	r3, [r4, #12]
 800fa3c:	9b01      	ldr	r3, [sp, #4]
 800fa3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fa42:	b15b      	cbz	r3, 800fa5c <__smakebuf_r+0x70>
 800fa44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa48:	4630      	mov	r0, r6
 800fa4a:	f000 f837 	bl	800fabc <_isatty_r>
 800fa4e:	b128      	cbz	r0, 800fa5c <__smakebuf_r+0x70>
 800fa50:	89a3      	ldrh	r3, [r4, #12]
 800fa52:	f023 0303 	bic.w	r3, r3, #3
 800fa56:	f043 0301 	orr.w	r3, r3, #1
 800fa5a:	81a3      	strh	r3, [r4, #12]
 800fa5c:	89a3      	ldrh	r3, [r4, #12]
 800fa5e:	431d      	orrs	r5, r3
 800fa60:	81a5      	strh	r5, [r4, #12]
 800fa62:	e7cf      	b.n	800fa04 <__smakebuf_r+0x18>

0800fa64 <memmove>:
 800fa64:	4288      	cmp	r0, r1
 800fa66:	b510      	push	{r4, lr}
 800fa68:	eb01 0402 	add.w	r4, r1, r2
 800fa6c:	d902      	bls.n	800fa74 <memmove+0x10>
 800fa6e:	4284      	cmp	r4, r0
 800fa70:	4623      	mov	r3, r4
 800fa72:	d807      	bhi.n	800fa84 <memmove+0x20>
 800fa74:	1e43      	subs	r3, r0, #1
 800fa76:	42a1      	cmp	r1, r4
 800fa78:	d008      	beq.n	800fa8c <memmove+0x28>
 800fa7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fa7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fa82:	e7f8      	b.n	800fa76 <memmove+0x12>
 800fa84:	4402      	add	r2, r0
 800fa86:	4601      	mov	r1, r0
 800fa88:	428a      	cmp	r2, r1
 800fa8a:	d100      	bne.n	800fa8e <memmove+0x2a>
 800fa8c:	bd10      	pop	{r4, pc}
 800fa8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fa92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fa96:	e7f7      	b.n	800fa88 <memmove+0x24>

0800fa98 <_fstat_r>:
 800fa98:	b538      	push	{r3, r4, r5, lr}
 800fa9a:	4d07      	ldr	r5, [pc, #28]	@ (800fab8 <_fstat_r+0x20>)
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	4604      	mov	r4, r0
 800faa0:	4608      	mov	r0, r1
 800faa2:	4611      	mov	r1, r2
 800faa4:	602b      	str	r3, [r5, #0]
 800faa6:	f7f3 fbbb 	bl	8003220 <_fstat>
 800faaa:	1c43      	adds	r3, r0, #1
 800faac:	d102      	bne.n	800fab4 <_fstat_r+0x1c>
 800faae:	682b      	ldr	r3, [r5, #0]
 800fab0:	b103      	cbz	r3, 800fab4 <_fstat_r+0x1c>
 800fab2:	6023      	str	r3, [r4, #0]
 800fab4:	bd38      	pop	{r3, r4, r5, pc}
 800fab6:	bf00      	nop
 800fab8:	200051d0 	.word	0x200051d0

0800fabc <_isatty_r>:
 800fabc:	b538      	push	{r3, r4, r5, lr}
 800fabe:	4d06      	ldr	r5, [pc, #24]	@ (800fad8 <_isatty_r+0x1c>)
 800fac0:	2300      	movs	r3, #0
 800fac2:	4604      	mov	r4, r0
 800fac4:	4608      	mov	r0, r1
 800fac6:	602b      	str	r3, [r5, #0]
 800fac8:	f7f3 fbba 	bl	8003240 <_isatty>
 800facc:	1c43      	adds	r3, r0, #1
 800face:	d102      	bne.n	800fad6 <_isatty_r+0x1a>
 800fad0:	682b      	ldr	r3, [r5, #0]
 800fad2:	b103      	cbz	r3, 800fad6 <_isatty_r+0x1a>
 800fad4:	6023      	str	r3, [r4, #0]
 800fad6:	bd38      	pop	{r3, r4, r5, pc}
 800fad8:	200051d0 	.word	0x200051d0

0800fadc <_sbrk_r>:
 800fadc:	b538      	push	{r3, r4, r5, lr}
 800fade:	4d06      	ldr	r5, [pc, #24]	@ (800faf8 <_sbrk_r+0x1c>)
 800fae0:	2300      	movs	r3, #0
 800fae2:	4604      	mov	r4, r0
 800fae4:	4608      	mov	r0, r1
 800fae6:	602b      	str	r3, [r5, #0]
 800fae8:	f7f3 fbc2 	bl	8003270 <_sbrk>
 800faec:	1c43      	adds	r3, r0, #1
 800faee:	d102      	bne.n	800faf6 <_sbrk_r+0x1a>
 800faf0:	682b      	ldr	r3, [r5, #0]
 800faf2:	b103      	cbz	r3, 800faf6 <_sbrk_r+0x1a>
 800faf4:	6023      	str	r3, [r4, #0]
 800faf6:	bd38      	pop	{r3, r4, r5, pc}
 800faf8:	200051d0 	.word	0x200051d0

0800fafc <__assert_func>:
 800fafc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fafe:	4614      	mov	r4, r2
 800fb00:	461a      	mov	r2, r3
 800fb02:	4b09      	ldr	r3, [pc, #36]	@ (800fb28 <__assert_func+0x2c>)
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	4605      	mov	r5, r0
 800fb08:	68d8      	ldr	r0, [r3, #12]
 800fb0a:	b14c      	cbz	r4, 800fb20 <__assert_func+0x24>
 800fb0c:	4b07      	ldr	r3, [pc, #28]	@ (800fb2c <__assert_func+0x30>)
 800fb0e:	9100      	str	r1, [sp, #0]
 800fb10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fb14:	4906      	ldr	r1, [pc, #24]	@ (800fb30 <__assert_func+0x34>)
 800fb16:	462b      	mov	r3, r5
 800fb18:	f000 f870 	bl	800fbfc <fiprintf>
 800fb1c:	f000 f880 	bl	800fc20 <abort>
 800fb20:	4b04      	ldr	r3, [pc, #16]	@ (800fb34 <__assert_func+0x38>)
 800fb22:	461c      	mov	r4, r3
 800fb24:	e7f3      	b.n	800fb0e <__assert_func+0x12>
 800fb26:	bf00      	nop
 800fb28:	2000002c 	.word	0x2000002c
 800fb2c:	080101b9 	.word	0x080101b9
 800fb30:	080101c6 	.word	0x080101c6
 800fb34:	080101f4 	.word	0x080101f4

0800fb38 <_calloc_r>:
 800fb38:	b570      	push	{r4, r5, r6, lr}
 800fb3a:	fba1 5402 	umull	r5, r4, r1, r2
 800fb3e:	b934      	cbnz	r4, 800fb4e <_calloc_r+0x16>
 800fb40:	4629      	mov	r1, r5
 800fb42:	f7fe ffe1 	bl	800eb08 <_malloc_r>
 800fb46:	4606      	mov	r6, r0
 800fb48:	b928      	cbnz	r0, 800fb56 <_calloc_r+0x1e>
 800fb4a:	4630      	mov	r0, r6
 800fb4c:	bd70      	pop	{r4, r5, r6, pc}
 800fb4e:	220c      	movs	r2, #12
 800fb50:	6002      	str	r2, [r0, #0]
 800fb52:	2600      	movs	r6, #0
 800fb54:	e7f9      	b.n	800fb4a <_calloc_r+0x12>
 800fb56:	462a      	mov	r2, r5
 800fb58:	4621      	mov	r1, r4
 800fb5a:	f7fd fff3 	bl	800db44 <memset>
 800fb5e:	e7f4      	b.n	800fb4a <_calloc_r+0x12>

0800fb60 <__ascii_mbtowc>:
 800fb60:	b082      	sub	sp, #8
 800fb62:	b901      	cbnz	r1, 800fb66 <__ascii_mbtowc+0x6>
 800fb64:	a901      	add	r1, sp, #4
 800fb66:	b142      	cbz	r2, 800fb7a <__ascii_mbtowc+0x1a>
 800fb68:	b14b      	cbz	r3, 800fb7e <__ascii_mbtowc+0x1e>
 800fb6a:	7813      	ldrb	r3, [r2, #0]
 800fb6c:	600b      	str	r3, [r1, #0]
 800fb6e:	7812      	ldrb	r2, [r2, #0]
 800fb70:	1e10      	subs	r0, r2, #0
 800fb72:	bf18      	it	ne
 800fb74:	2001      	movne	r0, #1
 800fb76:	b002      	add	sp, #8
 800fb78:	4770      	bx	lr
 800fb7a:	4610      	mov	r0, r2
 800fb7c:	e7fb      	b.n	800fb76 <__ascii_mbtowc+0x16>
 800fb7e:	f06f 0001 	mvn.w	r0, #1
 800fb82:	e7f8      	b.n	800fb76 <__ascii_mbtowc+0x16>

0800fb84 <_realloc_r>:
 800fb84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb88:	4607      	mov	r7, r0
 800fb8a:	4614      	mov	r4, r2
 800fb8c:	460d      	mov	r5, r1
 800fb8e:	b921      	cbnz	r1, 800fb9a <_realloc_r+0x16>
 800fb90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb94:	4611      	mov	r1, r2
 800fb96:	f7fe bfb7 	b.w	800eb08 <_malloc_r>
 800fb9a:	b92a      	cbnz	r2, 800fba8 <_realloc_r+0x24>
 800fb9c:	f7fe ff40 	bl	800ea20 <_free_r>
 800fba0:	4625      	mov	r5, r4
 800fba2:	4628      	mov	r0, r5
 800fba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fba8:	f000 f841 	bl	800fc2e <_malloc_usable_size_r>
 800fbac:	4284      	cmp	r4, r0
 800fbae:	4606      	mov	r6, r0
 800fbb0:	d802      	bhi.n	800fbb8 <_realloc_r+0x34>
 800fbb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fbb6:	d8f4      	bhi.n	800fba2 <_realloc_r+0x1e>
 800fbb8:	4621      	mov	r1, r4
 800fbba:	4638      	mov	r0, r7
 800fbbc:	f7fe ffa4 	bl	800eb08 <_malloc_r>
 800fbc0:	4680      	mov	r8, r0
 800fbc2:	b908      	cbnz	r0, 800fbc8 <_realloc_r+0x44>
 800fbc4:	4645      	mov	r5, r8
 800fbc6:	e7ec      	b.n	800fba2 <_realloc_r+0x1e>
 800fbc8:	42b4      	cmp	r4, r6
 800fbca:	4622      	mov	r2, r4
 800fbcc:	4629      	mov	r1, r5
 800fbce:	bf28      	it	cs
 800fbd0:	4632      	movcs	r2, r6
 800fbd2:	f7fe f8be 	bl	800dd52 <memcpy>
 800fbd6:	4629      	mov	r1, r5
 800fbd8:	4638      	mov	r0, r7
 800fbda:	f7fe ff21 	bl	800ea20 <_free_r>
 800fbde:	e7f1      	b.n	800fbc4 <_realloc_r+0x40>

0800fbe0 <__ascii_wctomb>:
 800fbe0:	4603      	mov	r3, r0
 800fbe2:	4608      	mov	r0, r1
 800fbe4:	b141      	cbz	r1, 800fbf8 <__ascii_wctomb+0x18>
 800fbe6:	2aff      	cmp	r2, #255	@ 0xff
 800fbe8:	d904      	bls.n	800fbf4 <__ascii_wctomb+0x14>
 800fbea:	228a      	movs	r2, #138	@ 0x8a
 800fbec:	601a      	str	r2, [r3, #0]
 800fbee:	f04f 30ff 	mov.w	r0, #4294967295
 800fbf2:	4770      	bx	lr
 800fbf4:	700a      	strb	r2, [r1, #0]
 800fbf6:	2001      	movs	r0, #1
 800fbf8:	4770      	bx	lr
	...

0800fbfc <fiprintf>:
 800fbfc:	b40e      	push	{r1, r2, r3}
 800fbfe:	b503      	push	{r0, r1, lr}
 800fc00:	4601      	mov	r1, r0
 800fc02:	ab03      	add	r3, sp, #12
 800fc04:	4805      	ldr	r0, [pc, #20]	@ (800fc1c <fiprintf+0x20>)
 800fc06:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc0a:	6800      	ldr	r0, [r0, #0]
 800fc0c:	9301      	str	r3, [sp, #4]
 800fc0e:	f7ff fd03 	bl	800f618 <_vfiprintf_r>
 800fc12:	b002      	add	sp, #8
 800fc14:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc18:	b003      	add	sp, #12
 800fc1a:	4770      	bx	lr
 800fc1c:	2000002c 	.word	0x2000002c

0800fc20 <abort>:
 800fc20:	b508      	push	{r3, lr}
 800fc22:	2006      	movs	r0, #6
 800fc24:	f000 f834 	bl	800fc90 <raise>
 800fc28:	2001      	movs	r0, #1
 800fc2a:	f7f3 fac5 	bl	80031b8 <_exit>

0800fc2e <_malloc_usable_size_r>:
 800fc2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc32:	1f18      	subs	r0, r3, #4
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	bfbc      	itt	lt
 800fc38:	580b      	ldrlt	r3, [r1, r0]
 800fc3a:	18c0      	addlt	r0, r0, r3
 800fc3c:	4770      	bx	lr

0800fc3e <_raise_r>:
 800fc3e:	291f      	cmp	r1, #31
 800fc40:	b538      	push	{r3, r4, r5, lr}
 800fc42:	4605      	mov	r5, r0
 800fc44:	460c      	mov	r4, r1
 800fc46:	d904      	bls.n	800fc52 <_raise_r+0x14>
 800fc48:	2316      	movs	r3, #22
 800fc4a:	6003      	str	r3, [r0, #0]
 800fc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc50:	bd38      	pop	{r3, r4, r5, pc}
 800fc52:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fc54:	b112      	cbz	r2, 800fc5c <_raise_r+0x1e>
 800fc56:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fc5a:	b94b      	cbnz	r3, 800fc70 <_raise_r+0x32>
 800fc5c:	4628      	mov	r0, r5
 800fc5e:	f000 f831 	bl	800fcc4 <_getpid_r>
 800fc62:	4622      	mov	r2, r4
 800fc64:	4601      	mov	r1, r0
 800fc66:	4628      	mov	r0, r5
 800fc68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc6c:	f000 b818 	b.w	800fca0 <_kill_r>
 800fc70:	2b01      	cmp	r3, #1
 800fc72:	d00a      	beq.n	800fc8a <_raise_r+0x4c>
 800fc74:	1c59      	adds	r1, r3, #1
 800fc76:	d103      	bne.n	800fc80 <_raise_r+0x42>
 800fc78:	2316      	movs	r3, #22
 800fc7a:	6003      	str	r3, [r0, #0]
 800fc7c:	2001      	movs	r0, #1
 800fc7e:	e7e7      	b.n	800fc50 <_raise_r+0x12>
 800fc80:	2100      	movs	r1, #0
 800fc82:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fc86:	4620      	mov	r0, r4
 800fc88:	4798      	blx	r3
 800fc8a:	2000      	movs	r0, #0
 800fc8c:	e7e0      	b.n	800fc50 <_raise_r+0x12>
	...

0800fc90 <raise>:
 800fc90:	4b02      	ldr	r3, [pc, #8]	@ (800fc9c <raise+0xc>)
 800fc92:	4601      	mov	r1, r0
 800fc94:	6818      	ldr	r0, [r3, #0]
 800fc96:	f7ff bfd2 	b.w	800fc3e <_raise_r>
 800fc9a:	bf00      	nop
 800fc9c:	2000002c 	.word	0x2000002c

0800fca0 <_kill_r>:
 800fca0:	b538      	push	{r3, r4, r5, lr}
 800fca2:	4d07      	ldr	r5, [pc, #28]	@ (800fcc0 <_kill_r+0x20>)
 800fca4:	2300      	movs	r3, #0
 800fca6:	4604      	mov	r4, r0
 800fca8:	4608      	mov	r0, r1
 800fcaa:	4611      	mov	r1, r2
 800fcac:	602b      	str	r3, [r5, #0]
 800fcae:	f7f3 fa73 	bl	8003198 <_kill>
 800fcb2:	1c43      	adds	r3, r0, #1
 800fcb4:	d102      	bne.n	800fcbc <_kill_r+0x1c>
 800fcb6:	682b      	ldr	r3, [r5, #0]
 800fcb8:	b103      	cbz	r3, 800fcbc <_kill_r+0x1c>
 800fcba:	6023      	str	r3, [r4, #0]
 800fcbc:	bd38      	pop	{r3, r4, r5, pc}
 800fcbe:	bf00      	nop
 800fcc0:	200051d0 	.word	0x200051d0

0800fcc4 <_getpid_r>:
 800fcc4:	f7f3 ba60 	b.w	8003188 <_getpid>

0800fcc8 <_init>:
 800fcc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcca:	bf00      	nop
 800fccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcce:	bc08      	pop	{r3}
 800fcd0:	469e      	mov	lr, r3
 800fcd2:	4770      	bx	lr

0800fcd4 <_fini>:
 800fcd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcd6:	bf00      	nop
 800fcd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcda:	bc08      	pop	{r3}
 800fcdc:	469e      	mov	lr, r3
 800fcde:	4770      	bx	lr
