
*** Running vivado
    with args -log pr_bridgeFromNetwork_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_bridgeFromNetwork_inst_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pr_bridgeFromNetwork_inst_0.tcl -notrace
Command: synth_design -top pr_bridgeFromNetwork_inst_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15913 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1370.836 ; gain = 76.000 ; free physical = 10410 ; free virtual = 53731
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pr_bridgeFromNetwork_inst_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeFromNetwork_inst_0/synth/pr_bridgeFromNetwork_inst_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'nfr_top' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/nfr_top.v:9]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NFR' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:447]
INFO: [Synth 8-6155] done synthesizing module 'NFR' (1#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:12]
INFO: [Synth 8-6157] synthesizing module 'NFR_stream_in_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_in_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'NFR_stream_in_V_reg_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_in_V_if.v:70]
	Parameter N bound to: 81 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'NFR_stream_in_V_reg_slice' (2#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_in_V_if.v:70]
INFO: [Synth 8-6155] done synthesizing module 'NFR_stream_in_V_if' (3#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_in_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'NFR_stream_out_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_out_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'NFR_stream_out_V_reg_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_out_V_if.v:74]
	Parameter N bound to: 129 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'NFR_stream_out_V_reg_slice' (4#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_out_V_if.v:74]
INFO: [Synth 8-6155] done synthesizing module 'NFR_stream_out_V_if' (5#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_stream_out_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'NFR_ap_rst_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NFR_ap_rst_if' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nfr_top' (7#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/nfr_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pr_bridgeFromNetwork_inst_0' (8#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeFromNetwork_inst_0/synth/pr_bridgeFromNetwork_inst_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1416.445 ; gain = 121.609 ; free physical = 10252 ; free virtual = 53573
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1416.445 ; gain = 121.609 ; free physical = 10352 ; free virtual = 53674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1416.445 ; gain = 121.609 ; free physical = 10352 ; free virtual = 53674
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeFromNetwork_inst_0/constraints/NFR_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ip/pr_bridgeFromNetwork_inst_0/constraints/NFR_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeFromNetwork_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeFromNetwork_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2110.762 ; gain = 0.000 ; free physical = 6882 ; free virtual = 50211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2110.762 ; gain = 815.926 ; free physical = 6902 ; free virtual = 50231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2110.762 ; gain = 815.926 ; free physical = 6901 ; free virtual = 50231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeFromNetwork_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2110.762 ; gain = 815.926 ; free physical = 6903 ; free virtual = 50232
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tmp_user_V_fu_172_reg[39:5]' into 'p_Val2_s_fu_152_reg[39:5]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/pr/ipshared/b3b5/hdl/verilog/NFR.v:499]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_3_fu_331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_295_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'NFR_stream_in_V_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'NFR_stream_out_V_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'NFR_stream_in_V_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'NFR_stream_out_V_reg_slice'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2110.762 ; gain = 815.926 ; free physical = 6836 ; free virtual = 50167
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              129 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 3     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module NFR_stream_in_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NFR_stream_out_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "NFR_U/tmp_3_fu_331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NFR_U/tmp_4_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NFR_U/tmp_5_fu_295_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NFR_U/tmp_10_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NFR_U/tmp_7_fu_307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[5]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[6]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[7]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[8]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[9]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[10]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[11]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[12]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[13]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[14]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[15]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[16]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[17]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[18]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[19]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[20]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[21]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[22]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[23]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[24]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[25]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[26]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[27]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[28]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[29]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[30]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[31]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[32]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[33]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[34]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[35]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[36]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[37]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/p_Val2_s_fu_152_reg[38]' (FD) to 'inst/NFR_U/p_Val2_s_fu_152_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\NFR_U/p_Val2_s_fu_152_reg[39] )
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/packetIn_keep_V_reg_755_reg[6]' (FDE) to 'inst/NFR_U/tmp_20_reg_765_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_U/packetIn_keep_V_reg_755_reg[7]' (FDE) to 'inst/NFR_U/tmp_21_reg_775_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[94]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[95]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[96]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[96]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[97]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[97]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[98]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[99]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[99]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[100]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[100]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[101]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[101]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[102]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[102]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[103]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[103]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[104]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[104]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[105]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[106]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[106]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[107]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[108]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[108]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[109]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[109]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[110]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[110]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[111]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[111]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[112]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[112]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[113]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[113]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[114]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[114]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[115]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[115]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[116]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[116]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[117]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[117]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[118]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[118]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[119]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[119]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[120]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[120]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[121]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[121]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[122]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[122]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[123]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[123]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[124]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[124]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[125]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[125]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[126]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[126]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[127]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[127]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p2_reg[128]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\NFR_stream_out_V_if_U/rs/data_p2_reg[128] )
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[94]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[95]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[95]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[96]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[96]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[97]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[97]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[98]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[99]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[99]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[100]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[100]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[101]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[101]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[102]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[102]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[103]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[103]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[104]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[104]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[105]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[106]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[106]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[107]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[108]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[108]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[109]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[109]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[110]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[110]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[111]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[111]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[112]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[112]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[113]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[113]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[114]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[114]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[115]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[115]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[116]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[116]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[117]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[117]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[118]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[118]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[119]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[119]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[120]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[120]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[121]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[121]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[122]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[122]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[123]'
INFO: [Synth 8-3886] merging instance 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[123]' (FDE) to 'inst/NFR_stream_out_V_if_U/rs/data_p1_reg[124]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\NFR_stream_out_V_if_U/rs/data_p1_reg[128] )
WARNING: [Synth 8-3332] Sequential element (NFR_U/ap_CS_fsm_reg[0]) is unused and will be removed from module nfr_top.
WARNING: [Synth 8-3332] Sequential element (NFR_stream_out_V_if_U/rs/data_p2_reg[128]) is unused and will be removed from module nfr_top.
WARNING: [Synth 8-3332] Sequential element (NFR_stream_out_V_if_U/rs/data_p1_reg[128]) is unused and will be removed from module nfr_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2110.762 ; gain = 815.926 ; free physical = 7478 ; free virtual = 50839
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 2269.199 ; gain = 974.363 ; free physical = 6879 ; free virtual = 50238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:51 . Memory (MB): peak = 2346.582 ; gain = 1051.746 ; free physical = 7974 ; free virtual = 51332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:52 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9138 ; free virtual = 52497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:53 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9090 ; free virtual = 52447
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:53 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9095 ; free virtual = 52452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:54 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9383 ; free virtual = 52740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:54 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9419 ; free virtual = 52776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:54 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9423 ; free virtual = 52780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:54 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9418 ; free virtual = 52775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    40|
|2     |LUT1   |    30|
|3     |LUT2   |    25|
|4     |LUT3   |   196|
|5     |LUT4   |   181|
|6     |LUT5   |   463|
|7     |LUT6   |   228|
|8     |FDRE   |   616|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------+------+
|      |Instance                  |Module                     |Cells |
+------+--------------------------+---------------------------+------+
|1     |top                       |                           |  1781|
|2     |  inst                    |nfr_top                    |  1781|
|3     |    NFR_U                 |NFR                        |  1145|
|4     |    NFR_stream_in_V_if_U  |NFR_stream_in_V_if         |   350|
|5     |      rs                  |NFR_stream_in_V_reg_slice  |   350|
|6     |    NFR_stream_out_V_if_U |NFR_stream_out_V_if        |   286|
|7     |      rs                  |NFR_stream_out_V_reg_slice |   286|
+------+--------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:54 . Memory (MB): peak = 2354.590 ; gain = 1059.754 ; free physical = 9428 ; free virtual = 52785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 2354.590 ; gain = 365.438 ; free physical = 9761 ; free virtual = 53118
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:54 . Memory (MB): peak = 2354.598 ; gain = 1059.754 ; free physical = 9848 ; free virtual = 53205
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:57 . Memory (MB): peak = 2408.238 ; gain = 1147.008 ; free physical = 11159 ; free virtual = 54514
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/pr_bridgeFromNetwork_inst_0_synth_1/pr_bridgeFromNetwork_inst_0.dcp' has been generated.
