#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 25 13:56:38 2021
# Process ID: 19832
# Current directory: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21552 D:\LogicDesignExperiment\share_repo\Lab5-Advanced\FPGA_1\FPGA_1.xpr
# Log file: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/vivado.log
# Journal file: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/LogicDesignExperiment/LAB05_1118/FPGA_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/USE/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.285 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 25 14:06:25 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 14:07:40 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 25 14:21:07 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 14:22:20 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1155.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Lab5_Team3_Music_fpga' is not ideal for floorplanning, since the cellview 'PWM_gen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1238.398 ; gain = 1.547
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1238.398 ; gain = 1.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.930 ; gain = 736.645
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property package_pin "" [get_ports [list  clk]]
place_ports clk W5
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pmod_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pmod_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pmod_4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PS2_CLK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PS2_DATA]]
place_ports pmod_1 A14
place_ports pmod_2 A16
place_ports pmod_4 B16
place_ports PS2_CLK C17
place_ports PS2_DATA B17
file mkdir D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new
close [ open D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new/lab5_1_fpga.xdc w ]
add_files -fileset constrs_1 D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new/lab5_1_fpga.xdc
set_property target_constrs_file D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.srcs/constrs_1/new/lab5_1_fpga.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 14:27:16 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/synth_1/runme.log
[Thu Nov 25 14:27:16 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1919.402 ; gain = 0.863
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.844 ; gain = 1542.441
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 25 14:43:17 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 14:44:50 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 14:46:03 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3519.527 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 14:52:12 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/synth_1/runme.log
[Thu Nov 25 14:52:12 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3519.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Lab5_Team3_Music_fpga' is not ideal for floorplanning, since the cellview 'PWM_gen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 3533.523 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 3533.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3533.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 14:54:33 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 14:59:57 2021] Launched synth_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/synth_1/runme.log
[Thu Nov 25 14:59:57 2021] Launched impl_1...
Run output will be captured here: D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3576.492 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_1/FPGA_1.runs/impl_1/Lab5_Team3_Music_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711944A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 15:17:03 2021...
