\# DAY 4



\## alwaysblock1



\*\*Description:\*\* This section shows the output timing diagram for the Always Block 1 Verilog module.



\*\*Timing diagram:\*\*



!\[alwaysblock1 output](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day4/Alwaysblock1%20(2).jpeg)





\## alwaysblock2

\*\*Description:\*\* Timing diagram for always block 2

!\[alwaysblock2 output](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day4/alwaysblock2.jpeg)

