// Seed: 2078452655
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output wand id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri id_5,
    output wor id_6,
    input tri0 id_7
);
  uwire id_9 = 1;
  wire  id_10;
  wire  id_11 = id_11;
endmodule
module module_1 #(
    parameter id_5 = 32'd22
) (
    input tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    output uwire _id_5,
    input supply1 id_6,
    input tri1 id_7
);
  wire id_9;
  wire id_10;
  logic [(  1  ) : id_5] id_11;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
