\hypertarget{group__vector__table}{}\doxysection{NVIC Vector Table}
\label{group__vector__table}\index{NVIC Vector Table@{NVIC Vector Table}}


NVIC vector table.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__vector__table_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~(0)
\begin{DoxyCompactList}\small\item\em Window Watchdog (WWDG) Interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga08c3a430730f8ed59b2a8f13259f2ad7}{EXTI16}}~(1)
\begin{DoxyCompactList}\small\item\em EXTI Line 16 interrupt / PVD through EXTI line detection interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga5424e78536b2ad7c9286dd4a25aa2fbb}{EXTI21}}~(2)
\begin{DoxyCompactList}\small\item\em EXTI Line 21 interrupt / Tamper and Time\+Stamp interrupts through the EXTI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga106b779d4271f872067630bfd4b2ae64}{EXTI22}}~(3)
\begin{DoxyCompactList}\small\item\em EXTI Line 22 interrupt / RTC (Real-\/time clock) wakeup interrupt through the EXTI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~(4)
\begin{DoxyCompactList}\small\item\em Flash global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga74944438a086975793d26ae48d5882d4}{RCC}}~(5)
\begin{DoxyCompactList}\small\item\em RCC global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga77d55cf55a67ff5d43794d24f7cb9922}{EXTI0}}~(6)
\begin{DoxyCompactList}\small\item\em EXTI Line 0 interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gabcd18cd089259e5c95d338adc4949821}{EXTI1}}~(7)
\begin{DoxyCompactList}\small\item\em EXTI Line 1 interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gac1864c46eb6702208ff59e4ececd3776}{EXTI2}}~(8)
\begin{DoxyCompactList}\small\item\em EXTI Line 2 interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga205d284100ff421b0b4b13fd5950d912}{EXTI3}}~(9)
\begin{DoxyCompactList}\small\item\em EXTI Line 3 interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga57183bff31f5cbbfbb5d24856c2ded44}{EXTI4}}~(10)
\begin{DoxyCompactList}\small\item\em EXTI Line 4 interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gabb325344bf3ab820d93354e366861e70}{DMA1\+\_\+\+STREAM0}}~(11)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 0 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gaa2a9ef0918dfa94c18970a59a638be35}{DMA1\+\_\+\+STREAM1}}~(12)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 1 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga7aa893ebe356de882dfc096bb4640d4c}{DMA1\+\_\+\+STREAM2}}~(13)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 2 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga6e8be57ac11cbec15bc3e78b6ba5ef98}{DMA1\+\_\+\+STREAM3}}~(14)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 3 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga39e838dea0fa600e475a0e3b2d1a7a8f}{DMA1\+\_\+\+STREAM4}}~(15)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 4 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gac10b6313da1f7943da3f9c5b04ad86e7}{DMA1\+\_\+\+STREAM5}}~(16)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 5 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga1a5e1a8ed679141575cfd595ff1a5c41}{DMA1\+\_\+\+STREAM6}}~(17)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 6 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~(18)
\begin{DoxyCompactList}\small\item\em ADC (Analog-\/\+To-\/\+Digital Converter) ADC1 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gaf8f6b46d0fb67f0722f18a57bb09324d}{EXTI9}}~(23)
\begin{DoxyCompactList}\small\item\em EXTI Lines \mbox{[}9\+:5\mbox{]} interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga8413d3a8795a9cfa6351ffdb7760d4d1}{TIM1\+\_\+\+BRK\+\_\+\+TIM9}}~(24)
\begin{DoxyCompactList}\small\item\em TIM1 (Timer 1) break interrupt and TIM9 (Timer 9) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga3080182b4f83c26bdb603ae54ef1252f}{TIM1\+\_\+\+UP\+\_\+\+TIM10}}~(25)
\begin{DoxyCompactList}\small\item\em TIM1 (Timer 1) udpate interrupt and TIM10 (Timer 10) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga7d87ca2931bfc1500e9116807f9beaef}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11}}~(26)
\begin{DoxyCompactList}\small\item\em TIM1 (Timer 1) trigger and commutation itnerrupts and TIM11 (Timer 11) global interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga1b674b2e6588c20d9076f8757b7fd05b}{TIM1\+\_\+\+CC}}~(27)
\begin{DoxyCompactList}\small\item\em TIM1 (Timer 1) capture compare interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~(28)
\begin{DoxyCompactList}\small\item\em TIM2 (Timer 2) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~(29)
\begin{DoxyCompactList}\small\item\em TIM3 (Timer 3) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~(30)
\begin{DoxyCompactList}\small\item\em TIM4 (Timer 4) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga8dfb025cdb17bca9406431658f765579}{I2\+C1\+\_\+\+EV}}~(31)
\begin{DoxyCompactList}\small\item\em I2\+C1 (Inter-\/integrated Circuit 1) event interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga2121f3f8cd827bf5db2d8706964c9487}{I2\+C1\+\_\+\+ER}}~(32)
\begin{DoxyCompactList}\small\item\em I2\+C1 (Inter-\/integrated Circuit 1) error interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga8be8975cc53e74fee9bb91808653fe9a}{I2\+C2\+\_\+\+EV}}~(33)
\begin{DoxyCompactList}\small\item\em I2\+C2 (Inter-\/integrated Circuit 2) event interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga54706b76d67a753ba42924b8b2d11907}{I2\+C2\+\_\+\+ER}}~(34)
\begin{DoxyCompactList}\small\item\em I2\+C2 (Inter-\/integrated Circuit 2) error interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gad483be344a28ac800be8f03654a9612f}{SPI1}}~(35)
\begin{DoxyCompactList}\small\item\em SPI1 (Serial Peripheral Interface 1) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~(36)
\begin{DoxyCompactList}\small\item\em SPI2 (Serial Peripheral Interface 2) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga92871691058ff7ccffd7635930cb08da}{USART1}}~(37)
\begin{DoxyCompactList}\small\item\em USART1 (Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 1) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~(38)
\begin{DoxyCompactList}\small\item\em USART2 (Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 2) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga94d83ccc2e1b59a9e954ff82c8412712}{EXTI15\+\_\+10}}~(30)
\begin{DoxyCompactList}\small\item\em EXTI Line\mbox{[}15\+:10\mbox{]} interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga70fa93598715b662d570d5e9f02add04}{EXTI17}}~(41)
\begin{DoxyCompactList}\small\item\em EXTI Line 17 interrupt / RTC Alarms (A and B) through EXTI line interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga46d5e165580f7e0d8a32500b68682d19}{EXTI18}}~(42)
\begin{DoxyCompactList}\small\item\em EXTI Line 18 interrupt / USB On-\/\+The-\/\+Go FS Wakeup through EXTI line interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gad65baca06f113a2340e5e00abb25fc78}{DMA1\+\_\+\+STREAM7}}~(47)
\begin{DoxyCompactList}\small\item\em DMA1 (Direct Memory Access) Steam 7 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~(49)
\begin{DoxyCompactList}\small\item\em SDIO (Secure Digital Input Output) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~(50)
\begin{DoxyCompactList}\small\item\em TIM5 (Timer 5) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~(51)
\begin{DoxyCompactList}\small\item\em SPI3 (Serial Peripheral Interface 3) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga0b6fa3a07607a6d9eb6f305f1ca1a345}{DMA2\+\_\+\+STREAM0}}~(56)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 0 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga9b270e74a56d5a37e65ee890af39ce7a}{DMA2\+\_\+\+STREAM1}}~(57)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 1 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gafb683f8af7af0075e2b253a815ac53e6}{DMA2\+\_\+\+STREAM2}}~(58)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 2 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga14fe483b7785fe05710877fed9ab07c8}{DMA2\+\_\+\+STREAM3}}~(59)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 3 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga5b012d6c35e0154a0323abea3326a239}{DMA2\+\_\+\+STREAM4}}~(60)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 4 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gac6da148c09f511d1a6b951151614ccef}{OTG\+\_\+\+FS}}~(67)
\begin{DoxyCompactList}\small\item\em USB On The Go FS global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga57a817146fe5ca233e8a8af2366b8796}{DMA2\+\_\+\+STREAM5}}~(68)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 5 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gaa805a63d66104f6f0dc048f9d063ed49}{DMA2\+\_\+\+STREAM6}}~(69)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 6 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gaf73ac59b037781c5cc0cc3562ffacadc}{DMA2\+\_\+\+STREAM7}}~(70)
\begin{DoxyCompactList}\small\item\em DMA2 (Direct Memory Access 2) Steam 7 global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~(71)
\begin{DoxyCompactList}\small\item\em USART6 (Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 6) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gae5aabf8fab090c635d9f67a4d80bd3ae}{I2\+C3\+\_\+\+EV}}~(72)
\begin{DoxyCompactList}\small\item\em I2\+C3 (Inter-\/integrated Circuit 3) event interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga16292a4165295cd81f1aa02b3757693f}{I2\+C3\+\_\+\+ER}}~(73)
\begin{DoxyCompactList}\small\item\em I2\+C3 (Inter-\/integrated Circuit 3) error interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}~(81)
\begin{DoxyCompactList}\small\item\em FPU (Floating Point Unit) global interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__vector__table_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~(84)
\begin{DoxyCompactList}\small\item\em SPI4 (Serial Peripheral Interface 4) global interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
NVIC vector table. 

NVIC vector table that contains each peripheral\textquotesingle{}s priority.

The lower the value, the higher the priority 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__vector__table_ga9821fd01757986612ddb8982e2fe27f1}\label{group__vector__table_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{NVIC Vector Table@{NVIC Vector Table}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{WWDG}{WWDG}}
{\footnotesize\ttfamily \#define WWDG~(0)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



Window Watchdog (WWDG) Interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00379}{379}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga08c3a430730f8ed59b2a8f13259f2ad7}\label{group__vector__table_ga08c3a430730f8ed59b2a8f13259f2ad7}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI16@{EXTI16}}
\index{EXTI16@{EXTI16}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI16}{EXTI16}}
{\footnotesize\ttfamily \#define EXTI16~(1)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 16 interrupt / PVD through EXTI line detection interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00384}{384}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga5424e78536b2ad7c9286dd4a25aa2fbb}\label{group__vector__table_ga5424e78536b2ad7c9286dd4a25aa2fbb}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI21@{EXTI21}}
\index{EXTI21@{EXTI21}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI21}{EXTI21}}
{\footnotesize\ttfamily \#define EXTI21~(2)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 21 interrupt / Tamper and Time\+Stamp interrupts through the EXTI line. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00389}{389}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga106b779d4271f872067630bfd4b2ae64}\label{group__vector__table_ga106b779d4271f872067630bfd4b2ae64}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI22@{EXTI22}}
\index{EXTI22@{EXTI22}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI22}{EXTI22}}
{\footnotesize\ttfamily \#define EXTI22~(3)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 22 interrupt / RTC (Real-\/time clock) wakeup interrupt through the EXTI line. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00394}{394}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group__vector__table_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{NVIC Vector Table@{NVIC Vector Table}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \#define FLASH~(4)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



Flash global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00399}{399}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga74944438a086975793d26ae48d5882d4}\label{group__vector__table_ga74944438a086975793d26ae48d5882d4}} 
\index{NVIC Vector Table@{NVIC Vector Table}!RCC@{RCC}}
\index{RCC@{RCC}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \#define RCC~(5)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



RCC global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00404}{404}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga77d55cf55a67ff5d43794d24f7cb9922}\label{group__vector__table_ga77d55cf55a67ff5d43794d24f7cb9922}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI0@{EXTI0}}
\index{EXTI0@{EXTI0}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI0}{EXTI0}}
{\footnotesize\ttfamily \#define EXTI0~(6)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 0 interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00409}{409}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gabcd18cd089259e5c95d338adc4949821}\label{group__vector__table_gabcd18cd089259e5c95d338adc4949821}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI1@{EXTI1}}
\index{EXTI1@{EXTI1}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI1}{EXTI1}}
{\footnotesize\ttfamily \#define EXTI1~(7)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 1 interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00414}{414}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gac1864c46eb6702208ff59e4ececd3776}\label{group__vector__table_gac1864c46eb6702208ff59e4ececd3776}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI2@{EXTI2}}
\index{EXTI2@{EXTI2}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI2}{EXTI2}}
{\footnotesize\ttfamily \#define EXTI2~(8)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 2 interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00419}{419}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga205d284100ff421b0b4b13fd5950d912}\label{group__vector__table_ga205d284100ff421b0b4b13fd5950d912}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI3@{EXTI3}}
\index{EXTI3@{EXTI3}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI3}{EXTI3}}
{\footnotesize\ttfamily \#define EXTI3~(9)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 3 interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00424}{424}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga57183bff31f5cbbfbb5d24856c2ded44}\label{group__vector__table_ga57183bff31f5cbbfbb5d24856c2ded44}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI4@{EXTI4}}
\index{EXTI4@{EXTI4}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI4}{EXTI4}}
{\footnotesize\ttfamily \#define EXTI4~(10)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 4 interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00429}{429}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gabb325344bf3ab820d93354e366861e70}\label{group__vector__table_gabb325344bf3ab820d93354e366861e70}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM0@{DMA1\_STREAM0}}
\index{DMA1\_STREAM0@{DMA1\_STREAM0}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM0}{DMA1\_STREAM0}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM0~(11)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 0 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00434}{434}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gaa2a9ef0918dfa94c18970a59a638be35}\label{group__vector__table_gaa2a9ef0918dfa94c18970a59a638be35}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM1@{DMA1\_STREAM1}}
\index{DMA1\_STREAM1@{DMA1\_STREAM1}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM1}{DMA1\_STREAM1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM1~(12)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 1 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00439}{439}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga7aa893ebe356de882dfc096bb4640d4c}\label{group__vector__table_ga7aa893ebe356de882dfc096bb4640d4c}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM2@{DMA1\_STREAM2}}
\index{DMA1\_STREAM2@{DMA1\_STREAM2}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM2}{DMA1\_STREAM2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM2~(13)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 2 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00444}{444}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga6e8be57ac11cbec15bc3e78b6ba5ef98}\label{group__vector__table_ga6e8be57ac11cbec15bc3e78b6ba5ef98}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM3@{DMA1\_STREAM3}}
\index{DMA1\_STREAM3@{DMA1\_STREAM3}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM3}{DMA1\_STREAM3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM3~(14)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 3 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00449}{449}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga39e838dea0fa600e475a0e3b2d1a7a8f}\label{group__vector__table_ga39e838dea0fa600e475a0e3b2d1a7a8f}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM4@{DMA1\_STREAM4}}
\index{DMA1\_STREAM4@{DMA1\_STREAM4}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM4}{DMA1\_STREAM4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM4~(15)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 4 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00454}{454}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gac10b6313da1f7943da3f9c5b04ad86e7}\label{group__vector__table_gac10b6313da1f7943da3f9c5b04ad86e7}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM5@{DMA1\_STREAM5}}
\index{DMA1\_STREAM5@{DMA1\_STREAM5}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM5}{DMA1\_STREAM5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM5~(16)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 5 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00459}{459}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga1a5e1a8ed679141575cfd595ff1a5c41}\label{group__vector__table_ga1a5e1a8ed679141575cfd595ff1a5c41}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM6@{DMA1\_STREAM6}}
\index{DMA1\_STREAM6@{DMA1\_STREAM6}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM6}{DMA1\_STREAM6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM6~(17)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 6 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00464}{464}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga54d148b91f3d356713f7e367a2243bea}\label{group__vector__table_ga54d148b91f3d356713f7e367a2243bea}} 
\index{NVIC Vector Table@{NVIC Vector Table}!ADC@{ADC}}
\index{ADC@{ADC}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{ADC}{ADC}}
{\footnotesize\ttfamily \#define ADC~(18)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



ADC (Analog-\/\+To-\/\+Digital Converter) ADC1 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00469}{469}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gaf8f6b46d0fb67f0722f18a57bb09324d}\label{group__vector__table_gaf8f6b46d0fb67f0722f18a57bb09324d}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI9@{EXTI9}}
\index{EXTI9@{EXTI9}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI9}{EXTI9}}
{\footnotesize\ttfamily \#define EXTI9~(23)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Lines \mbox{[}9\+:5\mbox{]} interrupts. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00474}{474}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga8413d3a8795a9cfa6351ffdb7760d4d1}\label{group__vector__table_ga8413d3a8795a9cfa6351ffdb7760d4d1}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM1\_BRK\_TIM9@{TIM1\_BRK\_TIM9}}
\index{TIM1\_BRK\_TIM9@{TIM1\_BRK\_TIM9}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM1\_BRK\_TIM9}{TIM1\_BRK\_TIM9}}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+BRK\+\_\+\+TIM9~(24)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM1 (Timer 1) break interrupt and TIM9 (Timer 9) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00479}{479}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga3080182b4f83c26bdb603ae54ef1252f}\label{group__vector__table_ga3080182b4f83c26bdb603ae54ef1252f}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM1\_UP\_TIM10@{TIM1\_UP\_TIM10}}
\index{TIM1\_UP\_TIM10@{TIM1\_UP\_TIM10}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM1\_UP\_TIM10}{TIM1\_UP\_TIM10}}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+UP\+\_\+\+TIM10~(25)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM1 (Timer 1) udpate interrupt and TIM10 (Timer 10) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00484}{484}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga7d87ca2931bfc1500e9116807f9beaef}\label{group__vector__table_ga7d87ca2931bfc1500e9116807f9beaef}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM1\_TRG\_COM\_TIM11@{TIM1\_TRG\_COM\_TIM11}}
\index{TIM1\_TRG\_COM\_TIM11@{TIM1\_TRG\_COM\_TIM11}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM1\_TRG\_COM\_TIM11}{TIM1\_TRG\_COM\_TIM11}}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11~(26)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM1 (Timer 1) trigger and commutation itnerrupts and TIM11 (Timer 11) global interrupts. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00489}{489}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga1b674b2e6588c20d9076f8757b7fd05b}\label{group__vector__table_ga1b674b2e6588c20d9076f8757b7fd05b}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM1\_CC@{TIM1\_CC}}
\index{TIM1\_CC@{TIM1\_CC}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM1\_CC}{TIM1\_CC}}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+CC~(27)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM1 (Timer 1) capture compare interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00494}{494}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group__vector__table_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \#define TIM2~(28)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM2 (Timer 2) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00499}{499}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga61ee4c391385607d7af432b63905fcc9}\label{group__vector__table_ga61ee4c391385607d7af432b63905fcc9}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM3}{TIM3}}
{\footnotesize\ttfamily \#define TIM3~(29)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM3 (Timer 3) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00504}{504}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group__vector__table_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM4}{TIM4}}
{\footnotesize\ttfamily \#define TIM4~(30)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM4 (Timer 4) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00509}{509}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga8dfb025cdb17bca9406431658f765579}\label{group__vector__table_ga8dfb025cdb17bca9406431658f765579}} 
\index{NVIC Vector Table@{NVIC Vector Table}!I2C1\_EV@{I2C1\_EV}}
\index{I2C1\_EV@{I2C1\_EV}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{I2C1\_EV}{I2C1\_EV}}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+EV~(31)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



I2\+C1 (Inter-\/integrated Circuit 1) event interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00514}{514}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga2121f3f8cd827bf5db2d8706964c9487}\label{group__vector__table_ga2121f3f8cd827bf5db2d8706964c9487}} 
\index{NVIC Vector Table@{NVIC Vector Table}!I2C1\_ER@{I2C1\_ER}}
\index{I2C1\_ER@{I2C1\_ER}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{I2C1\_ER}{I2C1\_ER}}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+ER~(32)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



I2\+C1 (Inter-\/integrated Circuit 1) error interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00519}{519}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga8be8975cc53e74fee9bb91808653fe9a}\label{group__vector__table_ga8be8975cc53e74fee9bb91808653fe9a}} 
\index{NVIC Vector Table@{NVIC Vector Table}!I2C2\_EV@{I2C2\_EV}}
\index{I2C2\_EV@{I2C2\_EV}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{I2C2\_EV}{I2C2\_EV}}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+EV~(33)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



I2\+C2 (Inter-\/integrated Circuit 2) event interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00524}{524}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga54706b76d67a753ba42924b8b2d11907}\label{group__vector__table_ga54706b76d67a753ba42924b8b2d11907}} 
\index{NVIC Vector Table@{NVIC Vector Table}!I2C2\_ER@{I2C2\_ER}}
\index{I2C2\_ER@{I2C2\_ER}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{I2C2\_ER}{I2C2\_ER}}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+ER~(34)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



I2\+C2 (Inter-\/integrated Circuit 2) error interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00529}{529}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gad483be344a28ac800be8f03654a9612f}\label{group__vector__table_gad483be344a28ac800be8f03654a9612f}} 
\index{NVIC Vector Table@{NVIC Vector Table}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \#define SPI1~(35)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



SPI1 (Serial Peripheral Interface 1) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00534}{534}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group__vector__table_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\index{NVIC Vector Table@{NVIC Vector Table}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \#define SPI2~(36)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



SPI2 (Serial Peripheral Interface 2) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00539}{539}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga92871691058ff7ccffd7635930cb08da}\label{group__vector__table_ga92871691058ff7ccffd7635930cb08da}} 
\index{NVIC Vector Table@{NVIC Vector Table}!USART1@{USART1}}
\index{USART1@{USART1}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \#define USART1~(37)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



USART1 (Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 1) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00544}{544}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gaf114a9eab03ca08a6fb720e511595930}\label{group__vector__table_gaf114a9eab03ca08a6fb720e511595930}} 
\index{NVIC Vector Table@{NVIC Vector Table}!USART2@{USART2}}
\index{USART2@{USART2}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \#define USART2~(38)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



USART2 (Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 2) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00549}{549}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga94d83ccc2e1b59a9e954ff82c8412712}\label{group__vector__table_ga94d83ccc2e1b59a9e954ff82c8412712}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI15\_10@{EXTI15\_10}}
\index{EXTI15\_10@{EXTI15\_10}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI15\_10}{EXTI15\_10}}
{\footnotesize\ttfamily \#define EXTI15\+\_\+10~(30)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line\mbox{[}15\+:10\mbox{]} interrupts. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00554}{554}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga70fa93598715b662d570d5e9f02add04}\label{group__vector__table_ga70fa93598715b662d570d5e9f02add04}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI17@{EXTI17}}
\index{EXTI17@{EXTI17}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI17}{EXTI17}}
{\footnotesize\ttfamily \#define EXTI17~(41)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 17 interrupt / RTC Alarms (A and B) through EXTI line interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00559}{559}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga46d5e165580f7e0d8a32500b68682d19}\label{group__vector__table_ga46d5e165580f7e0d8a32500b68682d19}} 
\index{NVIC Vector Table@{NVIC Vector Table}!EXTI18@{EXTI18}}
\index{EXTI18@{EXTI18}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{EXTI18}{EXTI18}}
{\footnotesize\ttfamily \#define EXTI18~(42)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



EXTI Line 18 interrupt / USB On-\/\+The-\/\+Go FS Wakeup through EXTI line interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00564}{564}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gad65baca06f113a2340e5e00abb25fc78}\label{group__vector__table_gad65baca06f113a2340e5e00abb25fc78}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA1\_STREAM7@{DMA1\_STREAM7}}
\index{DMA1\_STREAM7@{DMA1\_STREAM7}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA1\_STREAM7}{DMA1\_STREAM7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+STREAM7~(47)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA1 (Direct Memory Access) Steam 7 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00569}{569}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga8149aa2760fffac16bc75216d5fd9331}\label{group__vector__table_ga8149aa2760fffac16bc75216d5fd9331}} 
\index{NVIC Vector Table@{NVIC Vector Table}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{SDIO}{SDIO}}
{\footnotesize\ttfamily \#define SDIO~(49)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



SDIO (Secure Digital Input Output) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00574}{574}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group__vector__table_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\index{NVIC Vector Table@{NVIC Vector Table}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{TIM5}{TIM5}}
{\footnotesize\ttfamily \#define TIM5~(50)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



TIM5 (Timer 5) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00579}{579}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gab2339cbf25502bf562b19208b1b257fc}\label{group__vector__table_gab2339cbf25502bf562b19208b1b257fc}} 
\index{NVIC Vector Table@{NVIC Vector Table}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \#define SPI3~(51)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



SPI3 (Serial Peripheral Interface 3) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00584}{584}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga0b6fa3a07607a6d9eb6f305f1ca1a345}\label{group__vector__table_ga0b6fa3a07607a6d9eb6f305f1ca1a345}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM0@{DMA2\_STREAM0}}
\index{DMA2\_STREAM0@{DMA2\_STREAM0}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM0}{DMA2\_STREAM0}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM0~(56)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 0 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00589}{589}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga9b270e74a56d5a37e65ee890af39ce7a}\label{group__vector__table_ga9b270e74a56d5a37e65ee890af39ce7a}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM1@{DMA2\_STREAM1}}
\index{DMA2\_STREAM1@{DMA2\_STREAM1}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM1}{DMA2\_STREAM1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM1~(57)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 1 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00594}{594}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gafb683f8af7af0075e2b253a815ac53e6}\label{group__vector__table_gafb683f8af7af0075e2b253a815ac53e6}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM2@{DMA2\_STREAM2}}
\index{DMA2\_STREAM2@{DMA2\_STREAM2}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM2}{DMA2\_STREAM2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM2~(58)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 2 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00599}{599}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga14fe483b7785fe05710877fed9ab07c8}\label{group__vector__table_ga14fe483b7785fe05710877fed9ab07c8}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM3@{DMA2\_STREAM3}}
\index{DMA2\_STREAM3@{DMA2\_STREAM3}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM3}{DMA2\_STREAM3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM3~(59)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 3 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00604}{604}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga5b012d6c35e0154a0323abea3326a239}\label{group__vector__table_ga5b012d6c35e0154a0323abea3326a239}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM4@{DMA2\_STREAM4}}
\index{DMA2\_STREAM4@{DMA2\_STREAM4}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM4}{DMA2\_STREAM4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM4~(60)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 4 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00609}{609}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gac6da148c09f511d1a6b951151614ccef}\label{group__vector__table_gac6da148c09f511d1a6b951151614ccef}} 
\index{NVIC Vector Table@{NVIC Vector Table}!OTG\_FS@{OTG\_FS}}
\index{OTG\_FS@{OTG\_FS}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{OTG\_FS}{OTG\_FS}}
{\footnotesize\ttfamily \#define OTG\+\_\+\+FS~(67)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



USB On The Go FS global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00614}{614}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga57a817146fe5ca233e8a8af2366b8796}\label{group__vector__table_ga57a817146fe5ca233e8a8af2366b8796}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM5@{DMA2\_STREAM5}}
\index{DMA2\_STREAM5@{DMA2\_STREAM5}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM5}{DMA2\_STREAM5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM5~(68)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 5 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00619}{619}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gaa805a63d66104f6f0dc048f9d063ed49}\label{group__vector__table_gaa805a63d66104f6f0dc048f9d063ed49}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM6@{DMA2\_STREAM6}}
\index{DMA2\_STREAM6@{DMA2\_STREAM6}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM6}{DMA2\_STREAM6}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM6~(69)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 6 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00624}{624}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gaf73ac59b037781c5cc0cc3562ffacadc}\label{group__vector__table_gaf73ac59b037781c5cc0cc3562ffacadc}} 
\index{NVIC Vector Table@{NVIC Vector Table}!DMA2\_STREAM7@{DMA2\_STREAM7}}
\index{DMA2\_STREAM7@{DMA2\_STREAM7}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{DMA2\_STREAM7}{DMA2\_STREAM7}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+STREAM7~(70)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



DMA2 (Direct Memory Access 2) Steam 7 global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00629}{629}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\label{group__vector__table_ga2dab39a19ce3dd05fe360dcbb7b5dc84}} 
\index{NVIC Vector Table@{NVIC Vector Table}!USART6@{USART6}}
\index{USART6@{USART6}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{USART6}{USART6}}
{\footnotesize\ttfamily \#define USART6~(71)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



USART6 (Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 6) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00634}{634}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gae5aabf8fab090c635d9f67a4d80bd3ae}\label{group__vector__table_gae5aabf8fab090c635d9f67a4d80bd3ae}} 
\index{NVIC Vector Table@{NVIC Vector Table}!I2C3\_EV@{I2C3\_EV}}
\index{I2C3\_EV@{I2C3\_EV}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{I2C3\_EV}{I2C3\_EV}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+EV~(72)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



I2\+C3 (Inter-\/integrated Circuit 3) event interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00639}{639}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga16292a4165295cd81f1aa02b3757693f}\label{group__vector__table_ga16292a4165295cd81f1aa02b3757693f}} 
\index{NVIC Vector Table@{NVIC Vector Table}!I2C3\_ER@{I2C3\_ER}}
\index{I2C3\_ER@{I2C3\_ER}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{I2C3\_ER}{I2C3\_ER}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+ER~(73)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



I2\+C3 (Inter-\/integrated Circuit 3) error interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00644}{644}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_gabc7c93f2594e85ece1e1a24f10591428}\label{group__vector__table_gabc7c93f2594e85ece1e1a24f10591428}} 
\index{NVIC Vector Table@{NVIC Vector Table}!FPU@{FPU}}
\index{FPU@{FPU}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{FPU}{FPU}}
{\footnotesize\ttfamily \#define FPU~(81)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



FPU (Floating Point Unit) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00649}{649}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__vector__table_ga2a2e6edef68cfe1946f39a5033da2301}\label{group__vector__table_ga2a2e6edef68cfe1946f39a5033da2301}} 
\index{NVIC Vector Table@{NVIC Vector Table}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!NVIC Vector Table@{NVIC Vector Table}}
\doxysubsubsection{\texorpdfstring{SPI4}{SPI4}}
{\footnotesize\ttfamily \#define SPI4~(84)}



{\ttfamily \#include $<$\mbox{\hyperlink{_n_v_i_c__interface_8h}{COTS/\+MCAL/\+NVIC/\+NVIC\+\_\+interface.\+h}}$>$}



SPI4 (Serial Peripheral Interface 4) global interrupt. 



Definition at line \mbox{\hyperlink{_n_v_i_c__interface_8h_source_l00654}{654}} of file \mbox{\hyperlink{_n_v_i_c__interface_8h_source}{NVIC\+\_\+interface.\+h}}.

