{
  "slug": "sv",
  "extension": "sv",
  "name": "SystemVerilog Source Code File",
  "category": "systemverilog-source-code-file",
  "developer_org": "ieee",
  "popularity": {
    "rating": 3.8,
    "votes": 10,
    "source": "fileinfo"
  },
  "summary": "An SV file is a source code file written in the SystemVerilog language, which is a superset of the Verilog language used for specifying models of electronic systems. It contains SystemVerilog source code.",
  "standards": [],
  "mime_types": [],
  "related_types": [],
  "how_to": {
    "save_as": [],
    "open": [
      {
        "mode": "native",
        "note": "Open with an associated app listed below.",
        "apps": []
      }
    ],
    "convert": []
  },
  "programs_by_platform": {
    "windows": [
      {
        "software": "sigasi-studio",
        "display_name": "Sigasi Studio"
      },
      {
        "software": "mentor-graphics-modelsim",
        "display_name": "Mentor Graphics ModelSim"
      },
      {
        "software": "text-editor",
        "display_name": "text editor"
      }
    ],
    "macos": [
      {
        "software": "sigasi-studio",
        "display_name": "Sigasi Studio"
      },
      {
        "software": "text-editor",
        "display_name": "text editor"
      }
    ],
    "linux": [
      {
        "software": "sigasi-studio",
        "display_name": "Sigasi Studio"
      },
      {
        "software": "mentor-graphics-modelsim",
        "display_name": "Mentor Graphics ModelSim"
      },
      {
        "software": "text-editor",
        "display_name": "text editor"
      }
    ]
  },
  "images": [
    {
      "caption": "SV file open in Sigasi Studio 3.8",
      "alt": "SV file open in Sigasi Studio 3.8",
      "source_url": "https://fileinfo.com/img/ss/md/sv_10963.jpg"
    }
  ],
  "verification": {
    "verified_by": "fileinfo",
    "verification_note": "Parsed from downloaded FileInfo page."
  },
  "updated_at": "2018-05-10",
  "sources": [
    {
      "url": "sv.html",
      "retrieved_at": "2025-08-09"
    }
  ]
}