INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_picorv32_0_0/sim/PicoRV32_BD_picorv32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD_picorv32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_Address_Decoder_0_0/sim/PicoRV32_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_processing_system7_0_0/sim/PicoRV32_BD_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_Out_bank_0_0/sim/PicoRV32_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_blk_mem_gen_0_0/sim/PicoRV32_BD_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_memory_wrapper_0_0/sim/PicoRV32_BD_memory_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD_memory_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/PicoRV32_BD/sim/PicoRV32_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/hdl/PicoRV32_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PicoRV32_BD_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/complete_design_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complete_design_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/Complete_design/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
