pin,bank,site,tile,pin_function
A2,66,IOB_X2Y155,HPIO_RIGHT_X32Y150,IO_T3U_N12_66
A3,66,IOB_X2Y128,HPIO_RIGHT_X32Y120,IO_L12N_T1U_N11_GC_66
A4,66,IOB_X2Y127,HPIO_RIGHT_X32Y120,IO_L12P_T1U_N10_GC_66
A6,26,IOB_X0Y141,HDIO_TOP_RIGHT_X9Y150,IO_L12N_AD0N_26
A7,26,IOB_X0Y137,HDIO_TOP_RIGHT_X9Y150,IO_L10N_AD2N_26
A8,26,IOB_X0Y136,HDIO_TOP_RIGHT_X9Y150,IO_L10P_AD2P_26
A9,26,IOB_X0Y135,HDIO_TOP_RIGHT_X9Y150,IO_L9N_AD3N_26
A11,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO45_501
A12,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO48_501
A13,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO50_501
A14,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO58_502
A16,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO69_502
A17,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO70_502
A19,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXP3_505
A20,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXN3_505
AA1,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO5_500
AA2,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO10_500
AA3,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO17_500
AA4,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO19_500
AA6,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO22_500
AA7,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ7_504
AA8,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ4_504
AA9,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_N0_504
AA11,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ8_504
AA12,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ10_504
AA13,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_N1_504
AA14,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ13_504
AA16,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A15_504
AA17,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A14_504
AA18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A12_504
AA19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A13_504
AA21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A11_504
AA22,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A0_504
AB2,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO12_500
AB4,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO20_500
AB5,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO23_500
AB6,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO24_500
AB7,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ6_504
AB9,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DM0_504
AB10,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ2_504
AB11,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ0_504
AB12,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ11_504
AB14,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DM1_504
AB15,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ15_504
AB16,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A5_504
AB17,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A2_504
AB19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A3_504
AB20,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A1_504
AB21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A4_504
B1,66,IOB_X2Y126,HPIO_RIGHT_X32Y120,IO_L11N_T1U_N9_GC_66
B2,66,IOB_X2Y125,HPIO_RIGHT_X32Y120,IO_L11P_T1U_N8_GC_66
B4,66,IOB_X2Y116,HPIO_RIGHT_X32Y120,IO_T0U_N12_VRP_66
B5,26,IOB_X0Y139,HDIO_TOP_RIGHT_X9Y150,IO_L11N_AD1N_26
B6,26,IOB_X0Y138,HDIO_TOP_RIGHT_X9Y150,IO_L11P_AD1P_26
B7,26,IOB_X0Y140,HDIO_TOP_RIGHT_X9Y150,IO_L12P_AD0P_26
B9,26,IOB_X0Y134,HDIO_TOP_RIGHT_X9Y150,IO_L9P_AD3P_26
B10,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO41_501
B11,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO44_501
B12,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO47_501
B14,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO57_502
B15,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO65_502
B16,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO68_502
B17,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO75_502
B18,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO77_502
B21,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXP3_505
B22,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXN3_505
C2,65,IOB_X2Y102,HPIO_RIGHT_X32Y90,IO_L24N_T3U_N11_PERSTN0_65
C3,65,IOB_X2Y98,HPIO_RIGHT_X32Y90,IO_L22N_T3U_N7_DBC_AD0N_65
C5,26,IOB_X0Y131,HDIO_TOP_RIGHT_X9Y150,IO_L7N_HDGC_AD5N_26
C7,26,IOB_X0Y133,HDIO_TOP_RIGHT_X9Y150,IO_L8N_HDGC_AD4N_26
C8,26,IOB_X0Y132,HDIO_TOP_RIGHT_X9Y150,IO_L8P_HDGC_AD4P_26
C9,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO38_501
C10,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO39_501
C12,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO46_501
C13,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO51_501
C14,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO55_502
C15,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO62_502
C17,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO72_502
C19,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXP2_505
C20,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXN2_505
D1,65,IOB_X2Y96,HPIO_RIGHT_X32Y90,IO_L21N_T3L_N5_AD8N_65
D2,65,IOB_X2Y101,HPIO_RIGHT_X32Y90,IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
D3,65,IOB_X2Y97,HPIO_RIGHT_X32Y90,IO_L22P_T3U_N6_DBC_AD0P_65
D5,26,IOB_X0Y130,HDIO_TOP_RIGHT_X9Y150,IO_L7P_HDGC_AD5P_26
D6,26,IOB_X0Y113,HDIO_BOT_RIGHT_X9Y120,IO_L5N_HDGC_AD7N_26
D7,26,IOB_X0Y112,HDIO_BOT_RIGHT_X9Y120,IO_L5P_HDGC_AD7P_26
D8,26,IOB_X0Y115,HDIO_BOT_RIGHT_X9Y120,IO_L6N_HDGC_AD6N_26
D10,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO36_501
D11,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO40_501
D12,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO42_501
D13,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO49_501
D15,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO60_502
D16,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO66_502
D17,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO73_502
D18,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO74_502
D21,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXP2_505
D22,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXN2_505
E1,65,IOB_X2Y95,HPIO_RIGHT_X32Y90,IO_L21P_T3L_N4_AD8P_65
E3,65,IOB_X2Y94,HPIO_RIGHT_X32Y90,IO_L20N_T3L_N3_AD1N_65
E4,65,IOB_X2Y93,HPIO_RIGHT_X32Y90,IO_L20P_T3L_N2_AD1P_65
E5,26,IOB_X0Y109,HDIO_BOT_RIGHT_X9Y120,IO_L3N_AD9N_26
E6,26,IOB_X0Y108,HDIO_BOT_RIGHT_X9Y120,IO_L3P_AD9P_26
E8,26,IOB_X0Y114,HDIO_BOT_RIGHT_X9Y120,IO_L6P_HDGC_AD6P_26
E9,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO33_501
E10,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO35_501
E11,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO37_501
E13,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO43_501
E14,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO56_502
E15,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO59_502
E16,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO64_502
E19,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK3P_505
E20,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK3N_505
F1,65,IOB_X2Y92,HPIO_RIGHT_X32Y90,IO_L19N_T3L_N1_DBC_AD9N_65
F2,65,IOB_X2Y100,HPIO_RIGHT_X32Y90,IO_L23N_T3U_N9_65
F3,65,IOB_X2Y99,HPIO_RIGHT_X32Y90,IO_L23P_T3U_N8_I2C_SCLK_65
F4,65,IOB_X2Y103,HPIO_RIGHT_X32Y90,IO_T3U_N12_65
F6,26,IOB_X0Y107,HDIO_BOT_RIGHT_X9Y120,IO_L2N_AD10N_26
F7,26,IOB_X0Y111,HDIO_BOT_RIGHT_X9Y120,IO_L4N_AD8N_26
F8,26,IOB_X0Y110,HDIO_BOT_RIGHT_X9Y120,IO_L4P_AD8P_26
F9,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO29_501
F11,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO31_501
F12,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO32_501
F13,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO34_501
F14,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO53_502
F16,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO63_502
F17,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO71_502
F18,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO76_502
F21,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXP1_505
F22,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXN1_505
G1,65,IOB_X2Y91,HPIO_RIGHT_X32Y90,IO_L19P_T3L_N0_DBC_AD9P_65
G2,65,IOB_X2Y87,HPIO_RIGHT_X32Y90,IO_L17N_T2U_N9_AD10N_65
G4,65,IOB_X2Y89,HPIO_RIGHT_X32Y90,IO_L18N_T2U_N11_AD2N_65
G5,26,IOB_X0Y105,HDIO_BOT_RIGHT_X9Y120,IO_L1N_AD11N_26
G6,26,IOB_X0Y104,HDIO_BOT_RIGHT_X9Y120,IO_L1P_AD11P_26
G7,26,IOB_X0Y106,HDIO_BOT_RIGHT_X9Y120,IO_L2P_AD10P_26
G9,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO26_501
G10,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO30_501
G11,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO27_501
G12,501,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO28_501
G14,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO52_502
G15,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO54_502
G16,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO61_502
G17,502,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO67_502
G19,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK2P_505
G20,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK2N_505
H2,65,IOB_X2Y86,HPIO_RIGHT_X32Y90,IO_L17P_T2U_N8_AD10P_65
H3,65,IOB_X2Y90,HPIO_RIGHT_X32Y90,IO_T2U_N12_65
H4,65,IOB_X2Y88,HPIO_RIGHT_X32Y90,IO_L18P_T2U_N10_AD2P_65
H5,65,IOB_X2Y85,HPIO_RIGHT_X32Y90,IO_L16N_T2U_N7_QBC_AD3N_65
H12,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_JTAG_TDI_503
H13,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_JTAG_TCK_503
H14,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_REF_CLK_503
H15,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MODE1_503
H17,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_PADI_503
H18,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MODE3_503
H21,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXP1_505
H22,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXN1_505
J1,65,IOB_X2Y83,HPIO_RIGHT_X32Y90,IO_L15N_T2L_N5_AD11N_65
J2,65,IOB_X2Y79,HPIO_RIGHT_X32Y90,IO_L13N_T2L_N1_GC_QBC_65
J3,65,IOB_X2Y78,HPIO_RIGHT_X32Y90,IO_L13P_T2L_N0_GC_QBC_65
J5,65,IOB_X2Y84,HPIO_RIGHT_X32Y90,IO_L16P_T2U_N6_QBC_AD3P_65
J12,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_JTAG_TMS_503
J13,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_JTAG_TDO_503
J15,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MODE2_503
J16,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MODE0_503
J17,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_PADO_503
J19,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK1P_505
J20,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK1N_505
K1,65,IOB_X2Y82,HPIO_RIGHT_X32Y90,IO_L15P_T2L_N4_AD11P_65
K3,65,IOB_X2Y81,HPIO_RIGHT_X32Y90,IO_L14N_T2L_N3_GC_65
K4,65,IOB_X2Y80,HPIO_RIGHT_X32Y90,IO_L14P_T2L_N2_GC_65
K12,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_POR_B_503
K13,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_SRST_B_503
K14,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_PROG_B_503
K15,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_INIT_B_503
K16,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_ERROR_OUT_503
K18,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_ERROR_STATUS_503
K21,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXP0_505
K22,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRTXN0_505
L1,65,IOB_X2Y74,HPIO_RIGHT_X32Y60,IO_L11N_T1U_N9_GC_65
L2,65,IOB_X2Y73,HPIO_RIGHT_X32Y60,IO_L11P_T1U_N8_GC_65
L3,65,IOB_X2Y76,HPIO_RIGHT_X32Y60,IO_L12N_T1U_N11_GC_65
L4,65,IOB_X2Y75,HPIO_RIGHT_X32Y60,IO_L12P_T1U_N10_GC_65
L10,,SYSMONE4_X0Y0,AMS_X24Y150,VP
L12,503,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DONE_503
L19,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK0P_505
L20,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTREFCLK0N_505
M1,65,IOB_X2Y70,HPIO_RIGHT_X32Y60,IO_L9N_T1L_N5_AD12N_65
M2,65,IOB_X2Y69,HPIO_RIGHT_X32Y60,IO_L9P_T1L_N4_AD12P_65
M4,65,IOB_X2Y72,HPIO_RIGHT_X32Y60,IO_L10N_T1U_N7_QBC_AD4N_65
M5,65,IOB_X2Y71,HPIO_RIGHT_X32Y60,IO_L10P_T1U_N6_QBC_AD4P_65
M9,,SYSMONE4_X0Y0,AMS_X24Y150,VN
M20,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRREF_505
M21,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXP0_505
M22,505,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MGTRRXN0_505
N2,65,IOB_X2Y65,HPIO_RIGHT_X32Y60,IO_L7P_T1L_N0_QBC_AD13P_65
N3,65,IOB_X2Y77,HPIO_RIGHT_X32Y60,IO_T1U_N12_65
N4,65,IOB_X2Y68,HPIO_RIGHT_X32Y60,IO_L8N_T1L_N3_AD5N_65
N5,65,IOB_X2Y67,HPIO_RIGHT_X32Y60,IO_L8P_T1L_N2_AD5P_65
N18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ70_504
N19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ71_504
P1,65,IOB_X2Y66,HPIO_RIGHT_X32Y60,IO_L7N_T1L_N1_QBC_AD13N_65
P2,65,IOB_X2Y64,HPIO_RIGHT_X32Y60,IO_T0U_N12_VRP_65
P3,65,IOB_X2Y54,HPIO_RIGHT_X32Y60,IO_L2P_T0L_N2_65
P5,65,IOB_X2Y62,HPIO_RIGHT_X32Y60,IO_L6P_T0U_N10_AD6P_65
P18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ69_504
P20,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_P8_504
P21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ67_504
P22,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ65_504
R1,65,IOB_X2Y60,HPIO_RIGHT_X32Y60,IO_L5P_T0U_N8_AD14P_65
R3,65,IOB_X2Y55,HPIO_RIGHT_X32Y60,IO_L2N_T0L_N3_65
R4,65,IOB_X2Y58,HPIO_RIGHT_X32Y60,IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
R5,65,IOB_X2Y63,HPIO_RIGHT_X32Y60,IO_L6N_T0U_N11_AD6N_65
R18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ68_504
R19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DM8_504
R20,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_N8_504
R21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ66_504
T1,65,IOB_X2Y61,HPIO_RIGHT_X32Y60,IO_L5N_T0U_N9_AD14N_65
T2,65,IOB_X2Y53,HPIO_RIGHT_X32Y60,IO_L1N_T0L_N1_DBC_65
T3,65,IOB_X2Y52,HPIO_RIGHT_X32Y60,IO_L1P_T0L_N0_DBC_65
T4,65,IOB_X2Y59,HPIO_RIGHT_X32Y60,IO_L4N_T0U_N7_DBC_AD7N_65
T9,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ21_504
T10,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ23_504
T18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_RAM_RST_N_504
T19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_ZQ_504
T21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_ALERT_N_504
T22,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ64_504
U1,65,IOB_X2Y57,HPIO_RIGHT_X32Y60,IO_L3N_T0L_N5_AD15N_65
U2,65,IOB_X2Y56,HPIO_RIGHT_X32Y60,IO_L3P_T0L_N4_AD15P_65
U4,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO0_500
U5,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO3_500
U6,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO4_500
U7,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ20_504
U9,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DM2_504
U10,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ22_504
U11,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ24_504
U12,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ25_504
U14,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ29_504
U15,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_ACT_N_504
U16,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_BG0_504
U17,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_BA0_504
U19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_PARITY_504
U20,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CS_N1_504
U21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CKE1_504
U22,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CKE0_504
V2,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO2_500
V3,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO8_500
V4,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO7_500
V5,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO9_500
V7,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ18_504
V8,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_N2_504
V9,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_P2_504
V10,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ19_504
V12,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_P3_504
V13,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_N3_504
V14,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ28_504
V15,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ31_504
V17,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_BA1_504
V18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CK1_504
V19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CK_N1_504
V20,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CK0_504
V22,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CS_N0_504
W1,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO1_500
W2,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO11_500
W3,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO13_500
W5,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO14_500
W6,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO21_500
W7,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ17_504
W8,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ16_504
W10,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ3_504
W11,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ27_504
W12,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ26_504
W13,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DM3_504
W15,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ30_504
W16,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A17_504
W17,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A8_504
W18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_BG1_504
W20,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_CK_N0_504
W21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_ODT1_504
W22,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_ODT0_504
Y1,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO6_500
Y3,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO16_500
Y4,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO15_500
Y5,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO18_500
Y6,500,PS8_X0Y0,PSS_ALTO_X0Y0,PS_MIO25_500
Y8,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ5_504
Y9,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_P0_504
Y10,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ1_504
Y11,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ9_504
Y13,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQS_P1_504
Y14,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ12_504
Y15,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_DQ14_504
Y16,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A16_504
Y18,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A9_504
Y19,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A7_504
Y20,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A6_504
Y21,504,PS8_X0Y0,PSS_ALTO_X0Y0,PS_DDR_A10_504
