--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RamData<0>  |    1.599(R)|    0.177(R)|CLK_BUFGP         |   0.000|
RamData<1>  |    1.880(R)|    0.112(R)|CLK_BUFGP         |   0.000|
RamData<2>  |    1.185(R)|    0.561(R)|CLK_BUFGP         |   0.000|
RamData<3>  |    1.319(R)|    0.360(R)|CLK_BUFGP         |   0.000|
RamData<4>  |    1.298(R)|    0.723(R)|CLK_BUFGP         |   0.000|
RamData<5>  |    1.691(R)|    0.540(R)|CLK_BUFGP         |   0.000|
RamData<6>  |    1.922(R)|   -0.103(R)|CLK_BUFGP         |   0.000|
RamData<7>  |    1.979(R)|    0.118(R)|CLK_BUFGP         |   0.000|
SW<0>       |    3.370(R)|   -1.467(R)|CLK_BUFGP         |   0.000|
SW<1>       |    2.617(R)|   -0.865(R)|CLK_BUFGP         |   0.000|
SW<2>       |    2.721(R)|   -0.950(R)|CLK_BUFGP         |   0.000|
SW<3>       |    2.446(R)|   -0.727(R)|CLK_BUFGP         |   0.000|
SW<4>       |    2.318(R)|   -0.625(R)|CLK_BUFGP         |   0.000|
SW<5>       |    2.400(R)|   -0.690(R)|CLK_BUFGP         |   0.000|
SW<6>       |    3.295(R)|   -1.407(R)|CLK_BUFGP         |   0.000|
SW<7>       |    2.800(R)|   -1.013(R)|CLK_BUFGP         |   0.000|
data_ready  |    4.324(R)|   -1.194(R)|CLK_BUFGP         |   0.000|
mode<0>     |    7.370(R)|   -1.034(R)|CLK_BUFGP         |   0.000|
mode<1>     |    6.619(R)|   -0.494(R)|CLK_BUFGP         |   0.000|
tbre        |    3.924(R)|   -1.547(R)|CLK_BUFGP         |   0.000|
tsre        |    3.637(R)|   -1.152(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |    9.840(R)|CLK_BUFGP         |   0.000|
L<1>        |    9.326(R)|CLK_BUFGP         |   0.000|
L<2>        |    9.451(R)|CLK_BUFGP         |   0.000|
L<3>        |    9.722(R)|CLK_BUFGP         |   0.000|
L<4>        |    8.754(R)|CLK_BUFGP         |   0.000|
L<5>        |    9.014(R)|CLK_BUFGP         |   0.000|
L<6>        |    9.436(R)|CLK_BUFGP         |   0.000|
L<7>        |    8.624(R)|CLK_BUFGP         |   0.000|
RamData<0>  |    9.653(R)|CLK_BUFGP         |   0.000|
RamData<1>  |   10.762(R)|CLK_BUFGP         |   0.000|
RamData<2>  |   11.019(R)|CLK_BUFGP         |   0.000|
RamData<3>  |    9.659(R)|CLK_BUFGP         |   0.000|
RamData<4>  |   11.267(R)|CLK_BUFGP         |   0.000|
RamData<5>  |    9.916(R)|CLK_BUFGP         |   0.000|
RamData<6>  |   10.422(R)|CLK_BUFGP         |   0.000|
RamData<7>  |   10.421(R)|CLK_BUFGP         |   0.000|
rdn         |   10.505(R)|CLK_BUFGP         |   0.000|
wrn         |   10.938(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.471|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 30 17:38:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



