#########################################
# VPR architecture design variables
#########################################
# FPGA Device parameters
FPGA_SIZE_X: 8
FPGA_PROG_CLK0_CCFF_HEAD_INDICES: 0
FPGA_PROG_CLK1_CCFF_HEAD_INDICES: 1
FPGA_PROG_CLK2_CCFF_HEAD_INDICES: 2
FPGA_PROG_CLK3_CCFF_HEAD_INDICES: 3
FPGA_PROG_CLK4_CCFF_HEAD_INDICES: 4
FPGA_PROG_CLK5_CCFF_HEAD_INDICES: 5
FPGA_PROG_CLK6_CCFF_HEAD_INDICES: 6
FPGA_PROG_CLK7_CCFF_HEAD_INDICES: 7

# I/O capacity parameters
## Inputs on left side
NUM_LEFT_PI_PER_TILE: 8
MSB_LEFT_PI_PER_TILE: 7
## Outputs on left side
NUM_LEFT_PO_PER_TILE: 7
MSB_LEFT_PO_PER_TILE: 6
## Outputs with additional clock outputs on left side
NUM_LEFT_PO_CKO_PER_TILE: 1
MSB_LEFT_PO_CKO_PER_TILE: 0
## Inputs on right side
NUM_RIGHT_PI_PER_TILE: 8
MSB_RIGHT_PI_PER_TILE: 7
## Outputs on right side
NUM_RIGHT_PO_PER_TILE: 7
MSB_RIGHT_PO_PER_TILE: 6
## Outputs with additional clock outputs on right side
NUM_RIGHT_PO_CKO_PER_TILE: 1
MSB_RIGHT_PO_CKO_PER_TILE: 0
## Inputs on top side
NUM_TOP_PI_PER_TILE: 8
MSB_TOP_PI_PER_TILE: 7
## Outputs on top side
NUM_TOP_PO_PER_TILE: 7
MSB_TOP_PO_PER_TILE: 6
## Outputs with additional clock outputs on top side
NUM_TOP_PO_CKO_PER_TILE: 1
MSB_TOP_PO_CKO_PER_TILE: 0
## Inputs on bottom side with programmable delay chain
NUM_BOTTOM_PI_PDC_ECB_PER_TILE: 1
NUM_BOTTOM_PI_PER_TILE: 7
MSB_BOTTOM_PI_PER_TILE: 6
## Inputs on bottom side with programmable delay chain
NUM_BOTTOM_PO_PER_TILE: 7
MSB_BOTTOM_PO_PER_TILE: 6
NUM_BOTTOM_PO_CKO_PER_TILE: 1

# IO Existence
TOP_IO_TYPE: io_topL
RIGHT_IO_TYPE: io_rightL
BOTTOM_IO_TYPE: io_bottomL
LEFT_IO_TYPE: io_leftL

#########################################
# Routing channel width
CHANX_DISTR: 1.000000
CHANY_DISTR: 1.000000
# Switch block parameters
SB_MAIN_TYPE: wilton
SB_MAIN_FS: 3
SB_SUB_TYPE: subset
SB_SUB_FS: 3
# Routing segment distribution
L1X_FREQ: 0.1875
L2X_FREQ: 0.1875
L4X_FREQ: 0.625
L1Y_FREQ: 0.1875
L2Y_FREQ: 0.1875
L4Y_FREQ: 0.625
# Routing architecture timing parameters
L1_SB_MUX_DELAY: 98.8e-12
# an rough estimate, assume it is slightly faster
L2_SB_MUX_DELAY: 145.6e-12
L4_SB_MUX_DELAY: 214.5e-12
# an rough estimate, assume it is slightly faster
L8_SB_MUX_DELAY: 316.1e-12
L16_SB_MUX_DELAY: 484.8e-12
L1X_MUX_DELAY: 632.4e-12
L2X_MUX_DELAY: 1129.9e-12
L4X_MUX_DELAY: 1584.2e-12
L1Y_MUX_DELAY: 632.4e-12
L2Y_MUX_DELAY: 1129.9e-12
L4Y_MUX_DELAY: 1584.2e-12
CB_MUX_DELAY: 184.6e-12
CK_MUX_DELAY: 184.6e-12
L1_WIRE_R: 0
L1_WIRE_C: 0.0e-12
L2_WIRE_R: 0
L2_WIRE_C: 0.0e-12
L4_WIRE_R: 0
L4_WIRE_C: 0.0e-12
L8_WIRE_R: 0
L8_WIRE_C: 0.0e-12
L16_WIRE_R: 0
L16_WIRE_C: 0.0e-12

#########################################
# I/O block timing parameters
IO_INPAD_MAX_DELAY: 10.0e-12
IO_INPAD_MIN_DELAY: 10.0e-12
IO_OUTPAD_MAX_DELAY: 9.1e-12
IO_OUTPAD_MIN_DELAY: 9.1e-12
# Took from column 2 in std cell lib file. Averaged over rising and falling numbers
IO_LATCH_TSETUP: 87.5e-12
IO_LATCH_THOLD: 75.5e-12
IO_LATCH_CLK2Q: 62.0e-12
IO_FF_TSETUP: 87.5e-12
IO_FF_THOLD: 75.5e-12
IO_FF_CLK2Q: 62.0e-12
# Consider a 30% from the IO OUTPAD delay as PD overhead
IO_O2O_MAX_DELAY: 2.7e-12
IO_O2O_MIN_DELAY: 2.7e-12
IO_FF2O_MAX_DELAY: 98.8e-12
IO_FF2O_MIN_DELAY: 98.8e-12
# Consider a 30% from the IO INPAD delay as PD overhead
IO_I2I_MAX_DELAY: 3.0e-12
IO_I2I_MIN_DELAY: 3.0e-12
IO_FF2I_MAX_DELAY: 119.6e-12
IO_FF2I_MIN_DELAY: 119.6e-12
# FIXME: Should come from PD results + clk mux delay. Currently just reuse QL's data
IO_CLK_MAX_DELAY: 0.732e-9
IO_CLK_MIN_DELAY: 0.645e-9
IO_RST_MAX_DELAY: 0.651e-9
IO_RST_MIN_DELAY: 0.365e-9

#########################################
# CLB timing parameters 
# Took from column 2 in std cell lib file. Averaged over rising and falling numbers
FF_T_SETUP: 78.5e-12
FF_T_HOLD: 48.5e-12
FF_T_CLK2Q: 44.7e-12
IO_LATCH_TSETUP: 78.5e-12
IO_LATCH_THOLD: 48.5e-12
IO_LATCH_CLK2Q_MAX: 44.7e-12
IO_LATCH_CLK2Q_MIN: 44.7e-12
# This delay is actually the output MUX from LUT4 output to FF
LUT_OUT0_TO_FF_D_DELAY: 76.7e-12
# This delay is actually the output MUX from LUT3 output to FF
LUT_OUT1_TO_FF_D_DELAY: 76.7e-12
LUT_OUT0_TO_FLE_OUT_DELAY: 76.7e-12
FF0_Q_TO_FLE_OUT_DELAY: 76.7e-12
LUT_OUT1_TO_FLE_OUT_DELAY: 76.7e-12
FF1_Q_TO_FLE_OUT_DELAY: 76.7e-12
# Carry chain inside LUT
LUT_CIN2LUT4_OUT_DELAY: 999.9e+12
LUT_CIN2LUT5_OUT_DELAY: 999.9e+12
LUT_CIN2COUT_DELAY: 999.9e+12
LUT_IN2COUT_DELAY: 195.0e-12
# LUT4 timing is from in0 to stage3 output
LUT4_DELAY: 59.9e-12
LUT4_OUT_TO_FLE_OUT_DELAY: 52.2e-12
# LUT5 timing is from in0 to out
LUT5_DELAY: 74.9e-12
LUT5_OUT_TO_FLE_OUT_DELAY: 52.2e-12
# Arithmetic mode
ALUT4_DELAY: 210.37e-12
ADDER_A2S_DELAY: 50.0e-12
ADDER_B2S_DELAY: 50.0e-12
ADDER_C2S_DELAY: 50.0e-12
ADDER_A2C_DELAY: 50.0e-12
ADDER_B2C_DELAY: 50.0e-12
ADDER_C2C_DELAY: 50.0e-12
# Local routing delay
CLB_CLK_MUX_DELAY: 127.4e-12
CLB_RST_MUX_DELAY: 127.4e-12

#########################################
# OpenFPGA architecture design variables
CUSTOM_MODULE_VERILOG_FILE: ./custom_modules/efpga_circuits.v

# PCounter timing
# TODO: Back-annotate
PCNT_RST_I_SETUP: 100.0e-12
PCNT_EVENT_I_SETUP: 100.0e-12
PCNT_UP_DOWN_I_SETUP: 100.0e-12
PCNT_STOP_I_SETUP: 100.0e-12
PCNT_RST_I_HOLD: 50.0e-12
PCNT_EVENT_I_HOLD: 50.0e-12
PCNT_UP_DOWN_I_HOLD: 50.0e-12
PCNT_STOP_I_HOLD: 50.0e-12
PCNT_ZERO_O_CLK2Q_MAX: 50.0e-12
PCNT_ZERO_O_CLK2Q_MIN: 50.0e-12
PCNT_MATCH0_O_CLK2Q_MAX: 50.0e-12
PCNT_MATCH0_O_CLK2Q_MIN: 50.0e-12
PCNT_MATCH1_O_CLK2Q_MAX: 50.0e-12
PCNT_MATCH1_O_CLK2Q_MIN: 50.0e-12
# TODO: Back-annotate
PCOUNTER32_CLKN_ARSTN_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTN_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_ARSTP_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTN_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKN_SRSTP_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTN_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_ARSTP_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTN_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_ADD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_LOAD_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SL_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SR_ZERO_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_EVENT_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_EVENT_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_MATCH0_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_MATCH0_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_MATCH1_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_MATCH1_O_CLK2Q_MIN: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_RST_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_RST_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_STOP_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_STOP_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_UP_DOWN_I_HOLD: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_UP_DOWN_I_SETUP: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_ZERO_O_CLK2Q_MAX: 1.0e-09
PCOUNTER32_CLKP_SRSTP_SUB_ZERO_O_CLK2Q_MIN: 1.0e-09
