#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 25 17:28:49 2023
# Process ID: 47828
# Current directory: C:/Users/user/verilog501
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent52656 C:\Users\user\verilog501\verilog501.xpr
# Log file: C:/Users/user/verilog501/vivado.log
# Journal file: C:/Users/user/verilog501\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/verilog501/verilog501.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SampleDisplay.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/one_pulse.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SevenSegment.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/KeyboardDecoder.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/KeyboardDecoder.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/KeyboardDecoder.v
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SampleDisplay.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SampleDisplay.v
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SevenSegment.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SevenSegment.v
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/one_pulse.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/one_pulse.v
close_project
create_project verilog5_sample C:/Users/user/verilog5_sample -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files -scan_for_includes {C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/ip/Keyboard-Controller/keyboard_cntr_1.0/src/KeyboardCtrl.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/ip/Keyboard-Controller/keyboard_cntr_1.0/src/Ps2Interface.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/SampleDisplay.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/KeyboardDecoder.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/SevenSegment.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/one_pulse.v}
import_files -force
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/KeyboardConstraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 25 17:31:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/synth_1/runme.log
[Wed Oct 25 17:31:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/runme.log
set_property top KeyboardCtrl [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 25 18:12:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/synth_1/runme.log
[Wed Oct 25 18:12:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 25 18:15:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/synth_1/runme.log
[Wed Oct 25 18:15:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1861.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1861.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1861.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1886.789 ; gain = 24.859
close_design
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/ip'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\user\verilog5_sample\verilog5_sample.srcs\sources_1\imports\keyboard_sample\KeyboardDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\user\verilog5_sample\verilog5_sample.srcs\sources_1\imports\keyboard_sample\SampleDisplay.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_0 -dir c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'KeyboardCtrl_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
generate_target all [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'KeyboardCtrl_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'KeyboardCtrl_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'KeyboardCtrl_0'...
export_ip_user_files -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -directory C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files -ipstatic_source_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/modelsim} {questa=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/questa} {riviera=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/riviera} {activehdl=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_1 -dir c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'KeyboardCtrl_1'...
generate_target all [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'KeyboardCtrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'KeyboardCtrl_1'...
catch { config_ip_cache -export [get_ips -all KeyboardCtrl_1] }
export_ip_user_files -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci]
launch_runs -jobs 8 KeyboardCtrl_1_synth_1
[Wed Oct 25 18:46:27 2023] Launched KeyboardCtrl_1_synth_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/KeyboardCtrl_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci] -directory C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files -ipstatic_source_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/modelsim} {questa=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/questa} {riviera=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/riviera} {activehdl=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci
export_ip_user_files -of_objects  [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci] -no_script -reset -force -quiet
remove_files  -fileset KeyboardCtrl_1 c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci
INFO: [Project 1-386] Moving file 'c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci' from fileset 'KeyboardCtrl_1' to fileset 'sources_1'.
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_0 -dir c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'KeyboardCtrl_0'...
generate_target all [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'KeyboardCtrl_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'KeyboardCtrl_0'...
catch { config_ip_cache -export [get_ips -all KeyboardCtrl_0] }
export_ip_user_files -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci]
launch_runs -jobs 8 KeyboardCtrl_0_synth_1
[Wed Oct 25 18:47:15 2023] Launched KeyboardCtrl_0_synth_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/KeyboardCtrl_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci] -directory C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files -ipstatic_source_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/modelsim} {questa=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/questa} {riviera=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/riviera} {activehdl=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/verilog5_sample/verilog5_sample.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 25 18:47:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/synth_1/runme.log
[Wed Oct 25 18:47:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/runme.log
set_property top SampleDisplay [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 25 18:52:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/synth_1/runme.log
[Wed Oct 25 18:52:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.223 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B3150EA
set_property PROGRAM.FILE {C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/SampleDisplay.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/SampleDisplay.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B3150EA
