<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: sdk/src/mcu/display/hardware/lcdc/src/device/rtl8773g/rtl_lcdc_rlspi_def.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_9866d35d0a4df943a300229bd35168d0.html">src</a></li><li class="navelem"><a class="el" href="dir_5537a346e5597eee589b44981f213b31.html">mcu</a></li><li class="navelem"><a class="el" href="dir_b64798564455dc1355ef5c8f2a4e512b.html">display</a></li><li class="navelem"><a class="el" href="dir_a7d03159428ead3f728e2d368d335867.html">hardware</a></li><li class="navelem"><a class="el" href="dir_a5c7e5aab2456ba94d86652c6c6f66e0.html">lcdc</a></li><li class="navelem"><a class="el" href="dir_a503118ac3597df8bce4e6c545f9b5ff.html">src</a></li><li class="navelem"><a class="el" href="dir_7ef6699c846906a103e23eff70c0dea6.html">device</a></li><li class="navelem"><a class="el" href="dir_dfc2f51268b96631f43d2ef61db8fb56.html">rtl8773g</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtl_lcdc_rlspi_def.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef RTL_RLSPI_DEF_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define RTL_RLSPI_DEF_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;rtl876x.h&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifdef  __cplusplus</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *                         RLSPI Registers Memory Map</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;{</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    __IO uint32_t RLSPI_VSYNC_CMD;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    __IO uint32_t RLSPI_VSYNC_CMD_ADDR;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    __IO uint32_t RLSPI_HSYNC_CMD_VBPORCH;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    __IO uint32_t RLSPI_HSYNC_CMD_ADDR_VBPORCH;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    __IO uint32_t RLSPI_HSYNC_CMD_VACTIVE;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    __IO uint32_t RLSPI_HSYNC_CMD_ADDR_VACTIVE;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    __IO uint32_t RLSPI_HSYNC_CMD_VFP;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    __IO uint32_t RLSPI_HSYNC_CMD_ADDR_VFP;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    __IO uint32_t RLSPI_LINE_DELAY_OUT_VACTIVE;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    __IO uint32_t RLSPI_LINE_DELAY_IN_VACTIVE;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    __IO uint32_t RLSPI_FRAME_DELAY_INFINITE;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    __I  uint32_t RSVD1[2];</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    __IO uint32_t RLSPI_VERTICAL_SYNC_WIDTH;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    __IO uint32_t RLSPI_VERTICAL_ABACK_PORCH;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    __IO uint32_t RLSPI_VERTICAL_AACTIVE;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    __IO uint32_t RLSPI_VERTICAL_TOTAL_HEIGHT;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    __IO uint32_t RLSPI_HORIZONTAL_WIDTH;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;} <a class="code" href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html">LCDC_Ramless_QSPI_TypeDef</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *                         RLSPI Declaration</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *                         Registers Definitions</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* Peripheral: LCDC Ramless QSPI */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Description: LCDC Ramless QSPI register defines */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Register: RLSPI_VSYNC_CMD -------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Description: RLSPI_VSYNC_CMD. Offset: 0x00. Address: . */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* RLSPI_VSYNC_CMD[23:0]: . */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define RLSPI_VSYNC_CMD_POS                         (0)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define RLSPI_VSYNC_CMD_MSK                         (0x7FFFFF &lt;&lt; RLSPI_VSYNC_CMD_POS)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define RLSPI_VSYNC_CMD_CLR                         (~RLSPI_VSYNC_CMD_MSK)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Register: RLSPI_VSYNC_CMD_ADDR -------------------------------------------------------*/</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Description: RLSPI_VSYNC_CMD_ADDR. Offset: 0x04. Address: . */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* RLSPI_VSYNC_CMD_ADDR[31:0]: . */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define RLSPI_VSYNC_CMD_ADDR_POS                    (0)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define RLSPI_VSYNC_CMD_ADDR_MSK                    (0xFFFFFFFF &lt;&lt; RLSPI_VSYNC_CMD_ADDR_POS)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define RLSPI_VSYNC_CMD_ADDR_CLR                    (~RLSPI_VSYNC_CMD_ADDR_MSK)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* Register: RLSPI_HSYNC_CMD_VBPORCH -------------------------------------------------------*/</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Description: RLSPI_HSYNC_CMD_VBPORCH. Offset: 0x08. Address: . */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* RLSPI_HSYNC_CMD_VBPORCH[23:0]: . */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VBPORCH_POS                 (0)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VBPORCH_MSK                 (0xFFFFFF &lt;&lt; RLSPI_HSYNC_CMD_VBPORCH_POS)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VBPORCH_CLR                 (~RLSPI_HSYNC_CMD_VBPORCH_MSK)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Register: RLSPI_HSYNC_CMD_ADDR_VBPORCH -------------------------------------------------------*/</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Description: RLSPI_HSYNC_CMD_ADDR_VBPORCH. Offset: 0x0c. Address: . */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* RLSPI_HSYNC_CMD_VBPORCH[31:0]: . */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VBPORCH_POS            (0)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VBPORCH_MSK            (0xFFFFFFFF &lt;&lt; RLSPI_HSYNC_CMD_ADDR_VBPORCH_POS)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VBPORCH_CLR            (~RLSPI_HSYNC_CMD_ADDR_VBPORCH_MSK)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* Register: RLSPI_HSYNC_CMD_VACTIVE -------------------------------------------------------*/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Description: RLSPI_HSYNC_CMD_VACTIVE. Offset: 0x10. Address: . */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* RLSPI_HSYNC_CMD_VACTIVE[31:0]: . */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VACTIVE_POS                 (0)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VACTIVE_MSK                 (0xFFFFFFFF &lt;&lt; RLSPI_HSYNC_CMD_VACTIVE_POS)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VACTIVE_CLR                 (~RLSPI_HSYNC_CMD_VACTIVE_MSK)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Register: RLSPI_HSYNC_CMD_ADDR_VACTIVE -------------------------------------------------------*/</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Description: RLSPI_HSYNC_CMD_ADDR_VACTIVE. Offset: 0x14. Address: . */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* RLSPI_HSYNC_CMD_ADDR_VACTIVE[31:0]: . */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VACTIVE_POS            (0)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VACTIVE_MSK            (0xFFFFFFFF &lt;&lt; RLSPI_HSYNC_CMD_ADDR_VACTIVE_POS)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VACTIVE_CLR            (~RLSPI_HSYNC_CMD_ADDR_VACTIVE_MSK)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* Register: RLSPI_HSYNC_CMD_VFP -------------------------------------------------------*/</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Description: RLSPI_HSYNC_CMD_VFP. Offset: 0x18. Address: . */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* RLSPI_HSYNC_CMD_VFP[23:0]: . */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VFP_POS                     (0)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VFP_MSK                     (0xFFFFFF &lt;&lt; RLSPI_HSYNC_CMD_VFP_POS)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_VFP_CLR                     (~RLSPI_HSYNC_CMD_VFP_MSK)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Register: RLSPI_HSYNC_CMD_ADDR_VFP -------------------------------------------------------*/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Description: RLSPI_HSYNC_CMD_ADDR_VFP. Offset: 0x1C. Address: . */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* RLSPI_HSYNC_CMD_ADDR_VFP[31:0]: . */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VFP_POS                (0)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VFP_MSK                (0xFFFFFFFF &lt;&lt; RLSPI_HSYNC_CMD_ADDR_VFP_POS)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define RLSPI_HSYNC_CMD_ADDR_VFP_CLR                (~RLSPI_HSYNC_CMD_ADDR_VFP_MSK)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Register: RLSPI_LINE_DELAY_OUT_VACTIVE -------------------------------------------------------*/</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* Description: RLSPI_LINE_DELAY_OUT_VACTIVE. Offset: 0x20. Address: . */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* RLSPI_LINE_DELAY_OUT_VACTIVE[31:0]: delay between each line of ramless SPI outside vertical active period. */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RLSPI_LINE_DELAY_OUT_VACTIVE_POS            (0)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RLSPI_LINE_DELAY_OUT_VACTIVE_MSK            (0xFFFFFFFF &lt;&lt; RLSPI_LINE_DELAY_OUT_VACTIVE_POS)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define RLSPI_LINE_DELAY_OUT_VACTIVE_CLR            (~RLSPI_LINE_DELAY_OUT_VACTIVE_MSK)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Register: RLSPI_LINE_DELAY_IN_VACTIVE -------------------------------------------------------*/</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Description: RLSPI_LINE_DELAY_IN_VACTIVE. Offset: 0x24. Address: . */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* RLSPI_LINE_DELAY_IN_VACTIVE[31:0]: delay between each line of ramless SPI outside vertical active period. */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RLSPI_LINE_DELAY_IN_VACTIVE_POS             (0)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RLSPI_LINE_DELAY_IN_VACTIVE_MSK             (0xFFFFFFFF &lt;&lt; RLSPI_LINE_DELAY_IN_VACTIVE_POS)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RLSPI_LINE_DELAY_IN_VACTIVE_CLR             (~RLSPI_LINE_DELAY_IN_VACTIVE_MSK)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Register: RLSPI_FRAME_DELAY_INFINITE -------------------------------------------------------*/</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* Description: RLSPI_FRAME_DELAY_INFINITE. Offset: 0x28. Address: . */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* RLSPI_FRAME_DELAY_INFINITE[31:0]: delay between each line of ramless SPI in infinite mode. */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RLSPI_FRAME_DELAY_INFINITE_POS              (0)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define RLSPI_FRAME_DELAY_INFINITE_MSK              (0xFFFFFFFF &lt;&lt; RLSPI_FRAME_DELAY_INFINITE_POS)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RLSPI_FRAME_DELAY_INFINITE_CLR              (~RLSPI_FRAME_DELAY_INFINITE_MSK)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Register: RSVD -------------------------------------------------------*/</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Description: Control register 0. Offset: 0x2C. Address: . */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* RSVD[31:0]: RSVD. */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Register: RSVD -------------------------------------------------------*/</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Description: Control register 0. Offset: 0x30. Address: . */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* RSVD[31:0]: RSVD. */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Register: RLSPI_VERTICAL_SYNC_WIDTH -------------------------------------------------------*/</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Description: RLSPI_VERTICAL_SYNC_WIDTH. Offset: 0x34. Address: . */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* RLSPI_VERTICAL_SYNC_WIDTH[10:0]: vertical synchronize width for each frame. */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_SYNC_WIDTH_POS               (0)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_SYNC_WIDTH_MSK               (0x7FF &lt;&lt; RLSPI_VERTICAL_SYNC_WIDTH_POS)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_SYNC_WIDTH_CLR               (~RLSPI_VERTICAL_SYNC_WIDTH_MSK)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Register: RLSPI_VERTICAL_ABACK_PORCH -------------------------------------------------------*/</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Description: RLSPI_VERTICAL_ABACK_PORCH. Offset: 0x38. Address: . */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* RLSPI_VERTICAL_ABACK_PORCH[10:0]: accumulated vertical back porch. */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_ABACK_PORCH_POS              (0)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_ABACK_PORCH_MSK              (0x7FF &lt;&lt; RLSPI_VERTICAL_ABACK_PORCH_POS)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_ABACK_PORCH_CLR              (~RLSPI_VERTICAL_ABACK_PORCH_MSK)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Register: RLSPI_VERTICAL_AACTIVE -------------------------------------------------------*/</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Description: RLSPI_VERTICAL_AACTIVE. Offset: 0x3C. Address: . */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* RLSPI_VERTICAL_AACTIVE[10:0]: accumulated active height. */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_AACTIVE_POS                  (0)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_AACTIVE_MSK                  (0x7FF &lt;&lt; RLSPI_VERTICAL_AACTIVE_POS)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_AACTIVE_CLR                  (~RLSPI_VERTICAL_AACTIVE_MSK)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* Register: RLSPI_VERTICAL_TOTAL_HEIGHT -------------------------------------------------------*/</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Description: RLSPI_VERTICAL_TOTAL_HEIGHT. Offset: 0x40. Address: . */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* RLSPI_VERTICAL_TOTAL_HEIGHT[10:0]: total height. */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_TOTAL_HEIGHT_POS             (0)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_TOTAL_HEIGHT_MSK             (0x7FF &lt;&lt; RLSPI_VERTICAL_TOTAL_HEIGHT_POS)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define RLSPI_VERTICAL_TOTAL_HEIGHT_CLR             (~RLSPI_VERTICAL_TOTAL_HEIGHT_MSK)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Register: RLSPI_HORIZONTAL_WIDTH -------------------------------------------------------*/</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* Description: RLSPI_HORIZONTAL_WIDTH. Offset: 0x4c. Address: . */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* RLSPI_HORIZONTAL_WIDTH[11:0]: active widht. */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define RLSPI_HORIZONTAL_WIDTH_POS                  (0)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define RLSPI_HORIZONTAL_WIDTH_MSK                  (0xFFF &lt;&lt; RLSPI_HORIZONTAL_WIDTH_POS)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define RLSPI_HORIZONTAL_WIDTH_CLR                  (~RLSPI_HORIZONTAL_WIDTH_MSK)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define RLSPI_TEAR_INPUT_FROM_DSI                   ((uint32_t)0x0 &lt;&lt; LCDC_TEAR_INPUT_MUX_POS);</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define RLSPI_TEAR_INPUT_FROM_LCD                   ((uint32_t)0x1 &lt;&lt; LCDC_TEAR_INPUT_MUX_POS);</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define IS_RLSPI_TEAR_INPUT(in)                     ((in == RLSPI_TEAR_INPUT_FROM_DSI) || (in == RLSPI_TEAR_INPUT_FROM_LCD)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#ifdef  __cplusplus</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RTL_DBIB_DEF_H */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_l_c_d_c___ramless___q_s_p_i___type_def_html"><div class="ttname"><a href="struct_l_c_d_c___ramless___q_s_p_i___type_def.html">LCDC_Ramless_QSPI_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_rlspi_def.h:26</div></div>
</div><!-- fragment --></div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
