# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"controller_TB_time_impl.v" \
"../../../../../project_traffic_controller.srcs/sim_1/new/controller_TB.v" \

# Do not sort compile order
nosort
