Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Programing/BUAA-CO/P7/2023New/offline/mips_txt_isim_beh.exe" -prj "D:/Programing/BUAA-CO/P7/2023New/offline/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/W_REG.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/NPC.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/M_REG.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/MDU.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/IFU.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/GRF.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/E_REG.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/EXT.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/D_REG.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/DE.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/CP0.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/Controller.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/CMP.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/BE.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/ALU.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/P7_standard_timer_2019.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/Bridge.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/mips.v" into library work
Analyzing Verilog file "D:/Programing/BUAA-CO/P7/2023New/offline/tb_norm_demo.v" into library work
Analyzing Verilog file "C:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 292: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 329: Port slt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 431: Port Imm16 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 528: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 649: Port shamt is not connected to this instance
WARNING:HDLCompiler:189 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 540: Size mismatch in connection of port <BEControl>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 541: Size mismatch in connection of port <DEControl>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 552: Size mismatch in connection of port <BEControl>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/Programing/BUAA-CO/P7/2023New/offline/mips_cpu.v" Line 569: Size mismatch in connection of port <DEControl>. Formal port size is 3-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module IFU
Compiling module D_REG
Compiling module Controller
Compiling module CMP
Compiling module NPC
Compiling module GRF
Compiling module EXT
Compiling module E_REG
Compiling module MDU
Compiling module ALU
Compiling module M_REG
Compiling module BE
Compiling module DE
Compiling module CP0
Compiling module W_REG
Compiling module mips_cpu
Compiling module Bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 21 Verilog Units
Built simulation executable D:/Programing/BUAA-CO/P7/2023New/offline/mips_txt_isim_beh.exe
Fuse Memory Usage: 33088 KB
Fuse CPU Usage: 593 ms
