 
****************************************
Report : area
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         3699
Number of nets:                         10395
Number of cells:                         7092
Number of combinational cells:           5227
Number of sequential cells:              1862
Number of macros/black boxes:               0
Number of buf/inv:                       1372
Number of references:                      20

Combinational area:               2156.486389
Buf/Inv area:                      498.614395
Noncombinational area:            3477.007124
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  5633.493513
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------------
butterfly10                       5633.4935    100.0   292.1808   678.4608  0.0000  butterfly10
U_SHIFT_REG_256                   1485.6816     26.4     0.1392  1485.5424  0.0000  shift_reg_WIDTH11_DELAY_LENGTH1
U_SHIFT_REG_HIGH                  1310.8464     23.3     0.1392  1310.7072  0.0000  shift_reg_WIDTH12_DELAY_LENGTH1
U_TEST_BFLY                       1866.3240     33.1  1864.0272     2.2968  0.0000  test_bfly10_N16_IN_BIT11_OUT_BIT12
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------------
Total                                                 2156.4864  3477.0071  0.0000

1
 
****************************************
Report : qor
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************


  Timing Path Group 'cnt_clk'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:        469.94
  Critical Path Slack:         126.92
  Critical Path Clk Period:    700.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -24.61
  Total Hold Violation:      -6919.98
  No. of Hold Violations:      401.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:       2959
  Leaf Cell Count:               7089
  Buf/Inv Cell Count:            1372
  Buf Cell Count:                  53
  Inv Cell Count:                1319
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5227
  Sequential Cell Count:         1862
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2156.486389
  Noncombinational Area:  3477.007124
  Buf/Inv Area:            498.614395
  Total Buffer Area:            30.42
  Total Inverter Area:         468.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              5633.493513
  Design Area:            5633.493513


  Design Rules
  -----------------------------------
  Total Number of Nets:          7448
  Nets With Violations:          7086
  Max Trans Violations:          7085
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.40
  Logic Optimization:                  1.41
  Mapping Optimization:               37.31
  -----------------------------------------
  Overall Compile Time:               80.15
  Overall Compile Wall Clock Time:    63.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 24.61  TNS: 6919.98  Number of Violating Paths: 401

  --------------------------------------------------------------------


1
 
****************************************
Report : resources
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************


Resource Report for this hierarchy in file ../src/butterfly10.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=2    | add_46 (butterfly10.sv:46) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH12_DELAY_LENGTH1
****************************************

No implementations to report
 
****************************************
Design : test_bfly10_N16_IN_BIT11_OUT_BIT12
****************************************

Resource Report for this hierarchy in file ../src/test_bfly10.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_4        | DW01_sub       | width=12   | sub_47 (test_bfly10.sv:47) |
| sub_x_8        | DW01_sub       | width=12   | sub_47_I2 (test_bfly10.sv:47) |
| sub_x_12       | DW01_sub       | width=12   | sub_47_I3 (test_bfly10.sv:47) |
| sub_x_16       | DW01_sub       | width=12   | sub_47_I4 (test_bfly10.sv:47) |
| sub_x_20       | DW01_sub       | width=12   | sub_47_I5 (test_bfly10.sv:47) |
| sub_x_24       | DW01_sub       | width=12   | sub_47_I6 (test_bfly10.sv:47) |
| sub_x_28       | DW01_sub       | width=12   | sub_47_I7 (test_bfly10.sv:47) |
| sub_x_32       | DW01_sub       | width=12   | sub_47_I8 (test_bfly10.sv:47) |
| sub_x_36       | DW01_sub       | width=12   | sub_47_I9 (test_bfly10.sv:47) |
| sub_x_40       | DW01_sub       | width=12   | sub_47_I10 (test_bfly10.sv:47) |
| sub_x_44       | DW01_sub       | width=12   | sub_47_I11 (test_bfly10.sv:47) |
| sub_x_48       | DW01_sub       | width=12   | sub_47_I12 (test_bfly10.sv:47) |
| sub_x_52       | DW01_sub       | width=12   | sub_47_I13 (test_bfly10.sv:47) |
| sub_x_56       | DW01_sub       | width=12   | sub_47_I14 (test_bfly10.sv:47) |
| sub_x_60       | DW01_sub       | width=12   | sub_47_I15 (test_bfly10.sv:47) |
| sub_x_64       | DW01_sub       | width=12   | sub_47_I16 (test_bfly10.sv:47) |
| add_x_2        | DW01_add       | width=12   | add_45 (test_bfly10.sv:45) |
|                |                |            | add_54 (test_bfly10.sv:54) |
| add_x_3        | DW01_add       | width=12   | add_46 (test_bfly10.sv:46) |
|                |                |            | add_55 (test_bfly10.sv:55) |
| sub_x_5        | DW01_sub       | width=12   | sub_48 (test_bfly10.sv:48) |
|                |                |            | sub_57 (test_bfly10.sv:57) |
| add_x_6        | DW01_add       | width=12   | add_45_I2 (test_bfly10.sv:45) |
              |                |            | add_54_I2 (test_bfly10.sv:54) |
| add_x_7        | DW01_add       | width=12   | add_46_I2 (test_bfly10.sv:46) |
              |                |            | add_55_I2 (test_bfly10.sv:55) |
| sub_x_9        | DW01_sub       | width=12   | sub_48_I2 (test_bfly10.sv:48) |
              |                |            | sub_57_I2 (test_bfly10.sv:57) |
| add_x_10       | DW01_add       | width=12   | add_45_I3 (test_bfly10.sv:45) |
              |                |            | add_54_I3 (test_bfly10.sv:54) |
| add_x_11       | DW01_add       | width=12   | add_46_I3 (test_bfly10.sv:46) |
              |                |            | add_55_I3 (test_bfly10.sv:55) |
| sub_x_13       | DW01_sub       | width=12   | sub_48_I3 (test_bfly10.sv:48) |
              |                |            | sub_57_I3 (test_bfly10.sv:57) |
| add_x_14       | DW01_add       | width=12   | add_45_I4 (test_bfly10.sv:45) |
              |                |            | add_54_I4 (test_bfly10.sv:54) |
| add_x_15       | DW01_add       | width=12   | add_46_I4 (test_bfly10.sv:46) |
              |                |            | add_55_I4 (test_bfly10.sv:55) |
| sub_x_17       | DW01_sub       | width=12   | sub_48_I4 (test_bfly10.sv:48) |
              |                |            | sub_57_I4 (test_bfly10.sv:57) |
| add_x_18       | DW01_add       | width=12   | add_45_I5 (test_bfly10.sv:45) |
              |                |            | add_54_I5 (test_bfly10.sv:54) |
| add_x_19       | DW01_add       | width=12   | add_46_I5 (test_bfly10.sv:46) |
              |                |            | add_55_I5 (test_bfly10.sv:55) |
| sub_x_21       | DW01_sub       | width=12   | sub_48_I5 (test_bfly10.sv:48) |
              |                |            | sub_57_I5 (test_bfly10.sv:57) |
| add_x_22       | DW01_add       | width=12   | add_45_I6 (test_bfly10.sv:45) |
              |                |            | add_54_I6 (test_bfly10.sv:54) |
| add_x_23       | DW01_add       | width=12   | add_46_I6 (test_bfly10.sv:46) |
              |                |            | add_55_I6 (test_bfly10.sv:55) |
| sub_x_25       | DW01_sub       | width=12   | sub_48_I6 (test_bfly10.sv:48) |
              |                |            | sub_57_I6 (test_bfly10.sv:57) |
| add_x_26       | DW01_add       | width=12   | add_45_I7 (test_bfly10.sv:45) |
              |                |            | add_54_I7 (test_bfly10.sv:54) |
| add_x_27       | DW01_add       | width=12   | add_46_I7 (test_bfly10.sv:46) |
              |                |            | add_55_I7 (test_bfly10.sv:55) |
| sub_x_29       | DW01_sub       | width=12   | sub_48_I7 (test_bfly10.sv:48) |
              |                |            | sub_57_I7 (test_bfly10.sv:57) |
| add_x_30       | DW01_add       | width=12   | add_45_I8 (test_bfly10.sv:45) |
              |                |            | add_54_I8 (test_bfly10.sv:54) |
| add_x_31       | DW01_add       | width=12   | add_46_I8 (test_bfly10.sv:46) |
              |                |            | add_55_I8 (test_bfly10.sv:55) |
| sub_x_33       | DW01_sub       | width=12   | sub_48_I8 (test_bfly10.sv:48) |
              |                |            | sub_57_I8 (test_bfly10.sv:57) |
| add_x_34       | DW01_add       | width=12   | add_45_I9 (test_bfly10.sv:45) |
              |                |            | add_54_I9 (test_bfly10.sv:54) |
| add_x_35       | DW01_add       | width=12   | add_46_I9 (test_bfly10.sv:46) |
              |                |            | add_55_I9 (test_bfly10.sv:55) |
| sub_x_37       | DW01_sub       | width=12   | sub_48_I9 (test_bfly10.sv:48) |
              |                |            | sub_57_I9 (test_bfly10.sv:57) |
| add_x_38       | DW01_add       | width=12   | add_45_I10 (test_bfly10.sv:45) |
             |                |            | add_54_I10 (test_bfly10.sv:54) |
| add_x_39       | DW01_add       | width=12   | add_46_I10 (test_bfly10.sv:46) |
             |                |            | add_55_I10 (test_bfly10.sv:55) |
| sub_x_41       | DW01_sub       | width=12   | sub_48_I10 (test_bfly10.sv:48) |
             |                |            | sub_57_I10 (test_bfly10.sv:57) |
| add_x_42       | DW01_add       | width=12   | add_45_I11 (test_bfly10.sv:45) |
             |                |            | add_54_I11 (test_bfly10.sv:54) |
| add_x_43       | DW01_add       | width=12   | add_46_I11 (test_bfly10.sv:46) |
             |                |            | add_55_I11 (test_bfly10.sv:55) |
| sub_x_45       | DW01_sub       | width=12   | sub_48_I11 (test_bfly10.sv:48) |
             |                |            | sub_57_I11 (test_bfly10.sv:57) |
| add_x_46       | DW01_add       | width=12   | add_45_I12 (test_bfly10.sv:45) |
             |                |            | add_54_I12 (test_bfly10.sv:54) |
| add_x_47       | DW01_add       | width=12   | add_46_I12 (test_bfly10.sv:46) |
             |                |            | add_55_I12 (test_bfly10.sv:55) |
| sub_x_49       | DW01_sub       | width=12   | sub_48_I12 (test_bfly10.sv:48) |
             |                |            | sub_57_I12 (test_bfly10.sv:57) |
| add_x_50       | DW01_add       | width=12   | add_45_I13 (test_bfly10.sv:45) |
             |                |            | add_54_I13 (test_bfly10.sv:54) |
| add_x_51       | DW01_add       | width=12   | add_46_I13 (test_bfly10.sv:46) |
             |                |            | add_55_I13 (test_bfly10.sv:55) |
| sub_x_53       | DW01_sub       | width=12   | sub_48_I13 (test_bfly10.sv:48) |
             |                |            | sub_57_I13 (test_bfly10.sv:57) |
| add_x_54       | DW01_add       | width=12   | add_45_I14 (test_bfly10.sv:45) |
             |                |            | add_54_I14 (test_bfly10.sv:54) |
| add_x_55       | DW01_add       | width=12   | add_46_I14 (test_bfly10.sv:46) |
             |                |            | add_55_I14 (test_bfly10.sv:55) |
| sub_x_57       | DW01_sub       | width=12   | sub_48_I14 (test_bfly10.sv:48) |
             |                |            | sub_57_I14 (test_bfly10.sv:57) |
| add_x_58       | DW01_add       | width=12   | add_45_I15 (test_bfly10.sv:45) |
             |                |            | add_54_I15 (test_bfly10.sv:54) |
| add_x_59       | DW01_add       | width=12   | add_46_I15 (test_bfly10.sv:46) |
             |                |            | add_55_I15 (test_bfly10.sv:55) |
| sub_x_61       | DW01_sub       | width=12   | sub_48_I15 (test_bfly10.sv:48) |
             |                |            | sub_57_I15 (test_bfly10.sv:57) |
| add_x_62       | DW01_add       | width=12   | add_45_I16 (test_bfly10.sv:45) |
             |                |            | add_54_I16 (test_bfly10.sv:54) |
| add_x_63       | DW01_add       | width=12   | add_46_I16 (test_bfly10.sv:46) |
             |                |            | add_55_I16 (test_bfly10.sv:55) |
| sub_x_65       | DW01_sub       | width=12   | sub_48_I16 (test_bfly10.sv:48) |
             |                |            | sub_57_I16 (test_bfly10.sv:57) |
| sub_x_70       | DW01_sub       | width=12   | add_58 (test_bfly10.sv:58) |
|                |                |            | sub_58 (test_bfly10.sv:58) |
| sub_x_71       | DW01_sub       | width=12   | add_58_I2 (test_bfly10.sv:58) |
              |                |            | sub_58_I2 (test_bfly10.sv:58) |
| sub_x_72       | DW01_sub       | width=12   | add_58_I3 (test_bfly10.sv:58) |
              |                |            | sub_58_I3 (test_bfly10.sv:58) |
| sub_x_73       | DW01_sub       | width=12   | add_58_I4 (test_bfly10.sv:58) |
              |                |            | sub_58_I4 (test_bfly10.sv:58) |
| sub_x_74       | DW01_sub       | width=12   | add_58_I5 (test_bfly10.sv:58) |
              |                |            | sub_58_I5 (test_bfly10.sv:58) |
| sub_x_75       | DW01_sub       | width=12   | add_58_I6 (test_bfly10.sv:58) |
              |                |            | sub_58_I6 (test_bfly10.sv:58) |
| sub_x_76       | DW01_sub       | width=12   | add_58_I7 (test_bfly10.sv:58) |
              |                |            | sub_58_I7 (test_bfly10.sv:58) |
| sub_x_77       | DW01_sub       | width=12   | add_58_I8 (test_bfly10.sv:58) |
              |                |            | sub_58_I8 (test_bfly10.sv:58) |
| sub_x_78       | DW01_sub       | width=12   | add_58_I9 (test_bfly10.sv:58) |
              |                |            | sub_58_I9 (test_bfly10.sv:58) |
| sub_x_79       | DW01_sub       | width=12   | add_58_I10 (test_bfly10.sv:58) |
             |                |            | sub_58_I10 (test_bfly10.sv:58) |
| sub_x_80       | DW01_sub       | width=12   | add_58_I11 (test_bfly10.sv:58) |
             |                |            | sub_58_I11 (test_bfly10.sv:58) |
| sub_x_81       | DW01_sub       | width=12   | add_58_I12 (test_bfly10.sv:58) |
             |                |            | sub_58_I12 (test_bfly10.sv:58) |
| sub_x_82       | DW01_sub       | width=12   | add_58_I13 (test_bfly10.sv:58) |
             |                |            | sub_58_I13 (test_bfly10.sv:58) |
| sub_x_83       | DW01_sub       | width=12   | add_58_I14 (test_bfly10.sv:58) |
             |                |            | sub_58_I14 (test_bfly10.sv:58) |
| sub_x_84       | DW01_sub       | width=12   | add_58_I15 (test_bfly10.sv:58) |
             |                |            | sub_58_I15 (test_bfly10.sv:58) |
| sub_x_85       | DW01_sub       | width=12   | add_58_I16 (test_bfly10.sv:58) |
             |                |            | sub_58_I16 (test_bfly10.sv:58) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| sub_x_75           | DW01_sub         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| sub_x_81           | DW01_sub         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| sub_x_85           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH11_DELAY_LENGTH1
****************************************

No implementations to report
1
 
****************************************
Report : reference
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SC7P5T_AO211X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.556800       1      0.556800  
SC7P5T_BUFX16_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.740000       1      1.740000  
SC7P5T_DFFRQX1_AS_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.461600       1      1.461600  n
SC7P5T_DFFRQX4_S_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.948800       1      1.948800  n
SC7P5T_INVX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.139200       1      0.139200  
SC7P5T_INVX2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.208800       1      0.208800  
SC7P5T_INVX8_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.626400       2      1.252800  
SC7P5T_INVX12_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.904800      13     11.762400  
SC7P5T_INVX16_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.183200      19     22.480800  
SC7P5T_INVX20_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.461600      26     38.001599  
SC7P5T_MUX2X1_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.556800     378    210.470403  
SC7P5T_MUX2X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.765600       6      4.593600  
SC7P5T_NR2X1_MR_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.208800       1      0.208800  
SC7P5T_NR2X4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.626400       1      0.626400  
SC7P5T_SDFFRQX1_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.740000     384    668.160004  n
SC7P5T_SDFFRQX4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  2.296800       3      6.890400  n
SC7P5T_TIELOX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.139200       1      0.139200  
shift_reg_WIDTH11_DELAY_LENGTH1
                               1485.681555       1   1485.681555  h, n
shift_reg_WIDTH12_DELAY_LENGTH1
                               1310.846367       1   1310.846367  h, n
test_bfly10_N16_IN_BIT11_OUT_BIT12
                               1866.323987       1   1866.323987  h, n
-----------------------------------------------------------------------------
Total 20 references                                  5633.493513
1
 
****************************************
Report : net fanout
        -threshold 1000
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                   1862   dr, h        1001000.00    clk
rstn                  1862   h            1001000.00    rstn
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'cnt_clk')
  Endpoint: valid_in_buf_reg_2_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                  500.00     500.00 r
  clk (in)                                                0.00 #   500.00 r
  valid_in_buf_reg_2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)      0.00 #   500.00 r
  data arrival time                                                500.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rstn
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rstn (input port)
  Endpoint: valid_in_buf_reg_2_/RESET (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rstn (in)                                               0.00 #     0.00 r
  valid_in_buf_reg_2_/RESET (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00 #     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[175] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[175] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[175] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3182/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3183/Z (SC7P5T_ND2X1_MR_CSC20L)           16.11      22.95 f
  U_TEST_BFLY/U2208/Z (SC7P5T_OA21X1_CSC20L)             21.67      44.62 f
  U_TEST_BFLY/U1052/Z (SC7P5T_INVX2_CSC20L)              11.91      56.53 r
  U_TEST_BFLY/U3868/Z (SC7P5T_INVX1_CSC20L)              11.63      68.17 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.00      77.17 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     118.39 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     127.60 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     127.60 f
  data arrival time                                                127.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[174] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[174] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[174] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1436/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1437/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1069/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U49/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)            9.58      51.23 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69      67.92 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55      79.47 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18      88.65 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     129.88 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     139.09 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.09 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     139.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     139.09 f
  data arrival time                                                139.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[173] (input port)
  Endpoint: do1_re_reg_0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[173] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[173] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1489/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1490/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U954/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U99/Z (SC7P5T_BUFX4_CSC20L)                14.89      41.92 r
  U_TEST_BFLY/U3007/Z (SC7P5T_ND2X1_MR_CSC20L)           13.02      54.94 f
  U_TEST_BFLY/U3150/Z (SC7P5T_OAI21X1_CSC20L)            13.47      68.41 r
  U_TEST_BFLY/U3151/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      85.70 f
  U_TEST_BFLY/U1598/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.21 f
  U_TEST_BFLY/U1599/Z (SC7P5T_INVX2_CSC20L)               8.21     114.41 r
  U_TEST_BFLY/U3184/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     139.42 r
  U_TEST_BFLY/dout1_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.42 r
  U821/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.14 r
  do1_re_reg_0__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.14 r
  data arrival time                                                169.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[172] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[172] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[172] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1700/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1702/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.20      68.14 f
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24      78.38 r
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      88.98 f
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     105.16 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     117.48 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.17 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55     145.72 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     154.90 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     196.13 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     205.33 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     205.33 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     205.33 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     205.33 f
  data arrival time                                                205.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[171] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[171] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[171] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1632/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3494/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3505/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U692/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U693/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.20     114.69 f
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     124.93 r
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     135.53 f
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     151.71 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.03 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     180.72 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55     192.27 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     201.45 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     242.67 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     251.88 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     251.88 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     251.88 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     251.88 f
  data arrival time                                                251.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[170] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[170] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[170] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2823/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U153/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U133/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U939/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U315/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U316/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3504/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3505/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U692/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U693/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.20     188.11 f
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     198.35 r
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     208.94 f
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     225.13 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     237.44 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.13 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55     265.69 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     274.87 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     316.09 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     325.30 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     325.30 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     325.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.30 f
  data arrival time                                                325.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[169] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[169] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[169] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2689/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1989/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1990/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U939/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U315/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U316/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3504/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3505/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U692/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U693/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.06     192.38 r
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           14.00     206.38 f
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     223.71 r
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     236.96 f
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     252.78 r
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     265.78 f
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.44     277.22 r
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)           11.26     288.49 f
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           27.64     316.12 f
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.42     325.54 r
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     325.54 r
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     325.54 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.54 r
  data arrival time                                                325.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[168] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[168] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[168] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1356/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U1000/Z (SC7P5T_INVX4_CSC20L)               8.50      28.77 r
  U_TEST_BFLY/U201/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U256/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U255/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1989/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U1990/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U939/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U315/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U316/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3504/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3505/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U692/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U693/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.20     226.31 f
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     236.55 r
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.15 f
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     263.34 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     275.65 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     292.34 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55     303.89 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     313.07 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     354.30 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     363.51 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     363.51 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     363.51 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     363.51 f
  data arrival time                                                363.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[167] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[167] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2490/Z (SC7P5T_INVX1_CSC20L)               6.96       6.96 f
  U_TEST_BFLY/U1384/Z (SC7P5T_NR2X2_MR_CSC20L)           12.74      19.70 r
  U_TEST_BFLY/U929/Z (SC7P5T_AO21X4_P_CSC20L)            25.26      44.96 r
  U_TEST_BFLY/U923/Z (SC7P5T_INVX6_CSC20L)                7.91      52.86 f
  U_TEST_BFLY/U225/Z (SC7P5T_INVX6_CSC20L)                6.47      59.33 r
  U_TEST_BFLY/U1827/Z (SC7P5T_INVX2_CSC20L)               6.25      65.58 f
  U_TEST_BFLY/U582/Z (SC7P5T_ND2X2_CSC20L)                7.72      73.31 r
  U_TEST_BFLY/U581/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      85.11 f
  U_TEST_BFLY/U256/Z (SC7P5T_ND2X2_CSC20L)               11.40      96.50 r
  U_TEST_BFLY/U255/Z (SC7P5T_ND2X2_CSC20L)               11.96     108.46 f
  U_TEST_BFLY/U1989/Z (SC7P5T_OA22X1_CSC20L)             26.25     134.71 f
  U_TEST_BFLY/U1990/Z (SC7P5T_INVX2_CSC20L)              11.50     146.22 r
  U_TEST_BFLY/U939/Z (SC7P5T_ND2X2_CSC20L)               11.03     157.25 f
  U_TEST_BFLY/U315/Z (SC7P5T_AN2X2_CSC20L)               17.25     174.50 f
  U_TEST_BFLY/U316/Z (SC7P5T_INVX2_CSC20L)                7.51     182.02 r
  U_TEST_BFLY/U3504/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     195.06 f
  U_TEST_BFLY/U3505/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.56 r
  U_TEST_BFLY/U692/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.11 r
  U_TEST_BFLY/U693/Z (SC7P5T_INVX3_CSC20L)                8.03     240.15 f
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.24 r
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.36 r
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.20     278.57 f
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     288.80 r
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     299.40 f
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     315.59 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     327.90 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     344.59 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55     356.14 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     365.32 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     406.55 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     415.76 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     415.76 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     415.76 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     415.76 f
  data arrival time                                                415.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[166] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[166] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[166] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2471/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1526/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1527/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3497/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3502/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U281/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U282/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3503/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U610/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U611/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U631/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U630/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U938/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3504/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3505/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U692/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U693/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.20     278.99 f
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     289.23 r
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     299.82 f
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     316.01 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     328.33 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.01 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55     356.57 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     365.75 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     406.97 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     416.18 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.18 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.18 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.18 f
  data arrival time                                                416.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[165] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[165] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[165] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U529/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U229/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1526/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1527/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3497/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3502/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U281/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U282/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3503/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U610/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U611/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U631/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U630/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U938/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3504/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3505/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U692/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U693/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U699/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1844/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1132/Z (SC7P5T_INVX3_CSC20L)               8.20     270.33 f
  U_TEST_BFLY/U3509/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     280.57 r
  U_TEST_BFLY/U3510/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.16 f
  U_TEST_BFLY/U3859/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     307.35 r
  U_TEST_BFLY/U3860/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     319.67 f
  U_TEST_BFLY/U3867/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     336.36 r
  U_TEST_BFLY/U3869/Z (SC7P5T_INVX1_CSC20L)              11.55     347.91 f
  U_TEST_BFLY/U4776/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     357.09 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     398.31 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     407.52 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     407.52 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     407.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     407.52 f
  data arrival time                                                407.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[164] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[164] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[164] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3197/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3198/Z (SC7P5T_ND2X1_MR_CSC20L)           16.11      22.95 f
  U_TEST_BFLY/U2202/Z (SC7P5T_OA21X1_CSC20L)             21.67      44.62 f
  U_TEST_BFLY/U1058/Z (SC7P5T_INVX2_CSC20L)              11.91      56.53 r
  U_TEST_BFLY/U3931/Z (SC7P5T_INVX1_CSC20L)              11.63      68.17 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.00      77.17 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     118.39 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     127.60 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     127.60 f
  data arrival time                                                127.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[163] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[163] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[163] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1433/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1434/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1066/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U53/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)            9.58      51.23 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69      67.92 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55      79.47 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18      88.65 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     129.88 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     139.09 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.09 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     139.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     139.09 f
  data arrival time                                                139.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[162] (input port)
  Endpoint: do1_re_reg_1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[162] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[162] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1504/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1505/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U964/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U87/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U2990/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3152/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3153/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1588/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1589/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3199/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     140.11 r
  U_TEST_BFLY/dout1_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     140.11 r
  U826/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.82 r
  do1_re_reg_1__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.82 r
  data arrival time                                                169.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[161] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[161] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[161] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1688/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1690/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     155.61 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     196.83 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     206.04 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     206.04 f
  data arrival time                                                206.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[160] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[160] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[160] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1618/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3530/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3541/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U664/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U665/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     202.15 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     243.38 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     252.59 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.59 f
  data arrival time                                                252.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[159] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[159] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[159] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2863/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U152/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U132/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U937/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U313/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U314/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3540/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3541/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U664/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U665/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     275.57 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     316.80 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     326.01 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.01 f
  data arrival time                                                326.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[158] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[158] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[158] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2665/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1991/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1992/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U937/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U313/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U314/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3540/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3541/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U664/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U665/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)           11.26     289.20 f
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           27.64     316.84 f
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.42     326.26 r
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.26 r
  data arrival time                                                326.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[157] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[157] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[157] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1365/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U994/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U196/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U254/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U253/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1991/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U1992/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U937/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U313/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U314/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3540/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3541/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U664/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U665/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     313.78 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     355.00 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     364.21 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     364.21 f
  data arrival time                                                364.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[156] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[156] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[156] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2414/Z (SC7P5T_INVX1_CSC20L)               6.96       6.96 f
  U_TEST_BFLY/U1389/Z (SC7P5T_NR2X2_MR_CSC20L)           12.74      19.70 r
  U_TEST_BFLY/U924/Z (SC7P5T_AO21X4_P_CSC20L)            25.26      44.96 r
  U_TEST_BFLY/U916/Z (SC7P5T_INVX6_CSC20L)                7.91      52.86 f
  U_TEST_BFLY/U223/Z (SC7P5T_INVX6_CSC20L)                6.47      59.33 r
  U_TEST_BFLY/U1822/Z (SC7P5T_INVX2_CSC20L)               6.25      65.58 f
  U_TEST_BFLY/U584/Z (SC7P5T_ND2X2_CSC20L)                7.72      73.31 r
  U_TEST_BFLY/U583/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      85.11 f
  U_TEST_BFLY/U254/Z (SC7P5T_ND2X2_CSC20L)               11.40      96.50 r
  U_TEST_BFLY/U253/Z (SC7P5T_ND2X2_CSC20L)               11.96     108.46 f
  U_TEST_BFLY/U1991/Z (SC7P5T_OA22X1_CSC20L)             26.25     134.71 f
  U_TEST_BFLY/U1992/Z (SC7P5T_INVX2_CSC20L)              11.50     146.22 r
  U_TEST_BFLY/U937/Z (SC7P5T_ND2X2_CSC20L)               11.03     157.25 f
  U_TEST_BFLY/U313/Z (SC7P5T_AN2X2_CSC20L)               17.25     174.50 f
  U_TEST_BFLY/U314/Z (SC7P5T_INVX2_CSC20L)                7.51     182.02 r
  U_TEST_BFLY/U3540/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     195.06 f
  U_TEST_BFLY/U3541/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.56 r
  U_TEST_BFLY/U664/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.11 r
  U_TEST_BFLY/U665/Z (SC7P5T_INVX3_CSC20L)                8.03     240.15 f
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.24 r
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.36 r
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.65     279.01 f
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.49 r
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.09 f
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.29 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     328.61 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.30 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55     356.85 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     366.03 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     407.25 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     416.46 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.46 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.46 f
  data arrival time                                                416.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[155] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[155] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2400/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1524/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1525/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3533/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3538/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U279/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U280/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3539/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U612/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U613/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U633/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U632/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U936/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3540/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3541/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U664/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U665/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.03 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     366.45 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     407.68 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     416.89 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.89 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.89 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.89 f
  data arrival time                                                416.89
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[154] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[154] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[154] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U536/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U233/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1524/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1525/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3533/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3538/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U279/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U280/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3539/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U612/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U613/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U633/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U632/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U936/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3540/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3541/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U664/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U665/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U676/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1845/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1117/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U3545/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U3546/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U3847/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U3848/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     320.37 f
  U_TEST_BFLY/U3930/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U3932/Z (SC7P5T_INVX1_CSC20L)              11.55     348.62 f
  U_TEST_BFLY/U4773/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     357.79 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     399.02 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     408.23 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     408.23 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     408.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     408.23 f
  data arrival time                                                408.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[153] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[153] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[153] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3212/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3213/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2204/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1056/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U3922/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[152] (input port)
  Endpoint: do1_re_reg_2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[152] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[152] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1445/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1446/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1068/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U55/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3144/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      54.69 f
  U_TEST_BFLY/U1578/Z (SC7P5T_OA21X2_CSC20L)             20.51      75.20 f
  U_TEST_BFLY/U1579/Z (SC7P5T_INVX2_CSC20L)               8.21      83.40 r
  U_TEST_BFLY/U3214/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     108.41 r
  U_TEST_BFLY/dout1_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     108.41 r
  U828/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     138.13 r
  do1_re_reg_2__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     138.13 r
  data arrival time                                                138.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[151] (input port)
  Endpoint: do1_re_reg_2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[151] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[151] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U728/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3002/Z (SC7P5T_ND2X1_MR_CSC20L)           15.24      18.57 f
  U_TEST_BFLY/U109/Z (SC7P5T_ND2IAX2_CSC20L)             11.17      29.74 r
  U_TEST_BFLY/U107/Z (SC7P5T_BUFX4_CSC20L)               15.44      45.18 r
  U_TEST_BFLY/U3003/Z (SC7P5T_ND2X1_MR_CSC20L)           13.02      58.21 f
  U_TEST_BFLY/U3143/Z (SC7P5T_OAI21X1_CSC20L)            13.47      71.68 r
  U_TEST_BFLY/U3144/Z (SC7P5T_ND2X1_MR_CSC20L)           17.26      88.94 f
  U_TEST_BFLY/U1578/Z (SC7P5T_OA21X2_CSC20L)             20.51     109.45 f
  U_TEST_BFLY/U1579/Z (SC7P5T_INVX2_CSC20L)               8.21     117.66 r
  U_TEST_BFLY/U3214/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     142.67 r
  U_TEST_BFLY/dout1_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     142.67 r
  U828/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     172.39 r
  do1_re_reg_2__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     172.39 r
  data arrival time                                                172.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[150] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[150] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[150] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1719/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1721/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.20      68.14 f
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24      78.38 r
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      88.98 f
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     105.16 r
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     117.48 f
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.17 r
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.55     145.72 f
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     154.83 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     193.55 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     202.76 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     202.76 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     202.76 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     202.76 f
  data arrival time                                                202.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[149] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[149] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[149] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1616/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3277/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3288/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U682/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U683/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.20     114.69 f
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     124.93 r
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     135.53 f
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     151.71 r
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     164.03 f
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     180.71 r
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.55     192.27 f
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     201.37 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.10 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     249.31 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     249.31 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     249.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.31 f
  data arrival time                                                249.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[148] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[148] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[148] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2835/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U155/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U129/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U931/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U327/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U328/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3287/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3288/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U682/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U683/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.20     188.11 f
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     198.35 r
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     208.94 f
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     225.13 r
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     237.44 f
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.13 r
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.55     265.69 f
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     274.79 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     313.51 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     322.72 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     322.72 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     322.72 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     322.72 f
  data arrival time                                                322.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[147] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[147] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[147] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2707/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U2001/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U2002/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U931/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U327/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U328/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3287/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3288/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U682/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U683/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.06     192.38 r
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           14.00     206.38 f
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     223.71 r
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     236.96 f
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     252.78 r
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     265.78 f
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.44     277.22 r
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     288.56 f
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     316.32 f
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.42     325.74 r
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     325.74 r
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     325.74 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.74 r
  data arrival time                                                325.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[146] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[146] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[146] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1369/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U986/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U189/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U268/Z (SC7P5T_ND2X2_CSC20L)                8.33      44.26 r
  U_TEST_BFLY/U267/Z (SC7P5T_ND2X2_CSC20L)               11.97      56.23 f
  U_TEST_BFLY/U2001/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.48 f
  U_TEST_BFLY/U2002/Z (SC7P5T_INVX2_CSC20L)              11.50      93.98 r
  U_TEST_BFLY/U931/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.01 f
  U_TEST_BFLY/U327/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.27 f
  U_TEST_BFLY/U328/Z (SC7P5T_INVX2_CSC20L)                7.51     129.78 r
  U_TEST_BFLY/U3287/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.82 f
  U_TEST_BFLY/U3288/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.32 r
  U_TEST_BFLY/U682/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.88 r
  U_TEST_BFLY/U683/Z (SC7P5T_INVX3_CSC20L)                8.03     187.91 f
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                8.09     196.00 r
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.13 r
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.20     226.33 f
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     236.57 r
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.16 f
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     263.35 r
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     275.66 f
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     292.35 r
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.55     303.91 f
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.01 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     351.73 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     360.94 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     360.94 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     360.94 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     360.94 f
  data arrival time                                                360.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[145] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[145] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[145] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2324/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1418/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U903/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U899/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U217/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1839/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U594/Z (SC7P5T_ND2X2_CSC20L)                9.77      80.71 f
  U_TEST_BFLY/U593/Z (SC7P5T_ND2IAX2_CSC20L)             10.62      91.33 r
  U_TEST_BFLY/U268/Z (SC7P5T_ND2X2_CSC20L)               12.20     103.53 f
  U_TEST_BFLY/U267/Z (SC7P5T_ND2X2_CSC20L)               10.62     114.16 r
  U_TEST_BFLY/U2001/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.66 r
  U_TEST_BFLY/U2002/Z (SC7P5T_INVX2_CSC20L)              10.79     153.45 f
  U_TEST_BFLY/U931/Z (SC7P5T_ND2X2_CSC20L)                9.27     162.72 r
  U_TEST_BFLY/U327/Z (SC7P5T_AN2X2_CSC20L)               21.04     183.75 r
  U_TEST_BFLY/U328/Z (SC7P5T_INVX2_CSC20L)                7.54     191.30 f
  U_TEST_BFLY/U3287/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     201.03 r
  U_TEST_BFLY/U3288/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     216.13 f
  U_TEST_BFLY/U682/Z (SC7P5T_AN2X2_CSC20L)               20.87     236.99 f
  U_TEST_BFLY/U683/Z (SC7P5T_INVX3_CSC20L)                7.94     244.93 r
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                9.86     254.80 f
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              18.15     272.94 f
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.06     281.01 r
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           14.00     295.00 f
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     312.33 r
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     325.59 f
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     341.40 r
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     354.41 f
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.44     365.85 r
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     377.18 f
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     404.94 f
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.42     414.37 r
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     414.37 r
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     414.37 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     414.37 r
  data arrival time                                                414.37
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[144] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[144] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[144] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2320/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1538/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1539/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3280/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3285/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U291/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U292/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3286/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U636/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U637/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U652/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U651/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U930/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3287/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3288/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U682/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U683/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.20     278.99 f
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     289.23 r
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     299.82 f
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     316.01 r
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     328.32 f
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.01 r
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.55     356.57 f
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     365.67 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     404.40 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     413.60 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     413.60 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     413.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     413.60 f
  data arrival time                                                413.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[143] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[143] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U543/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U238/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1538/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1539/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3280/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3285/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U291/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U292/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3286/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U636/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U637/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U652/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U651/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U930/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3287/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3288/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U682/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U683/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U694/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1861/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1862/Z (SC7P5T_INVX3_CSC20L)               8.20     270.33 f
  U_TEST_BFLY/U3292/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     280.57 r
  U_TEST_BFLY/U3293/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.16 f
  U_TEST_BFLY/U3843/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     307.35 r
  U_TEST_BFLY/U3844/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     319.67 f
  U_TEST_BFLY/U3921/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     336.35 r
  U_TEST_BFLY/U3923/Z (SC7P5T_INVX1_CSC20L)              11.55     347.91 f
  U_TEST_BFLY/U4770/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     357.01 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     395.74 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     404.95 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     404.95 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     404.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     404.95 f
  data arrival time                                                404.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[142] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[142] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[142] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3188/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3189/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2209/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1061/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U3913/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[141] (input port)
  Endpoint: do1_re_reg_3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[141] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[141] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1448/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1449/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1064/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U51/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3142/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      54.69 f
  U_TEST_BFLY/U1594/Z (SC7P5T_OA21X2_CSC20L)             20.51      75.20 f
  U_TEST_BFLY/U1595/Z (SC7P5T_INVX2_CSC20L)               8.21      83.41 r
  U_TEST_BFLY/U3190/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     108.42 r
  U_TEST_BFLY/dout1_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     108.42 r
  U823/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     138.13 r
  do1_re_reg_3__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     138.13 r
  data arrival time                                                138.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[140] (input port)
  Endpoint: do1_re_reg_3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[140] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[140] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1502/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1503/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U966/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U89/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U2992/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3141/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3142/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1594/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1595/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3190/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     140.11 r
  U_TEST_BFLY/dout1_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     140.11 r
  U823/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.82 r
  do1_re_reg_3__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.82 r
  data arrival time                                                169.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[139] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[139] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[139] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1722/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1724/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     155.53 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     194.26 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     203.47 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     203.47 f
  data arrival time                                                203.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[138] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[138] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[138] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1622/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3313/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3324/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U684/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U685/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     202.08 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.81 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     250.02 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     250.02 f
  data arrival time                                                250.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[137] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[137] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[137] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2843/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U144/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U141/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U958/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U325/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U326/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3323/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3324/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U684/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U685/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     275.50 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     314.22 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     323.43 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     323.43 f
  data arrival time                                                323.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[136] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[136] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[136] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2725/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U2003/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U2004/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U958/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U325/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U326/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3323/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3324/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U684/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U685/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     289.27 f
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     317.04 f
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.42     326.46 r
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.46 r
  data arrival time                                                326.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[135] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[135] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[135] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1372/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U987/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U193/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U266/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U265/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U2003/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U2004/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U958/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U325/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U326/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3323/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3324/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U684/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U685/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.71 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     352.43 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     361.64 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     361.64 f
  data arrival time                                                361.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[134] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[134] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[134] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2383/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1412/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U913/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U907/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U220/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1831/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U596/Z (SC7P5T_ND2X2_CSC20L)                9.77      80.71 f
  U_TEST_BFLY/U595/Z (SC7P5T_ND2IAX2_CSC20L)             10.62      91.33 r
  U_TEST_BFLY/U266/Z (SC7P5T_ND2X2_CSC20L)               12.24     103.57 f
  U_TEST_BFLY/U265/Z (SC7P5T_ND2X2_CSC20L)               10.64     114.21 r
  U_TEST_BFLY/U2003/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.71 r
  U_TEST_BFLY/U2004/Z (SC7P5T_INVX2_CSC20L)              10.79     153.51 f
  U_TEST_BFLY/U958/Z (SC7P5T_ND2X2_CSC20L)                9.27     162.77 r
  U_TEST_BFLY/U325/Z (SC7P5T_AN2X2_CSC20L)               21.04     183.81 r
  U_TEST_BFLY/U326/Z (SC7P5T_INVX2_CSC20L)                7.54     191.35 f
  U_TEST_BFLY/U3323/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     201.08 r
  U_TEST_BFLY/U3324/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     216.18 f
  U_TEST_BFLY/U684/Z (SC7P5T_AN2X2_CSC20L)               20.87     237.05 f
  U_TEST_BFLY/U685/Z (SC7P5T_INVX3_CSC20L)                7.94     244.99 r
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                9.86     254.85 f
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              18.15     273.00 f
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.54     281.53 r
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     295.77 f
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     313.10 r
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     326.36 f
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     342.17 r
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     355.18 f
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.44     366.62 r
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     377.95 f
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     405.71 f
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.42     415.14 r
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     415.14 r
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     415.14 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     415.14 r
  data arrival time                                                415.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[133] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[133] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[133] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2283/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1536/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1537/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3316/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3321/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U289/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U290/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3322/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U622/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U623/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U639/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U638/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U957/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3323/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3324/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U684/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U685/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.03 f
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     366.38 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     405.10 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     414.31 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     414.31 f
  data arrival time                                                414.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[132] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[132] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[132] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U534/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U231/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1536/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1537/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3316/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3321/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U289/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U290/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3322/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U622/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U623/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U639/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U638/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U957/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3323/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3324/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U684/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U685/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U695/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1863/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1119/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U3328/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U3329/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U3832/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U3833/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     320.37 f
  U_TEST_BFLY/U3912/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U3914/Z (SC7P5T_INVX1_CSC20L)              11.55     348.62 f
  U_TEST_BFLY/U4767/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     357.72 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     396.44 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     405.65 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     405.65 f
  data arrival time                                                405.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[131] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[131] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3191/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3192/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2210/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1053/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U3877/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[130] (input port)
  Endpoint: do1_re_reg_4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[130] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[130] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1451/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1004/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1071/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U56/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3140/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      54.69 f
  U_TEST_BFLY/U1592/Z (SC7P5T_OA21X2_CSC20L)             20.51      75.20 f
  U_TEST_BFLY/U1593/Z (SC7P5T_INVX2_CSC20L)               8.21      83.40 r
  U_TEST_BFLY/U3193/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     108.41 r
  U_TEST_BFLY/dout1_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     108.41 r
  U824/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     138.13 r
  do1_re_reg_4__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     138.13 r
  data arrival time                                                138.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[129] (input port)
  Endpoint: do1_re_reg_4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[129] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[129] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1496/Z (SC7P5T_INVX20_CSC20L)              3.47       3.47 r
  U_TEST_BFLY/U110/Z (SC7P5T_AN2X4_A_CSC20L)             18.22      21.69 r
  U_TEST_BFLY/U108/Z (SC7P5T_INVX3_CSC20L)                6.45      28.14 f
  U_TEST_BFLY/U965/Z (SC7P5T_ND2IAX2_CSC20L)              6.83      34.97 r
  U_TEST_BFLY/U88/Z (SC7P5T_BUFX4_CSC20L)                15.34      50.31 r
  U_TEST_BFLY/U2998/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      63.56 f
  U_TEST_BFLY/U3139/Z (SC7P5T_OAI21X1_CSC20L)            13.47      77.04 r
  U_TEST_BFLY/U3140/Z (SC7P5T_ND2X1_MR_CSC20L)           17.27      94.31 f
  U_TEST_BFLY/U1592/Z (SC7P5T_OA21X2_CSC20L)             20.51     114.81 f
  U_TEST_BFLY/U1593/Z (SC7P5T_INVX2_CSC20L)               8.21     123.02 r
  U_TEST_BFLY/U3193/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     148.03 r
  U_TEST_BFLY/dout1_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     148.03 r
  U824/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     177.75 r
  do1_re_reg_4__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     177.75 r
  data arrival time                                                177.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[128] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[128] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[128] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1744/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1746/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     118.18 f
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     155.53 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     194.26 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     203.47 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     203.47 f
  data arrival time                                                203.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[127] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[127] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[127] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1638/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3384/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3395/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U688/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U689/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     164.73 f
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.55     192.97 f
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     202.08 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.80 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     250.01 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     250.01 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     250.01 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     250.01 f
  data arrival time                                                250.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[126] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[126] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[126] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2855/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U148/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U138/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U949/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U321/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U322/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3394/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3395/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U688/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U689/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     238.15 f
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     275.50 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     314.22 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     323.43 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     323.43 f
  data arrival time                                                323.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[125] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[125] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[125] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2653/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U2007/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U2008/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U949/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U321/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U322/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3394/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3395/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U688/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U689/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     289.27 f
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     317.04 f
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.42     326.46 r
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.46 r
  data arrival time                                                326.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[124] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[124] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[124] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1360/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U992/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U191/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U262/Z (SC7P5T_ND2X2_CSC20L)                8.33      44.26 r
  U_TEST_BFLY/U261/Z (SC7P5T_ND2X2_CSC20L)               11.97      56.23 f
  U_TEST_BFLY/U2007/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.48 f
  U_TEST_BFLY/U2008/Z (SC7P5T_INVX2_CSC20L)              11.50      93.98 r
  U_TEST_BFLY/U949/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.01 f
  U_TEST_BFLY/U321/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.27 f
  U_TEST_BFLY/U322/Z (SC7P5T_INVX2_CSC20L)                7.51     129.78 r
  U_TEST_BFLY/U3394/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.82 f
  U_TEST_BFLY/U3395/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.32 r
  U_TEST_BFLY/U688/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.88 r
  U_TEST_BFLY/U689/Z (SC7P5T_INVX3_CSC20L)                8.03     187.91 f
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                8.09     196.00 r
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.13 r
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.65     226.77 f
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.26 r
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.85 f
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.06 r
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     276.37 f
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.06 r
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.55     304.61 f
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.72 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     352.44 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     361.65 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     361.65 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     361.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     361.65 f
  data arrival time                                                361.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[123] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[123] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[123] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2311/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1421/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U902/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U898/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U216/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1838/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U576/Z (SC7P5T_ND2X2_CSC20L)                9.77      80.71 f
  U_TEST_BFLY/U575/Z (SC7P5T_ND2IAX2_CSC20L)             10.62      91.33 r
  U_TEST_BFLY/U262/Z (SC7P5T_ND2X2_CSC20L)               12.20     103.53 f
  U_TEST_BFLY/U261/Z (SC7P5T_ND2X2_CSC20L)               10.62     114.16 r
  U_TEST_BFLY/U2007/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.66 r
  U_TEST_BFLY/U2008/Z (SC7P5T_INVX2_CSC20L)              10.79     153.45 f
  U_TEST_BFLY/U949/Z (SC7P5T_ND2X2_CSC20L)                9.27     162.72 r
  U_TEST_BFLY/U321/Z (SC7P5T_AN2X2_CSC20L)               21.04     183.75 r
  U_TEST_BFLY/U322/Z (SC7P5T_INVX2_CSC20L)                7.54     191.30 f
  U_TEST_BFLY/U3394/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     201.03 r
  U_TEST_BFLY/U3395/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     216.13 f
  U_TEST_BFLY/U688/Z (SC7P5T_AN2X2_CSC20L)               20.87     236.99 f
  U_TEST_BFLY/U689/Z (SC7P5T_INVX3_CSC20L)                7.94     244.93 r
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                9.86     254.80 f
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              18.15     272.94 f
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.54     281.48 r
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     295.72 f
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     313.05 r
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     326.31 f
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     342.12 r
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     355.13 f
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.44     366.56 r
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     377.90 f
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     405.66 f
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.42     415.09 r
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     415.09 r
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     415.09 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     415.09 r
  data arrival time                                                415.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[122] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[122] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[122] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2307/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1532/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1533/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3387/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3392/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U285/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U286/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3393/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U626/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U627/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U643/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U642/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U948/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3394/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3395/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U688/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U689/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     329.03 f
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     366.38 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     405.10 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     414.31 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     414.31 f
  data arrival time                                                414.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[121] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[121] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[121] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U541/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U237/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1532/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1533/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3387/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3392/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U285/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U286/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3393/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U626/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U627/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U643/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U642/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U948/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3394/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3395/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U688/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U689/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U697/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1865/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1128/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U3399/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U3400/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U3863/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U3864/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     320.37 f
  U_TEST_BFLY/U3876/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U3878/Z (SC7P5T_INVX1_CSC20L)              11.55     348.61 f
  U_TEST_BFLY/U4764/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     357.72 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     396.44 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     405.65 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     405.65 f
  data arrival time                                                405.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[120] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[120] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[120] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3218/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3219/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2206/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1050/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U3904/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[119] (input port)
  Endpoint: do1_re_reg_5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[119] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1439/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1440/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1065/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U52/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3149/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      54.69 f
  U_TEST_BFLY/U1574/Z (SC7P5T_OA21X2_CSC20L)             20.51      75.20 f
  U_TEST_BFLY/U1575/Z (SC7P5T_INVX2_CSC20L)               8.21      83.41 r
  U_TEST_BFLY/U3220/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     108.42 r
  U_TEST_BFLY/dout1_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     108.42 r
  U829/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     138.13 r
  do1_re_reg_5__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     138.13 r
  data arrival time                                                138.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[118] (input port)
  Endpoint: do1_re_reg_5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[118] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[118] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1485/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1486/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U967/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U90/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U3012/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3148/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3149/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1574/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1575/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3220/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     140.11 r
  U_TEST_BFLY/dout1_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     140.11 r
  U829/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.82 r
  do1_re_reg_5__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.82 r
  data arrival time                                                169.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[117] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[117] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[117] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1680/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.40      20.40 r
  U_TEST_BFLY/U111/Z (SC7P5T_INVX3_CSC20L)                9.66      30.06 f
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                8.05      38.11 r
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              22.13      60.23 r
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.65      68.88 f
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.37 r
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.96 f
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     106.16 r
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.48 f
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     135.17 r
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.55     146.72 f
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     155.83 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     194.55 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     203.76 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     203.76 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     203.76 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     203.76 f
  data arrival time                                                203.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[116] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[116] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[116] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1636/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3242/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3253/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U707/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U708/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     202.08 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.81 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     250.02 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     250.02 f
  data arrival time                                                250.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[115] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[115] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[115] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2867/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U146/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U136/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U945/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U329/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U330/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3252/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3253/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U707/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U708/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     275.50 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     314.22 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     323.43 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     323.43 f
  data arrival time                                                323.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[114] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[114] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[114] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2659/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1999/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U2000/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U945/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U329/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U330/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3252/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3253/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U707/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U708/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     289.27 f
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     317.04 f
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.42     326.46 r
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.46 r
  data arrival time                                                326.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[113] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[113] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[113] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1366/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U995/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U197/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U270/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U269/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1999/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U2000/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U945/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U329/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U330/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3252/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3253/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U707/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U708/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.71 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     352.43 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     361.64 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     361.64 f
  data arrival time                                                361.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[112] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[112] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[112] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2294/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1397/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U900/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U896/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U215/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1836/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U592/Z (SC7P5T_ND2X2_CSC20L)                9.73      80.67 f
  U_TEST_BFLY/U591/Z (SC7P5T_ND2IAX2_CSC20L)             10.61      91.28 r
  U_TEST_BFLY/U270/Z (SC7P5T_ND2X2_CSC20L)               12.24     103.52 f
  U_TEST_BFLY/U269/Z (SC7P5T_ND2X2_CSC20L)               10.64     114.16 r
  U_TEST_BFLY/U1999/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.66 r
  U_TEST_BFLY/U2000/Z (SC7P5T_INVX2_CSC20L)              10.79     153.45 f
  U_TEST_BFLY/U945/Z (SC7P5T_ND2X2_CSC20L)                9.27     162.72 r
  U_TEST_BFLY/U329/Z (SC7P5T_AN2X2_CSC20L)               21.04     183.76 r
  U_TEST_BFLY/U330/Z (SC7P5T_INVX2_CSC20L)                7.54     191.30 f
  U_TEST_BFLY/U3252/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     201.03 r
  U_TEST_BFLY/U3253/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     216.13 f
  U_TEST_BFLY/U707/Z (SC7P5T_AN2X2_CSC20L)               20.87     237.00 f
  U_TEST_BFLY/U708/Z (SC7P5T_INVX3_CSC20L)                7.94     244.93 r
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                9.86     254.80 f
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              18.15     272.95 f
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.54     281.48 r
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     295.72 f
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     313.05 r
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     326.31 f
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     342.12 r
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     355.13 f
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.44     366.57 r
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     377.90 f
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     405.66 f
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.42     415.09 r
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     415.09 r
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     415.09 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     415.09 r
  data arrival time                                                415.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[111] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[111] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[111] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2290/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1540/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1541/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3245/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3250/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U293/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U294/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3251/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U634/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U635/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U650/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U649/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U944/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3252/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3253/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U707/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U708/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.03 f
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     366.38 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     405.10 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     414.31 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     414.31 f
  data arrival time                                                414.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[110] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[110] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[110] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U535/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U232/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1540/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1541/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3245/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3250/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U293/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U294/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3251/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U634/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U635/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U650/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U649/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U944/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3252/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3253/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U707/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U708/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U714/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1882/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1129/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U3257/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U3258/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U3824/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U3825/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     320.37 f
  U_TEST_BFLY/U3903/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U3905/Z (SC7P5T_INVX1_CSC20L)              11.55     348.62 f
  U_TEST_BFLY/U4761/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     357.72 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     396.44 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     405.65 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     405.65 f
  data arrival time                                                405.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[109] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[109] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[109] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3221/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3222/Z (SC7P5T_ND2X1_MR_CSC20L)           16.11      22.95 f
  U_TEST_BFLY/U2207/Z (SC7P5T_OA21X1_CSC20L)             21.67      44.62 f
  U_TEST_BFLY/U1057/Z (SC7P5T_INVX2_CSC20L)              11.91      56.53 r
  U_TEST_BFLY/U3895/Z (SC7P5T_INVX1_CSC20L)              11.63      68.17 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.00      77.17 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     118.39 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     127.60 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     127.60 f
  data arrival time                                                127.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[108] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[108] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[108] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U885/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3160/Z (SC7P5T_ND2X1_MR_CSC20L)           15.19      18.52 f
  U_TEST_BFLY/U104/Z (SC7P5T_ND2IAX2_CSC20L)             11.15      29.67 r
  U_TEST_BFLY/U61/Z (SC7P5T_BUFX4_CSC20L)                15.31      44.98 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)            9.58      54.57 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69      71.25 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55      82.81 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18      91.99 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     133.21 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     142.42 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.42 f
  data arrival time                                                142.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[107] (input port)
  Endpoint: do1_re_reg_6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[107] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1506/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1507/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U973/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U95/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U2988/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3159/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3161/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1572/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1573/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3223/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     140.11 r
  U_TEST_BFLY/dout1_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     140.11 r
  U830/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.82 r
  do1_re_reg_6__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.82 r
  data arrival time                                                169.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[106] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[106] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[106] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1738/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1740/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     155.61 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     196.83 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     206.04 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     206.04 f
  data arrival time                                                206.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[105] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[105] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[105] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1626/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3419/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3435/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U703/Z (SC7P5T_AN2X2_CSC20L)               23.56      68.25 r
  U_TEST_BFLY/U704/Z (SC7P5T_INVX3_CSC20L)                8.03      76.28 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.37 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.50 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.63 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.43 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.74 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.43 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     202.16 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     243.39 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     252.60 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     252.60 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     252.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.60 f
  data arrival time                                                252.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[104] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[104] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[104] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2827/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U157/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U127/Z (SC7P5T_BUFX4_CSC20L)               17.65      57.30 r
  U_TEST_BFLY/U320/Z (SC7P5T_ND2X3_CSC20L)                9.95      67.25 f
  U_TEST_BFLY/U319/Z (SC7P5T_ND2X2_CSC20L)               10.20      77.45 r
  U_TEST_BFLY/U3434/Z (SC7P5T_ND2X1_MR_CSC20L)           13.98      91.43 f
  U_TEST_BFLY/U3435/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     104.97 r
  U_TEST_BFLY/U703/Z (SC7P5T_AN2X2_CSC20L)               23.56     128.53 r
  U_TEST_BFLY/U704/Z (SC7P5T_INVX3_CSC20L)                8.03     136.56 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.09     144.65 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13     166.78 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65     175.43 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     185.91 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     196.51 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     212.71 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     225.02 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     241.71 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     253.27 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     262.44 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     303.67 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     312.88 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     312.88 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     312.88 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     312.88 f
  data arrival time                                                312.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[103] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[103] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[103] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2677/Z (SC7P5T_NR2IAX1_CSC20L)            16.43      16.43 f
  U_TEST_BFLY/U2009/Z (SC7P5T_OA22X1_CSC20L)             26.55      42.98 f
  U_TEST_BFLY/U2010/Z (SC7P5T_INVX2_CSC20L)              11.50      54.48 r
  U_TEST_BFLY/U3432/Z (SC7P5T_ND2X1_MR_CSC20L)           15.01      69.49 f
  U_TEST_BFLY/U3433/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70      83.19 r
  U_TEST_BFLY/U3434/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45      98.64 f
  U_TEST_BFLY/U3435/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     112.18 r
  U_TEST_BFLY/U703/Z (SC7P5T_AN2X2_CSC20L)               23.56     135.74 r
  U_TEST_BFLY/U704/Z (SC7P5T_INVX3_CSC20L)                8.03     143.78 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.09     151.87 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13     173.99 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65     182.64 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     193.12 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     203.72 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     219.92 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     232.24 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     248.92 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     260.48 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     269.66 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     310.88 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     320.09 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     320.09 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     320.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     320.09 f
  data arrival time                                                320.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[102] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[102] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[102] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1374/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U988/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U185/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U260/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U259/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U3425/Z (SC7P5T_INVX1_CSC20L)              11.37      67.58 r
  U_TEST_BFLY/U3430/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18      81.76 f
  U_TEST_BFLY/U3431/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86      95.62 r
  U_TEST_BFLY/U3432/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     110.41 f
  U_TEST_BFLY/U3433/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     124.11 r
  U_TEST_BFLY/U3434/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     139.56 f
  U_TEST_BFLY/U3435/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     153.10 r
  U_TEST_BFLY/U703/Z (SC7P5T_AN2X2_CSC20L)               23.56     176.66 r
  U_TEST_BFLY/U704/Z (SC7P5T_INVX3_CSC20L)                8.03     184.70 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.09     192.78 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13     214.91 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65     223.56 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     234.04 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     244.64 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     260.84 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     273.16 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     289.84 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     301.40 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     310.58 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     351.80 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     361.01 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     361.01 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     361.01 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     361.01 f
  data arrival time                                                361.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[101] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[101] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[101] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2303/Z (SC7P5T_INVX1_CSC20L)               6.96       6.96 f
  U_TEST_BFLY/U1411/Z (SC7P5T_NR2X2_MR_CSC20L)           12.74      19.70 r
  U_TEST_BFLY/U901/Z (SC7P5T_AO21X4_P_CSC20L)            25.26      44.96 r
  U_TEST_BFLY/U897/Z (SC7P5T_INVX6_CSC20L)                7.91      52.86 f
  U_TEST_BFLY/U205/Z (SC7P5T_INVX6_CSC20L)                6.41      59.27 r
  U_TEST_BFLY/U1837/Z (SC7P5T_INVX2_CSC20L)               6.22      65.49 f
  U_TEST_BFLY/U578/Z (SC7P5T_ND2X2_CSC20L)                7.72      73.21 r
  U_TEST_BFLY/U577/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      85.01 f
  U_TEST_BFLY/U260/Z (SC7P5T_ND2X2_CSC20L)               11.40      96.40 r
  U_TEST_BFLY/U259/Z (SC7P5T_ND2X2_CSC20L)               11.96     108.36 f
  U_TEST_BFLY/U3425/Z (SC7P5T_INVX1_CSC20L)              11.37     119.73 r
  U_TEST_BFLY/U3430/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18     133.91 f
  U_TEST_BFLY/U3431/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     147.77 r
  U_TEST_BFLY/U3432/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     162.56 f
  U_TEST_BFLY/U3433/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     176.26 r
  U_TEST_BFLY/U3434/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     191.71 f
  U_TEST_BFLY/U3435/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     205.25 r
  U_TEST_BFLY/U703/Z (SC7P5T_AN2X2_CSC20L)               23.56     228.81 r
  U_TEST_BFLY/U704/Z (SC7P5T_INVX3_CSC20L)                8.03     236.85 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.09     244.94 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13     267.06 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65     275.71 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     286.19 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     296.79 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     312.99 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     325.31 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     342.00 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     353.55 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     362.73 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     403.95 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     413.16 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     413.16 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     413.16 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     413.16 f
  data arrival time                                                413.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[100] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[100] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[100] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2299/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1530/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1531/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3422/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U578/Z (SC7P5T_ND2X2_CSC20L)               10.13      70.01 r
  U_TEST_BFLY/U577/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      81.81 f
  U_TEST_BFLY/U260/Z (SC7P5T_ND2X2_CSC20L)               11.40      93.21 r
  U_TEST_BFLY/U259/Z (SC7P5T_ND2X2_CSC20L)               11.96     105.17 f
  U_TEST_BFLY/U3425/Z (SC7P5T_INVX1_CSC20L)              11.37     116.54 r
  U_TEST_BFLY/U3430/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18     130.72 f
  U_TEST_BFLY/U3431/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     144.58 r
  U_TEST_BFLY/U3432/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     159.37 f
  U_TEST_BFLY/U3433/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     173.06 r
  U_TEST_BFLY/U3434/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     188.52 f
  U_TEST_BFLY/U3435/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     202.06 r
  U_TEST_BFLY/U703/Z (SC7P5T_AN2X2_CSC20L)               23.56     225.62 r
  U_TEST_BFLY/U704/Z (SC7P5T_INVX3_CSC20L)                8.03     233.65 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.09     241.74 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13     263.87 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65     272.51 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     283.00 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     293.59 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     309.80 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     322.11 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     338.80 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     350.36 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     359.53 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     400.76 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     409.97 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     409.97 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     409.97 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     409.97 f
  data arrival time                                                409.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[99] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[99] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[99] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U542/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U214/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1530/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1531/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3422/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U578/Z (SC7P5T_ND2X2_CSC20L)               10.13      61.35 r
  U_TEST_BFLY/U577/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      73.15 f
  U_TEST_BFLY/U260/Z (SC7P5T_ND2X2_CSC20L)               11.40      84.55 r
  U_TEST_BFLY/U259/Z (SC7P5T_ND2X2_CSC20L)               11.96      96.51 f
  U_TEST_BFLY/U3425/Z (SC7P5T_INVX1_CSC20L)              11.37     107.88 r
  U_TEST_BFLY/U3430/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18     122.06 f
  U_TEST_BFLY/U3431/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     135.92 r
  U_TEST_BFLY/U3432/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     150.71 f
  U_TEST_BFLY/U3433/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     164.41 r
  U_TEST_BFLY/U3434/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     179.86 f
  U_TEST_BFLY/U3435/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     193.40 r
  U_TEST_BFLY/U703/Z (SC7P5T_AN2X2_CSC20L)               23.56     216.96 r
  U_TEST_BFLY/U704/Z (SC7P5T_INVX3_CSC20L)                8.03     224.99 f
  U_TEST_BFLY/U712/Z (SC7P5T_ND2X2_CSC20L)                8.09     233.08 r
  U_TEST_BFLY/U1866/Z (SC7P5T_AN2X2_CSC20L)              22.13     255.21 r
  U_TEST_BFLY/U1114/Z (SC7P5T_INVX3_CSC20L)               8.65     263.86 f
  U_TEST_BFLY/U3439/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     274.34 r
  U_TEST_BFLY/U3440/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     284.94 f
  U_TEST_BFLY/U3828/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     301.14 r
  U_TEST_BFLY/U3829/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     313.45 f
  U_TEST_BFLY/U3894/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     330.14 r
  U_TEST_BFLY/U3896/Z (SC7P5T_INVX1_CSC20L)              11.55     341.70 f
  U_TEST_BFLY/U4758/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     350.87 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     392.10 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     401.31 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     401.31 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     401.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     401.31 f
  data arrival time                                                401.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[98] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[98] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[98] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3224/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3225/Z (SC7P5T_ND2X1_MR_CSC20L)           16.11      22.95 f
  U_TEST_BFLY/U2196/Z (SC7P5T_OA21X1_CSC20L)             21.67      44.62 f
  U_TEST_BFLY/U1049/Z (SC7P5T_INVX2_CSC20L)              11.91      56.53 r
  U_TEST_BFLY/U3886/Z (SC7P5T_INVX1_CSC20L)              11.63      68.17 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.00      77.17 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     118.39 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     127.60 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     127.60 f
  data arrival time                                                127.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[97] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[97] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[97] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U872/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3172/Z (SC7P5T_ND2X1_MR_CSC20L)           15.19      18.52 f
  U_TEST_BFLY/U105/Z (SC7P5T_ND2IAX2_CSC20L)             11.15      29.67 r
  U_TEST_BFLY/U62/Z (SC7P5T_BUFX4_CSC20L)                15.31      44.98 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)            9.58      54.57 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69      71.25 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55      82.81 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18      91.99 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     133.21 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     142.42 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.42 f
  data arrival time                                                142.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[96] (input port)
  Endpoint: do1_re_reg_7__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[96] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[96] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1500/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1501/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U968/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U91/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U2994/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3171/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3173/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1570/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1571/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3235/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     139.07 r
  U_TEST_BFLY/dout1_i[106] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.07 r
  U839/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     169.45 r
  do1_re_reg_7__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.45 r
  data arrival time                                                169.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[95] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[95] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1714/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.40      20.40 r
  U_TEST_BFLY/U112/Z (SC7P5T_INVX3_CSC20L)                9.66      30.06 f
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                8.05      38.11 r
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              22.13      60.23 r
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.65      68.88 f
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.37 r
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.96 f
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     106.16 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.48 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     135.17 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55     146.72 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     155.90 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     197.12 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     206.33 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     206.33 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     206.33 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     206.33 f
  data arrival time                                                206.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[94] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[94] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[94] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1628/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3459/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3470/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U690/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U691/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     202.15 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     243.38 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     252.59 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.59 f
  data arrival time                                                252.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[93] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[93] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[93] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2859/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U150/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U130/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U933/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U317/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U318/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3469/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3470/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U690/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U691/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     275.57 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     316.80 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     326.01 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.01 f
  data arrival time                                                326.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[92] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[92] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[92] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2713/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1987/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1988/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U933/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U317/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U318/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3469/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3470/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U690/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U691/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)           11.26     289.20 f
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           27.64     316.84 f
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.42     326.26 r
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.26 r
  data arrival time                                                326.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[91] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[91] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[91] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1354/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U999/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U200/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U258/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U257/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1987/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U1988/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U933/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U317/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U318/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3469/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3470/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U690/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U691/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     313.78 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     355.00 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     364.21 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     364.21 f
  data arrival time                                                364.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[90] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[90] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[90] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2366/Z (SC7P5T_INVX1_CSC20L)               6.96       6.96 f
  U_TEST_BFLY/U1408/Z (SC7P5T_NR2X2_MR_CSC20L)           12.74      19.70 r
  U_TEST_BFLY/U911/Z (SC7P5T_AO21X4_P_CSC20L)            25.26      44.96 r
  U_TEST_BFLY/U905/Z (SC7P5T_INVX6_CSC20L)                7.91      52.86 f
  U_TEST_BFLY/U219/Z (SC7P5T_INVX6_CSC20L)                6.47      59.33 r
  U_TEST_BFLY/U1829/Z (SC7P5T_INVX2_CSC20L)               6.25      65.58 f
  U_TEST_BFLY/U580/Z (SC7P5T_ND2X2_CSC20L)                7.72      73.31 r
  U_TEST_BFLY/U579/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      85.11 f
  U_TEST_BFLY/U258/Z (SC7P5T_ND2X2_CSC20L)               11.40      96.50 r
  U_TEST_BFLY/U257/Z (SC7P5T_ND2X2_CSC20L)               11.96     108.46 f
  U_TEST_BFLY/U1987/Z (SC7P5T_OA22X1_CSC20L)             26.25     134.71 f
  U_TEST_BFLY/U1988/Z (SC7P5T_INVX2_CSC20L)              11.50     146.22 r
  U_TEST_BFLY/U933/Z (SC7P5T_ND2X2_CSC20L)               11.03     157.25 f
  U_TEST_BFLY/U317/Z (SC7P5T_AN2X2_CSC20L)               17.25     174.50 f
  U_TEST_BFLY/U318/Z (SC7P5T_INVX2_CSC20L)                7.51     182.02 r
  U_TEST_BFLY/U3469/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     195.06 f
  U_TEST_BFLY/U3470/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.56 r
  U_TEST_BFLY/U690/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.11 r
  U_TEST_BFLY/U691/Z (SC7P5T_INVX3_CSC20L)                8.03     240.15 f
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.24 r
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.36 r
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.65     279.01 f
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.49 r
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.09 f
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.29 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     328.61 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.30 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55     356.85 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     366.03 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     407.25 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     416.46 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.46 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.46 f
  data arrival time                                                416.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[89] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[89] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[89] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2328/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1528/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1529/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3462/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3467/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U283/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U284/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3468/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U628/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U629/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U645/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U644/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U932/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3469/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3470/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U690/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U691/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.03 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     366.45 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     407.68 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     416.89 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.89 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.89 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.89 f
  data arrival time                                                416.89
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[88] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[88] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[88] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U540/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U236/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1528/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1529/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3462/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3467/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U283/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U284/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3468/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U628/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U629/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U645/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U644/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U932/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3469/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3470/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U690/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U691/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U698/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1867/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1120/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U3474/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U3475/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U3855/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U3856/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     320.37 f
  U_TEST_BFLY/U3885/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U3887/Z (SC7P5T_INVX1_CSC20L)              11.55     348.62 f
  U_TEST_BFLY/U4755/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     357.79 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     399.02 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     408.23 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     408.23 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     408.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     408.23 f
  data arrival time                                                408.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[87] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[87] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[87] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3215/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3216/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2205/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1055/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U3950/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[86] (input port)
  Endpoint: do1_re_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[86] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[86] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U889/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3166/Z (SC7P5T_ND2X1_MR_CSC20L)           15.19      18.52 f
  U_TEST_BFLY/U103/Z (SC7P5T_ND2IAX2_CSC20L)             11.15      29.67 r
  U_TEST_BFLY/U60/Z (SC7P5T_BUFX4_CSC20L)                15.31      44.98 r
  U_TEST_BFLY/U3167/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      58.03 f
  U_TEST_BFLY/U1576/Z (SC7P5T_OA21X2_CSC20L)             20.51      78.53 f
  U_TEST_BFLY/U1577/Z (SC7P5T_INVX2_CSC20L)               8.21      86.74 r
  U_TEST_BFLY/U3228/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     110.71 r
  U_TEST_BFLY/dout1_i[94] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     110.71 r
  U832/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     141.09 r
  do1_re_reg_8__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     141.09 r
  data arrival time                                                141.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[85] (input port)
  Endpoint: do1_re_reg_8__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[85] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[85] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1484/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1042/Z (SC7P5T_NR2X2_MR_CSC20L)            8.39      11.31 r
  U_TEST_BFLY/U953/Z (SC7P5T_ND2IAX2_CSC20L)             16.54      27.85 r
  U_TEST_BFLY/U98/Z (SC7P5T_BUFX4_CSC20L)                14.89      42.73 r
  U_TEST_BFLY/U3014/Z (SC7P5T_ND2X1_MR_CSC20L)           13.02      55.76 f
  U_TEST_BFLY/U3165/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.23 r
  U_TEST_BFLY/U3167/Z (SC7P5T_ND2X1_MR_CSC20L)           17.27      86.50 f
  U_TEST_BFLY/U1576/Z (SC7P5T_OA21X2_CSC20L)             20.51     107.01 f
  U_TEST_BFLY/U1577/Z (SC7P5T_INVX2_CSC20L)               8.21     115.21 r
  U_TEST_BFLY/U3228/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     139.19 r
  U_TEST_BFLY/dout1_i[94] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.19 r
  U832/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     169.56 r
  do1_re_reg_8__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.56 r
  data arrival time                                                169.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[84] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[84] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[84] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1691/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1693/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.20      68.14 f
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24      78.38 r
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      88.98 f
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     105.16 r
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     117.48 f
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.17 r
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.55     145.72 f
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     154.83 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     193.55 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     202.76 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     202.76 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     202.76 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     202.76 f
  data arrival time                                                202.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[83] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[83] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1614/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3348/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3359/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U686/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U687/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.20     114.69 f
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     124.93 r
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     135.53 f
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     151.71 r
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     164.03 f
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     180.72 r
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.55     192.27 f
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     201.38 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.10 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     249.31 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     249.31 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     249.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.31 f
  data arrival time                                                249.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[82] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[82] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[82] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2875/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U147/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U137/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U947/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U323/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U324/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3358/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3359/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U686/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U687/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.20     188.11 f
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     198.35 r
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     208.94 f
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     225.13 r
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     237.44 f
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.13 r
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.55     265.69 f
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     274.79 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     313.52 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     322.73 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     322.73 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     322.73 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     322.73 f
  data arrival time                                                322.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[81] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[81] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[81] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2730/Z (SC7P5T_NR2IAX1_CSC20L)            19.67      19.67 r
  U_TEST_BFLY/U2005/Z (SC7P5T_OA22X1_CSC20L)             30.18      49.85 r
  U_TEST_BFLY/U2006/Z (SC7P5T_INVX2_CSC20L)              10.79      60.64 f
  U_TEST_BFLY/U947/Z (SC7P5T_ND2X2_CSC20L)                9.27      69.91 r
  U_TEST_BFLY/U323/Z (SC7P5T_AN2X2_CSC20L)               21.04      90.95 r
  U_TEST_BFLY/U324/Z (SC7P5T_INVX2_CSC20L)                7.54      98.49 f
  U_TEST_BFLY/U3358/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     108.22 r
  U_TEST_BFLY/U3359/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     123.32 f
  U_TEST_BFLY/U686/Z (SC7P5T_AN2X2_CSC20L)               20.87     144.19 f
  U_TEST_BFLY/U687/Z (SC7P5T_INVX3_CSC20L)                7.94     152.12 r
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                9.86     161.99 f
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              18.15     180.13 f
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.06     188.20 r
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           14.00     202.19 f
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     219.53 r
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     232.78 f
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     248.60 r
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     261.60 f
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.44     273.04 r
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     284.37 f
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     312.14 f
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.42     321.56 r
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     321.56 r
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     321.56 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     321.56 r
  data arrival time                                                321.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[80] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[80] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[80] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1348/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U997/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U199/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U264/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U263/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U2005/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U2006/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U947/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U323/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U324/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3358/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3359/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U686/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U687/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.20     226.32 f
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     236.55 r
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.15 f
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     263.34 r
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     275.65 f
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     292.34 r
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.55     303.89 f
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.00 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     351.72 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     360.93 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     360.93 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     360.93 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     360.93 f
  data arrival time                                                360.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[79] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[79] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[79] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2387/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1403/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U914/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U908/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U221/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1832/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U598/Z (SC7P5T_ND2X2_CSC20L)                9.77      80.71 f
  U_TEST_BFLY/U597/Z (SC7P5T_ND2IAX2_CSC20L)             10.62      91.33 r
  U_TEST_BFLY/U264/Z (SC7P5T_ND2X2_CSC20L)               12.24     103.57 f
  U_TEST_BFLY/U263/Z (SC7P5T_ND2X2_CSC20L)               10.64     114.21 r
  U_TEST_BFLY/U2005/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.71 r
  U_TEST_BFLY/U2006/Z (SC7P5T_INVX2_CSC20L)              10.79     153.51 f
  U_TEST_BFLY/U947/Z (SC7P5T_ND2X2_CSC20L)                9.27     162.77 r
  U_TEST_BFLY/U323/Z (SC7P5T_AN2X2_CSC20L)               21.04     183.81 r
  U_TEST_BFLY/U324/Z (SC7P5T_INVX2_CSC20L)                7.54     191.35 f
  U_TEST_BFLY/U3358/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     201.08 r
  U_TEST_BFLY/U3359/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     216.18 f
  U_TEST_BFLY/U686/Z (SC7P5T_AN2X2_CSC20L)               20.87     237.05 f
  U_TEST_BFLY/U687/Z (SC7P5T_INVX3_CSC20L)                7.94     244.99 r
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                9.86     254.85 f
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              18.15     273.00 f
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.06     281.06 r
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           14.00     295.06 f
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     312.39 r
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     325.64 f
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     341.46 r
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     354.46 f
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.44     365.90 r
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     377.23 f
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     405.00 f
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.42     414.42 r
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     414.42 r
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     414.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     414.42 r
  data arrival time                                                414.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[78] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[78] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[78] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2342/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1534/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1535/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3351/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3356/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U287/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U288/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3357/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U624/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U625/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U641/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U640/Z (SC7P5T_ND2X2_CSC20L)               10.88     171.28 f
  U_TEST_BFLY/U946/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.26 r
  U_TEST_BFLY/U3358/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.45 f
  U_TEST_BFLY/U3359/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.96 r
  U_TEST_BFLY/U686/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.51 r
  U_TEST_BFLY/U687/Z (SC7P5T_INVX3_CSC20L)                8.03     240.54 f
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.63 r
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.76 r
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.20     278.96 f
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     289.20 r
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     299.79 f
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     315.98 r
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     328.30 f
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     344.98 r
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.55     356.54 f
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     365.65 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     404.37 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     413.58 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     413.58 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     413.58 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     413.58 f
  data arrival time                                                413.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[77] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[77] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[77] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U539/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U235/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1534/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1535/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3351/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3356/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U287/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U288/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3357/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U624/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U625/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U641/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U640/Z (SC7P5T_ND2X2_CSC20L)               10.88     162.62 f
  U_TEST_BFLY/U946/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.60 r
  U_TEST_BFLY/U3358/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.80 f
  U_TEST_BFLY/U3359/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.30 r
  U_TEST_BFLY/U686/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.85 r
  U_TEST_BFLY/U687/Z (SC7P5T_INVX3_CSC20L)                8.03     231.88 f
  U_TEST_BFLY/U696/Z (SC7P5T_ND2X2_CSC20L)                8.09     239.97 r
  U_TEST_BFLY/U1864/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.10 r
  U_TEST_BFLY/U1113/Z (SC7P5T_INVX3_CSC20L)               8.20     270.30 f
  U_TEST_BFLY/U3363/Z (SC7P5T_ND2X1_MR_CSC20L)           10.24     280.54 r
  U_TEST_BFLY/U3364/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.14 f
  U_TEST_BFLY/U3851/Z (SC7P5T_NR2X1_MR_CSC20L)           16.19     307.32 r
  U_TEST_BFLY/U3852/Z (SC7P5T_NR2X1_MR_CSC20L)           12.31     319.64 f
  U_TEST_BFLY/U3949/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     336.33 r
  U_TEST_BFLY/U3951/Z (SC7P5T_INVX1_CSC20L)              11.55     347.88 f
  U_TEST_BFLY/U4752/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     356.99 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     395.71 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     404.92 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     404.92 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     404.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     404.92 f
  data arrival time                                                404.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[76] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[76] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[76] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3209/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3210/Z (SC7P5T_ND2X1_MR_CSC20L)           16.11      22.95 f
  U_TEST_BFLY/U2201/Z (SC7P5T_OA21X1_CSC20L)             21.67      44.62 f
  U_TEST_BFLY/U1063/Z (SC7P5T_INVX2_CSC20L)              11.91      56.53 r
  U_TEST_BFLY/U4518/Z (SC7P5T_INVX1_CSC20L)              11.63      68.17 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.00      77.17 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     118.39 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     127.60 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     127.60 f
  data arrival time                                                127.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[75] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[75] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[75] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U887/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3163/Z (SC7P5T_ND2X1_MR_CSC20L)           15.19      18.52 f
  U_TEST_BFLY/U106/Z (SC7P5T_ND2IAX2_CSC20L)             11.15      29.67 r
  U_TEST_BFLY/U63/Z (SC7P5T_BUFX4_CSC20L)                15.31      44.98 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)            9.58      54.57 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69      71.25 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55      82.81 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18      91.99 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     133.21 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     142.42 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.42 f
  data arrival time                                                142.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[74] (input port)
  Endpoint: do1_re_reg_9__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[74] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[74] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1491/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1492/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U974/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U96/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U3005/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3162/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3164/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1580/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1581/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3230/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     139.07 r
  U_TEST_BFLY/dout1_i[82] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.07 r
  U834/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     169.45 r
  do1_re_reg_9__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)          0.00     169.45 r
  data arrival time                                                169.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[73] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[73] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[73] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1735/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1737/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     155.61 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     196.83 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     206.04 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     206.04 f
  data arrival time                                                206.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[72] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[72] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[72] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1612/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3812/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3821/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U674/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U675/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     202.15 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     243.38 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     252.59 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.59 f
  data arrival time                                                252.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[71] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[71] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2839/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U143/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U140/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U956/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U301/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U302/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3820/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3821/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U674/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U675/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     275.57 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     316.80 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     326.01 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.01 f
  data arrival time                                                326.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[70] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[70] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[70] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2683/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1979/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1980/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U956/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U301/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U302/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3820/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3821/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U674/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U675/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)           11.26     289.20 f
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           27.64     316.84 f
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.42     326.26 r
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.26 r
  data arrival time                                                326.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[69] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[69] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[69] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1345/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U996/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U198/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U242/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U241/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1979/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U1980/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U956/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U301/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U302/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3820/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3821/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U674/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U675/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     313.78 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     355.00 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     364.21 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     364.21 f
  data arrival time                                                364.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[68] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[68] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[68] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2362/Z (SC7P5T_INVX1_CSC20L)               6.96       6.96 f
  U_TEST_BFLY/U1401/Z (SC7P5T_NR2X2_MR_CSC20L)           12.74      19.70 r
  U_TEST_BFLY/U910/Z (SC7P5T_AO21X4_P_CSC20L)            25.26      44.96 r
  U_TEST_BFLY/U904/Z (SC7P5T_INVX6_CSC20L)                7.91      52.86 f
  U_TEST_BFLY/U218/Z (SC7P5T_INVX6_CSC20L)                6.47      59.33 r
  U_TEST_BFLY/U1828/Z (SC7P5T_INVX2_CSC20L)               6.25      65.58 f
  U_TEST_BFLY/U572/Z (SC7P5T_ND2X2_CSC20L)                7.72      73.31 r
  U_TEST_BFLY/U571/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      85.11 f
  U_TEST_BFLY/U242/Z (SC7P5T_ND2X2_CSC20L)               11.40      96.50 r
  U_TEST_BFLY/U241/Z (SC7P5T_ND2X2_CSC20L)               11.96     108.46 f
  U_TEST_BFLY/U1979/Z (SC7P5T_OA22X1_CSC20L)             26.25     134.71 f
  U_TEST_BFLY/U1980/Z (SC7P5T_INVX2_CSC20L)              11.50     146.22 r
  U_TEST_BFLY/U956/Z (SC7P5T_ND2X2_CSC20L)               11.03     157.25 f
  U_TEST_BFLY/U301/Z (SC7P5T_AN2X2_CSC20L)               17.25     174.50 f
  U_TEST_BFLY/U302/Z (SC7P5T_INVX2_CSC20L)                7.51     182.02 r
  U_TEST_BFLY/U3820/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     195.06 f
  U_TEST_BFLY/U3821/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.56 r
  U_TEST_BFLY/U674/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.11 r
  U_TEST_BFLY/U675/Z (SC7P5T_INVX3_CSC20L)                8.03     240.15 f
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.24 r
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.36 r
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.65     279.01 f
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.49 r
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.09 f
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.29 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     328.61 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.30 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55     356.85 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     366.03 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     407.25 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     416.46 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.46 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.46 f
  data arrival time                                                416.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[67] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[67] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[67] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2358/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1512/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1513/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3815/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3818/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U273/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U274/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3819/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U587/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U588/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U608/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U607/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U955/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3820/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3821/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U674/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U675/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.03 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     366.45 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     407.68 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     416.89 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.89 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.89 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.89 f
  data arrival time                                                416.89
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[66] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[66] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[66] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U537/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U234/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1512/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1513/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3815/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3818/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U273/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U274/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3819/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U587/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U588/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U608/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U607/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U955/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3820/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3821/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U674/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U675/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U681/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1835/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1118/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U4385/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U4386/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U4535/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U4536/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     320.37 f
  U_TEST_BFLY/U4555/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U4556/Z (SC7P5T_INVX1_CSC20L)              11.55     348.62 f
  U_TEST_BFLY/U4749/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     357.79 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     399.02 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     408.23 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     408.23 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     408.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     408.23 f
  data arrival time                                                408.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[65] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[65] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[65] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3206/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3207/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2200/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1060/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U4498/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[64] (input port)
  Endpoint: do1_re_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[64] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[64] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U874/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3175/Z (SC7P5T_ND2X1_MR_CSC20L)           15.19      18.52 f
  U_TEST_BFLY/U101/Z (SC7P5T_ND2IAX2_CSC20L)             11.15      29.67 r
  U_TEST_BFLY/U58/Z (SC7P5T_BUFX4_CSC20L)                15.31      44.98 r
  U_TEST_BFLY/U3176/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      58.03 f
  U_TEST_BFLY/U1582/Z (SC7P5T_OA21X2_CSC20L)             20.51      78.54 f
  U_TEST_BFLY/U1583/Z (SC7P5T_INVX2_CSC20L)               8.21      86.74 r
  U_TEST_BFLY/U3232/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     110.72 r
  U_TEST_BFLY/dout1_i[70] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     110.72 r
  U836/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     141.09 r
  do1_re_reg_10__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     141.09 r
  data arrival time                                                141.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[63] (input port)
  Endpoint: do1_re_reg_10__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[63] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[63] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1487/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1488/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U971/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U94/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U3009/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3174/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3176/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1582/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1583/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3232/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     139.07 r
  U_TEST_BFLY/dout1_i[70] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.07 r
  U836/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     169.45 r
  do1_re_reg_10__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     169.45 r
  data arrival time                                                169.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[62] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[62] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[62] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1716/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1718/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     155.53 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     194.26 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     203.47 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     203.47 f
  data arrival time                                                203.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[61] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[61] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[61] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1620/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3660/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3674/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U705/Z (SC7P5T_AN2X2_CSC20L)               23.56      68.25 r
  U_TEST_BFLY/U706/Z (SC7P5T_INVX3_CSC20L)                8.03      76.28 f
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.37 r
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.50 r
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.63 r
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.43 r
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.74 f
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.43 r
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     202.09 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.81 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     250.02 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     250.02 f
  data arrival time                                                250.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[60] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[60] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[60] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2831/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U156/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U128/Z (SC7P5T_BUFX4_CSC20L)               17.65      57.30 r
  U_TEST_BFLY/U310/Z (SC7P5T_ND2X3_CSC20L)                9.95      67.25 f
  U_TEST_BFLY/U309/Z (SC7P5T_ND2X2_CSC20L)               10.20      77.45 r
  U_TEST_BFLY/U3673/Z (SC7P5T_ND2X1_MR_CSC20L)           13.98      91.43 f
  U_TEST_BFLY/U3674/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     104.97 r
  U_TEST_BFLY/U705/Z (SC7P5T_AN2X2_CSC20L)               23.56     128.53 r
  U_TEST_BFLY/U706/Z (SC7P5T_INVX3_CSC20L)                8.03     136.56 f
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                8.09     144.65 r
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              22.13     166.78 r
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.65     175.43 f
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     185.91 r
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     196.51 f
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     212.71 r
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     225.02 f
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     241.71 r
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.55     253.27 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     262.37 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     301.09 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     310.30 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     310.30 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     310.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     310.30 f
  data arrival time                                                310.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[59] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[59] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2695/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1995/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1996/Z (SC7P5T_INVX2_CSC20L)              10.80      64.83 f
  U_TEST_BFLY/U3671/Z (SC7P5T_ND2X1_MR_CSC20L)           11.45      76.28 r
  U_TEST_BFLY/U3672/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      91.74 f
  U_TEST_BFLY/U3673/Z (SC7P5T_ND2X1_MR_CSC20L)           13.71     105.45 r
  U_TEST_BFLY/U3674/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46     120.91 f
  U_TEST_BFLY/U705/Z (SC7P5T_AN2X2_CSC20L)               20.87     141.78 f
  U_TEST_BFLY/U706/Z (SC7P5T_INVX3_CSC20L)                7.94     149.71 r
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                9.86     159.58 f
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              18.15     177.73 f
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.54     186.26 r
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     200.50 f
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     217.83 r
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     231.09 f
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     246.90 r
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     259.91 f
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.44     271.34 r
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     282.68 f
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     310.44 f
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.42     319.87 r
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     319.87 r
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     319.87 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     319.87 r
  data arrival time                                                319.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[58] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[58] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[58] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1352/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U998/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U186/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U250/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U249/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U3664/Z (SC7P5T_INVX1_CSC20L)              11.37      67.58 r
  U_TEST_BFLY/U3669/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18      81.76 f
  U_TEST_BFLY/U3670/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86      95.62 r
  U_TEST_BFLY/U3671/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     110.41 f
  U_TEST_BFLY/U3672/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     124.11 r
  U_TEST_BFLY/U3673/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     139.56 f
  U_TEST_BFLY/U3674/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     153.10 r
  U_TEST_BFLY/U705/Z (SC7P5T_AN2X2_CSC20L)               23.56     176.66 r
  U_TEST_BFLY/U706/Z (SC7P5T_INVX3_CSC20L)                8.03     184.70 f
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                8.09     192.78 r
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              22.13     214.91 r
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.65     223.56 f
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     234.04 r
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     244.64 f
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     260.84 r
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     273.16 f
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     289.84 r
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.55     301.40 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     310.51 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     349.23 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     358.44 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     358.44 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     358.44 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     358.44 f
  data arrival time                                                358.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[57] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[57] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[57] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2378/Z (SC7P5T_INVX1_CSC20L)               6.96       6.96 f
  U_TEST_BFLY/U1405/Z (SC7P5T_NR2X2_MR_CSC20L)           12.74      19.70 r
  U_TEST_BFLY/U912/Z (SC7P5T_AO21X4_P_CSC20L)            25.26      44.96 r
  U_TEST_BFLY/U906/Z (SC7P5T_INVX6_CSC20L)                7.91      52.86 f
  U_TEST_BFLY/U206/Z (SC7P5T_INVX6_CSC20L)                6.41      59.27 r
  U_TEST_BFLY/U1830/Z (SC7P5T_INVX2_CSC20L)               6.22      65.49 f
  U_TEST_BFLY/U564/Z (SC7P5T_ND2X2_CSC20L)                7.72      73.21 r
  U_TEST_BFLY/U563/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      85.01 f
  U_TEST_BFLY/U250/Z (SC7P5T_ND2X2_CSC20L)               11.40      96.40 r
  U_TEST_BFLY/U249/Z (SC7P5T_ND2X2_CSC20L)               11.96     108.36 f
  U_TEST_BFLY/U3664/Z (SC7P5T_INVX1_CSC20L)              11.37     119.73 r
  U_TEST_BFLY/U3669/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18     133.91 f
  U_TEST_BFLY/U3670/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     147.77 r
  U_TEST_BFLY/U3671/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     162.56 f
  U_TEST_BFLY/U3672/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     176.26 r
  U_TEST_BFLY/U3673/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     191.71 f
  U_TEST_BFLY/U3674/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     205.25 r
  U_TEST_BFLY/U705/Z (SC7P5T_AN2X2_CSC20L)               23.56     228.81 r
  U_TEST_BFLY/U706/Z (SC7P5T_INVX3_CSC20L)                8.03     236.85 f
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                8.09     244.94 r
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              22.13     267.06 r
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.65     275.71 f
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     286.19 r
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     296.79 f
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     312.99 r
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     325.31 f
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     342.00 r
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.55     353.55 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     362.66 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     401.38 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     410.59 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     410.59 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     410.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     410.59 f
  data arrival time                                                410.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[56] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[56] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[56] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2374/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1520/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1521/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3663/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U564/Z (SC7P5T_ND2X2_CSC20L)               10.13      70.01 r
  U_TEST_BFLY/U563/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      81.81 f
  U_TEST_BFLY/U250/Z (SC7P5T_ND2X2_CSC20L)               11.40      93.21 r
  U_TEST_BFLY/U249/Z (SC7P5T_ND2X2_CSC20L)               11.96     105.17 f
  U_TEST_BFLY/U3664/Z (SC7P5T_INVX1_CSC20L)              11.37     116.54 r
  U_TEST_BFLY/U3669/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18     130.72 f
  U_TEST_BFLY/U3670/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     144.58 r
  U_TEST_BFLY/U3671/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     159.37 f
  U_TEST_BFLY/U3672/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     173.06 r
  U_TEST_BFLY/U3673/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     188.52 f
  U_TEST_BFLY/U3674/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     202.06 r
  U_TEST_BFLY/U705/Z (SC7P5T_AN2X2_CSC20L)               23.56     225.62 r
  U_TEST_BFLY/U706/Z (SC7P5T_INVX3_CSC20L)                8.03     233.65 f
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                8.09     241.74 r
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              22.13     263.87 r
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.65     272.51 f
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     283.00 r
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     293.60 f
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     309.80 r
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     322.11 f
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     338.80 r
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.55     350.36 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     359.46 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     398.18 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     407.39 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     407.39 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     407.39 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     407.39 f
  data arrival time                                                407.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[55] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[55] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[55] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U538/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U213/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1520/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1521/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3663/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U564/Z (SC7P5T_ND2X2_CSC20L)               10.13      61.35 r
  U_TEST_BFLY/U563/Z (SC7P5T_ND2IAX2_CSC20L)             11.80      73.15 f
  U_TEST_BFLY/U250/Z (SC7P5T_ND2X2_CSC20L)               11.40      84.55 r
  U_TEST_BFLY/U249/Z (SC7P5T_ND2X2_CSC20L)               11.96      96.51 f
  U_TEST_BFLY/U3664/Z (SC7P5T_INVX1_CSC20L)              11.37     107.88 r
  U_TEST_BFLY/U3669/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18     122.06 f
  U_TEST_BFLY/U3670/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     135.92 r
  U_TEST_BFLY/U3671/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     150.71 f
  U_TEST_BFLY/U3672/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     164.41 r
  U_TEST_BFLY/U3673/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     179.86 f
  U_TEST_BFLY/U3674/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     193.40 r
  U_TEST_BFLY/U705/Z (SC7P5T_AN2X2_CSC20L)               23.56     216.96 r
  U_TEST_BFLY/U706/Z (SC7P5T_INVX3_CSC20L)                8.03     224.99 f
  U_TEST_BFLY/U713/Z (SC7P5T_ND2X2_CSC20L)                8.09     233.08 r
  U_TEST_BFLY/U1847/Z (SC7P5T_AN2X2_CSC20L)              22.13     255.21 r
  U_TEST_BFLY/U1106/Z (SC7P5T_INVX3_CSC20L)               8.65     263.86 f
  U_TEST_BFLY/U4390/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     274.34 r
  U_TEST_BFLY/U4391/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     284.94 f
  U_TEST_BFLY/U4531/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     301.14 r
  U_TEST_BFLY/U4532/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     313.45 f
  U_TEST_BFLY/U4551/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     330.14 r
  U_TEST_BFLY/U4552/Z (SC7P5T_INVX1_CSC20L)              11.55     341.70 f
  U_TEST_BFLY/U4746/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     350.80 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     389.53 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     398.73 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     398.73 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     398.73 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     398.73 f
  data arrival time                                                398.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[54] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[54] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[54] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3203/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3204/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2199/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1059/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U4521/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[53] (input port)
  Endpoint: do1_re_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[53] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[53] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1430/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1431/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1070/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U50/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3155/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      54.69 f
  U_TEST_BFLY/U1584/Z (SC7P5T_OA21X2_CSC20L)             20.51      75.20 f
  U_TEST_BFLY/U1585/Z (SC7P5T_INVX2_CSC20L)               8.21      83.41 r
  U_TEST_BFLY/U3233/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     107.38 r
  U_TEST_BFLY/dout1_i[58] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     107.38 r
  U837/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     137.76 r
  do1_re_reg_11__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     137.76 r
  data arrival time                                                137.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[52] (input port)
  Endpoint: do1_re_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[52] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[52] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1482/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1483/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U969/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U92/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U3016/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3154/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3155/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1584/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1585/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3233/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.97     139.07 r
  U_TEST_BFLY/dout1_i[58] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     139.07 r
  U837/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38     169.45 r
  do1_re_reg_11__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     169.45 r
  data arrival time                                                169.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[51] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[51] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[51] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1694/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1696/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     155.53 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     194.26 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     203.47 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     203.47 f
  data arrival time                                                203.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[50] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[50] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[50] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1634/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3727/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3736/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U670/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U671/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     202.08 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.81 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     250.02 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     250.02 f
  data arrival time                                                250.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[49] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[49] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[49] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2847/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U145/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U135/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U943/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U305/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U306/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3735/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3736/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U670/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U671/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     275.50 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     314.22 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     323.43 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     323.43 f
  data arrival time                                                323.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[48] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[48] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[48] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2671/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1975/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1976/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U943/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U305/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U306/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3735/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3736/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U670/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U671/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     289.27 f
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     317.04 f
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.42     326.46 r
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.46 r
  data arrival time                                                326.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[47] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[47] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1379/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U989/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U190/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U246/Z (SC7P5T_ND2X2_CSC20L)                8.33      44.26 r
  U_TEST_BFLY/U245/Z (SC7P5T_ND2X2_CSC20L)               11.97      56.23 f
  U_TEST_BFLY/U1975/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.48 f
  U_TEST_BFLY/U1976/Z (SC7P5T_INVX2_CSC20L)              11.50      93.98 r
  U_TEST_BFLY/U943/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.01 f
  U_TEST_BFLY/U305/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.27 f
  U_TEST_BFLY/U306/Z (SC7P5T_INVX2_CSC20L)                7.51     129.78 r
  U_TEST_BFLY/U3735/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.82 f
  U_TEST_BFLY/U3736/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.32 r
  U_TEST_BFLY/U670/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.88 r
  U_TEST_BFLY/U671/Z (SC7P5T_INVX3_CSC20L)                8.03     187.91 f
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                8.09     196.00 r
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.13 r
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.65     226.77 f
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.26 r
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.85 f
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.06 r
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.37 f
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.06 r
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.55     304.61 f
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.72 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     352.44 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     361.65 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     361.65 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     361.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     361.65 f
  data arrival time                                                361.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[46] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[46] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[46] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2396/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1392/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U915/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U909/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U222/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1833/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U568/Z (SC7P5T_ND2X2_CSC20L)                9.77      80.71 f
  U_TEST_BFLY/U567/Z (SC7P5T_ND2IAX2_CSC20L)             10.62      91.33 r
  U_TEST_BFLY/U246/Z (SC7P5T_ND2X2_CSC20L)               12.20     103.53 f
  U_TEST_BFLY/U245/Z (SC7P5T_ND2X2_CSC20L)               10.62     114.16 r
  U_TEST_BFLY/U1975/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.66 r
  U_TEST_BFLY/U1976/Z (SC7P5T_INVX2_CSC20L)              10.79     153.45 f
  U_TEST_BFLY/U943/Z (SC7P5T_ND2X2_CSC20L)                9.27     162.72 r
  U_TEST_BFLY/U305/Z (SC7P5T_AN2X2_CSC20L)               21.04     183.75 r
  U_TEST_BFLY/U306/Z (SC7P5T_INVX2_CSC20L)                7.54     191.30 f
  U_TEST_BFLY/U3735/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     201.03 r
  U_TEST_BFLY/U3736/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     216.13 f
  U_TEST_BFLY/U670/Z (SC7P5T_AN2X2_CSC20L)               20.87     236.99 f
  U_TEST_BFLY/U671/Z (SC7P5T_INVX3_CSC20L)                7.94     244.93 r
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                9.86     254.80 f
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              18.15     272.94 f
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.54     281.48 r
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     295.72 f
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     313.05 r
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     326.31 f
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     342.12 r
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     355.13 f
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.44     366.56 r
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     377.90 f
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     405.66 f
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.42     415.09 r
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     415.09 r
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     415.09 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     415.09 r
  data arrival time                                                415.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[45] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[45] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[45] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2392/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1516/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1517/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3730/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3733/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U275/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U276/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3734/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U601/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U602/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U619/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U618/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U942/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3735/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3736/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U670/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U671/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.03 f
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     366.38 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     405.10 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     414.31 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     414.31 f
  data arrival time                                                414.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[44] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[44] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[44] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U528/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U228/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1516/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1517/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3730/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3733/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U275/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U276/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3734/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U601/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U602/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U619/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U618/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U942/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3735/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3736/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U670/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U671/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U679/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1849/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1105/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U4395/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U4396/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U4547/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U4548/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     320.37 f
  U_TEST_BFLY/U4567/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U4568/Z (SC7P5T_INVX1_CSC20L)              11.55     348.62 f
  U_TEST_BFLY/U4743/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     357.72 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     396.44 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     405.65 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     405.65 f
  data arrival time                                                405.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[43] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[43] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[43] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3194/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3195/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2198/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1062/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U4509/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[42] (input port)
  Endpoint: do1_re_reg_12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[42] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[42] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U891/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3169/Z (SC7P5T_ND2X1_MR_CSC20L)           15.19      18.52 f
  U_TEST_BFLY/U100/Z (SC7P5T_ND2IAX2_CSC20L)             11.15      29.67 r
  U_TEST_BFLY/U57/Z (SC7P5T_BUFX4_CSC20L)                15.31      44.98 r
  U_TEST_BFLY/U3170/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      58.03 f
  U_TEST_BFLY/U1590/Z (SC7P5T_OA21X2_CSC20L)             20.51      78.54 f
  U_TEST_BFLY/U1591/Z (SC7P5T_INVX2_CSC20L)               8.21      86.74 r
  U_TEST_BFLY/U3196/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     111.75 r
  U_TEST_BFLY/dout1_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     111.75 r
  U825/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     141.47 r
  do1_re_reg_12__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     141.47 r
  data arrival time                                                141.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[41] (input port)
  Endpoint: do1_re_reg_12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[41] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[41] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1498/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1499/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U970/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U93/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U2996/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3168/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3170/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1590/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1591/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3196/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     140.11 r
  U_TEST_BFLY/dout1_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     140.11 r
  U825/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.82 r
  do1_re_reg_12__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     169.82 r
  data arrival time                                                169.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[40] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[40] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[40] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1711/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1713/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     155.53 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     194.26 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     203.47 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     203.47 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     203.47 f
  data arrival time                                                203.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[39] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[39] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[39] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1640/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3762/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     202.08 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.81 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     250.01 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     250.01 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     250.01 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     250.01 f
  data arrival time                                                250.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[38] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[38] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[38] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2879/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U149/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U139/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U951/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U303/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U304/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3768/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     275.50 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     314.22 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     323.43 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     323.43 f
  data arrival time                                                323.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[37] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[37] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[37] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2701/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1977/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1978/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U951/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U303/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U304/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3768/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     289.27 f
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     317.04 f
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.42     326.46 r
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.46 r
  data arrival time                                                326.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[36] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[36] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[36] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1358/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U991/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U195/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U244/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U243/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1977/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U1978/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U951/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U303/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U304/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3768/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.70 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     352.43 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     361.64 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     361.64 f
  data arrival time                                                361.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[35] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[35] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2429/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1420/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U925/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U917/Z (SC7P5T_INVX6_CSC20L)                9.13      58.95 r
  U_TEST_BFLY/U918/Z (SC7P5T_INVX8_CSC20L)                6.17      65.12 f
  U_TEST_BFLY/U1823/Z (SC7P5T_INVX2_CSC20L)               6.88      72.00 r
  U_TEST_BFLY/U570/Z (SC7P5T_ND2X2_CSC20L)                9.77      81.77 f
  U_TEST_BFLY/U569/Z (SC7P5T_ND2IAX2_CSC20L)             10.77      92.54 r
  U_TEST_BFLY/U244/Z (SC7P5T_ND2X2_CSC20L)               12.24     104.77 f
  U_TEST_BFLY/U243/Z (SC7P5T_ND2X2_CSC20L)               10.64     115.42 r
  U_TEST_BFLY/U1977/Z (SC7P5T_OA22X1_CSC20L)             28.50     143.92 r
  U_TEST_BFLY/U1978/Z (SC7P5T_INVX2_CSC20L)              10.79     154.71 f
  U_TEST_BFLY/U951/Z (SC7P5T_ND2X2_CSC20L)                9.27     163.98 r
  U_TEST_BFLY/U303/Z (SC7P5T_AN2X2_CSC20L)               21.04     185.01 r
  U_TEST_BFLY/U304/Z (SC7P5T_INVX2_CSC20L)                7.54     192.56 f
  U_TEST_BFLY/U3768/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     202.29 r
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     217.39 f
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               20.87     238.25 f
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                7.94     246.19 r
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                9.86     256.06 f
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              18.15     274.20 f
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.54     282.74 r
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     296.98 f
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     314.31 r
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     327.56 f
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     343.38 r
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     356.38 f
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.44     367.82 r
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     379.16 f
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     406.92 f
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.42     416.34 r
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     416.34 r
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     416.34 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     416.34 r
  data arrival time                                                416.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[34] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[34] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[34] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2425/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1514/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1515/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3765/Z (SC7P5T_INVX1_CSC20L)              10.99      61.51 f
  U_TEST_BFLY/U570/Z (SC7P5T_ND2X2_CSC20L)               11.04      72.55 r
  U_TEST_BFLY/U569/Z (SC7P5T_ND2IAX2_CSC20L)             12.03      84.57 f
  U_TEST_BFLY/U244/Z (SC7P5T_ND2X2_CSC20L)               11.40      95.97 r
  U_TEST_BFLY/U243/Z (SC7P5T_ND2X2_CSC20L)               11.96     107.93 f
  U_TEST_BFLY/U1977/Z (SC7P5T_OA22X1_CSC20L)             26.25     134.18 f
  U_TEST_BFLY/U1978/Z (SC7P5T_INVX2_CSC20L)              11.50     145.68 r
  U_TEST_BFLY/U951/Z (SC7P5T_ND2X2_CSC20L)               11.03     156.72 f
  U_TEST_BFLY/U303/Z (SC7P5T_AN2X2_CSC20L)               17.25     173.97 f
  U_TEST_BFLY/U304/Z (SC7P5T_INVX2_CSC20L)                7.51     181.49 r
  U_TEST_BFLY/U3768/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     194.53 f
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.03 r
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               23.55     231.58 r
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                8.03     239.61 f
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                8.09     247.70 r
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              22.13     269.83 r
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.65     278.48 f
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     288.96 r
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     299.56 f
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     315.76 r
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     328.07 f
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     344.76 r
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.55     356.32 f
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     365.42 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     404.15 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     413.36 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     413.36 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     413.36 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     413.36 f
  data arrival time                                                413.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[33] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[33] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[33] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U530/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U226/Z (SC7P5T_INVX4_CSC20L)                6.19      10.47 f
  U_TEST_BFLY/U1514/Z (SC7P5T_AO22X2_CSC20L)             23.84      34.31 f
  U_TEST_BFLY/U1515/Z (SC7P5T_INVX2_CSC20L)               7.60      41.91 r
  U_TEST_BFLY/U3765/Z (SC7P5T_INVX1_CSC20L)              10.99      52.90 f
  U_TEST_BFLY/U570/Z (SC7P5T_ND2X2_CSC20L)               11.04      63.94 r
  U_TEST_BFLY/U569/Z (SC7P5T_ND2IAX2_CSC20L)             12.03      75.96 f
  U_TEST_BFLY/U244/Z (SC7P5T_ND2X2_CSC20L)               11.40      87.36 r
  U_TEST_BFLY/U243/Z (SC7P5T_ND2X2_CSC20L)               11.96      99.32 f
  U_TEST_BFLY/U1977/Z (SC7P5T_OA22X1_CSC20L)             26.25     125.57 f
  U_TEST_BFLY/U1978/Z (SC7P5T_INVX2_CSC20L)              11.50     137.07 r
  U_TEST_BFLY/U951/Z (SC7P5T_ND2X2_CSC20L)               11.03     148.11 f
  U_TEST_BFLY/U303/Z (SC7P5T_AN2X2_CSC20L)               17.25     165.36 f
  U_TEST_BFLY/U304/Z (SC7P5T_INVX2_CSC20L)                7.51     172.87 r
  U_TEST_BFLY/U3768/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     185.91 f
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     199.42 r
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               23.55     222.97 r
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                8.03     231.00 f
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                8.09     239.09 r
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              22.13     261.22 r
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.65     269.86 f
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     280.35 r
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     290.95 f
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     307.15 r
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     319.46 f
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     336.15 r
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.55     347.71 f
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     356.81 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     395.53 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     404.74 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     404.74 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     404.74 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     404.74 f
  data arrival time                                                404.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[32] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[32] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[32] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3185/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3186/Z (SC7P5T_ND2X1_MR_CSC20L)           16.11      22.95 f
  U_TEST_BFLY/U2197/Z (SC7P5T_OA21X1_CSC20L)             21.67      44.62 f
  U_TEST_BFLY/U1054/Z (SC7P5T_INVX2_CSC20L)              11.91      56.53 r
  U_TEST_BFLY/U4524/Z (SC7P5T_INVX1_CSC20L)              11.63      68.17 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.00      77.17 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     118.39 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     127.60 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     127.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     127.60 f
  data arrival time                                                127.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[31] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[31] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[31] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U883/Z (SC7P5T_INVX20_CSC20L)               3.33       3.33 r
  U_TEST_BFLY/U3157/Z (SC7P5T_ND2X1_MR_CSC20L)           15.19      18.52 f
  U_TEST_BFLY/U102/Z (SC7P5T_ND2IAX2_CSC20L)             11.15      29.67 r
  U_TEST_BFLY/U59/Z (SC7P5T_BUFX4_CSC20L)                15.31      44.98 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)            9.58      54.57 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69      71.25 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55      82.81 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18      91.99 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     133.21 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     142.42 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     142.42 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.42 f
  data arrival time                                                142.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[30] (input port)
  Endpoint: do1_re_reg_13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[30] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[30] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1493/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1494/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U963/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U86/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U3000/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3156/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3158/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1596/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1597/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3187/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     140.11 r
  U_TEST_BFLY/dout1_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     140.11 r
  U822/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.82 r
  do1_re_reg_13__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     169.82 r
  data arrival time                                                169.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[29] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[29] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[29] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1741/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.34      20.34 r
  U_TEST_BFLY/U1743/Z (SC7P5T_INVX4_CSC20L)               9.46      29.80 f
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                8.01      37.81 r
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              22.13      59.94 r
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.65      68.59 f
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.07 r
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.67 f
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     105.87 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.19 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     134.87 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55     146.43 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     155.61 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     196.83 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     206.04 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     206.04 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     206.04 f
  data arrival time                                                206.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[28] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[28] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[28] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1624/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3696/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3703/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U668/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U669/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     202.15 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     243.38 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     252.59 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     252.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.59 f
  data arrival time                                                252.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[27] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[27] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[27] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2883/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U151/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U131/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U935/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U307/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U308/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3702/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3703/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U668/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U669/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     275.57 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     316.80 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     326.01 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.01 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.01 f
  data arrival time                                                326.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[26] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[26] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[26] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2647/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1997/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1998/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U935/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U307/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U308/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3702/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3703/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U668/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U669/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.09 f
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)           11.26     289.20 f
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           27.64     316.84 f
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.42     326.26 r
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.26 r
  data arrival time                                                326.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[25] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[25] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[25] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1367/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U985/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U192/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U248/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U247/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1997/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U1998/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U935/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U307/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U308/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3702/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3703/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U668/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U669/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     313.78 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     355.00 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     364.21 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     364.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     364.21 f
  data arrival time                                                364.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[24] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[24] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[24] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2460/Z (SC7P5T_INVX1_CSC20L)               6.96       6.96 f
  U_TEST_BFLY/U1415/Z (SC7P5T_NR2X2_MR_CSC20L)           12.74      19.70 r
  U_TEST_BFLY/U927/Z (SC7P5T_AO21X4_P_CSC20L)            25.26      44.96 r
  U_TEST_BFLY/U920/Z (SC7P5T_INVX6_CSC20L)                8.68      53.63 f
  U_TEST_BFLY/U921/Z (SC7P5T_INVX8_CSC20L)                6.58      60.21 r
  U_TEST_BFLY/U1825/Z (SC7P5T_INVX2_CSC20L)               6.24      66.45 f
  U_TEST_BFLY/U566/Z (SC7P5T_ND2X2_CSC20L)                7.72      74.17 r
  U_TEST_BFLY/U565/Z (SC7P5T_ND2IAX2_CSC20L)             12.03      86.20 f
  U_TEST_BFLY/U248/Z (SC7P5T_ND2X2_CSC20L)               11.40      97.59 r
  U_TEST_BFLY/U247/Z (SC7P5T_ND2X2_CSC20L)               11.96     109.55 f
  U_TEST_BFLY/U1997/Z (SC7P5T_OA22X1_CSC20L)             26.25     135.81 f
  U_TEST_BFLY/U1998/Z (SC7P5T_INVX2_CSC20L)              11.50     147.31 r
  U_TEST_BFLY/U935/Z (SC7P5T_ND2X2_CSC20L)               11.03     158.34 f
  U_TEST_BFLY/U307/Z (SC7P5T_AN2X2_CSC20L)               17.25     175.60 f
  U_TEST_BFLY/U308/Z (SC7P5T_INVX2_CSC20L)                7.51     183.11 r
  U_TEST_BFLY/U3702/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     196.15 f
  U_TEST_BFLY/U3703/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     209.65 r
  U_TEST_BFLY/U668/Z (SC7P5T_AN2X2_CSC20L)               23.55     233.21 r
  U_TEST_BFLY/U669/Z (SC7P5T_INVX3_CSC20L)                8.03     241.24 f
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                8.09     249.33 r
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              22.13     271.46 r
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.65     280.10 f
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     290.59 r
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     301.18 f
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     317.38 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.70 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     346.39 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55     357.94 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     367.12 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     408.35 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     417.55 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     417.55 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     417.55 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     417.55 f
  data arrival time                                                417.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[23] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[23] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2456/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1518/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1519/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3699/Z (SC7P5T_INVX1_CSC20L)              10.99      61.51 f
  U_TEST_BFLY/U566/Z (SC7P5T_ND2X2_CSC20L)               11.04      72.55 r
  U_TEST_BFLY/U565/Z (SC7P5T_ND2IAX2_CSC20L)             12.03      84.57 f
  U_TEST_BFLY/U248/Z (SC7P5T_ND2X2_CSC20L)               11.40      95.97 r
  U_TEST_BFLY/U247/Z (SC7P5T_ND2X2_CSC20L)               11.96     107.93 f
  U_TEST_BFLY/U1997/Z (SC7P5T_OA22X1_CSC20L)             26.25     134.18 f
  U_TEST_BFLY/U1998/Z (SC7P5T_INVX2_CSC20L)              11.50     145.68 r
  U_TEST_BFLY/U935/Z (SC7P5T_ND2X2_CSC20L)               11.03     156.72 f
  U_TEST_BFLY/U307/Z (SC7P5T_AN2X2_CSC20L)               17.25     173.97 f
  U_TEST_BFLY/U308/Z (SC7P5T_INVX2_CSC20L)                7.51     181.49 r
  U_TEST_BFLY/U3702/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     194.53 f
  U_TEST_BFLY/U3703/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.03 r
  U_TEST_BFLY/U668/Z (SC7P5T_AN2X2_CSC20L)               23.55     231.58 r
  U_TEST_BFLY/U669/Z (SC7P5T_INVX3_CSC20L)                8.03     239.61 f
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                8.09     247.70 r
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              22.13     269.83 r
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.65     278.48 f
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     288.96 r
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     299.56 f
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     315.76 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     328.07 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     344.76 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55     356.32 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     365.49 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     406.72 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     415.93 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     415.93 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     415.93 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     415.93 f
  data arrival time                                                415.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[22] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[22] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[22] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U531/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U227/Z (SC7P5T_INVX4_CSC20L)                6.19      10.47 f
  U_TEST_BFLY/U1518/Z (SC7P5T_AO22X2_CSC20L)             23.84      34.31 f
  U_TEST_BFLY/U1519/Z (SC7P5T_INVX2_CSC20L)               7.60      41.91 r
  U_TEST_BFLY/U3699/Z (SC7P5T_INVX1_CSC20L)              10.99      52.90 f
  U_TEST_BFLY/U566/Z (SC7P5T_ND2X2_CSC20L)               11.04      63.94 r
  U_TEST_BFLY/U565/Z (SC7P5T_ND2IAX2_CSC20L)             12.03      75.96 f
  U_TEST_BFLY/U248/Z (SC7P5T_ND2X2_CSC20L)               11.40      87.36 r
  U_TEST_BFLY/U247/Z (SC7P5T_ND2X2_CSC20L)               11.96      99.32 f
  U_TEST_BFLY/U1997/Z (SC7P5T_OA22X1_CSC20L)             26.25     125.57 f
  U_TEST_BFLY/U1998/Z (SC7P5T_INVX2_CSC20L)              11.50     137.07 r
  U_TEST_BFLY/U935/Z (SC7P5T_ND2X2_CSC20L)               11.03     148.11 f
  U_TEST_BFLY/U307/Z (SC7P5T_AN2X2_CSC20L)               17.25     165.36 f
  U_TEST_BFLY/U308/Z (SC7P5T_INVX2_CSC20L)                7.51     172.87 r
  U_TEST_BFLY/U3702/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     185.91 f
  U_TEST_BFLY/U3703/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     199.42 r
  U_TEST_BFLY/U668/Z (SC7P5T_AN2X2_CSC20L)               23.55     222.97 r
  U_TEST_BFLY/U669/Z (SC7P5T_INVX3_CSC20L)                8.03     231.00 f
  U_TEST_BFLY/U678/Z (SC7P5T_ND2X2_CSC20L)                8.09     239.09 r
  U_TEST_BFLY/U1848/Z (SC7P5T_AN2X2_CSC20L)              22.13     261.22 r
  U_TEST_BFLY/U1131/Z (SC7P5T_INVX3_CSC20L)               8.65     269.86 f
  U_TEST_BFLY/U4400/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     280.35 r
  U_TEST_BFLY/U4401/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     290.95 f
  U_TEST_BFLY/U4539/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     307.15 r
  U_TEST_BFLY/U4540/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     319.46 f
  U_TEST_BFLY/U4563/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     336.15 r
  U_TEST_BFLY/U4564/Z (SC7P5T_INVX1_CSC20L)              11.55     347.71 f
  U_TEST_BFLY/U4737/Z (SC7P5T_ND2X1_MR_CSC20L)            9.18     356.88 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           41.23     398.11 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     407.32 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     407.32 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     407.32 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     407.32 f
  data arrival time                                                407.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[21] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[21] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[21] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3200/Z (SC7P5T_INVX1_CSC20L)               6.84       6.84 r
  U_TEST_BFLY/U3201/Z (SC7P5T_ND2X1_MR_CSC20L)           16.04      22.88 f
  U_TEST_BFLY/U2203/Z (SC7P5T_OA21X1_CSC20L)             21.62      44.51 f
  U_TEST_BFLY/U1051/Z (SC7P5T_INVX2_CSC20L)              11.91      56.42 r
  U_TEST_BFLY/U3940/Z (SC7P5T_INVX1_CSC20L)              11.63      68.06 f
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)            8.92      76.98 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     115.70 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     124.91 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     124.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     124.91 f
  data arrival time                                                124.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[20] (input port)
  Endpoint: do1_re_reg_14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[20] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[20] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1442/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1443/Z (SC7P5T_NR2X3_CSC20L)               7.74      10.66 r
  U_TEST_BFLY/U1067/Z (SC7P5T_ND2IAX2_CSC20L)            16.23      26.89 r
  U_TEST_BFLY/U54/Z (SC7P5T_BUFX4_CSC20L)                14.76      41.65 r
  U_TEST_BFLY/U3147/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04      54.69 f
  U_TEST_BFLY/U1586/Z (SC7P5T_OA21X2_CSC20L)             20.51      75.20 f
  U_TEST_BFLY/U1587/Z (SC7P5T_INVX2_CSC20L)               8.21      83.41 r
  U_TEST_BFLY/U3202/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     108.42 r
  U_TEST_BFLY/dout1_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     108.42 r
  U827/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     138.13 r
  do1_re_reg_14__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     138.13 r
  data arrival time                                                138.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[19] (input port)
  Endpoint: do1_re_reg_14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[19] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[19] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1480/Z (SC7P5T_INVX20_CSC20L)              2.98       2.98 f
  U_TEST_BFLY/U1481/Z (SC7P5T_NR2X3_CSC20L)               7.77      10.76 r
  U_TEST_BFLY/U975/Z (SC7P5T_ND2IAX2_CSC20L)             16.28      27.03 r
  U_TEST_BFLY/U97/Z (SC7P5T_BUFX4_CSC20L)                15.34      42.37 r
  U_TEST_BFLY/U3018/Z (SC7P5T_ND2X1_MR_CSC20L)           13.26      55.63 f
  U_TEST_BFLY/U3146/Z (SC7P5T_OAI21X1_CSC20L)            13.47      69.10 r
  U_TEST_BFLY/U3147/Z (SC7P5T_ND2X1_MR_CSC20L)           17.28      86.38 f
  U_TEST_BFLY/U1586/Z (SC7P5T_OA21X2_CSC20L)             20.51     106.89 f
  U_TEST_BFLY/U1587/Z (SC7P5T_INVX2_CSC20L)               8.21     115.10 r
  U_TEST_BFLY/U3202/Z (SC7P5T_AO22X1_A_CSC20L)           25.01     140.11 r
  U_TEST_BFLY/dout1_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     140.11 r
  U827/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     169.82 r
  do1_re_reg_14__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     169.82 r
  data arrival time                                                169.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[18] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[18] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[18] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1703/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.48      20.48 r
  U_TEST_BFLY/U1705/Z (SC7P5T_INVX4_CSC20L)               9.51      30.00 f
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                8.03      38.03 r
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              22.13      60.15 r
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.65      68.80 f
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48      79.28 r
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60      89.88 f
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     106.08 r
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     118.40 f
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     135.09 r
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.55     146.64 f
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     155.75 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     194.47 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     203.68 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     203.68 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     203.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     203.68 f
  data arrival time                                                203.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[17] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[17] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[17] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1630/Z (SC7P5T_AO22IA1A2X4_CSC20L)        19.37      19.37 r
  U_TEST_BFLY/U3565/Z (SC7P5T_INVX1_CSC20L)              13.14      32.51 f
  U_TEST_BFLY/U3576/Z (SC7P5T_ND2X1_MR_CSC20L)           12.18      44.69 r
  U_TEST_BFLY/U666/Z (SC7P5T_AN2X2_CSC20L)               23.55      68.24 r
  U_TEST_BFLY/U667/Z (SC7P5T_INVX3_CSC20L)                8.03      76.27 f
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                8.09      84.36 r
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              22.13     106.49 r
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.65     115.14 f
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     125.62 r
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     136.22 f
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     152.42 r
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     164.73 f
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     181.42 r
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.55     192.98 f
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     202.08 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     240.81 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     250.02 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     250.02 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     250.02 f
  data arrival time                                                250.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[16] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[16] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[16] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2871/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U154/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U134/Z (SC7P5T_BUFX4_CSC20L)               17.48      57.14 r
  U_TEST_BFLY/U941/Z (SC7P5T_ND2X2_CSC20L)                9.66      66.79 f
  U_TEST_BFLY/U311/Z (SC7P5T_AN2X2_CSC20L)               17.25      84.05 f
  U_TEST_BFLY/U312/Z (SC7P5T_INVX2_CSC20L)                7.51      91.56 r
  U_TEST_BFLY/U3575/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     104.60 f
  U_TEST_BFLY/U3576/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     118.10 r
  U_TEST_BFLY/U666/Z (SC7P5T_AN2X2_CSC20L)               23.55     141.66 r
  U_TEST_BFLY/U667/Z (SC7P5T_INVX3_CSC20L)                8.03     149.69 f
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                8.09     157.78 r
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              22.13     179.91 r
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.65     188.55 f
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     199.04 r
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     209.63 f
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     225.84 r
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     238.15 f
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     254.84 r
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.55     266.39 f
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     275.50 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     314.22 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     323.43 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     323.43 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     323.43 f
  data arrival time                                                323.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[15] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[15] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[15] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2641/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U1993/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U1994/Z (SC7P5T_INVX2_CSC20L)              10.79      64.83 f
  U_TEST_BFLY/U941/Z (SC7P5T_ND2X2_CSC20L)                9.27      74.09 r
  U_TEST_BFLY/U311/Z (SC7P5T_AN2X2_CSC20L)               21.04      95.13 r
  U_TEST_BFLY/U312/Z (SC7P5T_INVX2_CSC20L)                7.54     102.67 f
  U_TEST_BFLY/U3575/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     112.40 r
  U_TEST_BFLY/U3576/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     127.50 f
  U_TEST_BFLY/U666/Z (SC7P5T_AN2X2_CSC20L)               20.87     148.37 f
  U_TEST_BFLY/U667/Z (SC7P5T_INVX3_CSC20L)                7.94     156.31 r
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                9.86     166.17 f
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              18.15     184.32 f
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.54     192.86 r
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     207.10 f
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     224.43 r
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     237.68 f
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     253.50 r
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     266.50 f
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.44     277.94 r
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     289.28 f
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     317.04 f
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.42     326.46 r
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     326.46 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     326.46 r
  data arrival time                                                326.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[14] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[14] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[14] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1357/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U990/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U194/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U252/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U251/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U1993/Z (SC7P5T_OA22X1_CSC20L)             26.25      82.46 f
  U_TEST_BFLY/U1994/Z (SC7P5T_INVX2_CSC20L)              11.50      93.97 r
  U_TEST_BFLY/U941/Z (SC7P5T_ND2X2_CSC20L)               11.03     105.00 f
  U_TEST_BFLY/U311/Z (SC7P5T_AN2X2_CSC20L)               17.25     122.25 f
  U_TEST_BFLY/U312/Z (SC7P5T_INVX2_CSC20L)                7.51     129.77 r
  U_TEST_BFLY/U3575/Z (SC7P5T_ND2X1_MR_CSC20L)           13.04     142.81 f
  U_TEST_BFLY/U3576/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     156.31 r
  U_TEST_BFLY/U666/Z (SC7P5T_AN2X2_CSC20L)               23.55     179.86 r
  U_TEST_BFLY/U667/Z (SC7P5T_INVX3_CSC20L)                8.03     187.90 f
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                8.09     195.98 r
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              22.13     218.11 r
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.65     226.76 f
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     237.24 r
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     247.84 f
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     264.04 r
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     276.36 f
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     293.04 r
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.55     304.60 f
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     313.71 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     352.43 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     361.64 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     361.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     361.64 f
  data arrival time                                                361.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[13] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[13] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[13] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2452/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1381/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U926/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U919/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U224/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1824/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U586/Z (SC7P5T_ND2X2_CSC20L)                9.77      80.71 f
  U_TEST_BFLY/U585/Z (SC7P5T_ND2IAX2_CSC20L)             10.62      91.33 r
  U_TEST_BFLY/U252/Z (SC7P5T_ND2X2_CSC20L)               12.24     103.57 f
  U_TEST_BFLY/U251/Z (SC7P5T_ND2X2_CSC20L)               10.64     114.21 r
  U_TEST_BFLY/U1993/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.71 r
  U_TEST_BFLY/U1994/Z (SC7P5T_INVX2_CSC20L)              10.79     153.51 f
  U_TEST_BFLY/U941/Z (SC7P5T_ND2X2_CSC20L)                9.27     162.77 r
  U_TEST_BFLY/U311/Z (SC7P5T_AN2X2_CSC20L)               21.04     183.81 r
  U_TEST_BFLY/U312/Z (SC7P5T_INVX2_CSC20L)                7.54     191.35 f
  U_TEST_BFLY/U3575/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     201.08 r
  U_TEST_BFLY/U3576/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     216.18 f
  U_TEST_BFLY/U666/Z (SC7P5T_AN2X2_CSC20L)               20.87     237.05 f
  U_TEST_BFLY/U667/Z (SC7P5T_INVX3_CSC20L)                7.94     244.99 r
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                9.86     254.85 f
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              18.15     273.00 f
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.54     281.54 r
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     295.78 f
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     313.11 r
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     326.36 f
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     342.18 r
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     355.18 f
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.44     366.62 r
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     377.95 f
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     405.72 f
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.42     415.14 r
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     415.14 r
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     415.14 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     415.14 r
  data arrival time                                                415.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[12] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[12] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[12] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2448/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1522/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1523/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3568/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3573/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U277/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U278/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3574/Z (SC7P5T_OAI21X1_CSC20L)            17.03     119.36 r
  U_TEST_BFLY/U599/Z (SC7P5T_AN2X2_CSC20L)               24.57     143.93 r
  U_TEST_BFLY/U600/Z (SC7P5T_INVX2_CSC20L)                7.62     151.55 f
  U_TEST_BFLY/U615/Z (SC7P5T_ND2X2_CSC20L)                8.85     160.40 r
  U_TEST_BFLY/U614/Z (SC7P5T_ND2X2_CSC20L)               10.90     171.30 f
  U_TEST_BFLY/U940/Z (SC7P5T_ND2X2_CSC20L)                9.98     181.29 r
  U_TEST_BFLY/U3575/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     195.48 f
  U_TEST_BFLY/U3576/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     208.98 r
  U_TEST_BFLY/U666/Z (SC7P5T_AN2X2_CSC20L)               23.55     232.54 r
  U_TEST_BFLY/U667/Z (SC7P5T_INVX3_CSC20L)                8.03     240.57 f
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                8.09     248.66 r
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              22.13     270.79 r
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.65     279.43 f
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     289.92 r
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     300.51 f
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     316.72 r
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     329.03 f
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     345.72 r
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.55     357.27 f
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     366.38 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     405.10 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     414.31 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     414.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     414.31 f
  data arrival time                                                414.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[11] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[11] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U532/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U230/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1522/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1523/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3568/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3573/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U277/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U278/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3574/Z (SC7P5T_OAI21X1_CSC20L)            17.03     110.70 r
  U_TEST_BFLY/U599/Z (SC7P5T_AN2X2_CSC20L)               24.57     135.27 r
  U_TEST_BFLY/U600/Z (SC7P5T_INVX2_CSC20L)                7.62     142.89 f
  U_TEST_BFLY/U615/Z (SC7P5T_ND2X2_CSC20L)                8.85     151.74 r
  U_TEST_BFLY/U614/Z (SC7P5T_ND2X2_CSC20L)               10.90     162.64 f
  U_TEST_BFLY/U940/Z (SC7P5T_ND2X2_CSC20L)                9.98     172.63 r
  U_TEST_BFLY/U3575/Z (SC7P5T_ND2X1_MR_CSC20L)           14.20     186.82 f
  U_TEST_BFLY/U3576/Z (SC7P5T_ND2X1_MR_CSC20L)           13.50     200.33 r
  U_TEST_BFLY/U666/Z (SC7P5T_AN2X2_CSC20L)               23.55     223.88 r
  U_TEST_BFLY/U667/Z (SC7P5T_INVX3_CSC20L)                8.03     231.91 f
  U_TEST_BFLY/U677/Z (SC7P5T_ND2X2_CSC20L)                8.09     240.00 r
  U_TEST_BFLY/U1846/Z (SC7P5T_AN2X2_CSC20L)              22.13     262.13 r
  U_TEST_BFLY/U1122/Z (SC7P5T_INVX3_CSC20L)               8.65     270.77 f
  U_TEST_BFLY/U3580/Z (SC7P5T_ND2X1_MR_CSC20L)           10.48     281.26 r
  U_TEST_BFLY/U3581/Z (SC7P5T_NR2X1_MR_CSC20L)           10.60     291.86 f
  U_TEST_BFLY/U3836/Z (SC7P5T_NR2X1_MR_CSC20L)           16.20     308.06 r
  U_TEST_BFLY/U3837/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32     320.37 f
  U_TEST_BFLY/U3939/Z (SC7P5T_NR2X1_MR_CSC20L)           16.69     337.06 r
  U_TEST_BFLY/U3941/Z (SC7P5T_INVX1_CSC20L)              11.55     348.62 f
  U_TEST_BFLY/U4734/Z (SC7P5T_ND2X1_MR_CSC20L)            9.11     357.72 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           38.72     396.44 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     405.65 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     405.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     405.65 f
  data arrival time                                                405.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[10] (input port)
  Endpoint: do1_re_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[10] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1371/Z (SC7P5T_NR2X8_CSC20L)               7.27       7.27 r
  U_TEST_BFLY/U2191/Z (SC7P5T_NR2X4_CSC20L)               7.54      14.81 f
  U_TEST_BFLY/U1295/Z (SC7P5T_OR2X4_A_CSC20L)            21.11      35.92 f
  U_TEST_BFLY/U2192/Z (SC7P5T_INVX4_CSC20L)               8.17      44.09 r
  U_TEST_BFLY/U3180/Z (SC7P5T_AO22IA1A2X1_CSC20L)        23.50      67.59 r
  U_TEST_BFLY/dout1_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00      67.59 r
  U819/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.38      97.97 r
  do1_re_reg_15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00      97.97 r
  data arrival time                                                 97.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[9] (input port)
  Endpoint: do1_re_reg_15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[9] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_i[9] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U521/Z (SC7P5T_INVX20_CSC20L)               2.55       2.55 f
  U_TEST_BFLY/U893/Z (SC7P5T_OR2X2_A_CSC20L)             22.85      25.40 f
  U_TEST_BFLY/U894/Z (SC7P5T_INVX4_CSC20L)                8.64      34.04 r
  U_TEST_BFLY/U960/Z (SC7P5T_ND2IAX2_CSC20L)             16.10      50.14 r
  U_TEST_BFLY/U48/Z (SC7P5T_BUFX4_CSC20L)                15.98      66.13 r
  U_TEST_BFLY/U1609/Z (SC7P5T_ND2X2_CSC20L)              11.10      77.22 f
  U_TEST_BFLY/U1608/Z (SC7P5T_OAI21X2_CSC20L)            10.25      87.47 r
  U_TEST_BFLY/U3181/Z (SC7P5T_AO22X1_A_CSC20L)           27.30     114.77 r
  U_TEST_BFLY/dout1_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     114.77 r
  U820/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     144.49 r
  do1_re_reg_15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     144.49 r
  data arrival time                                                144.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[8] (input port)
  Endpoint: do1_re_reg_15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[8] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_i[8] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1479/Z (SC7P5T_INVX20_CSC20L)              2.92       2.92 f
  U_TEST_BFLY/U1427/Z (SC7P5T_NR2X2_MR_CSC20L)            8.39      11.31 r
  U_TEST_BFLY/U978/Z (SC7P5T_ND2IAX2_CSC20L)             15.36      26.67 r
  U_TEST_BFLY/U85/Z (SC7P5T_BUFX4_P_CSC20L)              21.61      48.28 r
  U_TEST_BFLY/U1607/Z (SC7P5T_ND2X2_CSC20L)              11.97      60.25 f
  U_TEST_BFLY/U1606/Z (SC7P5T_OAI21X2_CSC20L)            10.58      70.83 r
  U_TEST_BFLY/U1609/Z (SC7P5T_ND2X2_CSC20L)              13.58      84.41 f
  U_TEST_BFLY/U1608/Z (SC7P5T_OAI21X2_CSC20L)            10.25      94.66 r
  U_TEST_BFLY/U3181/Z (SC7P5T_AO22X1_A_CSC20L)           27.30     121.96 r
  U_TEST_BFLY/dout1_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     121.96 r
  U820/Z (SC7P5T_MUX2X1_A_CSC20L)                        29.72     151.67 r
  do1_re_reg_15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     151.67 r
  data arrival time                                                151.67
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[7] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[7] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_i[7] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1697/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.47      20.47 r
  U_TEST_BFLY/U1699/Z (SC7P5T_INVX4_CSC20L)               9.87      30.34 f
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)                8.19      38.53 r
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              22.15      60.68 r
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.16      69.84 f
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               10.42      80.27 r
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)                8.59      88.85 f
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)            14.26     103.11 r
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)                9.74     112.85 f
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)            13.36     126.21 r
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)           11.95     138.15 f
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             18.13     156.29 f
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.86     164.15 r
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)            12.25     176.40 f
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     176.40 f
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     176.40 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     176.40 f
  data arrival time                                                176.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[6] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[6] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[6] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1610/Z (SC7P5T_AO22IA1A2X4_CSC20L)        17.98      17.98 f
  U_TEST_BFLY/U3100/Z (SC7P5T_INVX1_CSC20L)              14.94      32.92 r
  U_TEST_BFLY/U3113/Z (SC7P5T_ND2X1_MR_CSC20L)           16.17      49.08 f
  U_TEST_BFLY/U701/Z (SC7P5T_AN2X2_CSC20L)               20.87      69.96 f
  U_TEST_BFLY/U702/Z (SC7P5T_INVX3_CSC20L)                8.54      78.50 r
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)               10.17      88.67 f
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              18.17     106.83 f
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.14     115.97 r
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               12.87     128.84 f
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)               11.52     140.36 r
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)             9.82     150.18 f
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)               10.07     160.25 r
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)             9.09     169.34 f
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)            8.25     177.59 r
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             30.31     207.90 r
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.72     215.63 f
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)             8.94     224.57 r
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     224.57 r
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     224.57 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     224.57 r
  data arrival time                                                224.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[5] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[5] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[5] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2851/Z (SC7P5T_INVX1_CSC20L)              11.68      11.68 r
  U_TEST_BFLY/U158/Z (SC7P5T_OA22IA1A2X2_CSC20L)         27.97      39.65 r
  U_TEST_BFLY/U126/Z (SC7P5T_BUFX4_CSC20L)               17.65      57.30 r
  U_TEST_BFLY/U332/Z (SC7P5T_ND2X3_CSC20L)                9.95      67.25 f
  U_TEST_BFLY/U331/Z (SC7P5T_ND2X2_CSC20L)               10.14      77.40 r
  U_TEST_BFLY/U3112/Z (SC7P5T_ND2X1_MR_CSC20L)           13.95      91.35 f
  U_TEST_BFLY/U3113/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     104.89 r
  U_TEST_BFLY/U701/Z (SC7P5T_AN2X2_CSC20L)               23.56     128.45 r
  U_TEST_BFLY/U702/Z (SC7P5T_INVX3_CSC20L)                8.55     137.00 f
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)                8.37     145.37 r
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              22.15     167.52 r
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.16     176.68 f
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               10.42     187.11 r
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)                8.59     195.69 f
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)            14.26     209.95 r
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)                9.74     219.69 f
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)            13.36     233.05 r
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)           11.95     244.99 f
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             18.13     263.13 f
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.86     270.99 r
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)            12.25     283.24 f
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     283.24 f
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     283.24 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     283.24 f
  data arrival time                                                283.24
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[4] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[4] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_i[4] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2719/Z (SC7P5T_NR2IAX1_CSC20L)            22.27      22.27 r
  U_TEST_BFLY/U2021/Z (SC7P5T_OA22X1_CSC20L)             31.76      54.03 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX2_CSC20L)              10.80      64.83 f
  U_TEST_BFLY/U3110/Z (SC7P5T_ND2X1_MR_CSC20L)           11.45      76.28 r
  U_TEST_BFLY/U3111/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      91.74 f
  U_TEST_BFLY/U3112/Z (SC7P5T_ND2X1_MR_CSC20L)           13.71     105.45 r
  U_TEST_BFLY/U3113/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46     120.91 f
  U_TEST_BFLY/U701/Z (SC7P5T_AN2X2_CSC20L)               20.87     141.78 f
  U_TEST_BFLY/U702/Z (SC7P5T_INVX3_CSC20L)                8.54     150.32 r
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)               10.17     160.49 f
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              18.17     178.66 f
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.14     187.80 r
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               12.87     200.66 f
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)               11.52     212.19 r
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)             9.82     222.00 f
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)               10.07     232.07 r
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)             9.09     241.17 f
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)            8.25     249.42 r
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             30.31     279.73 r
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.72     287.45 f
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)             8.94     296.40 r
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     296.40 r
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     296.40 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     296.40 r
  data arrival time                                                296.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[3] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[3] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[3] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1361/Z (SC7P5T_OA22IA1A2X3_CSC20L)        20.27      20.27 f
  U_TEST_BFLY/U993/Z (SC7P5T_INVX4_CSC20L)                8.50      28.77 r
  U_TEST_BFLY/U184/Z (SC7P5T_INVX4_CSC20L)                7.16      35.93 f
  U_TEST_BFLY/U272/Z (SC7P5T_ND2X2_CSC20L)                8.32      44.25 r
  U_TEST_BFLY/U271/Z (SC7P5T_ND2X2_CSC20L)               11.96      56.21 f
  U_TEST_BFLY/U3104/Z (SC7P5T_INVX1_CSC20L)              11.37      67.58 r
  U_TEST_BFLY/U3108/Z (SC7P5T_ND2X1_MR_CSC20L)           14.18      81.76 f
  U_TEST_BFLY/U3109/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86      95.62 r
  U_TEST_BFLY/U3110/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     110.41 f
  U_TEST_BFLY/U3111/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     124.11 r
  U_TEST_BFLY/U3112/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     139.56 f
  U_TEST_BFLY/U3113/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     153.10 r
  U_TEST_BFLY/U701/Z (SC7P5T_AN2X2_CSC20L)               23.56     176.66 r
  U_TEST_BFLY/U702/Z (SC7P5T_INVX3_CSC20L)                8.55     185.21 f
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)                8.37     193.58 r
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              22.15     215.73 r
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.16     224.89 f
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               10.42     235.31 r
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)                8.59     243.90 f
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)            14.26     258.16 r
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)                9.74     267.90 f
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)            13.36     281.25 r
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)           11.95     293.20 f
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             18.13     311.33 f
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.86     319.20 r
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)            12.25     331.44 f
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     331.44 f
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     331.44 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     331.44 f
  data arrival time                                                331.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[2] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[2] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[2] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2481/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1428/Z (SC7P5T_NR2X2_MR_CSC20L)            9.59      18.48 f
  U_TEST_BFLY/U928/Z (SC7P5T_AO21X4_P_CSC20L)            31.34      49.82 f
  U_TEST_BFLY/U922/Z (SC7P5T_INVX6_CSC20L)                8.31      58.13 r
  U_TEST_BFLY/U204/Z (SC7P5T_INVX6_CSC20L)                5.96      64.09 f
  U_TEST_BFLY/U1826/Z (SC7P5T_INVX2_CSC20L)               6.85      70.94 r
  U_TEST_BFLY/U590/Z (SC7P5T_ND2X2_CSC20L)                9.77      80.71 f
  U_TEST_BFLY/U589/Z (SC7P5T_ND2IAX2_CSC20L)             10.62      91.33 r
  U_TEST_BFLY/U272/Z (SC7P5T_ND2X2_CSC20L)               12.24     103.57 f
  U_TEST_BFLY/U271/Z (SC7P5T_ND2X2_CSC20L)               10.64     114.21 r
  U_TEST_BFLY/U2021/Z (SC7P5T_OA22X1_CSC20L)             28.50     142.71 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX2_CSC20L)              10.80     153.51 f
  U_TEST_BFLY/U3110/Z (SC7P5T_ND2X1_MR_CSC20L)           11.45     164.96 r
  U_TEST_BFLY/U3111/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46     180.42 f
  U_TEST_BFLY/U3112/Z (SC7P5T_ND2X1_MR_CSC20L)           13.71     194.13 r
  U_TEST_BFLY/U3113/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46     209.59 f
  U_TEST_BFLY/U701/Z (SC7P5T_AN2X2_CSC20L)               20.87     230.46 f
  U_TEST_BFLY/U702/Z (SC7P5T_INVX3_CSC20L)                8.54     239.00 r
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)               10.17     249.17 f
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              18.17     267.34 f
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.14     276.48 r
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               12.87     289.34 f
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)               11.52     300.87 r
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)             9.82     310.68 f
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)               10.07     320.75 r
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)             9.09     329.85 f
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)            8.25     338.10 r
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             30.31     368.41 r
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.72     376.13 f
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)             8.94     385.08 r
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     385.08 r
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     385.08 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     385.08 r
  data arrival time                                                385.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[1] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[1] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[1] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2477/Z (SC7P5T_OR2X2_A_CSC20L)            19.06      19.06 f
  U_TEST_BFLY/U1542/Z (SC7P5T_AO22X2_CSC20L)             23.86      42.92 f
  U_TEST_BFLY/U1543/Z (SC7P5T_INVX2_CSC20L)               7.60      50.52 r
  U_TEST_BFLY/U3103/Z (SC7P5T_INVX1_CSC20L)               9.36      59.88 f
  U_TEST_BFLY/U3106/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      76.87 r
  U_TEST_BFLY/U295/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      95.64 r
  U_TEST_BFLY/U296/Z (SC7P5T_INVX2_CSC20L)                6.69     102.33 f
  U_TEST_BFLY/U3107/Z (SC7P5T_OAI21X1_CSC20L)            17.19     119.52 r
  U_TEST_BFLY/U3108/Z (SC7P5T_ND2X1_MR_CSC20L)           17.67     137.19 f
  U_TEST_BFLY/U3109/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     151.05 r
  U_TEST_BFLY/U3110/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     165.84 f
  U_TEST_BFLY/U3111/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     179.54 r
  U_TEST_BFLY/U3112/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     194.99 f
  U_TEST_BFLY/U3113/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     208.53 r
  U_TEST_BFLY/U701/Z (SC7P5T_AN2X2_CSC20L)               23.56     232.09 r
  U_TEST_BFLY/U702/Z (SC7P5T_INVX3_CSC20L)                8.55     240.64 f
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)                8.37     249.01 r
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              22.15     271.16 r
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.16     280.32 f
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               10.42     290.75 r
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)                8.59     299.33 f
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)            14.26     313.59 r
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)                9.74     323.33 f
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)            13.36     336.69 r
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)           11.95     348.63 f
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             18.13     366.77 f
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.86     374.63 r
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)            12.25     386.88 f
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     386.88 f
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     386.88 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     386.88 f
  data arrival time                                                386.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[0] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[0] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[0] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U533/Z (SC7P5T_ND2X8_CSC20L)                4.28       4.28 r
  U_TEST_BFLY/U212/Z (SC7P5T_INVX4_CSC20L)                6.15      10.43 f
  U_TEST_BFLY/U1542/Z (SC7P5T_AO22X2_CSC20L)             23.83      34.26 f
  U_TEST_BFLY/U1543/Z (SC7P5T_INVX2_CSC20L)               7.60      41.86 r
  U_TEST_BFLY/U3103/Z (SC7P5T_INVX1_CSC20L)               9.36      51.22 f
  U_TEST_BFLY/U3106/Z (SC7P5T_NR2X1_MR_CSC20L)           16.99      68.21 r
  U_TEST_BFLY/U295/Z (SC7P5T_OR2X2_A_CSC20L)             18.77      86.98 r
  U_TEST_BFLY/U296/Z (SC7P5T_INVX2_CSC20L)                6.69      93.67 f
  U_TEST_BFLY/U3107/Z (SC7P5T_OAI21X1_CSC20L)            17.19     110.86 r
  U_TEST_BFLY/U3108/Z (SC7P5T_ND2X1_MR_CSC20L)           17.67     128.54 f
  U_TEST_BFLY/U3109/Z (SC7P5T_ND2X1_MR_CSC20L)           13.86     142.39 r
  U_TEST_BFLY/U3110/Z (SC7P5T_ND2X1_MR_CSC20L)           14.79     157.18 f
  U_TEST_BFLY/U3111/Z (SC7P5T_ND2X1_MR_CSC20L)           13.70     170.88 r
  U_TEST_BFLY/U3112/Z (SC7P5T_ND2X1_MR_CSC20L)           15.45     186.33 f
  U_TEST_BFLY/U3113/Z (SC7P5T_ND2X1_MR_CSC20L)           13.54     199.87 r
  U_TEST_BFLY/U701/Z (SC7P5T_AN2X2_CSC20L)               23.56     223.44 r
  U_TEST_BFLY/U702/Z (SC7P5T_INVX3_CSC20L)                8.55     231.98 f
  U_TEST_BFLY/U711/Z (SC7P5T_ND2X2_CSC20L)                8.37     240.35 r
  U_TEST_BFLY/U1881/Z (SC7P5T_AN2X2_CSC20L)              22.15     262.50 r
  U_TEST_BFLY/U1110/Z (SC7P5T_INVX3_CSC20L)               9.16     271.66 f
  U_TEST_BFLY/U870/Z (SC7P5T_ND2X2_CSC20L)               10.42     282.09 r
  U_TEST_BFLY/U869/Z (SC7P5T_NR2X3_CSC20L)                8.59     290.67 f
  U_TEST_BFLY/U881/Z (SC7P5T_NR2X2_MR_CSC20L)            14.26     304.93 r
  U_TEST_BFLY/U880/Z (SC7P5T_NR2X3_CSC20L)                9.74     314.67 f
  U_TEST_BFLY/U895/Z (SC7P5T_NR2X2_MR_CSC20L)            13.36     328.03 r
  U_TEST_BFLY/U3178/Z (SC7P5T_ND2X1_MR_CSC20L)           11.95     339.97 f
  U_TEST_BFLY/U700/Z (SC7P5T_OA211X2_CSC20L)             18.13     358.11 f
  U_TEST_BFLY/U30/Z (SC7P5T_INVX1_CSC20L)                 7.86     365.97 r
  U_TEST_BFLY/U3179/Z (SC7P5T_OAI21X1_CSC20L)            12.25     378.22 f
  U_TEST_BFLY/dout2_i[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     378.22 f
  U_SHIFT_REG_HIGH/data_in_real[10] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     378.22 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     378.22 f
  data arrival time                                                378.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[175] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[175] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[175] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3873/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1946/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[174] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[174] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[174] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2167/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[173] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[173] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[173] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3512/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1781/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1773/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[172] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[172] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[172] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1801/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1800/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[171] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[171] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[171] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2179/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1347/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3523/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3524/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.62 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.52 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.44 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.04 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.30 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     219.51 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.51 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.51 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.51 f
  data arrival time                                                219.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[170] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[170] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[170] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2789/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1918/Z (SC7P5T_OA22X2_CSC20L)             24.65      33.55 r
  U_TEST_BFLY/U1312/Z (SC7P5T_INVX2_CSC20L)               7.78      41.33 f
  U_TEST_BFLY/U3516/Z (SC7P5T_INVX1_CSC20L)               9.53      50.86 r
  U_TEST_BFLY/U3521/Z (SC7P5T_ND2X1_MR_CSC20L)           14.19      65.05 f
  U_TEST_BFLY/U3522/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62      78.67 r
  U_TEST_BFLY/U3523/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93      93.60 f
  U_TEST_BFLY/U3524/Z (SC7P5T_OAI21X1_CSC20L)            13.84     107.44 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     124.93 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40     139.34 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     157.26 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     171.18 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     182.52 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     198.89 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     209.96 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     239.86 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     247.18 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     272.12 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     281.33 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     281.33 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     281.33 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     281.33 f
  data arrival time                                                281.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[169] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[169] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[169] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2214/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2213/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1321/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U451/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U444/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U445/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3521/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3522/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     100.89 r
  U_TEST_BFLY/U3523/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     115.82 f
  U_TEST_BFLY/U3524/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.66 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.15 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.56 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.48 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.40 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.74 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.12 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     232.19 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.08 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     269.40 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.34 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     303.55 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.55 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.55 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.55 f
  data arrival time                                                303.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[168] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[168] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[168] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1652/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1651/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U430/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U423/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U117/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U451/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U444/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U445/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3521/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3522/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     131.73 r
  U_TEST_BFLY/U3523/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     146.66 f
  U_TEST_BFLY/U3524/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.50 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.00 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.40 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.32 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.25 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.58 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     251.96 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     263.03 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     292.92 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     300.24 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.18 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     334.39 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.39 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.39 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.39 f
  data arrival time                                                334.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[167] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[167] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U404/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U406/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U405/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U175/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U430/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U423/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U117/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U451/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U444/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U445/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3521/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3522/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     162.85 r
  U_TEST_BFLY/U3523/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     177.78 f
  U_TEST_BFLY/U3524/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.62 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.11 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.51 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.43 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.36 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.69 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.07 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     294.14 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.03 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     331.35 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.29 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     365.50 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.50 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.50 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.50 f
  data arrival time                                                365.50
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[166] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[166] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[166] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2275/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U857/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U858/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U406/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U405/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U175/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U430/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U423/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U117/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U451/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U444/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U445/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3521/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3522/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     194.42 r
  U_TEST_BFLY/U3523/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     209.36 f
  U_TEST_BFLY/U3524/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.19 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.69 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.09 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.01 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     286.94 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.27 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.65 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     325.72 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.61 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     362.93 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     387.87 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     397.08 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.08 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.08 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.08 f
  data arrival time                                                397.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[165] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[165] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[165] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U550/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3520/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U857/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U858/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U406/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U405/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U175/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U430/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U423/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U117/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U451/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U444/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U445/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3521/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3522/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     186.85 r
  U_TEST_BFLY/U3523/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     201.78 f
  U_TEST_BFLY/U3524/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.62 r
  U_TEST_BFLY/U3525/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.11 f
  U_TEST_BFLY/U3526/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.52 r
  U_TEST_BFLY/U3527/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.44 f
  U_TEST_BFLY/U3772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.36 r
  U_TEST_BFLY/U3773/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.70 f
  U_TEST_BFLY/U3872/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.08 r
  U_TEST_BFLY/U3874/Z (SC7P5T_INVX1_CSC20L)              11.07     318.15 f
  U_TEST_BFLY/U745/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.04 f
  U_TEST_BFLY/U746/Z (SC7P5T_INVX2_CSC20L)                7.32     355.36 r
  U_TEST_BFLY/U2063/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.30 r
  U_TEST_BFLY/U2064/Z (SC7P5T_INVX1_CSC20L)               9.21     389.51 f
  U_TEST_BFLY/dout2_i[191] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.51 f
  U_SHIFT_REG_HIGH/data_in_real[191] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.51 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.51 f
  data arrival time                                                389.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[164] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[164] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[164] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3936/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1940/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[163] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[163] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[163] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2163/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[162] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[162] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[162] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3548/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1782/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1775/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[161] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[161] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[161] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1803/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1802/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[160] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[160] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[160] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2174/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1349/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3558/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3559/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[159] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[159] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[159] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2759/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1923/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3556/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3557/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3558/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3559/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[158] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[158] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[158] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2216/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2215/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1308/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U452/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U446/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U447/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3556/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3557/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3558/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3559/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[157] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[157] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[157] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1664/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1663/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U431/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U424/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U118/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U452/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U446/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U447/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3556/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3557/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3558/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3559/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[156] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[156] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[156] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U396/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U398/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U397/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U174/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U431/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U424/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U118/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U452/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U446/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U447/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3556/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3557/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.95 r
  U_TEST_BFLY/U3558/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.90 f
  U_TEST_BFLY/U3559/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.74 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.24 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.64 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.56 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.48 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.82 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.20 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     294.27 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.16 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     331.48 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.42 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     365.63 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.63 f
  data arrival time                                                365.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[155] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[155] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2315/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U859/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U860/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U398/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U397/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U174/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U431/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U424/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U118/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U452/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U446/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U447/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3556/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3557/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.53 r
  U_TEST_BFLY/U3558/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.48 f
  U_TEST_BFLY/U3559/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.32 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.82 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.22 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.14 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.06 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.40 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.78 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     325.85 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.74 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     363.06 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     388.00 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     397.21 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.21 f
  data arrival time                                                397.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[154] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[154] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[154] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U554/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3555/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U859/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U860/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U398/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U397/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U174/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U431/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U424/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U118/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U452/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U446/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U447/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3556/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3557/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.95 r
  U_TEST_BFLY/U3558/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.90 f
  U_TEST_BFLY/U3559/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.75 r
  U_TEST_BFLY/U3560/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.24 f
  U_TEST_BFLY/U3561/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.65 r
  U_TEST_BFLY/U3562/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.57 f
  U_TEST_BFLY/U3614/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.49 r
  U_TEST_BFLY/U3615/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.83 f
  U_TEST_BFLY/U3935/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.20 r
  U_TEST_BFLY/U3937/Z (SC7P5T_INVX1_CSC20L)              11.07     318.27 f
  U_TEST_BFLY/U737/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.17 f
  U_TEST_BFLY/U738/Z (SC7P5T_INVX2_CSC20L)                7.32     355.48 r
  U_TEST_BFLY/U2061/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.43 r
  U_TEST_BFLY/U2062/Z (SC7P5T_INVX1_CSC20L)               9.21     389.64 f
  U_TEST_BFLY/dout2_i[179] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/data_in_real[179] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.64 f
  data arrival time                                                389.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[153] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[153] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[153] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3927/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1939/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[152] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[152] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[152] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2168/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[151] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[151] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[151] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3295/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1796/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1785/Z (SC7P5T_OA21X2_CSC20L)             22.56      39.22 r
  U_TEST_BFLY/U1786/Z (SC7P5T_INVX2_CSC20L)               7.73      46.95 f
  U_TEST_BFLY/U3296/Z (SC7P5T_INVX1_CSC20L)               9.54      56.49 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           14.19      70.68 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      84.60 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      95.94 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     112.31 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     123.38 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     153.28 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     160.60 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     185.54 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     194.75 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     194.75 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     194.75 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     194.75 f
  data arrival time                                                194.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[150] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[150] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[150] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1813/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1812/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[149] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[149] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[149] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2187/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1378/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3306/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3307/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[148] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[148] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[148] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2753/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1922/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3304/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3305/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3306/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3307/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[147] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[147] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[147] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2218/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2217/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1313/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U526/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U515/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U516/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3304/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3305/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3306/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3307/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[146] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[146] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[146] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1650/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1649/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U507/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U499/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U124/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U526/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U515/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U516/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3304/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3305/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3306/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3307/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[145] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[145] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[145] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U479/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U495/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U490/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U181/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U507/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U499/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U124/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U526/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U515/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U516/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3304/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3305/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.95 r
  U_TEST_BFLY/U3306/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.90 f
  U_TEST_BFLY/U3307/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.74 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.24 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.64 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.56 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.48 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.82 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.20 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     294.27 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.16 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     331.48 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.42 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     365.63 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.63 f
  data arrival time                                                365.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[144] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[144] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[144] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2267/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U865/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U866/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U495/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U490/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U181/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U507/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U499/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U124/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U526/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U515/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U516/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3304/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3305/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.53 r
  U_TEST_BFLY/U3306/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.48 f
  U_TEST_BFLY/U3307/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.32 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.82 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.22 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.14 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.06 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.40 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.78 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     325.85 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.74 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     363.06 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     388.00 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     397.21 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.21 f
  data arrival time                                                397.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[143] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[143] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U573/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3303/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U865/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U866/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U495/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U490/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U181/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U507/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U499/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U124/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U526/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U515/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U516/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3304/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3305/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.95 r
  U_TEST_BFLY/U3306/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.90 f
  U_TEST_BFLY/U3307/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.75 r
  U_TEST_BFLY/U3308/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.24 f
  U_TEST_BFLY/U3309/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.65 r
  U_TEST_BFLY/U3310/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.57 f
  U_TEST_BFLY/U3624/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.49 r
  U_TEST_BFLY/U3625/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.83 f
  U_TEST_BFLY/U3926/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.20 r
  U_TEST_BFLY/U3928/Z (SC7P5T_INVX1_CSC20L)              11.07     318.27 f
  U_TEST_BFLY/U735/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.17 f
  U_TEST_BFLY/U736/Z (SC7P5T_INVX2_CSC20L)                7.32     355.48 r
  U_TEST_BFLY/U2019/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.43 r
  U_TEST_BFLY/U2020/Z (SC7P5T_INVX1_CSC20L)               9.21     389.64 f
  U_TEST_BFLY/dout2_i[167] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/data_in_real[167] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.64 f
  data arrival time                                                389.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[142] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[142] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[142] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3918/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1938/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[141] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[141] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[141] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2164/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[140] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[140] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[140] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3331/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1797/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1787/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[139] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[139] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[139] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1815/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1814/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[138] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[138] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[138] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2183/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1364/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3341/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3342/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[137] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[137] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[137] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2813/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1912/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3339/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3340/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3341/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3342/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[136] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[136] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[136] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2220/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2219/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1319/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U527/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U517/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U518/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3339/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3340/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3341/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3342/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[135] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[135] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[135] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1658/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1657/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U508/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U500/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U125/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U527/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U517/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U518/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3339/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3340/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3341/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3342/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[134] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[134] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[134] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U482/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U496/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U491/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U182/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U508/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U500/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U125/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U527/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U517/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U518/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3339/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3340/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.95 r
  U_TEST_BFLY/U3341/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.90 f
  U_TEST_BFLY/U3342/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.74 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.24 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.64 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.56 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.48 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.82 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.20 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     294.27 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.16 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     331.48 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.42 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     365.63 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.63 f
  data arrival time                                                365.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[133] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[133] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[133] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2334/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U867/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U868/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U496/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U491/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U182/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U508/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U500/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U125/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U527/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U517/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U518/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3339/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3340/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.53 r
  U_TEST_BFLY/U3341/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.48 f
  U_TEST_BFLY/U3342/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.32 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.82 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.22 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.14 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.06 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.40 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.78 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     325.85 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.74 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     363.06 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     388.00 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     397.21 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.21 f
  data arrival time                                                397.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[132] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[132] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[132] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U561/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3338/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U867/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U868/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U496/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U491/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U182/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U508/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U500/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U125/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U527/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U517/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U518/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3339/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3340/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.95 r
  U_TEST_BFLY/U3341/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.90 f
  U_TEST_BFLY/U3342/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.75 r
  U_TEST_BFLY/U3343/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.24 f
  U_TEST_BFLY/U3344/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.65 r
  U_TEST_BFLY/U3345/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.57 f
  U_TEST_BFLY/U3604/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.49 r
  U_TEST_BFLY/U3605/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.83 f
  U_TEST_BFLY/U3917/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.20 r
  U_TEST_BFLY/U3919/Z (SC7P5T_INVX1_CSC20L)              11.07     318.27 f
  U_TEST_BFLY/U733/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.17 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                7.32     355.48 r
  U_TEST_BFLY/U2017/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.43 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX1_CSC20L)               9.21     389.64 f
  U_TEST_BFLY/dout2_i[155] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/data_in_real[155] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.64 f
  data arrival time                                                389.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[131] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[131] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3882/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1947/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[130] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[130] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[130] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2155/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[129] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[129] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[129] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3402/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1778/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1767/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[128] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[128] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[128] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1819/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1818/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[127] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[127] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[127] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2189/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1370/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3412/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3413/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[126] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[126] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[126] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1929/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3410/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3411/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3412/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3413/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[125] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[125] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[125] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2222/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2221/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1306/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U510/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U503/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U504/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3410/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3411/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3412/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3413/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[124] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[124] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[124] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1656/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1655/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U493/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U487/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U121/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U510/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U503/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U504/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3410/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3411/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3412/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3413/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[123] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[123] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[123] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U466/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.31      21.31 r
  U_TEST_BFLY/U484/Z (SC7P5T_NR2X3_CSC20L)                9.62      30.92 f
  U_TEST_BFLY/U471/Z (SC7P5T_OR2X2_A_CSC20L)             22.64      53.57 f
  U_TEST_BFLY/U179/Z (SC7P5T_INVX2_CSC20L)                8.27      61.83 r
  U_TEST_BFLY/U493/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.72 f
  U_TEST_BFLY/U487/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      90.92 f
  U_TEST_BFLY/U121/Z (SC7P5T_INVX2_CSC20L)                8.29      99.21 r
  U_TEST_BFLY/U510/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.08 f
  U_TEST_BFLY/U503/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.01 f
  U_TEST_BFLY/U504/Z (SC7P5T_INVX2_CSC20L)                7.39     135.40 r
  U_TEST_BFLY/U3410/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.05 f
  U_TEST_BFLY/U3411/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.77 r
  U_TEST_BFLY/U3412/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.72 f
  U_TEST_BFLY/U3413/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.56 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.06 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.46 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.38 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.30 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.64 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.02 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     294.09 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     323.98 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     331.30 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.24 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     365.45 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.45 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.45 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.45 f
  data arrival time                                                365.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[122] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[122] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[122] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2348/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U851/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U852/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U484/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U471/Z (SC7P5T_OR2X2_A_CSC20L)             22.64      85.31 f
  U_TEST_BFLY/U179/Z (SC7P5T_INVX2_CSC20L)                8.27      93.57 r
  U_TEST_BFLY/U493/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.46 f
  U_TEST_BFLY/U487/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.66 f
  U_TEST_BFLY/U121/Z (SC7P5T_INVX2_CSC20L)                8.29     130.96 r
  U_TEST_BFLY/U510/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.82 f
  U_TEST_BFLY/U503/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.75 f
  U_TEST_BFLY/U504/Z (SC7P5T_INVX2_CSC20L)                7.39     167.14 r
  U_TEST_BFLY/U3410/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.79 f
  U_TEST_BFLY/U3411/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.51 r
  U_TEST_BFLY/U3412/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.46 f
  U_TEST_BFLY/U3413/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.30 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.80 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.20 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.12 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.05 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.38 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.76 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     325.83 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.72 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     363.04 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     387.98 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     397.19 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.19 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.19 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.19 f
  data arrival time                                                397.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[121] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[121] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[121] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U557/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3409/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U851/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U852/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U484/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U471/Z (SC7P5T_OR2X2_A_CSC20L)             22.64      77.74 f
  U_TEST_BFLY/U179/Z (SC7P5T_INVX2_CSC20L)                8.27      86.00 r
  U_TEST_BFLY/U493/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.89 f
  U_TEST_BFLY/U487/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.09 f
  U_TEST_BFLY/U121/Z (SC7P5T_INVX2_CSC20L)                8.29     123.38 r
  U_TEST_BFLY/U510/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.25 f
  U_TEST_BFLY/U503/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.18 f
  U_TEST_BFLY/U504/Z (SC7P5T_INVX2_CSC20L)                7.39     159.57 r
  U_TEST_BFLY/U3410/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.22 f
  U_TEST_BFLY/U3411/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.94 r
  U_TEST_BFLY/U3412/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.89 f
  U_TEST_BFLY/U3413/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.73 r
  U_TEST_BFLY/U3414/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.23 f
  U_TEST_BFLY/U3415/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.63 r
  U_TEST_BFLY/U3416/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.55 f
  U_TEST_BFLY/U3629/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.47 r
  U_TEST_BFLY/U3630/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.81 f
  U_TEST_BFLY/U3881/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.19 r
  U_TEST_BFLY/U3883/Z (SC7P5T_INVX1_CSC20L)              11.07     318.26 f
  U_TEST_BFLY/U739/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.15 f
  U_TEST_BFLY/U740/Z (SC7P5T_INVX2_CSC20L)                7.32     355.47 r
  U_TEST_BFLY/U2015/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.41 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX1_CSC20L)               9.21     389.62 f
  U_TEST_BFLY/dout2_i[143] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.62 f
  U_SHIFT_REG_HIGH/data_in_real[143] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.62 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.62 f
  data arrival time                                                389.62
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[120] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[120] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[120] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3909/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1950/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[119] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[119] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2169/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[118] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[118] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[118] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3260/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1795/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1783/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[117] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[117] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[117] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1811/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1810/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[116] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[116] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[116] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2176/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1363/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3270/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3271/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[115] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[115] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[115] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2777/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1926/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3268/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3269/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3270/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3271/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[114] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[114] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[114] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2224/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2223/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1332/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U525/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U513/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U514/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3268/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3269/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3270/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3271/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[113] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[113] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[113] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1662/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1661/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U506/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U498/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U123/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U525/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U513/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U514/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3268/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3269/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3270/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3271/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[112] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[112] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[112] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U476/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U494/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U489/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U180/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U506/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U498/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U123/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U525/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U513/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U514/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3268/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3269/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.95 r
  U_TEST_BFLY/U3270/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.90 f
  U_TEST_BFLY/U3271/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.74 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.24 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.64 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.56 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.48 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.82 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.20 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     294.27 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.16 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     331.48 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.42 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     365.63 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.63 f
  data arrival time                                                365.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[111] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[111] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[111] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2418/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U863/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U864/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U494/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U489/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U180/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U506/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U498/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U123/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U525/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U513/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U514/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3268/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3269/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.53 r
  U_TEST_BFLY/U3270/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.48 f
  U_TEST_BFLY/U3271/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.32 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.82 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.22 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.14 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.06 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.40 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.78 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     325.85 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.74 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     363.06 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     388.00 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     397.21 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.21 f
  data arrival time                                                397.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[110] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[110] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[110] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U559/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3267/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U863/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U864/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U494/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U489/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U180/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U506/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U498/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U123/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U525/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U513/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U514/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3268/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3269/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.95 r
  U_TEST_BFLY/U3270/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.90 f
  U_TEST_BFLY/U3271/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.75 r
  U_TEST_BFLY/U3272/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.24 f
  U_TEST_BFLY/U3273/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.65 r
  U_TEST_BFLY/U3274/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.57 f
  U_TEST_BFLY/U3634/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.49 r
  U_TEST_BFLY/U3635/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.83 f
  U_TEST_BFLY/U3908/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.20 r
  U_TEST_BFLY/U3910/Z (SC7P5T_INVX1_CSC20L)              11.07     318.27 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.17 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.32     355.48 r
  U_TEST_BFLY/U2013/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.43 r
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX1_CSC20L)               9.21     389.64 f
  U_TEST_BFLY/dout2_i[131] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/data_in_real[131] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.64 f
  data arrival time                                                389.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[109] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[109] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[109] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3900/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1949/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[108] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[108] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[108] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2161/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[107] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[107] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3442/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1779/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1769/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[106] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[106] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[106] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1821/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1820/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[105] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[105] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[105] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2178/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1351/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3452/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3453/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[104] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[104] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[104] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2807/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1921/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3450/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3451/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3452/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3453/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[103] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[103] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[103] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2226/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2225/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1335/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U485/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U472/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U473/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3450/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3451/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3452/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3453/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[102] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[102] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[102] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1654/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1653/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U463/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U459/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U119/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U485/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U472/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U473/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3450/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3451/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3452/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3453/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[101] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[101] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[101] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U434/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U449/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U441/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U177/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U463/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U459/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U119/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U485/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U472/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U473/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3450/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3451/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.95 r
  U_TEST_BFLY/U3452/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.90 f
  U_TEST_BFLY/U3453/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.74 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.24 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.64 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.56 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.48 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.82 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.20 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     294.27 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.16 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     331.48 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.42 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     365.63 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.63 f
  data arrival time                                                365.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[100] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[100] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[100] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2464/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U853/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U854/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U449/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U441/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U177/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U463/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U459/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U119/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U485/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U472/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U473/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3450/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3451/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.53 r
  U_TEST_BFLY/U3452/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.48 f
  U_TEST_BFLY/U3453/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.32 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.82 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.22 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.14 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.06 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.40 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.78 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     325.85 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.74 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     363.06 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     388.00 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     397.21 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.21 f
  data arrival time                                                397.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[99] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[99] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[99] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U555/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3449/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U853/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U854/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U449/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U441/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U177/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U463/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U459/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U119/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U485/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U472/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U473/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3450/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3451/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.95 r
  U_TEST_BFLY/U3452/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.90 f
  U_TEST_BFLY/U3453/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.75 r
  U_TEST_BFLY/U3454/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.24 f
  U_TEST_BFLY/U3455/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.65 r
  U_TEST_BFLY/U3456/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.57 f
  U_TEST_BFLY/U3609/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.49 r
  U_TEST_BFLY/U3610/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.83 f
  U_TEST_BFLY/U3899/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.20 r
  U_TEST_BFLY/U3901/Z (SC7P5T_INVX1_CSC20L)              11.07     318.27 f
  U_TEST_BFLY/U731/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.17 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                7.32     355.48 r
  U_TEST_BFLY/U2059/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.43 r
  U_TEST_BFLY/U2060/Z (SC7P5T_INVX1_CSC20L)               9.21     389.64 f
  U_TEST_BFLY/dout2_i[119] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.64 f
  data arrival time                                                389.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[98] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[98] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[98] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3891/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1948/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[97] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[97] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[97] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2159/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[96] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[96] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[96] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3477/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1780/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1771/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[95] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[95] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1799/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1798/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[94] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[94] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[94] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2182/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1350/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3487/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3488/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[93] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[93] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[93] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2819/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1913/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3485/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3486/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3487/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3488/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[92] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[92] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[92] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2228/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2227/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1333/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U450/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U442/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U443/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3485/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3486/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3487/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3488/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[91] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[91] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[91] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1646/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1645/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U429/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U422/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U116/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U450/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U442/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U443/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3485/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3486/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3487/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3488/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[90] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[90] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[90] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U412/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U414/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U413/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U176/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U429/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U422/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U116/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U450/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U442/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U443/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3485/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3486/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.95 r
  U_TEST_BFLY/U3487/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.90 f
  U_TEST_BFLY/U3488/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.74 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.24 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.64 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.56 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.48 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.82 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.20 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     294.27 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.16 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     331.48 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.42 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     365.63 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.63 f
  data arrival time                                                365.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[89] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[89] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[89] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2408/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U855/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U856/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U414/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U413/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U176/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U429/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U422/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U116/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U450/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U442/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U443/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3485/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3486/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.53 r
  U_TEST_BFLY/U3487/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.48 f
  U_TEST_BFLY/U3488/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.32 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.82 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.22 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.14 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.06 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.40 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.78 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     325.85 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.74 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     363.06 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     388.00 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     397.21 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.21 f
  data arrival time                                                397.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[88] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[88] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[88] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U548/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3484/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U855/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U856/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U414/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U413/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U176/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U429/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U422/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U116/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U450/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U442/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U443/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3485/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3486/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.95 r
  U_TEST_BFLY/U3487/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.90 f
  U_TEST_BFLY/U3488/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.75 r
  U_TEST_BFLY/U3489/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.24 f
  U_TEST_BFLY/U3490/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.65 r
  U_TEST_BFLY/U3491/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.57 f
  U_TEST_BFLY/U3619/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.49 r
  U_TEST_BFLY/U3620/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.83 f
  U_TEST_BFLY/U3890/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.20 r
  U_TEST_BFLY/U3892/Z (SC7P5T_INVX1_CSC20L)              11.07     318.27 f
  U_TEST_BFLY/U715/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.17 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                7.32     355.48 r
  U_TEST_BFLY/U2081/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.43 r
  U_TEST_BFLY/U2082/Z (SC7P5T_INVX1_CSC20L)               9.21     389.64 f
  U_TEST_BFLY/dout2_i[107] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/data_in_real[107] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.64 f
  data arrival time                                                389.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[87] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[87] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[87] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3955/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1942/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[86] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[86] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[86] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2165/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[85] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[85] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[85] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3366/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1777/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1765/Z (SC7P5T_OA21X2_CSC20L)             22.56      39.22 r
  U_TEST_BFLY/U1766/Z (SC7P5T_INVX2_CSC20L)               7.73      46.95 f
  U_TEST_BFLY/U3367/Z (SC7P5T_INVX1_CSC20L)               9.54      56.49 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           14.19      70.68 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      84.60 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      95.94 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     112.31 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     123.38 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     153.28 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     160.60 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     185.54 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     194.75 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     194.75 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     194.75 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     194.75 f
  data arrival time                                                194.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[84] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[84] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[84] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1817/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1816/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[83] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[83] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2185/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1376/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3377/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3378/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[82] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[82] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[82] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2741/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1930/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3375/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3376/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3377/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3378/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[81] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[81] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[81] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2230/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2229/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1331/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U509/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U501/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U502/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3375/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3376/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3377/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3378/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[80] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[80] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[80] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1668/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1667/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U492/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U486/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.99 f
  U_TEST_BFLY/U120/Z (SC7P5T_INVX2_CSC20L)                8.29      68.28 r
  U_TEST_BFLY/U509/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.15 f
  U_TEST_BFLY/U501/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.08 f
  U_TEST_BFLY/U502/Z (SC7P5T_INVX2_CSC20L)                7.39     104.47 r
  U_TEST_BFLY/U3375/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.12 f
  U_TEST_BFLY/U3376/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.84 r
  U_TEST_BFLY/U3377/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.79 f
  U_TEST_BFLY/U3378/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.63 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.12 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.53 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.45 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.37 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.71 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     263.16 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.05 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     300.37 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.31 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     334.52 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.52 f
  data arrival time                                                334.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[79] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[79] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[79] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U469/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U483/Z (SC7P5T_NR2X3_CSC20L)                9.67      31.09 f
  U_TEST_BFLY/U470/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      53.75 f
  U_TEST_BFLY/U178/Z (SC7P5T_INVX2_CSC20L)                8.27      62.01 r
  U_TEST_BFLY/U492/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      68.90 f
  U_TEST_BFLY/U486/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      91.10 f
  U_TEST_BFLY/U120/Z (SC7P5T_INVX2_CSC20L)                8.29      99.39 r
  U_TEST_BFLY/U509/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     106.26 f
  U_TEST_BFLY/U501/Z (SC7P5T_AO21X2_CSC20L)              21.93     128.19 f
  U_TEST_BFLY/U502/Z (SC7P5T_INVX2_CSC20L)                7.39     135.58 r
  U_TEST_BFLY/U3375/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     149.23 f
  U_TEST_BFLY/U3376/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     162.95 r
  U_TEST_BFLY/U3377/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     177.90 f
  U_TEST_BFLY/U3378/Z (SC7P5T_OAI21X1_CSC20L)            13.84     191.74 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     209.24 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40     223.64 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     241.56 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     255.48 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     266.82 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     283.20 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     294.27 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     324.16 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     331.48 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     356.42 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     365.63 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     365.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     365.63 f
  data arrival time                                                365.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[78] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[78] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[78] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2525/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U849/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U850/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U483/Z (SC7P5T_NR2X3_CSC20L)                8.96      62.67 f
  U_TEST_BFLY/U470/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      85.33 f
  U_TEST_BFLY/U178/Z (SC7P5T_INVX2_CSC20L)                8.27      93.59 r
  U_TEST_BFLY/U492/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89     100.48 f
  U_TEST_BFLY/U486/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     122.68 f
  U_TEST_BFLY/U120/Z (SC7P5T_INVX2_CSC20L)                8.29     130.97 r
  U_TEST_BFLY/U509/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     137.84 f
  U_TEST_BFLY/U501/Z (SC7P5T_AO21X2_CSC20L)              21.93     159.77 f
  U_TEST_BFLY/U502/Z (SC7P5T_INVX2_CSC20L)                7.39     167.16 r
  U_TEST_BFLY/U3375/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     180.81 f
  U_TEST_BFLY/U3376/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     194.53 r
  U_TEST_BFLY/U3377/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     209.48 f
  U_TEST_BFLY/U3378/Z (SC7P5T_OAI21X1_CSC20L)            13.84     223.32 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     240.82 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40     255.22 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     273.14 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     287.06 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     298.40 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     314.78 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     325.85 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     355.74 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     363.06 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     388.00 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     397.21 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     397.21 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     397.21 f
  data arrival time                                                397.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[77] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[77] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[77] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U546/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3374/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U849/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U850/Z (SC7P5T_INVX2_CSC20L)                9.93      46.14 r
  U_TEST_BFLY/U483/Z (SC7P5T_NR2X3_CSC20L)                8.96      55.09 f
  U_TEST_BFLY/U470/Z (SC7P5T_OR2X2_A_CSC20L)             22.66      77.75 f
  U_TEST_BFLY/U178/Z (SC7P5T_INVX2_CSC20L)                8.27      86.02 r
  U_TEST_BFLY/U492/Z (SC7P5T_NR2X2_MR_CSC20L)             6.89      92.91 f
  U_TEST_BFLY/U486/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     115.11 f
  U_TEST_BFLY/U120/Z (SC7P5T_INVX2_CSC20L)                8.29     123.40 r
  U_TEST_BFLY/U509/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     130.26 f
  U_TEST_BFLY/U501/Z (SC7P5T_AO21X2_CSC20L)              21.93     152.19 f
  U_TEST_BFLY/U502/Z (SC7P5T_INVX2_CSC20L)                7.39     159.58 r
  U_TEST_BFLY/U3375/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     173.23 f
  U_TEST_BFLY/U3376/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     186.95 r
  U_TEST_BFLY/U3377/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     201.90 f
  U_TEST_BFLY/U3378/Z (SC7P5T_OAI21X1_CSC20L)            13.84     215.75 r
  U_TEST_BFLY/U3379/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     233.24 f
  U_TEST_BFLY/U3380/Z (SC7P5T_OAI21X1_CSC20L)            14.40     247.65 r
  U_TEST_BFLY/U3381/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     265.57 f
  U_TEST_BFLY/U3782/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     279.49 r
  U_TEST_BFLY/U3783/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     290.83 f
  U_TEST_BFLY/U3954/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     307.20 r
  U_TEST_BFLY/U3956/Z (SC7P5T_INVX1_CSC20L)              11.07     318.27 f
  U_TEST_BFLY/U747/Z (SC7P5T_AO22X2_CSC20L)              29.89     348.17 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                7.32     355.48 r
  U_TEST_BFLY/U2011/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     380.43 r
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX1_CSC20L)               9.21     389.64 f
  U_TEST_BFLY/dout2_i[95] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/data_in_real[95] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     389.64 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     389.64 f
  data arrival time                                                389.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[76] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[76] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[76] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U4444/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1933/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[75] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[75] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[75] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2166/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[74] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[74] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[74] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3787/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1764/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1757/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[73] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[73] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[73] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1794/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1793/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[72] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[72] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[72] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2173/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1368/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3802/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3803/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[71] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[71] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2765/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1924/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3800/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3801/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3802/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3803/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[70] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[70] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[70] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2232/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2231/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1305/Z (SC7P5T_INVX3_CSC20L)               8.53      36.08 r
  U_TEST_BFLY/U3799/Z (SC7P5T_NR2X1_MR_CSC20L)            9.55      45.64 f
  U_TEST_BFLY/U333/Z (SC7P5T_AO21X2_CSC20L)              23.28      68.92 f
  U_TEST_BFLY/U334/Z (SC7P5T_INVX2_CSC20L)                7.39      76.31 r
  U_TEST_BFLY/U3800/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      89.96 f
  U_TEST_BFLY/U3801/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     103.68 r
  U_TEST_BFLY/U3802/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     118.63 f
  U_TEST_BFLY/U3803/Z (SC7P5T_OAI21X1_CSC20L)            13.84     132.47 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     149.97 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40     164.37 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     182.29 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     196.22 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     207.55 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     223.93 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     235.00 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     264.89 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     272.21 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     297.15 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     306.36 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     306.36 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     306.36 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     306.36 f
  data arrival time                                                306.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[69] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[69] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[69] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1672/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1671/Z (SC7P5T_INVX2_CSC20L)               8.78      28.98 r
  U_TEST_BFLY/U3797/Z (SC7P5T_NR2X1_MR_CSC20L)            9.31      38.28 f
  U_TEST_BFLY/U3798/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61      54.89 r
  U_TEST_BFLY/U3799/Z (SC7P5T_NR2X1_MR_CSC20L)           12.57      67.46 f
  U_TEST_BFLY/U333/Z (SC7P5T_AO21X2_CSC20L)              23.28      90.74 f
  U_TEST_BFLY/U334/Z (SC7P5T_INVX2_CSC20L)                7.39      98.13 r
  U_TEST_BFLY/U3800/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     111.78 f
  U_TEST_BFLY/U3801/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     125.50 r
  U_TEST_BFLY/U3802/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     140.45 f
  U_TEST_BFLY/U3803/Z (SC7P5T_OAI21X1_CSC20L)            13.84     154.29 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     171.79 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40     186.19 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     204.11 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     218.04 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     229.37 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     245.75 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     256.82 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     286.71 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     294.03 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     318.97 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     328.18 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     328.18 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     328.18 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     328.18 f
  data arrival time                                                328.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[68] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[68] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[68] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2172/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.92      23.92 r
  U_TEST_BFLY/U3795/Z (SC7P5T_NR2X1_MR_CSC20L)           12.65      36.57 f
  U_TEST_BFLY/U3796/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61      53.17 r
  U_TEST_BFLY/U3797/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32      65.49 f
  U_TEST_BFLY/U3798/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61      82.10 r
  U_TEST_BFLY/U3799/Z (SC7P5T_NR2X1_MR_CSC20L)           12.57      94.67 f
  U_TEST_BFLY/U333/Z (SC7P5T_AO21X2_CSC20L)              23.28     117.95 f
  U_TEST_BFLY/U334/Z (SC7P5T_INVX2_CSC20L)                7.39     125.34 r
  U_TEST_BFLY/U3800/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     138.99 f
  U_TEST_BFLY/U3801/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     152.71 r
  U_TEST_BFLY/U3802/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     167.66 f
  U_TEST_BFLY/U3803/Z (SC7P5T_OAI21X1_CSC20L)            13.84     181.50 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     199.00 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40     213.40 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     231.32 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     245.25 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     256.58 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     272.96 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     284.03 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     313.92 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     321.24 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     346.18 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     355.39 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     355.39 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     355.39 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     355.39 f
  data arrival time                                                355.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[67] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[67] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[67] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2495/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U847/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U848/Z (SC7P5T_INVX2_CSC20L)                7.52      51.30 r
  U_TEST_BFLY/U3795/Z (SC7P5T_NR2X1_MR_CSC20L)            8.94      60.24 f
  U_TEST_BFLY/U3796/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61      76.84 r
  U_TEST_BFLY/U3797/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32      89.16 f
  U_TEST_BFLY/U3798/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61     105.77 r
  U_TEST_BFLY/U3799/Z (SC7P5T_NR2X1_MR_CSC20L)           12.57     118.34 f
  U_TEST_BFLY/U333/Z (SC7P5T_AO21X2_CSC20L)              23.28     141.62 f
  U_TEST_BFLY/U334/Z (SC7P5T_INVX2_CSC20L)                7.39     149.01 r
  U_TEST_BFLY/U3800/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     162.66 f
  U_TEST_BFLY/U3801/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     176.38 r
  U_TEST_BFLY/U3802/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     191.33 f
  U_TEST_BFLY/U3803/Z (SC7P5T_OAI21X1_CSC20L)            13.84     205.17 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     222.67 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40     237.07 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     254.99 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     268.92 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     280.25 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     296.63 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     307.70 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     337.59 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     344.91 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     369.85 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     379.06 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     379.06 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     379.06 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     379.06 f
  data arrival time                                                379.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[66] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[66] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[66] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U552/Z (SC7P5T_ND2X6_CSC20L)                4.77       4.77 r
  U_TEST_BFLY/U3794/Z (SC7P5T_INVX1_CSC20L)               7.67      12.45 f
  U_TEST_BFLY/U847/Z (SC7P5T_AO22X2_CSC20L)              23.76      36.20 f
  U_TEST_BFLY/U848/Z (SC7P5T_INVX2_CSC20L)                7.52      43.72 r
  U_TEST_BFLY/U3795/Z (SC7P5T_NR2X1_MR_CSC20L)            8.94      52.66 f
  U_TEST_BFLY/U3796/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61      69.27 r
  U_TEST_BFLY/U3797/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32      81.59 f
  U_TEST_BFLY/U3798/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61      98.19 r
  U_TEST_BFLY/U3799/Z (SC7P5T_NR2X1_MR_CSC20L)           12.57     110.76 f
  U_TEST_BFLY/U333/Z (SC7P5T_AO21X2_CSC20L)              23.28     134.04 f
  U_TEST_BFLY/U334/Z (SC7P5T_INVX2_CSC20L)                7.39     141.44 r
  U_TEST_BFLY/U3800/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     155.08 f
  U_TEST_BFLY/U3801/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     168.80 r
  U_TEST_BFLY/U3802/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     183.76 f
  U_TEST_BFLY/U3803/Z (SC7P5T_OAI21X1_CSC20L)            13.84     197.60 r
  U_TEST_BFLY/U3804/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     215.09 f
  U_TEST_BFLY/U3805/Z (SC7P5T_OAI21X1_CSC20L)            14.40     229.50 r
  U_TEST_BFLY/U3806/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     247.42 f
  U_TEST_BFLY/U3807/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     261.34 r
  U_TEST_BFLY/U3808/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     272.68 f
  U_TEST_BFLY/U4446/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     289.05 r
  U_TEST_BFLY/U4447/Z (SC7P5T_INVX1_CSC20L)              11.07     300.13 f
  U_TEST_BFLY/U751/Z (SC7P5T_AO22X2_CSC20L)              29.89     330.02 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                7.32     337.34 r
  U_TEST_BFLY/U2079/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     362.28 r
  U_TEST_BFLY/U2080/Z (SC7P5T_INVX1_CSC20L)               9.21     371.49 f
  U_TEST_BFLY/dout2_i[83] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     371.49 f
  U_SHIFT_REG_HIGH/data_in_real[83] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     371.49 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     371.49 f
  data arrival time                                                371.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[65] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[65] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[65] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U4427/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1943/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[64] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[64] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[64] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2160/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[63] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[63] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[63] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3639/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1760/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1749/Z (SC7P5T_OA21X2_CSC20L)             22.56      39.22 r
  U_TEST_BFLY/U1750/Z (SC7P5T_INVX2_CSC20L)               7.73      46.95 f
  U_TEST_BFLY/U3640/Z (SC7P5T_INVX1_CSC20L)               9.54      56.49 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           14.19      70.68 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      84.60 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      95.94 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     112.31 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     123.38 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     153.28 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     160.60 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     185.54 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     194.75 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     194.75 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     194.75 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     194.75 f
  data arrival time                                                194.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[62] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[62] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[62] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1807/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1806/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[61] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[61] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[61] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2180/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1359/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3650/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3651/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.63 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.53 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.45 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.05 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.31 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     219.52 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.52 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.52 f
  data arrival time                                                219.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[60] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[60] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[60] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2795/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1919/Z (SC7P5T_OA22X2_CSC20L)             27.32      36.22 r
  U_TEST_BFLY/U3648/Z (SC7P5T_ND2X1_MR_CSC20L)           15.04      51.26 f
  U_TEST_BFLY/U3649/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72      64.98 r
  U_TEST_BFLY/U3650/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95      79.93 f
  U_TEST_BFLY/U3651/Z (SC7P5T_OAI21X1_CSC20L)            13.84      93.78 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     111.27 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40     125.67 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     143.59 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     157.52 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     168.85 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     185.23 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     196.30 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     226.19 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     233.51 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     258.45 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     267.66 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     267.66 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     267.66 f
  data arrival time                                                267.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[59] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[59] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2234/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2233/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1320/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U436/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U427/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U428/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3648/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3649/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     100.99 r
  U_TEST_BFLY/U3650/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     115.94 f
  U_TEST_BFLY/U3651/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.79 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.28 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.69 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.61 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.53 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.87 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.24 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     232.31 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.21 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     269.53 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.47 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     303.68 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.68 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.68 f
  data arrival time                                                303.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[58] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[58] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[58] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1666/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1665/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U416/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U415/Z (SC7P5T_OR2X2_A_CSC20L)             22.34      60.13 f
  U_TEST_BFLY/U114/Z (SC7P5T_INVX2_CSC20L)                8.29      68.42 r
  U_TEST_BFLY/U436/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.28 f
  U_TEST_BFLY/U427/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.21 f
  U_TEST_BFLY/U428/Z (SC7P5T_INVX2_CSC20L)                7.39     104.60 r
  U_TEST_BFLY/U3648/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.25 f
  U_TEST_BFLY/U3649/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     131.97 r
  U_TEST_BFLY/U3650/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     146.92 f
  U_TEST_BFLY/U3651/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.76 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.26 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.66 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.58 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.51 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.84 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.22 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     263.29 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.18 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     300.50 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.44 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     334.65 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.65 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.65 f
  data arrival time                                                334.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[57] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[57] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[57] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U380/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U382/Z (SC7P5T_NR2X3_CSC20L)               10.35      31.77 f
  U_TEST_BFLY/U381/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      45.08 r
  U_TEST_BFLY/U416/Z (SC7P5T_NR2X2_MR_CSC20L)             8.64      53.72 f
  U_TEST_BFLY/U415/Z (SC7P5T_OR2X2_A_CSC20L)             22.34      76.06 f
  U_TEST_BFLY/U114/Z (SC7P5T_INVX2_CSC20L)                8.29      84.35 r
  U_TEST_BFLY/U436/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      91.21 f
  U_TEST_BFLY/U427/Z (SC7P5T_AO21X2_CSC20L)              21.93     113.14 f
  U_TEST_BFLY/U428/Z (SC7P5T_INVX2_CSC20L)                7.39     120.53 r
  U_TEST_BFLY/U3648/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     134.18 f
  U_TEST_BFLY/U3649/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     147.90 r
  U_TEST_BFLY/U3650/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     162.85 f
  U_TEST_BFLY/U3651/Z (SC7P5T_OAI21X1_CSC20L)            13.84     176.70 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     194.19 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40     208.59 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     226.52 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     240.44 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     251.77 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     268.15 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     279.22 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     309.11 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     316.43 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     341.38 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     350.58 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     350.58 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     350.58 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     350.58 f
  data arrival time                                                350.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[56] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[56] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[56] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2506/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U839/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U840/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U382/Z (SC7P5T_NR2X3_CSC20L)                9.54      63.25 f
  U_TEST_BFLY/U381/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      76.55 r
  U_TEST_BFLY/U416/Z (SC7P5T_NR2X2_MR_CSC20L)             8.64      85.20 f
  U_TEST_BFLY/U415/Z (SC7P5T_OR2X2_A_CSC20L)             22.34     107.53 f
  U_TEST_BFLY/U114/Z (SC7P5T_INVX2_CSC20L)                8.29     115.82 r
  U_TEST_BFLY/U436/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     122.69 f
  U_TEST_BFLY/U427/Z (SC7P5T_AO21X2_CSC20L)              21.93     144.62 f
  U_TEST_BFLY/U428/Z (SC7P5T_INVX2_CSC20L)                7.39     152.01 r
  U_TEST_BFLY/U3648/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     165.66 f
  U_TEST_BFLY/U3649/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     179.38 r
  U_TEST_BFLY/U3650/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     194.33 f
  U_TEST_BFLY/U3651/Z (SC7P5T_OAI21X1_CSC20L)            13.84     208.17 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     225.67 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40     240.07 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     257.99 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     271.91 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     283.25 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     299.63 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     310.70 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     340.59 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     347.91 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     372.85 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     382.06 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     382.06 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     382.06 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     382.06 f
  data arrival time                                                382.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[55] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[55] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[55] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U208/Z (SC7P5T_ND2X4_CSC20L)                5.24       5.24 r
  U_TEST_BFLY/U3647/Z (SC7P5T_INVX1_CSC20L)               8.00      13.24 f
  U_TEST_BFLY/U839/Z (SC7P5T_AO22X2_CSC20L)              23.79      37.02 f
  U_TEST_BFLY/U840/Z (SC7P5T_INVX2_CSC20L)                9.93      46.96 r
  U_TEST_BFLY/U382/Z (SC7P5T_NR2X3_CSC20L)                9.54      56.49 f
  U_TEST_BFLY/U381/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      69.80 r
  U_TEST_BFLY/U416/Z (SC7P5T_NR2X2_MR_CSC20L)             8.64      78.44 f
  U_TEST_BFLY/U415/Z (SC7P5T_OR2X2_A_CSC20L)             22.34     100.78 f
  U_TEST_BFLY/U114/Z (SC7P5T_INVX2_CSC20L)                8.29     109.07 r
  U_TEST_BFLY/U436/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     115.93 f
  U_TEST_BFLY/U427/Z (SC7P5T_AO21X2_CSC20L)              21.93     137.86 f
  U_TEST_BFLY/U428/Z (SC7P5T_INVX2_CSC20L)                7.39     145.25 r
  U_TEST_BFLY/U3648/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     158.90 f
  U_TEST_BFLY/U3649/Z (SC7P5T_ND2X1_MR_CSC20L)           13.72     172.62 r
  U_TEST_BFLY/U3650/Z (SC7P5T_ND2X1_MR_CSC20L)           14.95     187.57 f
  U_TEST_BFLY/U3651/Z (SC7P5T_OAI21X1_CSC20L)            13.84     201.42 r
  U_TEST_BFLY/U3652/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     218.91 f
  U_TEST_BFLY/U3653/Z (SC7P5T_OAI21X1_CSC20L)            14.40     233.31 r
  U_TEST_BFLY/U3654/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     251.24 f
  U_TEST_BFLY/U3655/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     265.16 r
  U_TEST_BFLY/U3656/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     276.49 f
  U_TEST_BFLY/U4429/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     292.87 r
  U_TEST_BFLY/U4430/Z (SC7P5T_INVX1_CSC20L)              11.07     303.94 f
  U_TEST_BFLY/U749/Z (SC7P5T_AO22X2_CSC20L)              29.89     333.84 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                7.32     341.15 r
  U_TEST_BFLY/U2033/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     366.10 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.21     375.31 f
  U_TEST_BFLY/dout2_i[71] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     375.31 f
  U_SHIFT_REG_HIGH/data_in_real[71] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     375.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     375.31 f
  data arrival time                                                375.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[54] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[54] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[54] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U4476/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1934/Z (SC7P5T_OA22X2_CSC20L)             24.92      34.25 r
  U_TEST_BFLY/U1310/Z (SC7P5T_INVX2_CSC20L)               7.77      42.02 f
  U_TEST_BFLY/U4477/Z (SC7P5T_INVX1_CSC20L)              11.03      53.05 r
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              27.87      80.92 r
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.12      88.04 f
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           22.75     110.79 f
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.42     120.21 r
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     120.21 r
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     120.21 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     120.21 r
  data arrival time                                                120.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[53] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[53] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[53] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2158/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[52] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[52] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[52] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3706/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1762/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1753/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3721/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3722/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[51] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[51] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[51] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1790/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1789/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3719/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3720/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3721/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3722/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[50] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[50] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[50] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2188/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1375/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3717/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3718/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.62 r
  U_TEST_BFLY/U3719/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3720/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.52 r
  U_TEST_BFLY/U3721/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.44 f
  U_TEST_BFLY/U3722/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.04 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.30 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     219.51 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.51 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.51 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.51 f
  data arrival time                                                219.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[49] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[49] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[49] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2771/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1925/Z (SC7P5T_OA22X2_CSC20L)             24.65      33.55 r
  U_TEST_BFLY/U1316/Z (SC7P5T_INVX2_CSC20L)               7.78      41.33 f
  U_TEST_BFLY/U3710/Z (SC7P5T_INVX1_CSC20L)               9.53      50.86 r
  U_TEST_BFLY/U3715/Z (SC7P5T_ND2X1_MR_CSC20L)           14.19      65.05 f
  U_TEST_BFLY/U3716/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62      78.67 r
  U_TEST_BFLY/U3717/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93      93.61 f
  U_TEST_BFLY/U3718/Z (SC7P5T_OAI21X1_CSC20L)            13.84     107.44 r
  U_TEST_BFLY/U3719/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     124.94 f
  U_TEST_BFLY/U3720/Z (SC7P5T_OAI21X1_CSC20L)            14.40     139.34 r
  U_TEST_BFLY/U3721/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     157.26 f
  U_TEST_BFLY/U3722/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     171.19 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     182.52 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     198.90 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07     209.97 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89     239.86 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     247.18 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     272.12 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     281.33 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     281.33 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     281.33 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     281.33 f
  data arrival time                                                281.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[48] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[48] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[48] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2236/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2235/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1314/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U352/Z (SC7P5T_NR2X2_MR_CSC20L)             8.08      44.82 f
  U_TEST_BFLY/U351/Z (SC7P5T_AOI21X2_CSC20L)             11.21      56.03 r
  U_TEST_BFLY/U3715/Z (SC7P5T_ND2X1_MR_CSC20L)           15.42      71.45 f
  U_TEST_BFLY/U3716/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62      85.07 r
  U_TEST_BFLY/U3717/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     100.01 f
  U_TEST_BFLY/U3718/Z (SC7P5T_OAI21X1_CSC20L)            13.84     113.84 r
  U_TEST_BFLY/U3719/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     131.34 f
  U_TEST_BFLY/U3720/Z (SC7P5T_OAI21X1_CSC20L)            14.40     145.74 r
  U_TEST_BFLY/U3721/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     163.66 f
  U_TEST_BFLY/U3722/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     177.59 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     188.92 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     205.30 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07     216.37 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89     246.26 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     253.58 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     278.52 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     287.73 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     287.73 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     287.73 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     287.73 f
  data arrival time                                                287.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[47] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[47] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1644/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1643/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U350/Z (SC7P5T_NR2X2_MR_CSC20L)             8.41      38.53 f
  U_TEST_BFLY/U349/Z (SC7P5T_NR2X2_MR_CSC20L)            13.06      51.59 r
  U_TEST_BFLY/U352/Z (SC7P5T_NR2X2_MR_CSC20L)             9.23      60.82 f
  U_TEST_BFLY/U351/Z (SC7P5T_AOI21X2_CSC20L)             11.21      72.03 r
  U_TEST_BFLY/U3715/Z (SC7P5T_ND2X1_MR_CSC20L)           15.42      87.45 f
  U_TEST_BFLY/U3716/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     101.08 r
  U_TEST_BFLY/U3717/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     116.01 f
  U_TEST_BFLY/U3718/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.85 r
  U_TEST_BFLY/U3719/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.34 f
  U_TEST_BFLY/U3720/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.74 r
  U_TEST_BFLY/U3721/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.67 f
  U_TEST_BFLY/U3722/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.59 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.92 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.30 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07     232.37 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.26 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     269.58 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.53 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     303.74 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.74 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.74 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.74 f
  data arrival time                                                303.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[46] (input port)
  Endpoint: do1_im_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[46] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[46] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U346/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U345/Z (SC7P5T_ND2X2_CSC20L)               12.12      33.54 f
  U_TEST_BFLY/U2581/Z (SC7P5T_OAI21X1_CSC20L)            11.84      45.37 r
  U_TEST_BFLY/U2582/Z (SC7P5T_NR2X1_MR_CSC20L)           13.94      59.31 f
  U_TEST_BFLY/U2768/Z (SC7P5T_AOI21X1_MR_CSC20L)         18.03      77.34 r
  U_TEST_BFLY/U2770/Z (SC7P5T_AOI21X1_MR_CSC20L)         19.61      96.95 f
  U_TEST_BFLY/U2772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.74     110.70 r
  U_TEST_BFLY/U2893/Z (SC7P5T_OA21X1_CSC20L)             28.79     139.48 r
  U_TEST_BFLY/U3054/Z (SC7P5T_AO22IA1A2X1_CSC20L)        29.12     168.60 r
  U_TEST_BFLY/U3055/Z (SC7P5T_NR2X1_MR_CSC20L)           13.11     181.71 f
  U_TEST_BFLY/U1209/Z (SC7P5T_ND2IAX2_CSC20L)            24.11     205.82 f
  U_TEST_BFLY/U3056/CON (SC7P5T_FCGENIX1_CSC20L)         20.16     225.97 r
  U_TEST_BFLY/U3057/Z (SC7P5T_ND2X1_MR_CSC20L)           17.45     243.42 f
  U_TEST_BFLY/U4592/Z (SC7P5T_OAI21X1_CSC20L)            13.92     257.34 r
  U_TEST_BFLY/U4593/Z (SC7P5T_INVX1_CSC20L)              14.73     272.07 f
  U_TEST_BFLY/U4594/Z (SC7P5T_AOI22X1_CSC20L)            17.95     290.02 r
  U_TEST_BFLY/dout1_q[58] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     290.02 r
  U811/Z (SC7P5T_MUX2X1_A_CSC20L)                        31.30     321.32 r
  do1_im_reg_11__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     321.32 r
  data arrival time                                                321.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[45] (input port)
  Endpoint: do1_im_reg_11__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[45] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[45] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2534/Z (SC7P5T_OR2X2_A_CSC20L)            12.53      12.53 r
  U_TEST_BFLY/U2535/Z (SC7P5T_ND2X1_MR_CSC20L)           16.27      28.81 f
  U_TEST_BFLY/U341/Z (SC7P5T_INVX2_CSC20L)               13.91      42.71 r
  U_TEST_BFLY/U339/Z (SC7P5T_NR2X3_CSC20L)                8.98      51.69 f
  U_TEST_BFLY/U343/Z (SC7P5T_AOI21X2_CSC20L)             12.30      63.99 r
  U_TEST_BFLY/U345/Z (SC7P5T_ND2X2_CSC20L)               11.12      75.11 f
  U_TEST_BFLY/U2581/Z (SC7P5T_OAI21X1_CSC20L)            11.84      86.95 r
  U_TEST_BFLY/U2582/Z (SC7P5T_NR2X1_MR_CSC20L)           13.94     100.89 f
  U_TEST_BFLY/U2768/Z (SC7P5T_AOI21X1_MR_CSC20L)         18.03     118.92 r
  U_TEST_BFLY/U2770/Z (SC7P5T_AOI21X1_MR_CSC20L)         19.61     138.53 f
  U_TEST_BFLY/U2772/Z (SC7P5T_ND2X1_MR_CSC20L)           13.74     152.27 r
  U_TEST_BFLY/U2893/Z (SC7P5T_OA21X1_CSC20L)             28.79     181.06 r
  U_TEST_BFLY/U3054/Z (SC7P5T_AO22IA1A2X1_CSC20L)        29.12     210.18 r
  U_TEST_BFLY/U3055/Z (SC7P5T_NR2X1_MR_CSC20L)           13.11     223.28 f
  U_TEST_BFLY/U1209/Z (SC7P5T_ND2IAX2_CSC20L)            24.11     247.39 f
  U_TEST_BFLY/U3056/CON (SC7P5T_FCGENIX1_CSC20L)         20.16     267.55 r
  U_TEST_BFLY/U3057/Z (SC7P5T_ND2X1_MR_CSC20L)           17.45     285.00 f
  U_TEST_BFLY/U4592/Z (SC7P5T_OAI21X1_CSC20L)            13.92     298.92 r
  U_TEST_BFLY/U4593/Z (SC7P5T_INVX1_CSC20L)              14.73     313.65 f
  U_TEST_BFLY/U4594/Z (SC7P5T_AOI22X1_CSC20L)            17.95     331.60 r
  U_TEST_BFLY/dout1_q[58] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     331.60 r
  U811/Z (SC7P5T_MUX2X1_A_CSC20L)                        31.30     362.90 r
  do1_im_reg_11__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     362.90 r
  data arrival time                                                362.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[44] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[44] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[44] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U187/Z (SC7P5T_ND2X4_CSC20L)                5.24       5.24 r
  U_TEST_BFLY/U3714/Z (SC7P5T_INVX1_CSC20L)               8.00      13.24 f
  U_TEST_BFLY/U843/Z (SC7P5T_AO22X2_CSC20L)              23.79      37.02 f
  U_TEST_BFLY/U844/Z (SC7P5T_INVX2_CSC20L)                9.93      46.96 r
  U_TEST_BFLY/U348/Z (SC7P5T_NR2X3_CSC20L)                9.54      56.49 f
  U_TEST_BFLY/U347/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      69.80 r
  U_TEST_BFLY/U350/Z (SC7P5T_NR2X2_MR_CSC20L)             9.53      79.32 f
  U_TEST_BFLY/U349/Z (SC7P5T_NR2X2_MR_CSC20L)            13.06      92.38 r
  U_TEST_BFLY/U352/Z (SC7P5T_NR2X2_MR_CSC20L)             9.23     101.61 f
  U_TEST_BFLY/U351/Z (SC7P5T_AOI21X2_CSC20L)             11.21     112.82 r
  U_TEST_BFLY/U3715/Z (SC7P5T_ND2X1_MR_CSC20L)           15.42     128.24 f
  U_TEST_BFLY/U3716/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     141.87 r
  U_TEST_BFLY/U3717/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     156.80 f
  U_TEST_BFLY/U3718/Z (SC7P5T_OAI21X1_CSC20L)            13.84     170.64 r
  U_TEST_BFLY/U3719/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     188.13 f
  U_TEST_BFLY/U3720/Z (SC7P5T_OAI21X1_CSC20L)            14.40     202.53 r
  U_TEST_BFLY/U3721/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     220.46 f
  U_TEST_BFLY/U3722/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     234.38 r
  U_TEST_BFLY/U3723/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     245.71 f
  U_TEST_BFLY/U4479/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     262.09 r
  U_TEST_BFLY/U4480/Z (SC7P5T_INVX1_CSC20L)              11.07     273.16 f
  U_TEST_BFLY/U721/Z (SC7P5T_AO22X2_CSC20L)              29.89     303.05 f
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.32     310.37 r
  U_TEST_BFLY/U2031/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     335.32 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.21     344.53 f
  U_TEST_BFLY/dout2_i[59] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     344.53 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     344.53 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     344.53 f
  data arrival time                                                344.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[43] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[43] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[43] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U4435/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1932/Z (SC7P5T_OA22X2_CSC20L)             24.92      34.25 r
  U_TEST_BFLY/U1307/Z (SC7P5T_INVX2_CSC20L)               7.77      42.02 f
  U_TEST_BFLY/U4436/Z (SC7P5T_INVX1_CSC20L)              11.03      53.05 r
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              27.87      80.92 r
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.12      88.04 f
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           22.75     110.79 f
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.42     120.21 r
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     120.21 r
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     120.21 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     120.21 r
  data arrival time                                                120.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[42] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[42] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[42] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2162/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[41] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[41] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[41] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3739/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1763/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1755/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3756/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3757/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[40] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[40] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[40] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1792/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1791/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3754/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3755/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3756/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3757/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[39] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[39] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[39] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2181/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1362/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3752/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3753/Z (SC7P5T_OAI21X1_CSC20L)            13.79      45.58 r
  U_TEST_BFLY/U3754/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.07 f
  U_TEST_BFLY/U3755/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.47 r
  U_TEST_BFLY/U3756/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.39 f
  U_TEST_BFLY/U3757/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.32 r
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.65 f
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.03 r
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              11.07     148.10 f
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              29.89     177.99 f
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.32     185.31 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.25 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     219.46 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.46 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.46 f
  data arrival time                                                219.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[38] (input port)
  Endpoint: do1_im_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[38] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[38] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2801/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1920/Z (SC7P5T_OA22X2_CSC20L)             29.32      38.21 r
  U_TEST_BFLY/U1324/Z (SC7P5T_INVX2_CSC20L)               8.29      46.50 f
  U_TEST_BFLY/U2802/Z (SC7P5T_ND2X1_MR_CSC20L)            9.77      56.27 r
  U_TEST_BFLY/U2903/Z (SC7P5T_OA21X1_CSC20L)             28.79      85.06 r
  U_TEST_BFLY/U3074/Z (SC7P5T_AO22IA1A2X1_CSC20L)        29.12     114.18 r
  U_TEST_BFLY/U3075/Z (SC7P5T_NR2X1_MR_CSC20L)           13.11     127.28 f
  U_TEST_BFLY/U1204/Z (SC7P5T_ND2IAX2_CSC20L)            24.11     151.39 f
  U_TEST_BFLY/U3076/CON (SC7P5T_FCGENIX1_CSC20L)         20.16     171.55 r
  U_TEST_BFLY/U3077/Z (SC7P5T_ND2X1_MR_CSC20L)           17.45     189.00 f
  U_TEST_BFLY/U4598/Z (SC7P5T_OAI21X1_CSC20L)            13.92     202.92 r
  U_TEST_BFLY/U4599/Z (SC7P5T_INVX1_CSC20L)              14.73     217.64 f
  U_TEST_BFLY/U4600/Z (SC7P5T_AOI22X1_CSC20L)            17.95     235.60 r
  U_TEST_BFLY/dout1_q[46] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     235.60 r
  U813/Z (SC7P5T_MUX2X1_A_CSC20L)                        31.30     266.90 r
  do1_im_reg_12__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     266.90 r
  data arrival time                                                266.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[37] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[37] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[37] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2238/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2237/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1328/Z (SC7P5T_INVX3_CSC20L)               8.64      36.20 r
  U_TEST_BFLY/U335/Z (SC7P5T_OR2X2_A_CSC20L)             15.71      51.91 r
  U_TEST_BFLY/U113/Z (SC7P5T_INVX2_CSC20L)                6.85      58.76 f
  U_TEST_BFLY/U338/Z (SC7P5T_AOI21X2_CSC20L)             14.00      72.76 r
  U_TEST_BFLY/U337/Z (SC7P5T_ND2X2_CSC20L)               14.09      86.85 f
  U_TEST_BFLY/U3751/Z (SC7P5T_ND2X1_MR_CSC20L)           12.42      99.27 r
  U_TEST_BFLY/U3752/Z (SC7P5T_ND2X1_MR_CSC20L)           14.67     113.95 f
  U_TEST_BFLY/U3753/Z (SC7P5T_OAI21X1_CSC20L)            13.79     127.74 r
  U_TEST_BFLY/U3754/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     145.23 f
  U_TEST_BFLY/U3755/Z (SC7P5T_OAI21X1_CSC20L)            14.40     159.64 r
  U_TEST_BFLY/U3756/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     177.56 f
  U_TEST_BFLY/U3757/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     191.48 r
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     202.82 f
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     219.19 r
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              11.07     230.26 f
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              29.89     260.16 f
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.32     267.48 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     292.42 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     301.63 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     301.63 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     301.63 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     301.63 f
  data arrival time                                                301.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[36] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[36] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[36] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1648/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1647/Z (SC7P5T_INVX2_CSC20L)               8.78      28.98 r
  U_TEST_BFLY/U3749/Z (SC7P5T_NR2X1_MR_CSC20L)            9.31      38.28 f
  U_TEST_BFLY/U3750/Z (SC7P5T_NR2X1_MR_CSC20L)           17.14      55.42 r
  U_TEST_BFLY/U335/Z (SC7P5T_OR2X2_A_CSC20L)             18.83      74.25 r
  U_TEST_BFLY/U113/Z (SC7P5T_INVX2_CSC20L)                6.85      81.10 f
  U_TEST_BFLY/U338/Z (SC7P5T_AOI21X2_CSC20L)             14.00      95.11 r
  U_TEST_BFLY/U337/Z (SC7P5T_ND2X2_CSC20L)               14.09     109.20 f
  U_TEST_BFLY/U3751/Z (SC7P5T_ND2X1_MR_CSC20L)           12.42     121.62 r
  U_TEST_BFLY/U3752/Z (SC7P5T_ND2X1_MR_CSC20L)           14.67     136.29 f
  U_TEST_BFLY/U3753/Z (SC7P5T_OAI21X1_CSC20L)            13.79     150.08 r
  U_TEST_BFLY/U3754/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     167.58 f
  U_TEST_BFLY/U3755/Z (SC7P5T_OAI21X1_CSC20L)            14.40     181.98 r
  U_TEST_BFLY/U3756/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     199.90 f
  U_TEST_BFLY/U3757/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     213.83 r
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     225.16 f
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     241.54 r
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              11.07     252.61 f
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              29.89     282.50 f
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.32     289.82 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     314.76 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     323.97 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     323.97 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     323.97 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     323.97 f
  data arrival time                                                323.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[35] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[35] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2170/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.92      23.92 r
  U_TEST_BFLY/U3747/Z (SC7P5T_NR2X1_MR_CSC20L)           12.65      36.57 f
  U_TEST_BFLY/U3748/Z (SC7P5T_NR2X1_MR_CSC20L)           16.61      53.17 r
  U_TEST_BFLY/U3749/Z (SC7P5T_NR2X1_MR_CSC20L)           12.32      65.49 f
  U_TEST_BFLY/U3750/Z (SC7P5T_NR2X1_MR_CSC20L)           17.14      82.63 r
  U_TEST_BFLY/U335/Z (SC7P5T_OR2X2_A_CSC20L)             18.83     101.46 r
  U_TEST_BFLY/U113/Z (SC7P5T_INVX2_CSC20L)                6.85     108.31 f
  U_TEST_BFLY/U338/Z (SC7P5T_AOI21X2_CSC20L)             14.00     122.32 r
  U_TEST_BFLY/U337/Z (SC7P5T_ND2X2_CSC20L)               14.09     136.41 f
  U_TEST_BFLY/U3751/Z (SC7P5T_ND2X1_MR_CSC20L)           12.42     148.83 r
  U_TEST_BFLY/U3752/Z (SC7P5T_ND2X1_MR_CSC20L)           14.67     163.50 f
  U_TEST_BFLY/U3753/Z (SC7P5T_OAI21X1_CSC20L)            13.79     177.29 r
  U_TEST_BFLY/U3754/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     194.79 f
  U_TEST_BFLY/U3755/Z (SC7P5T_OAI21X1_CSC20L)            14.40     209.19 r
  U_TEST_BFLY/U3756/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     227.11 f
  U_TEST_BFLY/U3757/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     241.04 r
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     252.37 f
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     268.75 r
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              11.07     279.82 f
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              29.89     309.71 f
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.32     317.03 r
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     341.97 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.21     351.18 f
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     351.18 f
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     351.18 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     351.18 f
  data arrival time                                                351.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[34] (input port)
  Endpoint: do1_im_reg_12__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[34] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[34] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2513/Z (SC7P5T_OR2X2_A_CSC20L)            12.53      12.53 r
  U_TEST_BFLY/U2514/Z (SC7P5T_ND2X1_MR_CSC20L)           13.60      26.13 f
  U_TEST_BFLY/U2515/Z (SC7P5T_INVX1_CSC20L)              14.61      40.74 r
  U_TEST_BFLY/U2517/Z (SC7P5T_NR2X1_MR_CSC20L)           11.45      52.19 f
  U_TEST_BFLY/U2537/Z (SC7P5T_AOI21X1_MR_CSC20L)         16.88      69.08 r
  U_TEST_BFLY/U2538/Z (SC7P5T_ND2X1_MR_CSC20L)           16.78      85.86 f
  U_TEST_BFLY/U2575/Z (SC7P5T_OAI21X1_CSC20L)            14.00      99.85 r
  U_TEST_BFLY/U2576/Z (SC7P5T_NR2X1_MR_CSC20L)           13.90     113.75 f
  U_TEST_BFLY/U2798/Z (SC7P5T_AOI21X1_MR_CSC20L)         18.02     131.78 r
  U_TEST_BFLY/U2800/Z (SC7P5T_AOI21X1_MR_CSC20L)         19.61     151.39 f
  U_TEST_BFLY/U2802/Z (SC7P5T_ND2X1_MR_CSC20L)           13.74     165.13 r
  U_TEST_BFLY/U2903/Z (SC7P5T_OA21X1_CSC20L)             28.79     193.91 r
  U_TEST_BFLY/U3074/Z (SC7P5T_AO22IA1A2X1_CSC20L)        29.12     223.03 r
  U_TEST_BFLY/U3075/Z (SC7P5T_NR2X1_MR_CSC20L)           13.11     236.14 f
  U_TEST_BFLY/U1204/Z (SC7P5T_ND2IAX2_CSC20L)            24.11     260.25 f
  U_TEST_BFLY/U3076/CON (SC7P5T_FCGENIX1_CSC20L)         20.16     280.41 r
  U_TEST_BFLY/U3077/Z (SC7P5T_ND2X1_MR_CSC20L)           17.45     297.86 f
  U_TEST_BFLY/U4598/Z (SC7P5T_OAI21X1_CSC20L)            13.92     311.77 r
  U_TEST_BFLY/U4599/Z (SC7P5T_INVX1_CSC20L)              14.73     326.50 f
  U_TEST_BFLY/U4600/Z (SC7P5T_AOI22X1_CSC20L)            17.95     344.45 r
  U_TEST_BFLY/dout1_q[46] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     344.45 r
  U813/Z (SC7P5T_MUX2X1_A_CSC20L)                        31.30     375.76 r
  do1_im_reg_12__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     375.76 r
  data arrival time                                                375.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[33] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[33] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[33] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U544/Z (SC7P5T_ND2X6_CSC20L)                6.15       6.15 f
  U_TEST_BFLY/U3746/Z (SC7P5T_INVX1_CSC20L)               9.57      15.72 r
  U_TEST_BFLY/U845/Z (SC7P5T_AO22X2_CSC20L)              23.52      39.25 r
  U_TEST_BFLY/U846/Z (SC7P5T_INVX2_CSC20L)                7.43      46.67 f
  U_TEST_BFLY/U3747/Z (SC7P5T_NR2X1_MR_CSC20L)           15.24      61.91 r
  U_TEST_BFLY/U3748/Z (SC7P5T_NR2X1_MR_CSC20L)           13.23      75.14 f
  U_TEST_BFLY/U3749/Z (SC7P5T_NR2X1_MR_CSC20L)           15.81      90.95 r
  U_TEST_BFLY/U3750/Z (SC7P5T_NR2X1_MR_CSC20L)           13.20     104.15 f
  U_TEST_BFLY/U335/Z (SC7P5T_OR2X2_A_CSC20L)             22.37     126.52 f
  U_TEST_BFLY/U113/Z (SC7P5T_INVX2_CSC20L)                8.28     134.81 r
  U_TEST_BFLY/U338/Z (SC7P5T_AOI21X2_CSC20L)              9.47     144.28 f
  U_TEST_BFLY/U337/Z (SC7P5T_ND2X2_CSC20L)               12.66     156.94 r
  U_TEST_BFLY/U3751/Z (SC7P5T_ND2X1_MR_CSC20L)           15.16     172.10 f
  U_TEST_BFLY/U3752/Z (SC7P5T_ND2X1_MR_CSC20L)           12.99     185.09 r
  U_TEST_BFLY/U3753/Z (SC7P5T_OAI21X1_CSC20L)            15.83     200.92 f
  U_TEST_BFLY/U3754/Z (SC7P5T_ND2X1_MR_CSC20L)           13.61     214.53 r
  U_TEST_BFLY/U3755/Z (SC7P5T_OAI21X1_CSC20L)            15.87     230.40 f
  U_TEST_BFLY/U3756/Z (SC7P5T_ND2X1_MR_CSC20L)           14.30     244.70 r
  U_TEST_BFLY/U3757/Z (SC7P5T_ND2X1_MR_CSC20L)           15.68     260.38 f
  U_TEST_BFLY/U3758/Z (SC7P5T_NR2X1_MR_CSC20L)           18.62     279.00 r
  U_TEST_BFLY/U4438/Z (SC7P5T_NR2X1_MR_CSC20L)           13.02     292.02 f
  U_TEST_BFLY/U4439/Z (SC7P5T_INVX1_CSC20L)              10.97     302.99 r
  U_TEST_BFLY/U719/Z (SC7P5T_AO22X2_CSC20L)              27.66     330.65 r
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                7.12     337.77 f
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           22.75     360.52 f
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.42     369.94 r
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     369.94 r
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     369.94 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     369.94 r
  data arrival time                                                369.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[32] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[32] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[32] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U4489/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1935/Z (SC7P5T_OA22X2_CSC20L)             28.52      37.85 r
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              28.28      66.13 r
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.12      73.25 f
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           22.75      96.00 f
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.42     105.42 r
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     105.42 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     105.42 r
  data arrival time                                                105.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[31] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[31] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[31] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2156/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3692/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U4491/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U4492/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[30] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[30] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[30] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3677/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1761/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1751/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3690/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3691/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3692/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U4491/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U4492/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[29] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[29] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[29] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1809/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1808/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3688/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3689/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3690/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3691/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3692/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U4491/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U4492/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[28] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[28] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[28] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2186/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1377/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3686/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3687/Z (SC7P5T_OAI21X1_CSC20L)            13.79      45.58 r
  U_TEST_BFLY/U3688/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.07 f
  U_TEST_BFLY/U3689/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.47 r
  U_TEST_BFLY/U3690/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.39 f
  U_TEST_BFLY/U3691/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.32 r
  U_TEST_BFLY/U3692/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.65 f
  U_TEST_BFLY/U4491/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.03 r
  U_TEST_BFLY/U4492/Z (SC7P5T_INVX1_CSC20L)              11.07     148.10 f
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              29.89     177.99 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.32     185.31 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.25 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     219.46 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.46 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.46 f
  data arrival time                                                219.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[27] (input port)
  Endpoint: do1_im_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[27] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[27] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2747/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1931/Z (SC7P5T_OA22X2_CSC20L)             29.32      38.21 r
  U_TEST_BFLY/U1299/Z (SC7P5T_INVX2_CSC20L)               8.29      46.50 f
  U_TEST_BFLY/U2748/Z (SC7P5T_ND2X1_MR_CSC20L)            9.77      56.27 r
  U_TEST_BFLY/U2889/Z (SC7P5T_OA21X1_CSC20L)             28.79      85.06 r
  U_TEST_BFLY/U3089/Z (SC7P5T_AO22IA1A2X1_CSC20L)        29.12     114.18 r
  U_TEST_BFLY/U3090/Z (SC7P5T_NR2X1_MR_CSC20L)           13.11     127.28 f
  U_TEST_BFLY/U1199/Z (SC7P5T_ND2IAX2_CSC20L)            24.11     151.39 f
  U_TEST_BFLY/U3091/CON (SC7P5T_FCGENIX1_CSC20L)         20.16     171.55 r
  U_TEST_BFLY/U3092/Z (SC7P5T_ND2X1_MR_CSC20L)           17.45     189.00 f
  U_TEST_BFLY/U4604/Z (SC7P5T_OAI21X1_CSC20L)            13.92     202.92 r
  U_TEST_BFLY/U4605/Z (SC7P5T_INVX1_CSC20L)              14.73     217.64 f
  U_TEST_BFLY/U4606/Z (SC7P5T_AOI22X1_CSC20L)            17.95     235.60 r
  U_TEST_BFLY/dout1_q[34] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     235.60 r
  U815/Z (SC7P5T_MUX2X1_A_CSC20L)                        31.30     266.90 r
  do1_im_reg_13__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     266.90 r
  data arrival time                                                266.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[26] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[26] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[26] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2240/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2239/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1334/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U365/Z (SC7P5T_NR2X2_MR_CSC20L)             8.08      44.82 f
  U_TEST_BFLY/U368/Z (SC7P5T_AOI21X2_CSC20L)             14.49      59.31 r
  U_TEST_BFLY/U367/Z (SC7P5T_ND2X2_CSC20L)               14.09      73.40 f
  U_TEST_BFLY/U3685/Z (SC7P5T_ND2X1_MR_CSC20L)           12.42      85.82 r
  U_TEST_BFLY/U3686/Z (SC7P5T_ND2X1_MR_CSC20L)           14.67     100.49 f
  U_TEST_BFLY/U3687/Z (SC7P5T_OAI21X1_CSC20L)            13.79     114.29 r
  U_TEST_BFLY/U3688/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     131.78 f
  U_TEST_BFLY/U3689/Z (SC7P5T_OAI21X1_CSC20L)            14.40     146.18 r
  U_TEST_BFLY/U3690/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     164.10 f
  U_TEST_BFLY/U3691/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     178.03 r
  U_TEST_BFLY/U3692/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     189.36 f
  U_TEST_BFLY/U4491/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     205.74 r
  U_TEST_BFLY/U4492/Z (SC7P5T_INVX1_CSC20L)              11.07     216.81 f
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              29.89     246.70 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.32     254.02 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     278.96 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     288.17 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     288.17 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     288.17 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.17 f
  data arrival time                                                288.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[25] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[25] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[25] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1670/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1669/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U364/Z (SC7P5T_NR2X2_MR_CSC20L)             8.41      38.53 f
  U_TEST_BFLY/U363/Z (SC7P5T_NR2X2_MR_CSC20L)            13.06      51.59 r
  U_TEST_BFLY/U365/Z (SC7P5T_NR2X2_MR_CSC20L)             9.23      60.82 f
  U_TEST_BFLY/U368/Z (SC7P5T_AOI21X2_CSC20L)             14.49      75.31 r
  U_TEST_BFLY/U367/Z (SC7P5T_ND2X2_CSC20L)               14.09      89.40 f
  U_TEST_BFLY/U3685/Z (SC7P5T_ND2X1_MR_CSC20L)           12.42     101.82 r
  U_TEST_BFLY/U3686/Z (SC7P5T_ND2X1_MR_CSC20L)           14.67     116.50 f
  U_TEST_BFLY/U3687/Z (SC7P5T_OAI21X1_CSC20L)            13.79     130.29 r
  U_TEST_BFLY/U3688/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.78 f
  U_TEST_BFLY/U3689/Z (SC7P5T_OAI21X1_CSC20L)            14.40     162.19 r
  U_TEST_BFLY/U3690/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     180.11 f
  U_TEST_BFLY/U3691/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     194.03 r
  U_TEST_BFLY/U3692/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     205.37 f
  U_TEST_BFLY/U4491/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.74 r
  U_TEST_BFLY/U4492/Z (SC7P5T_INVX1_CSC20L)              11.07     232.81 f
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.71 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.32     270.03 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.97 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     304.18 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     304.18 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     304.18 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     304.18 f
  data arrival time                                                304.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[24] (input port)
  Endpoint: do1_im_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[24] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[24] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U360/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U359/Z (SC7P5T_ND2X2_CSC20L)               12.12      33.54 f
  U_TEST_BFLY/U2542/Z (SC7P5T_OAI21X1_CSC20L)            11.84      45.37 r
  U_TEST_BFLY/U2543/Z (SC7P5T_NR2X1_MR_CSC20L)           13.94      59.31 f
  U_TEST_BFLY/U2744/Z (SC7P5T_AOI21X1_MR_CSC20L)         18.03      77.34 r
  U_TEST_BFLY/U2746/Z (SC7P5T_AOI21X1_MR_CSC20L)         19.61      96.95 f
  U_TEST_BFLY/U2748/Z (SC7P5T_ND2X1_MR_CSC20L)           13.74     110.70 r
  U_TEST_BFLY/U2889/Z (SC7P5T_OA21X1_CSC20L)             28.79     139.48 r
  U_TEST_BFLY/U3089/Z (SC7P5T_AO22IA1A2X1_CSC20L)        29.12     168.60 r
  U_TEST_BFLY/U3090/Z (SC7P5T_NR2X1_MR_CSC20L)           13.11     181.71 f
  U_TEST_BFLY/U1199/Z (SC7P5T_ND2IAX2_CSC20L)            24.11     205.82 f
  U_TEST_BFLY/U3091/CON (SC7P5T_FCGENIX1_CSC20L)         20.16     225.97 r
  U_TEST_BFLY/U3092/Z (SC7P5T_ND2X1_MR_CSC20L)           17.45     243.42 f
  U_TEST_BFLY/U4604/Z (SC7P5T_OAI21X1_CSC20L)            13.92     257.34 r
  U_TEST_BFLY/U4605/Z (SC7P5T_INVX1_CSC20L)              14.73     272.07 f
  U_TEST_BFLY/U4606/Z (SC7P5T_AOI22X1_CSC20L)            17.95     290.02 r
  U_TEST_BFLY/dout1_q[34] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     290.02 r
  U815/Z (SC7P5T_MUX2X1_A_CSC20L)                        31.30     321.32 r
  do1_im_reg_13__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     321.32 r
  data arrival time                                                321.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[23] (input port)
  Endpoint: do1_im_reg_13__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[23] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2434/Z (SC7P5T_OR2X2_A_CSC20L)            12.53      12.53 r
  U_TEST_BFLY/U2435/Z (SC7P5T_ND2X1_MR_CSC20L)           16.27      28.81 f
  U_TEST_BFLY/U355/Z (SC7P5T_INVX2_CSC20L)               13.91      42.71 r
  U_TEST_BFLY/U353/Z (SC7P5T_NR2X3_CSC20L)                8.98      51.69 f
  U_TEST_BFLY/U357/Z (SC7P5T_AOI21X2_CSC20L)             12.30      63.99 r
  U_TEST_BFLY/U359/Z (SC7P5T_ND2X2_CSC20L)               11.12      75.11 f
  U_TEST_BFLY/U2542/Z (SC7P5T_OAI21X1_CSC20L)            11.84      86.95 r
  U_TEST_BFLY/U2543/Z (SC7P5T_NR2X1_MR_CSC20L)           13.94     100.89 f
  U_TEST_BFLY/U2744/Z (SC7P5T_AOI21X1_MR_CSC20L)         18.03     118.92 r
  U_TEST_BFLY/U2746/Z (SC7P5T_AOI21X1_MR_CSC20L)         19.61     138.53 f
  U_TEST_BFLY/U2748/Z (SC7P5T_ND2X1_MR_CSC20L)           13.74     152.27 r
  U_TEST_BFLY/U2889/Z (SC7P5T_OA21X1_CSC20L)             28.79     181.06 r
  U_TEST_BFLY/U3089/Z (SC7P5T_AO22IA1A2X1_CSC20L)        29.12     210.18 r
  U_TEST_BFLY/U3090/Z (SC7P5T_NR2X1_MR_CSC20L)           13.11     223.28 f
  U_TEST_BFLY/U1199/Z (SC7P5T_ND2IAX2_CSC20L)            24.11     247.39 f
  U_TEST_BFLY/U3091/CON (SC7P5T_FCGENIX1_CSC20L)         20.16     267.55 r
  U_TEST_BFLY/U3092/Z (SC7P5T_ND2X1_MR_CSC20L)           17.45     285.00 f
  U_TEST_BFLY/U4604/Z (SC7P5T_OAI21X1_CSC20L)            13.92     298.92 r
  U_TEST_BFLY/U4605/Z (SC7P5T_INVX1_CSC20L)              14.73     313.65 f
  U_TEST_BFLY/U4606/Z (SC7P5T_AOI22X1_CSC20L)            17.95     331.60 r
  U_TEST_BFLY/dout1_q[34] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     331.60 r
  U815/Z (SC7P5T_MUX2X1_A_CSC20L)                        31.30     362.90 r
  do1_im_reg_13__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     362.90 r
  data arrival time                                                362.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[22] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[22] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[22] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U188/Z (SC7P5T_ND2X4_CSC20L)                5.24       5.24 r
  U_TEST_BFLY/U3684/Z (SC7P5T_INVX1_CSC20L)               8.00      13.24 f
  U_TEST_BFLY/U841/Z (SC7P5T_AO22X2_CSC20L)              23.79      37.02 f
  U_TEST_BFLY/U842/Z (SC7P5T_INVX2_CSC20L)                9.93      46.96 r
  U_TEST_BFLY/U362/Z (SC7P5T_NR2X3_CSC20L)                9.54      56.49 f
  U_TEST_BFLY/U361/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      69.80 r
  U_TEST_BFLY/U364/Z (SC7P5T_NR2X2_MR_CSC20L)             9.53      79.32 f
  U_TEST_BFLY/U363/Z (SC7P5T_NR2X2_MR_CSC20L)            13.06      92.38 r
  U_TEST_BFLY/U365/Z (SC7P5T_NR2X2_MR_CSC20L)             9.23     101.61 f
  U_TEST_BFLY/U368/Z (SC7P5T_AOI21X2_CSC20L)             14.49     116.10 r
  U_TEST_BFLY/U367/Z (SC7P5T_ND2X2_CSC20L)               14.09     130.19 f
  U_TEST_BFLY/U3685/Z (SC7P5T_ND2X1_MR_CSC20L)           12.42     142.61 r
  U_TEST_BFLY/U3686/Z (SC7P5T_ND2X1_MR_CSC20L)           14.67     157.29 f
  U_TEST_BFLY/U3687/Z (SC7P5T_OAI21X1_CSC20L)            13.79     171.08 r
  U_TEST_BFLY/U3688/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     188.57 f
  U_TEST_BFLY/U3689/Z (SC7P5T_OAI21X1_CSC20L)            14.40     202.98 r
  U_TEST_BFLY/U3690/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     220.90 f
  U_TEST_BFLY/U3691/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     234.82 r
  U_TEST_BFLY/U3692/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     246.16 f
  U_TEST_BFLY/U4491/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     262.53 r
  U_TEST_BFLY/U4492/Z (SC7P5T_INVX1_CSC20L)              11.07     273.60 f
  U_TEST_BFLY/U717/Z (SC7P5T_AO22X2_CSC20L)              29.89     303.50 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                7.32     310.82 r
  U_TEST_BFLY/U2077/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     335.76 r
  U_TEST_BFLY/U2078/Z (SC7P5T_INVX1_CSC20L)               9.21     344.97 f
  U_TEST_BFLY/dout2_i[35] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     344.97 f
  U_SHIFT_REG_HIGH/data_in_real[35] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     344.97 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     344.97 f
  data arrival time                                                344.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[21] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[21] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[21] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3945/Z (SC7P5T_INVX1_CSC20L)               9.33       9.33 r
  U_TEST_BFLY/U1941/Z (SC7P5T_OA22X2_CSC20L)             24.92      34.25 r
  U_TEST_BFLY/U1315/Z (SC7P5T_INVX2_CSC20L)               7.77      42.02 f
  U_TEST_BFLY/U3946/Z (SC7P5T_INVX1_CSC20L)              11.03      53.05 r
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              27.87      80.92 r
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.12      88.04 f
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           22.75     110.79 f
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.42     120.21 r
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     120.21 r
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     120.21 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     120.21 r
  data arrival time                                                120.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[20] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[20] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[20] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2157/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.82      23.82 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           12.59      36.41 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      52.79 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07      63.86 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89      93.76 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     101.07 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     126.02 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     135.23 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     135.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     135.23 f
  data arrival time                                                135.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[19] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[19] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[19] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3583/Z (SC7P5T_INVX1_CSC20L)               7.06       7.06 f
  U_TEST_BFLY/U1759/Z (SC7P5T_ND2X2_CSC20L)               9.60      16.66 r
  U_TEST_BFLY/U1747/Z (SC7P5T_OA21X2_CSC20L)             25.22      41.88 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           14.96      56.84 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      70.76 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      82.10 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38      98.47 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     109.54 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     139.44 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     146.75 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     171.70 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     180.91 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     180.91 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     180.91 f
  data arrival time                                                180.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[18] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[18] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[18] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1805/Z (SC7P5T_ND2X6_CSC20L)               7.14       7.14 f
  U_TEST_BFLY/U1804/Z (SC7P5T_OAI21X4_CSC20L)             8.44      15.58 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           15.12      30.69 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40      45.10 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      63.02 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92      76.94 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34      88.28 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     104.65 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     115.72 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     145.62 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     152.94 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     177.88 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     187.09 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     187.09 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     187.09 f
  data arrival time                                                187.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[17] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[17] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[17] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2175/Z (SC7P5T_ND2X4_CSC20L)               7.31       7.31 f
  U_TEST_BFLY/U1353/Z (SC7P5T_OAI21X4_CSC20L)             9.01      16.32 r
  U_TEST_BFLY/U3594/Z (SC7P5T_ND2X1_MR_CSC20L)           15.46      31.78 f
  U_TEST_BFLY/U3595/Z (SC7P5T_OAI21X1_CSC20L)            13.84      45.62 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49      63.12 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40      77.52 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92      95.44 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     109.37 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     120.70 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     137.08 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     148.15 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     178.04 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     185.36 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     210.30 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     219.51 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     219.51 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     219.51 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     219.51 f
  data arrival time                                                219.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[16] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[16] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[16] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2783/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 r
  U_TEST_BFLY/U1927/Z (SC7P5T_OA22X2_CSC20L)             24.65      33.55 r
  U_TEST_BFLY/U1322/Z (SC7P5T_INVX2_CSC20L)               7.78      41.33 f
  U_TEST_BFLY/U3587/Z (SC7P5T_INVX1_CSC20L)               9.53      50.86 r
  U_TEST_BFLY/U3592/Z (SC7P5T_ND2X1_MR_CSC20L)           14.19      65.05 f
  U_TEST_BFLY/U3593/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62      78.67 r
  U_TEST_BFLY/U3594/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93      93.60 f
  U_TEST_BFLY/U3595/Z (SC7P5T_OAI21X1_CSC20L)            13.84     107.44 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     124.93 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40     139.34 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     157.26 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     171.18 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     182.52 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     198.89 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     209.96 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     239.86 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     247.18 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     272.12 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     281.33 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     281.33 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     281.33 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     281.33 f
  data arrival time                                                281.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[15] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[15] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[15] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2242/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2241/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1309/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U435/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U425/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U426/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3592/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3593/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     100.89 r
  U_TEST_BFLY/U3594/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     115.82 f
  U_TEST_BFLY/U3595/Z (SC7P5T_OAI21X1_CSC20L)            13.84     129.66 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     147.15 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40     161.56 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     179.48 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     193.40 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     204.74 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     221.12 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     232.19 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     262.08 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     269.40 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     294.34 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     303.55 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     303.55 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     303.55 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     303.55 f
  data arrival time                                                303.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[14] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[14] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[14] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1660/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1659/Z (SC7P5T_INVX2_CSC20L)               9.93      30.12 r
  U_TEST_BFLY/U418/Z (SC7P5T_NR2X2_MR_CSC20L)             7.67      37.79 f
  U_TEST_BFLY/U417/Z (SC7P5T_OR2X2_A_CSC20L)             22.34      60.13 f
  U_TEST_BFLY/U115/Z (SC7P5T_INVX2_CSC20L)                8.29      68.42 r
  U_TEST_BFLY/U435/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.28 f
  U_TEST_BFLY/U425/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.21 f
  U_TEST_BFLY/U426/Z (SC7P5T_INVX2_CSC20L)                7.39     104.60 r
  U_TEST_BFLY/U3592/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.25 f
  U_TEST_BFLY/U3593/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     131.87 r
  U_TEST_BFLY/U3594/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     146.80 f
  U_TEST_BFLY/U3595/Z (SC7P5T_OAI21X1_CSC20L)            13.84     160.64 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     178.13 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40     192.54 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     210.46 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     224.38 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     235.72 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     252.09 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     263.17 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     293.06 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     300.38 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     325.32 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     334.53 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     334.53 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     334.53 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     334.53 f
  data arrival time                                                334.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[13] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[13] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[13] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U388/Z (SC7P5T_OA22IA1A2X6_CSC20L)         21.42      21.42 r
  U_TEST_BFLY/U390/Z (SC7P5T_NR2X3_CSC20L)               10.35      31.77 f
  U_TEST_BFLY/U389/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      45.08 r
  U_TEST_BFLY/U418/Z (SC7P5T_NR2X2_MR_CSC20L)             8.64      53.72 f
  U_TEST_BFLY/U417/Z (SC7P5T_OR2X2_A_CSC20L)             22.34      76.06 f
  U_TEST_BFLY/U115/Z (SC7P5T_INVX2_CSC20L)                8.29      84.35 r
  U_TEST_BFLY/U435/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      91.21 f
  U_TEST_BFLY/U425/Z (SC7P5T_AO21X2_CSC20L)              21.93     113.14 f
  U_TEST_BFLY/U426/Z (SC7P5T_INVX2_CSC20L)                7.39     120.53 r
  U_TEST_BFLY/U3592/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     134.18 f
  U_TEST_BFLY/U3593/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     147.80 r
  U_TEST_BFLY/U3594/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     162.73 f
  U_TEST_BFLY/U3595/Z (SC7P5T_OAI21X1_CSC20L)            13.84     176.57 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     194.06 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40     208.47 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     226.39 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     240.31 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     251.65 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     268.02 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     279.10 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     308.99 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     316.31 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     341.25 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     350.46 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     350.46 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     350.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     350.46 f
  data arrival time                                                350.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[12] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[12] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[12] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2486/Z (SC7P5T_OR2X2_A_CSC20L)            18.94      18.94 f
  U_TEST_BFLY/U837/Z (SC7P5T_AO22X2_CSC20L)              24.83      43.78 f
  U_TEST_BFLY/U838/Z (SC7P5T_INVX2_CSC20L)                9.93      53.71 r
  U_TEST_BFLY/U390/Z (SC7P5T_NR2X3_CSC20L)                9.54      63.25 f
  U_TEST_BFLY/U389/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      76.55 r
  U_TEST_BFLY/U418/Z (SC7P5T_NR2X2_MR_CSC20L)             8.64      85.20 f
  U_TEST_BFLY/U417/Z (SC7P5T_OR2X2_A_CSC20L)             22.34     107.53 f
  U_TEST_BFLY/U115/Z (SC7P5T_INVX2_CSC20L)                8.29     115.82 r
  U_TEST_BFLY/U435/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     122.69 f
  U_TEST_BFLY/U425/Z (SC7P5T_AO21X2_CSC20L)              21.93     144.62 f
  U_TEST_BFLY/U426/Z (SC7P5T_INVX2_CSC20L)                7.39     152.01 r
  U_TEST_BFLY/U3592/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     165.66 f
  U_TEST_BFLY/U3593/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     179.28 r
  U_TEST_BFLY/U3594/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     194.21 f
  U_TEST_BFLY/U3595/Z (SC7P5T_OAI21X1_CSC20L)            13.84     208.05 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     225.54 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40     239.94 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     257.86 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     271.79 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     283.12 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     299.50 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     310.57 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     340.46 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     347.78 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     372.72 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     381.93 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     381.93 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     381.93 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     381.93 f
  data arrival time                                                381.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[11] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[11] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U207/Z (SC7P5T_ND2X4_CSC20L)                5.24       5.24 r
  U_TEST_BFLY/U3591/Z (SC7P5T_INVX1_CSC20L)               8.00      13.24 f
  U_TEST_BFLY/U837/Z (SC7P5T_AO22X2_CSC20L)              23.79      37.02 f
  U_TEST_BFLY/U838/Z (SC7P5T_INVX2_CSC20L)                9.93      46.96 r
  U_TEST_BFLY/U390/Z (SC7P5T_NR2X3_CSC20L)                9.54      56.49 f
  U_TEST_BFLY/U389/Z (SC7P5T_NR2X2_MR_CSC20L)            13.30      69.80 r
  U_TEST_BFLY/U418/Z (SC7P5T_NR2X2_MR_CSC20L)             8.64      78.44 f
  U_TEST_BFLY/U417/Z (SC7P5T_OR2X2_A_CSC20L)             22.34     100.78 f
  U_TEST_BFLY/U115/Z (SC7P5T_INVX2_CSC20L)                8.29     109.07 r
  U_TEST_BFLY/U435/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     115.93 f
  U_TEST_BFLY/U425/Z (SC7P5T_AO21X2_CSC20L)              21.93     137.86 f
  U_TEST_BFLY/U426/Z (SC7P5T_INVX2_CSC20L)                7.39     145.25 r
  U_TEST_BFLY/U3592/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     158.90 f
  U_TEST_BFLY/U3593/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     172.52 r
  U_TEST_BFLY/U3594/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     187.45 f
  U_TEST_BFLY/U3595/Z (SC7P5T_OAI21X1_CSC20L)            13.84     201.29 r
  U_TEST_BFLY/U3596/Z (SC7P5T_ND2X1_MR_CSC20L)           17.49     218.78 f
  U_TEST_BFLY/U3597/Z (SC7P5T_OAI21X1_CSC20L)            14.40     233.19 r
  U_TEST_BFLY/U3598/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     251.11 f
  U_TEST_BFLY/U3777/Z (SC7P5T_ND2X1_MR_CSC20L)           13.92     265.03 r
  U_TEST_BFLY/U3778/Z (SC7P5T_NR2X1_MR_CSC20L)           11.34     276.37 f
  U_TEST_BFLY/U3944/Z (SC7P5T_NR2X1_MR_CSC20L)           16.38     292.75 r
  U_TEST_BFLY/U3947/Z (SC7P5T_INVX1_CSC20L)              11.07     303.82 f
  U_TEST_BFLY/U724/Z (SC7P5T_AO22X2_CSC20L)              29.89     333.71 f
  U_TEST_BFLY/U725/Z (SC7P5T_INVX2_CSC20L)                7.32     341.03 r
  U_TEST_BFLY/U2027/Z (SC7P5T_AO32X1_L_CSC20L)           24.94     365.97 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               9.21     375.18 f
  U_TEST_BFLY/dout2_i[23] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     375.18 f
  U_SHIFT_REG_HIGH/data_in_real[23] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     375.18 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     375.18 f
  data arrival time                                                375.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[10] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[10] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U46/Z (SC7P5T_ND2X4_CSC20L)                 7.37       7.37 f
  U_TEST_BFLY/U1642/Z (SC7P5T_OAI21X4_CSC20L)             8.32      15.69 r
  U_TEST_BFLY/U3021/Z (SC7P5T_INVX1_CSC20L)              10.80      26.49 f
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              28.57      55.06 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                7.60      62.66 r
  U_TEST_BFLY/U3138/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.82      87.48 r
  U_TEST_BFLY/dout2_q[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00      87.48 r
  U_SHIFT_REG_HIGH/data_in_imag[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00      87.48 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      87.48 r
  data arrival time                                                 87.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[9] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[9] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[9] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2985/Z (SC7P5T_INVX1_CSC20L)               8.87       8.87 r
  U_TEST_BFLY/U1072/Z (SC7P5T_AO22X1_A_CSC20L)           32.98      41.84 r
  U_TEST_BFLY/U1048/Z (SC7P5T_INVX2_CSC20L)              11.19      53.04 f
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           18.64      71.68 r
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             13.03      84.71 f
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.10     111.81 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                7.60     119.41 r
  U_TEST_BFLY/U3138/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.82     144.23 r
  U_TEST_BFLY/dout2_q[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     144.23 r
  U_SHIFT_REG_HIGH/data_in_imag[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     144.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     144.23 r
  data arrival time                                                144.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[8] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[8] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[8] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2177/Z (SC7P5T_ND2X4_CSC20L)               5.19       5.19 r
  U_TEST_BFLY/U1355/Z (SC7P5T_OAI21X4_CSC20L)            10.89      16.08 f
  U_TEST_BFLY/U3135/Z (SC7P5T_ND2X1_MR_CSC20L)           12.01      28.09 r
  U_TEST_BFLY/U3136/Z (SC7P5T_OAI21X1_CSC20L)            15.83      43.92 f
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           22.49      66.40 r
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             13.03      79.44 f
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.10     106.54 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                7.60     114.14 r
  U_TEST_BFLY/U3138/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.82     138.95 r
  U_TEST_BFLY/dout2_q[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     138.95 r
  U_SHIFT_REG_HIGH/data_in_imag[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     138.95 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     138.95 r
  data arrival time                                                138.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[7] (input port)
  Endpoint: do1_im_reg_15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[7] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[7] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2917/Z (SC7P5T_INVX1_CSC20L)               9.03       9.03 r
  U_TEST_BFLY/U2918/Z (SC7P5T_OA22IA1A2X1_CSC20L)        25.10      34.12 r
  U_TEST_BFLY/U1338/Z (SC7P5T_CKBUFX2_CSC20L)            20.60      54.72 r
  U_TEST_BFLY/U1733/Z (SC7P5T_NR2X2_MR_CSC20L)            8.24      62.95 f
  U_TEST_BFLY/U1725/Z (SC7P5T_AO21X2_CSC20L)             22.34      85.29 f
  U_TEST_BFLY/U1726/Z (SC7P5T_INVX2_CSC20L)               8.31      93.61 r
  U_TEST_BFLY/U1677/Z (SC7P5T_AO21X2_CSC20L)             23.08     116.69 r
  U_TEST_BFLY/U1678/Z (SC7P5T_INVX2_CSC20L)               7.69     124.38 f
  U_TEST_BFLY/U1734/Z (SC7P5T_ND2X2_CSC20L)               7.52     131.89 r
  U_TEST_BFLY/U1727/Z (SC7P5T_OA21X2_CSC20L)             22.55     154.45 r
  U_TEST_BFLY/U1728/Z (SC7P5T_INVX2_CSC20L)               7.71     162.15 f
  U_TEST_BFLY/U3020/Z (SC7P5T_OAI21X1_CSC20L)            13.89     176.05 r
  U_TEST_BFLY/dout1_q[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     176.05 r
  U756/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.60     206.65 r
  do1_im_reg_15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     206.65 r
  data arrival time                                                206.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[6] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[6] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[6] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2184/Z (SC7P5T_ND2X4_CSC20L)               5.24       5.24 r
  U_TEST_BFLY/U1346/Z (SC7P5T_OAI21X4_CSC20L)            10.97      16.22 f
  U_TEST_BFLY/U3131/Z (SC7P5T_ND2X1_MR_CSC20L)           12.04      28.25 r
  U_TEST_BFLY/U3132/Z (SC7P5T_OAI21X1_CSC20L)            15.71      43.96 f
  U_TEST_BFLY/U3133/Z (SC7P5T_ND2X1_MR_CSC20L)           14.27      58.24 r
  U_TEST_BFLY/U3134/Z (SC7P5T_ND2X1_MR_CSC20L)           15.69      73.92 f
  U_TEST_BFLY/U3135/Z (SC7P5T_ND2X1_MR_CSC20L)           13.03      86.96 r
  U_TEST_BFLY/U3136/Z (SC7P5T_OAI21X1_CSC20L)            15.83     102.79 f
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           22.49     125.28 r
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             13.03     138.31 f
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.10     165.41 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                7.60     173.01 r
  U_TEST_BFLY/U3138/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.82     197.83 r
  U_TEST_BFLY/dout2_q[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     197.83 r
  U_SHIFT_REG_HIGH/data_in_imag[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     197.83 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     197.83 r
  data arrival time                                                197.83
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[5] (input port)
  Endpoint: do1_im_reg_15__10_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[5] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[5] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2635/Z (SC7P5T_INVX1_CSC20L)               7.33       7.33 f
  U_TEST_BFLY/U1928/Z (SC7P5T_OA22X2_CSC20L)             23.56      30.89 f
  U_TEST_BFLY/U1318/Z (SC7P5T_INVX2_CSC20L)               8.85      39.74 r
  U_TEST_BFLY/U2636/Z (SC7P5T_ND2X1_MR_CSC20L)           13.90      53.64 f
  U_TEST_BFLY/U1710/Z (SC7P5T_OA21X2_CSC20L)             22.18      75.81 f
  U_TEST_BFLY/U1228/Z (SC7P5T_AO22IA1A2X2_CSC20L)        25.88     101.70 f
  U_TEST_BFLY/U1733/Z (SC7P5T_NR2X2_MR_CSC20L)           14.63     116.33 r
  U_TEST_BFLY/U1725/Z (SC7P5T_AO21X2_CSC20L)             17.34     133.66 r
  U_TEST_BFLY/U1726/Z (SC7P5T_INVX2_CSC20L)               7.84     141.50 f
  U_TEST_BFLY/U1677/Z (SC7P5T_AO21X2_CSC20L)             21.93     163.43 f
  U_TEST_BFLY/U1678/Z (SC7P5T_INVX2_CSC20L)               8.23     171.66 r
  U_TEST_BFLY/U1734/Z (SC7P5T_ND2X2_CSC20L)               9.19     180.86 f
  U_TEST_BFLY/U1727/Z (SC7P5T_OA21X2_CSC20L)             18.08     198.94 f
  U_TEST_BFLY/U1728/Z (SC7P5T_INVX2_CSC20L)               8.46     207.40 r
  U_TEST_BFLY/U3022/Z (SC7P5T_OA22IA1A2X1_CSC20L)        22.54     229.94 r
  U_TEST_BFLY/dout1_q[10] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     229.94 r
  U757/Z (SC7P5T_MUX2X1_A_CSC20L)                        30.30     260.24 r
  do1_im_reg_15__10_/D (SC7P5T_SDFFRQX1_A_CSC20L)         0.00     260.24 r
  data arrival time                                                260.24
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[4] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[4] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[4] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2244/Z (SC7P5T_NR2X2_MR_CSC20L)            4.53       4.53 f
  U_TEST_BFLY/U2243/Z (SC7P5T_AO21X2_CSC20L)             23.02      27.56 f
  U_TEST_BFLY/U1337/Z (SC7P5T_INVX3_CSC20L)               9.18      36.74 r
  U_TEST_BFLY/U524/Z (SC7P5T_NR2X2_MR_CSC20L)             7.56      44.30 f
  U_TEST_BFLY/U511/Z (SC7P5T_AO21X2_CSC20L)              21.93      66.23 f
  U_TEST_BFLY/U512/Z (SC7P5T_INVX2_CSC20L)                7.39      73.63 r
  U_TEST_BFLY/U3129/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65      87.27 f
  U_TEST_BFLY/U3130/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     100.89 r
  U_TEST_BFLY/U3131/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     115.82 f
  U_TEST_BFLY/U3132/Z (SC7P5T_OAI21X1_CSC20L)            13.93     129.75 r
  U_TEST_BFLY/U3133/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     147.67 f
  U_TEST_BFLY/U3134/Z (SC7P5T_ND2X1_MR_CSC20L)           13.95     161.61 r
  U_TEST_BFLY/U3135/Z (SC7P5T_ND2X1_MR_CSC20L)           15.00     176.61 f
  U_TEST_BFLY/U3136/Z (SC7P5T_OAI21X1_CSC20L)            13.83     190.44 r
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           15.88     206.32 f
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             15.29     221.61 r
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.64     249.25 r
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.76     256.02 f
  U_TEST_BFLY/U1089/Z (SC7P5T_OA32X1_CSC20L)             23.78     279.80 f
  U_TEST_BFLY/dout2_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     279.80 f
  U_SHIFT_REG_HIGH/data_in_real[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     279.80 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     279.80 f
  data arrival time                                                279.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[3] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[3] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[3] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1676/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1675/Z (SC7P5T_INVX2_CSC20L)               9.90      30.10 r
  U_TEST_BFLY/U505/Z (SC7P5T_NR2X2_MR_CSC20L)             7.65      37.75 f
  U_TEST_BFLY/U497/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      59.95 f
  U_TEST_BFLY/U122/Z (SC7P5T_INVX2_CSC20L)                8.29      68.24 r
  U_TEST_BFLY/U524/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86      75.10 f
  U_TEST_BFLY/U511/Z (SC7P5T_AO21X2_CSC20L)              21.93      97.03 f
  U_TEST_BFLY/U512/Z (SC7P5T_INVX2_CSC20L)                7.39     104.43 r
  U_TEST_BFLY/U3129/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     118.07 f
  U_TEST_BFLY/U3130/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     131.69 r
  U_TEST_BFLY/U3131/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     146.62 f
  U_TEST_BFLY/U3132/Z (SC7P5T_OAI21X1_CSC20L)            13.93     160.55 r
  U_TEST_BFLY/U3133/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     178.47 f
  U_TEST_BFLY/U3134/Z (SC7P5T_ND2X1_MR_CSC20L)           13.95     192.41 r
  U_TEST_BFLY/U3135/Z (SC7P5T_ND2X1_MR_CSC20L)           15.00     207.42 f
  U_TEST_BFLY/U3136/Z (SC7P5T_OAI21X1_CSC20L)            13.83     221.24 r
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           15.88     237.12 f
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             15.29     252.42 r
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.64     280.05 r
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.76     286.82 f
  U_TEST_BFLY/U1089/Z (SC7P5T_OA32X1_CSC20L)             23.78     310.60 f
  U_TEST_BFLY/dout2_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     310.60 f
  U_SHIFT_REG_HIGH/data_in_real[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     310.60 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     310.60 f
  data arrival time                                                310.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[2] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[2] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[2] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2171/Z (SC7P5T_OA22IA1A2X2_CSC20L)        23.89      23.89 r
  U_TEST_BFLY/U3128/Z (SC7P5T_NR2X1_MR_CSC20L)           13.49      37.38 f
  U_TEST_BFLY/U488/Z (SC7P5T_OR2X2_A_CSC20L)             23.91      61.29 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                8.29      69.58 r
  U_TEST_BFLY/U505/Z (SC7P5T_NR2X2_MR_CSC20L)             6.90      76.48 f
  U_TEST_BFLY/U497/Z (SC7P5T_OR2X2_A_CSC20L)             22.20      98.68 f
  U_TEST_BFLY/U122/Z (SC7P5T_INVX2_CSC20L)                8.29     106.97 r
  U_TEST_BFLY/U524/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     113.83 f
  U_TEST_BFLY/U511/Z (SC7P5T_AO21X2_CSC20L)              21.93     135.76 f
  U_TEST_BFLY/U512/Z (SC7P5T_INVX2_CSC20L)                7.39     143.16 r
  U_TEST_BFLY/U3129/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     156.80 f
  U_TEST_BFLY/U3130/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     170.42 r
  U_TEST_BFLY/U3131/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     185.35 f
  U_TEST_BFLY/U3132/Z (SC7P5T_OAI21X1_CSC20L)            13.93     199.28 r
  U_TEST_BFLY/U3133/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     217.20 f
  U_TEST_BFLY/U3134/Z (SC7P5T_ND2X1_MR_CSC20L)           13.95     231.15 r
  U_TEST_BFLY/U3135/Z (SC7P5T_ND2X1_MR_CSC20L)           15.00     246.15 f
  U_TEST_BFLY/U3136/Z (SC7P5T_OAI21X1_CSC20L)            13.83     259.97 r
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           15.88     275.85 f
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             15.29     291.15 r
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.64     318.78 r
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.76     325.55 f
  U_TEST_BFLY/U1089/Z (SC7P5T_OA32X1_CSC20L)             23.78     349.33 f
  U_TEST_BFLY/dout2_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     349.33 f
  U_SHIFT_REG_HIGH/data_in_real[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     349.33 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     349.33 f
  data arrival time                                                349.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[1] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[1] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[1] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1674/Z (SC7P5T_AO22IA1A2X4_CSC20L)        20.20      20.20 f
  U_TEST_BFLY/U1673/Z (SC7P5T_INVX2_CSC20L)               8.78      28.98 r
  U_TEST_BFLY/U3126/Z (SC7P5T_NR2X1_MR_CSC20L)            9.31      38.28 f
  U_TEST_BFLY/U3127/Z (SC7P5T_NR2X1_MR_CSC20L)           16.17      54.45 r
  U_TEST_BFLY/U3128/Z (SC7P5T_NR2X1_MR_CSC20L)           12.61      67.06 f
  U_TEST_BFLY/U488/Z (SC7P5T_OR2X2_A_CSC20L)             23.91      90.97 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                8.29      99.26 r
  U_TEST_BFLY/U505/Z (SC7P5T_NR2X2_MR_CSC20L)             6.90     106.17 f
  U_TEST_BFLY/U497/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     128.37 f
  U_TEST_BFLY/U122/Z (SC7P5T_INVX2_CSC20L)                8.29     136.66 r
  U_TEST_BFLY/U524/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     143.52 f
  U_TEST_BFLY/U511/Z (SC7P5T_AO21X2_CSC20L)              21.93     165.45 f
  U_TEST_BFLY/U512/Z (SC7P5T_INVX2_CSC20L)                7.39     172.84 r
  U_TEST_BFLY/U3129/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     186.49 f
  U_TEST_BFLY/U3130/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     200.11 r
  U_TEST_BFLY/U3131/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     215.04 f
  U_TEST_BFLY/U3132/Z (SC7P5T_OAI21X1_CSC20L)            13.93     228.97 r
  U_TEST_BFLY/U3133/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     246.89 f
  U_TEST_BFLY/U3134/Z (SC7P5T_ND2X1_MR_CSC20L)           13.95     260.83 r
  U_TEST_BFLY/U3135/Z (SC7P5T_ND2X1_MR_CSC20L)           15.00     275.83 f
  U_TEST_BFLY/U3136/Z (SC7P5T_OAI21X1_CSC20L)            13.83     289.66 r
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           15.88     305.54 f
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             15.29     320.83 r
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.64     348.47 r
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.76     355.24 f
  U_TEST_BFLY/U1089/Z (SC7P5T_OA32X1_CSC20L)             23.78     379.02 f
  U_TEST_BFLY/dout2_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     379.02 f
  U_SHIFT_REG_HIGH/data_in_real[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     379.02 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     379.02 f
  data arrival time                                                379.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[0] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[0] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[0] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00       0.00 f
  U_TEST_BFLY/U709/Z (SC7P5T_ND2X6_CSC20L)                4.10       4.10 r
  U_TEST_BFLY/U3126/Z (SC7P5T_NR2X1_MR_CSC20L)            8.44      12.54 f
  U_TEST_BFLY/U3127/Z (SC7P5T_NR2X1_MR_CSC20L)           16.17      28.71 r
  U_TEST_BFLY/U3128/Z (SC7P5T_NR2X1_MR_CSC20L)           12.61      41.32 f
  U_TEST_BFLY/U488/Z (SC7P5T_OR2X2_A_CSC20L)             23.91      65.23 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                8.29      73.52 r
  U_TEST_BFLY/U505/Z (SC7P5T_NR2X2_MR_CSC20L)             6.90      80.43 f
  U_TEST_BFLY/U497/Z (SC7P5T_OR2X2_A_CSC20L)             22.20     102.63 f
  U_TEST_BFLY/U122/Z (SC7P5T_INVX2_CSC20L)                8.29     110.92 r
  U_TEST_BFLY/U524/Z (SC7P5T_NR2X2_MR_CSC20L)             6.86     117.78 f
  U_TEST_BFLY/U511/Z (SC7P5T_AO21X2_CSC20L)              21.93     139.71 f
  U_TEST_BFLY/U512/Z (SC7P5T_INVX2_CSC20L)                7.39     147.11 r
  U_TEST_BFLY/U3129/Z (SC7P5T_ND2X1_MR_CSC20L)           13.65     160.75 f
  U_TEST_BFLY/U3130/Z (SC7P5T_ND2X1_MR_CSC20L)           13.62     174.37 r
  U_TEST_BFLY/U3131/Z (SC7P5T_ND2X1_MR_CSC20L)           14.93     189.30 f
  U_TEST_BFLY/U3132/Z (SC7P5T_OAI21X1_CSC20L)            13.93     203.23 r
  U_TEST_BFLY/U3133/Z (SC7P5T_ND2X1_MR_CSC20L)           17.92     221.15 f
  U_TEST_BFLY/U3134/Z (SC7P5T_ND2X1_MR_CSC20L)           13.95     235.09 r
  U_TEST_BFLY/U3135/Z (SC7P5T_ND2X1_MR_CSC20L)           15.00     250.10 f
  U_TEST_BFLY/U3136/Z (SC7P5T_OAI21X1_CSC20L)            13.83     263.92 r
  U_TEST_BFLY/U3137/Z (SC7P5T_NR2X1_MR_CSC20L)           15.88     279.80 f
  U_TEST_BFLY/U44/Z (SC7P5T_NR2X2_MR_CSC20L)             15.29     295.10 r
  U_TEST_BFLY/U658/Z (SC7P5T_OA22X2_CSC20L)              27.64     322.73 r
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.76     329.50 f
  U_TEST_BFLY/U1089/Z (SC7P5T_OA32X1_CSC20L)             23.78     353.28 f
  U_TEST_BFLY/dout2_i[11] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     353.28 f
  U_SHIFT_REG_HIGH/data_in_real[11] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     353.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__11_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     353.28 f
  data arrival time                                                353.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : valid_in
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid_in (input port)
  Endpoint: count_reg_1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  valid_in (in)                                           0.00       0.00 r
  U466/Z (SC7P5T_INVX1_CSC20L)                            5.71       5.71 f
  U420/Z (SC7P5T_AO211X2_CSC20L)                         27.87      33.58 f
  U421/Z (SC7P5T_INVX2_CSC20L)                            7.03      40.61 r
  count_reg_1_/D (SC7P5T_SDFFRQX4_CSC20L)                 0.00      40.61 r
  data arrival time                                                 40.61
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_0__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[191] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_0__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[190] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[189] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[188] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[187] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[186] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[185] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[184] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[183] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[182] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[181] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[180] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_1__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[179] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_1__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[178] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[177] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[176] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[175] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[174] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[173] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[172] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[171] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[170] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[169] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[168] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_2__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[167] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_2__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[166] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[165] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[164] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[163] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[162] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[161] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[160] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[159] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[158] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[157] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[156] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_3__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[155] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_3__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[154] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[153] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[152] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[151] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[150] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[149] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[148] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[147] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[146] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[145] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[144] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_4__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[143] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_4__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[142] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[141] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[140] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[139] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[138] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[137] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[136] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[135] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[134] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[133] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[132] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_5__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[131] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_5__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[130] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[129] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[128] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[127] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[126] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[125] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[124] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[123] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[122] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[121] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[120] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_6__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[119] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_6__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[118] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[117] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[116] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[115] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[114] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[113] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[112] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[111] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[110] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[109] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[108] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_7__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[107] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_7__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[106] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[105] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[104] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[103] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[102] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[101] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[100] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[99] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[99] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[98] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[98] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[97] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[97] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[96] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[96] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[95] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_8__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[95] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[94] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_8__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[94] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[93] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[93] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[92] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[92] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[91] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[91] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[90] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[90] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[89] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[89] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[88] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[88] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[87] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[87] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[86] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[86] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[85] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[85] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[84] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[84] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[83] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_9__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[83] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[82] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_9__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[82] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[81] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[81] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[80] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[80] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[79] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[79] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[78] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[78] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[77] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[77] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[76] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[76] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[75] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[75] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[74] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[74] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[73] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[73] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[72] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[72] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[71] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_10__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[71] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[70] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_10__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[70] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[69] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[69] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[68] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[68] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[67] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[67] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[66] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[66] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[65] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[65] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[64] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[64] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[63] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[63] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[62] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[62] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[61] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[61] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[60] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[60] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[59] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_11__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[59] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[58] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_11__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[58] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[57] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[57] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[56] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[56] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[55] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[55] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[54] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[54] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[53] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[53] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[52] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[52] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[51] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[51] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[50] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[50] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[49] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[49] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[48] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[48] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[47] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_12__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[47] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[46] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_12__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[46] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[45] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[45] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[44] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[44] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[43] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[43] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[42] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[42] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[41] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[41] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[40] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[40] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[39] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[39] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[38] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[38] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[37] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[37] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[36] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[36] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[35] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_13__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[35] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[34] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_13__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[34] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[33] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[33] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[32] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[32] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[31] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[30] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[30] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[29] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[29] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[28] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[28] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[27] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[27] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[26] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[26] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[25] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[25] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[24] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[24] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[23] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_14__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[23] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[22] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_14__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[22] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[21] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[21] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[20] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[20] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[19] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[19] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[18] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[18] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[17] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[17] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[16] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[16] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[15] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[15] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[14] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[14] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[13] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[13] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[12] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_15__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[11] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_re_reg_15__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_re[10] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[9] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[8] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[7] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[6] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[5] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[4] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[3] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[2] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[1] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[0] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_0__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[191] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_0__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[190] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[189] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[188] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[187] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[186] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[185] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[184] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[183] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[182] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[181] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[180] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_1__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[179] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_1__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[178] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[177] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[176] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[175] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[174] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[173] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[172] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[171] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[170] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[169] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[168] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_2__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[167] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_2__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[166] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[165] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[164] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[163] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[162] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[161] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[160] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[159] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[158] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[157] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[156] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_3__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[155] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_3__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[154] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[153] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[152] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[151] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[150] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[149] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[148] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[147] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[146] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[145] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[144] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_4__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[143] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_4__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[142] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[141] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[140] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[139] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[138] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[137] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[136] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[135] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[134] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[133] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[132] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_5__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[131] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_5__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[130] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[129] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[128] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[127] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[126] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[125] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[124] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[123] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[122] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[121] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[120] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_6__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[119] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_6__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[118] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[117] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[116] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[115] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[114] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[113] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[112] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[111] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[110] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[109] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[108] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_7__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[107] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_7__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[106] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[105] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[104] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[103] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[102] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[101] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[100] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[99] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[99] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[98] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[98] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[97] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[97] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[96] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[96] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[95] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_8__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[95] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[94] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_8__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[94] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[93] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[93] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[92] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[92] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[91] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[91] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[90] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[90] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[89] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[89] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[88] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[88] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[87] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[87] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[86] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[86] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[85] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[85] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[84] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[84] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[83] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_9__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[83] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[82] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_9__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[82] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[81] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[81] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[80] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[80] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[79] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[79] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[78] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[78] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[77] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[77] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[76] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[76] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[75] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[75] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[74] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[74] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[73] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[73] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[72] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[72] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[71] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_10__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[71] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[70] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_10__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[70] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[69] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[69] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[68] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[68] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[67] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[67] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[66] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[66] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[65] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[65] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[64] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[64] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[63] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[63] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[62] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[62] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[61] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[61] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[60] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[60] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[59] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_11__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[59] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[58] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_11__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[58] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[57] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[57] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[56] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[56] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[55] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[55] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[54] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[54] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[53] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[53] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[52] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[52] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[51] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[51] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[50] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[50] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[49] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[49] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[48] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[48] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[47] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_12__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[47] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[46] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_12__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[46] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[45] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[45] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[44] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[44] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[43] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[43] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[42] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[42] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[41] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[41] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[40] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[40] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[39] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[39] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[38] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[38] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[37] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[37] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[36] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[36] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[35] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_13__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[35] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[34] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_13__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[34] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[33] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[33] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[32] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[32] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[31] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[30] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[30] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[29] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[29] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[28] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[28] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[27] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[27] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[26] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[26] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[25] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[25] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[24] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[24] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[23] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_14__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[23] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[22] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_14__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[22] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[21] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[21] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[20] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[20] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[19] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[19] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[18] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[18] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[17] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[17] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[16] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[16] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[15] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[15] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[14] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[14] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[13] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[13] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[12] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_15__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[11] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)       0.00 #     0.00 r
  do1_im_reg_15__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)        50.34      50.34 r
  do1_im[10] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[9] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[8] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[7] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[6] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[5] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[4] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[3] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[2] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[1] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[0] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : valid_out
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:59 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid_in_buf_reg_2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: valid_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  valid_in_buf_reg_2_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)      0.00 #     0.00 r
  valid_in_buf_reg_2_/Q (SC7P5T_DFFRQX1_AS_CSC20L)       57.88      57.88 f
  valid_out (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
