
---------- Begin Simulation Statistics ----------
final_tick                               176931887000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717304                       # Number of bytes of host memory used
host_op_rate                                   126321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   791.66                       # Real time elapsed on the host
host_tick_rate                              223495221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100003447                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.176932                       # Number of seconds simulated
sim_ticks                                176931887000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100003447                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.538638                       # CPI: cycles per instruction
system.cpu.discardedOps                         21103                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       236513246                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282595                       # IPC: instructions per cycle
system.cpu.numCycles                        353863774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995247     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892277     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115831     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003447                       # Class of committed instruction
system.cpu.tickCycles                       117350528                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1483529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2971626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1485614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1475266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2973743                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1475267                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606336                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604326                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               815                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602246                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601173                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.821834                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     554                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             356                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                168                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              188                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     45820026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45820026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45820056                       # number of overall hits
system.cpu.dcache.overall_hits::total        45820056                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2975076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975076                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975098                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 241583912500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 241583912500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 241583912500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 241583912500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795102                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795154                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81202.602051                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81202.602051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81202.001581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81202.001581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1485465                       # number of writebacks
system.cpu.dcache.writebacks::total           1485465                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487479                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487614                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 123255477500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 123255477500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 123256838500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 123256838500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82855.422201                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82855.422201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82855.390242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82855.390242                       # average overall mshr miss latency
system.cpu.dcache.replacements                1485567                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8038500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8038500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75834.905660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75834.905660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7490500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7490500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74163.366337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74163.366337                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10117517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10117517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2974970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2974970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 241575874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 241575874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81202.793305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81202.793305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 123247987000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 123247987000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82856.012386                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82856.012386                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1361000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1361000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.326923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.326923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80058.823529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80058.823529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.234514                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47307698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487615                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.801036                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.234514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         196668343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        196668343                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49669616                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092381                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161022                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6045568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6045568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6045568                       # number of overall hits
system.cpu.icache.overall_hits::total         6045568                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          515                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            515                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          515                       # number of overall misses
system.cpu.icache.overall_misses::total           515                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38869000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38869000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38869000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38869000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6046083                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6046083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6046083                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6046083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75473.786408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75473.786408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75473.786408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75473.786408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38354000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38354000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38354000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38354000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74473.786408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74473.786408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74473.786408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74473.786408                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6045568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6045568                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          515                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           515                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38869000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38869000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6046083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6046083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75473.786408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75473.786408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38354000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38354000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74473.786408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74473.786408                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           468.930169                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6046083                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11739.966990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   468.930169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.457940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.457940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.458008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24184847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24184847                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 176931887000                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread28265.numOps               100003447                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       30                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      30                       # number of overall hits
system.l2.demand_misses::.cpu.inst                498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487602                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               498                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487602                       # number of overall misses
system.l2.overall_misses::total               1488100                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 121025351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121062740000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 121025351000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121062740000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966990                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999980                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966990                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999980                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75078.313253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81356.001807                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81353.900948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75078.313253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81356.001807                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81353.900948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1483414                       # number of writebacks
system.l2.writebacks::total                   1483414                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 106149280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106181587500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 106149280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 106181587500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.963107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.963107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65136.088710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71356.015491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71353.942317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65136.088710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71356.015491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71353.942317                       # average overall mshr miss latency
system.l2.replacements                        2958797                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1485465                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1485465                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1485465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1485465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1487496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487496                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 121016742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  121016742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1487496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81356.012050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81356.012050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 106141782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 106141782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71356.012050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71356.012050                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75078.313253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75078.313253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.963107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.963107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65136.088710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65136.088710                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8608500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8608500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.890756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.890756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81212.264151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81212.264151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7497500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7497500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.882353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71404.761905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71404.761905                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4090.957867                       # Cycle average of tags in use
system.l2.tags.total_refs                     2973712                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2962893                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.003651                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2028.891117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.152593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2060.914157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.503153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998769                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2413                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26752613                       # Number of tag accesses
system.l2.tags.data_accesses                 26752613                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1483413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000117567750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4408555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1394214                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1483413                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488097                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1483413                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1483413                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.068308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.019484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.947109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         92609    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.188295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91807     99.13%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              783      0.85%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95238208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94938432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    538.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    536.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  176931794000                       # Total gap between requests
system.mem_ctrls.avgGap                      59542.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95206464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94936704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 179413.674596710771                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 538096697.063995003700                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 536572042.551041066647                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487601                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1483413                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12008250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  44908933750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4350701412000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24210.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30188.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2932899.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95206464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95238208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94938432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94938432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1487601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1488097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1483413                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1483413                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       179414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    538096697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        538276111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       179414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       179414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    536581809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       536581809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    536581809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       179414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    538096697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1074857920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488097                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1483386                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        92997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        92999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92711                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17019123250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7440485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        44920942000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11436.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30186.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1363726                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1377572                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       230183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   826.187025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   710.816986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   310.138072                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7368      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12512      5.44%      8.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11491      4.99%     13.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11460      4.98%     18.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10914      4.74%     23.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10333      4.49%     27.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10602      4.61%     32.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         9684      4.21%     36.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       145819     63.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       230183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95238208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94936704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              538.276111                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              536.572043                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       822149580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       436979070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5314737540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3873072960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13966464720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41880381780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32674154880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   98967940530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   559.356158                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83727004250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5907980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  87296902750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       821371320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       436565415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5310275040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3870201960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13966464720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41843953650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32704831200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   98953663305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   559.275465                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  83809387750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5907980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  87214519250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1483413                       # Transaction distribution
system.membus.trans_dist::CleanEvict              116                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487496                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           601                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4459723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4459723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    190176640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               190176640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488097                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          9495699000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7842760500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2968879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1475485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          119                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1076                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4460797                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4461873                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190277120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190313024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2958797                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94938496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4446927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.331757                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470845                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2971631     66.82%     66.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1475295     33.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4446927                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 176931887000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2972382500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            773498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2231422999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
