#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 13 15:37:29 2023
# Process ID: 18728
# Current directory: E:/FPGA/my_lenet/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23832 E:\FPGA\my_lenet\project_1\project_1.xpr
# Log file: E:/FPGA/my_lenet/project_1/vivado.log
# Journal file: E:/FPGA/my_lenet/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/my_lenet/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source conv1_tb.tcl
run all
close_sim
launch_simulation
source conv1_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name gray_linebuffer -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {gray_linebuffer} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {28} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips gray_linebuffer]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci]
catch { config_ip_cache -export [get_ips -all gray_linebuffer] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci]
launch_runs -jobs 16 gray_linebuffer_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_1_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_1_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_1.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_1_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_1_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
launch_runs -jobs 16 c1_w_1_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_2_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_2_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_2_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
launch_runs -jobs 16 c1_w_2_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_3_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_3_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_3.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_3_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_3_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
launch_runs -jobs 16 c1_w_3_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_4_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_4_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_4.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_4_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_4_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
launch_runs -jobs 16 c1_w_4_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_5_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_5_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_5.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_5_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_5_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
launch_runs -jobs 16 c1_w_5_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_6_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_6_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_6.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_6_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_6_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
launch_runs -jobs 16 c1_w_6_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_b_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_b_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {6} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_b.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_b_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_b_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
launch_runs -jobs 16 c1_b_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source conv1_tb.tcl
run 10 us
current_wave_config {Untitled 3}
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
run 10 us
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_1.coe}] [get_ips c1_w_1_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_1_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_1_rom_synth_1
launch_runs -jobs 16 c1_w_1_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe}] [get_ips c1_w_2_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_2_rom_synth_1
launch_runs -jobs 16 c1_w_2_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_3.coe}] [get_ips c1_w_3_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_3_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_3_rom_synth_1
launch_runs -jobs 15 c1_w_3_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_4.coe}] [get_ips c1_w_4_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_4_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_4_rom_synth_1
launch_runs -jobs 15 c1_w_4_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_5.coe}] [get_ips c1_w_5_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_5_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_5_rom_synth_1
launch_runs -jobs 15 c1_w_5_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_6.coe}] [get_ips c1_w_6_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_6_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_6_rom_synth_1
launch_runs -jobs 15 c1_w_6_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source conv1_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run 10 us
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe}] [get_ips c1_w_2_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_2_rom_synth_1
launch_runs -jobs 15 c1_w_2_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe}] [get_ips c1_w_2_rom]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
catch { [ delete_ip_run [get_ips -all c1_w_2_rom] ] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source conv1_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
run 10 us
export_ip_user_files -of_objects  [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -reset -force -quiet
remove_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci
file delete -force e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_2_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_2_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_2_rom]
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
launch_runs -jobs 15 c1_w_2_rom_synth_1
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source conv1_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
run 10 us
run 10 us
close_sim
launch_simulation
source conv1_tb.tcl
run 10 us
current_wave_config {Untitled 7}
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source conv1_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
run 10 us
relaunch_sim
run 10 us
close_sim
