INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vkchcp0030' on host 'vkchcp0030-H270M-D3H' (Linux_x86_64 version 4.10.0-37-generic) on Mon Oct 30 15:18:49 IST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.3 LTS
INFO: [HLS 200-10] In directory '/home/vkchcp0030/Documents/learn_hls/axi_stream_no_side_channel_data/axi_stream_no_side_channel_data'
INFO: [HLS 200-10] Opening project '/home/vkchcp0030/Documents/learn_hls/axi_stream_no_side_channel_data/axi_stream_no_side_channel_data/proj_axi_stream_no_side_channel_data'.
INFO: [HLS 200-10] Adding design file 'example.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'example_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/vkchcp0030/Documents/learn_hls/axi_stream_no_side_channel_data/axi_stream_no_side_channel_data/proj_axi_stream_no_side_channel_data/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.3333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.3333ns.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 348.156 ; gain = 12.586 ; free physical = 7903 ; free virtual = 28042
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 348.156 ; gain = 12.586 ; free physical = 7904 ; free virtual = 28042
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 348.156 ; gain = 12.586 ; free physical = 7901 ; free virtual = 28040
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 348.156 ; gain = 12.586 ; free physical = 7900 ; free virtual = 28040
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 476.152 ; gain = 140.582 ; free physical = 7881 ; free virtual = 28021
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 476.152 ; gain = 140.582 ; free physical = 7889 ; free virtual = 28029
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 57.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 58.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 58.482 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 476.152 ; gain = 140.582 ; free physical = 7891 ; free virtual = 28027
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 1.73 seconds; peak allocated memory: 58.482 MB.
