Command: report datapath > reports/FME_INTER_4_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 19 2019  10:54:09 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness   Inputs   Outputs CellArea Line Col     Filename    
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_794_29
  module:increment_unsigned_19
   slow         increment   unsigned   7x1        7          34.32                          
--------------------------------------------------------------------------------------------
   add_794_29       +       unsigned   7x1        7                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_809_29
  module:increment_unsigned_19_3760
   slow         increment   unsigned   7x1        7          34.32                          
--------------------------------------------------------------------------------------------
   add_809_29       +       unsigned   7x1        7                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_824_29
  module:increment_unsigned_22_23
   slow         increment   unsigned   8x1        8          40.56                          
--------------------------------------------------------------------------------------------
   add_824_29       +       unsigned   8x1        8                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  lt_722_18
  module:lt_signed_1403
   slow             <       signed     8x5        1           9.36  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_crtl
  lt_729_18
  module:lt_signed_1401
   slow             <       signed     8x4        1           9.36  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_crtl
  lt_736_18
  module:lt_signed_1399
   slow             <       signed     9x6        1           9.36  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_1_U_S0_add_18_10
  module:add_signed_1789
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_1_U_S1_add_18_10
  module:add_signed_1788_2164_3776
   medium           +       signed     14x10      14        151.84  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2145
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_S11_add_41_16
  module:add_unsigned_1766
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2143
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_3774
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2128
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2141
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_3773
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2127
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2139
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_3772
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2126
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2137
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_3771
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2125
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[5].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2135
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[5].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_3770
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[5].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2124
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[6].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2133
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[6].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_3769
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[6].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2123
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[7].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2131
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[7].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_3768
   medium           +       signed     14x10      14        170.56  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[7].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2122
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[8].U_F8_U_2_U_S0_add_18_10
  module:add_signed_1789_2129
   very_fast        +       signed     12x10      12        182.00  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[8].U_F8_U_2_U_S1_add_18_10
  module:add_signed_1788_2164
   medium           +       signed     14x10      14        151.84  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[8].U_F8_U_S11_add_41_16
  module:add_unsigned_1766_2121
   very_fast        +       unsigned   13x13      14        261.04  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[0].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[0].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2162
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[1].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry_2161
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[1].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2160
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[2].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry_2159
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[2].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2158
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[3].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2156
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[4].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2154
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[5].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2152
   very_fast        +       signed     10x13x1    13        449.28                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[6].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2150
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[7].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2148
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[8].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_2146
   very_fast        +       signed     10x13x1    13        446.16                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_S13_add_18_10_group_404
   very_fast  csa_and_adder            16x15x15   16        431.60                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_0__U_F8_U_S22_add_18_16_group_438
   very_fast  csa_and_adder            14x13      14        512.72                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_0__U_F8_U_S2_add_18_16_group_440
   very_fast  csa_and_adder            14x13      14        507.52                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_s23_add_18_10_group_384
   very_fast  csa_and_adder            14x14x16x1 16        927.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_s3_add_18_10_group_386
   very_fast  csa_and_adder            14x14x16x1 16        940.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_S13_add_18_10_group_402
   very_fast  csa_and_adder            16x15x15   16        432.12                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_1__U_F8_U_S22_add_18_16_group_434
   very_fast  csa_and_adder            14x13      14        522.60                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_1__U_F8_U_S2_add_18_16_group_436
   very_fast  csa_and_adder            14x13      14        495.56                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_s23_add_18_10_group_380
   very_fast  csa_and_adder            14x14x16x1 16        901.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_s3_add_18_10_group_382
   very_fast  csa_and_adder            14x14x16x1 16        920.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_S13_add_18_10_group_400
   very_fast  csa_and_adder            16x15x15   16        432.12                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_2__U_F8_U_S22_add_18_16_group_430
   very_fast  csa_and_adder            14x13      14        491.40                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_2__U_F8_U_S2_add_18_16_group_432
   very_fast  csa_and_adder            14x13      14        495.56                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_s23_add_18_10_group_376
   very_fast  csa_and_adder            14x14x16x1 16        923.52                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_s3_add_18_10_group_378
   very_fast  csa_and_adder            14x14x16x1 16        920.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_S13_add_18_10_group_398
   very_fast  csa_and_adder            16x15x15   16        397.28                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_3__U_F8_U_S22_add_18_16_group_426
   very_fast  csa_and_adder            14x13      14        505.96                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_3__U_F8_U_S2_add_18_16_group_428
   very_fast  csa_and_adder            14x13      14        505.96                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_s23_add_18_10_group_372
   very_fast  csa_and_adder            14x14x16x1 16        816.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_s3_add_18_10_group_374
   very_fast  csa_and_adder            14x14x16x1 16        816.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_S13_add_18_10_group_396
   very_fast  csa_and_adder            16x15x15   16        397.28                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_4__U_F8_U_S22_add_18_16_group_422
   very_fast  csa_and_adder            14x13      14        505.96                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_4__U_F8_U_S2_add_18_16_group_424
   very_fast  csa_and_adder            14x13      14        516.36                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_s23_add_18_10_group_368
   very_fast  csa_and_adder            14x14x16x1 16        816.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_s3_add_18_10_group_370
   very_fast  csa_and_adder            14x14x16x1 16        816.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_5__U_F8_U_S13_add_18_10_group_394
   very_fast  csa_and_adder            16x15x15   16        397.28                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_5__U_F8_U_S22_add_18_16_group_418
   very_fast  csa_and_adder            14x13      14        505.96                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_5__U_F8_U_S2_add_18_16_group_420
   very_fast  csa_and_adder            14x13      14        505.96                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_5__U_F8_U_s23_add_18_10_group_364
   very_fast  csa_and_adder            14x14x16x1 16        816.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_5__U_F8_U_s3_add_18_10_group_366
   very_fast  csa_and_adder            14x14x16x1 16        816.92                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_6__U_F8_U_S13_add_18_10_group_392
   very_fast  csa_and_adder            16x15x15   16        397.28                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_6__U_F8_U_S22_add_18_16_group_414
   very_fast  csa_and_adder            14x13      14        494.52                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_6__U_F8_U_S2_add_18_16_group_416
   very_fast  csa_and_adder            14x13      14        490.88                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_6__U_F8_U_s23_add_18_10_group_360
   very_fast  csa_and_adder            14x14x16x1 16        785.72                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_6__U_F8_U_s3_add_18_10_group_362
   very_fast  csa_and_adder            14x14x16x1 16        798.20                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_7__U_F8_U_S13_add_18_10_group_390
   very_fast  csa_and_adder            16x15x15   16        397.28                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_7__U_F8_U_S22_add_18_16_group_410
   very_fast  csa_and_adder            14x13      14        494.52                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_7__U_F8_U_S2_add_18_16_group_412
   very_fast  csa_and_adder            14x13      14        490.88                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_7__U_F8_U_s23_add_18_10_group_356
   very_fast  csa_and_adder            14x14x16x1 16        785.72                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_7__U_F8_U_s3_add_18_10_group_358
   very_fast  csa_and_adder            14x14x16x1 16        798.20                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_8__U_F8_U_S13_add_18_10_group_388
   very_fast  csa_and_adder            16x15x15   16        397.28                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_8__U_F8_U_S22_add_18_16_group_406
   very_fast  csa_and_adder            14x13      14        492.44                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_8__U_F8_U_S2_add_18_16_group_408
   very_fast  csa_and_adder            14x13      14        486.72                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_8__U_F8_U_s23_add_18_10_group_352
   very_fast  csa_and_adder            14x14x16x1 16        858.00                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_8__U_F8_U_s3_add_18_10_group_354
   very_fast  csa_and_adder            14x14x16x1 16        789.88                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[0].U_clip
  gte_592_34
  module:geq_signed_1293_3748
   slow             >=      signed     11x9       1          31.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[10].U_clip_gte_592_34
 module:geq_signed_1293_2120_3738
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[11].U_clip_gte_592_34
 module:geq_signed_1293_3750
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[12].U_clip_gte_592_34
 module:geq_signed_1293_3751
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[13].U_clip_gte_592_34
 module:geq_signed_1293_2120_3739
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[14].U_clip_gte_592_34
 module:geq_signed_1293_3752
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[15].U_clip_gte_592_34
 module:geq_signed_1293_3753
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[16].U_clip_gte_592_34
 module:geq_signed_1293_2120_3740
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[17].U_clip_gte_592_34
 module:geq_signed_1293_3754
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[18].U_clip_gte_592_34
 module:geq_signed_1293_3755
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[19].U_clip_gte_592_34
 module:geq_signed_1293_2120_3741
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[1].U_clip
  gte_592_34
  module:geq_signed_1293_2120_3735
   slow             >=      signed     11x9       1          18.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[20].U_clip_gte_592_34
 module:geq_signed_1293_3756
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[21].U_clip_gte_592_34
 module:geq_signed_1293_3757
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[22].U_clip_gte_592_34
 module:geq_signed_1293_2120_3742
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[23].U_clip_gte_592_34
 module:geq_signed_1293_3758
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[24].U_clip_gte_592_34
 module:geq_signed_1293_3759
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[25].U_clip_gte_592_34
 module:geq_signed_1293_2120
  slow              >=      signed     11x9       1          18.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[26].U_clip_gte_592_34
 module:geq_signed_1293
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[2].U_clip
  gte_592_34
  module:geq_signed_1293_3743
   slow             >=      signed     11x9       1          31.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[3].U_clip
  gte_592_34
  module:geq_signed_1293_3744
   slow             >=      signed     11x9       1          31.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[4].U_clip
  gte_592_34
  module:geq_signed_1293_2120_3736
   slow             >=      signed     11x9       1          18.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[5].U_clip
  gte_592_34
  module:geq_signed_1293_3745
   slow             >=      signed     11x9       1          31.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[6].U_clip
  gte_592_34
  module:geq_signed_1293_3746
   slow             >=      signed     11x9       1          31.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[7].U_clip
  gte_592_34
  module:geq_signed_1293_2120_3737
   slow             >=      signed     11x9       1          18.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[8].U_clip
  gte_592_34
  module:geq_signed_1293_3747
   slow             >=      signed     11x9       1          31.20  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[9].U_clip_gte_592_34
 module:geq_signed_1293_3749
  slow              >=      signed     11x9       1          31.20  950  11 FME_INTER_4.vhd 
============================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 40009.32      53.74 
external muxes       0.00       0.00 
others           34446.36      46.26 
-------------------------------------
total            74455.68     100.00 

