# Overview
Single Cycle and Pipelined MIPS Processor implementation in VHDL using Intel Quartus Prime and DE10-Lite FPGA
