<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — intel stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="processor.html">processor</a></span> (6)
<br/><span class="tag"><a href="optim.html">optim</a></span> (5)
<br/><span class="tag"><a href="formal.html">formal</a></span> (5)
<br/><span class="tag"><a href="framework.html">framework</a></span> (4)
<br/><span class="tag"><a href="core.html">core</a></span> (4)
</div>
<h2><span class="ttl">Stem</span> intel$ (<a href="../words.html">all stems</a>)</h2>
<h3>27 papers:</h3>
<dl class="toc"><dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-JhaHLCH.html">VLDB-2015-JhaHLCH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Improving Main Memory Hash Joins on Intel Xeon Phi Processors: An Experimental Approach (<abbr title="Saurabh Jha">SJ</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Mian Lu">ML</abbr>, <abbr title="Xuntao Cheng">XC</abbr>, <abbr title="Huynh Phung Huynh">HPH</abbr>), pp. 642–653.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2015-TangZLLHLG.html">CGO-2015-TangZLLHLG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing and auto-tuning scale-free sparse matrix-vector multiplication on Intel Xeon Phi (<abbr title="Wai Teng Tang">WTT</abbr>, <abbr title="Ruizhe Zhao">RZ</abbr>, <abbr title="Mian Lu">ML</abbr>, <abbr title="Yun Liang">YL</abbr>, <abbr title="Huynh Phung Huyng">HPH</abbr>, <abbr title="Xibai Li">XL</abbr>, <abbr title="Rick Siow Mong Goh">RSMG</abbr>), pp. 136–145.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2015-Leslie-HurdCF.html">CAV-2015-Leslie-HurdCF</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Linearizability of Intel® Software Guard Extensions (<abbr title="Rebekah Leslie-Hurd">RLH</abbr>, <abbr title="Dror Caspi">DC</abbr>, <abbr title="Matthew Fernandez">MF</abbr>), pp. 144–160.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-RaiHST.html">DAC-2014-RaiHST</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor (<abbr title="Devendra Rai">DR</abbr>, <abbr title="Pengcheng Huang">PH</abbr>, <abbr title="Nikolay Stoimenov">NS</abbr>, <abbr title="Lothar Thiele">LT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2014-GuptaKG.html">FM-2014-GuptaKG</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formally Verifying Graphics FPU — An Intel® Experience (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="V. M. Achutha KiranKumar">VMAK</abbr>, <abbr title="Rajnish Ghughal">RG</abbr>), pp. 673–687.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-KarnagelDRLLSL.html">HPCA-2014-KarnagelDRLLSL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Improving in-memory database index performance with Intel® Transactional Synchronization Extensions (<abbr title="Tomas Karnagel">TK</abbr>, <abbr title="Roman Dementiev">RD</abbr>, <abbr title="Ravi Rajwar">RR</abbr>, <abbr title="Konrad Lai">KL</abbr>, <abbr title="Thomas Legler">TL</abbr>, <abbr title="Benjamin Schlegel">BS</abbr>, <abbr title="Wolfgang Lehner">WL</abbr>), pp. 476–487.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-RajachandrasekarPVHWP.html">HPDC-2014-RajachandrasekarPVHWP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MIC-Check: a distributed check pointing framework for the intel many integrated cores architecture (<abbr title="Raghunath Rajachandrasekar">RR</abbr>, <abbr title="Sreeram Potluri">SP</abbr>, <abbr title="Akshay Venkatesh">AV</abbr>, <abbr title="Khaled Hamidouche">KH</abbr>, <abbr title="Md. Wasi-ur-Rahman">MWuR</abbr>, <abbr title="Dhabaleswar K. Panda">DKP</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-RaiSST.html">DAC-2013-RaiSST</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC (<abbr title="Devendra Rai">DR</abbr>, <abbr title="Lars Schor">LS</abbr>, <abbr title="Nikolay Stoimenov">NS</abbr>, <abbr title="Lothar Thiele">LT</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/edoc.png" alt="EDOC"/><a href="../EDOC-2011-CurleyK.html">EDOC-2011-CurleyK</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/maturity.html" title="maturity">#maturity</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using the IT Capability Maturity Framework to Improve IT Capability and Value Creation: An Intel IT Case Study (<abbr title="Martin Curley">MC</abbr>, <abbr title="Jim Kenneally">JK</abbr>), pp. 107–115.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2011-Kaivola.html">PADL-2011-Kaivola</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Intel CoreTM i7 Processor Execution Engine Validation in a Functional Language Based Formal Framework (<abbr title="Roope Kaivola">RK</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-NewburnSLMGTWDCWGLZ.html">CGO-2011-NewburnSLMGTWDCWGLZ</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Intel’s Array Building Blocks: A retargetable, dynamic compiler and embedded language (<abbr title="Chris J. Newburn">CJN</abbr>, <abbr title="Byoungro So">BS</abbr>, <abbr title="Zhenying Liu">ZL</abbr>, <abbr title="Michael D. McCool">MDM</abbr>, <abbr title="Anwar M. Ghuloum">AMG</abbr>, <abbr title="Stefanus Du Toit">SDT</abbr>, <abbr title="Zhi-Gang Wang">ZGW</abbr>, <abbr title="Zhaohui Du">ZD</abbr>, <abbr title="Yongjian Chen">YC</abbr>, <abbr title="Gansha Wu">GW</abbr>, <abbr title="Peng Guo">PG</abbr>, <abbr title="Zhanglin Liu">ZL</abbr>, <abbr title="Dan Zhang">DZ</abbr>), pp. 224–235.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2009-KaivolaGNTWPSTFRN.html">CAV-2009-KaivolaGNTWPSTFRN</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation (<abbr title="Roope Kaivola">RK</abbr>, <abbr title="Rajnish Ghughal">RG</abbr>, <abbr title="Naren Narasimhan">NN</abbr>, <abbr title="Amber Telfer">AT</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Sudhindra Pandav">SP</abbr>, <abbr title="Anna Slobodová">AS</abbr>, <abbr title="Christopher Taylor">CT</abbr>, <abbr title="Vladimir Frolov">VF</abbr>, <abbr title="Erik Reeber">ER</abbr>, <abbr title="Armaghan Naik">AN</abbr>), pp. 414–429.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-Beers.html">DAC-2008-Beers</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Pre-RTL formal verification: an intel experience (<abbr title="Robert Beers">RB</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-MandalBMM.html">DAC-2008-MandalBMM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>IntellBatt: towards smarter battery design (<abbr title="Suman Kalyan Mandal">SKM</abbr>, <abbr title="Praveen Bhojwani">PB</abbr>, <abbr title="Saraju P. Mohanty">SPM</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 872–877.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-Rattner.html">HPCA-2008-Rattner</a></dt><dd>Intel’s Tera-scale Computing Project: The first five years, the next five years (<abbr title="Joe Rattner">JR</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-ErshovNM.html">SAC-2006-ErshovNM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span></dt><dd>Quad and correctly rounded double precision math functions: portable and optimized for Intel architectures (<abbr title="Alexey Ershov">AE</abbr>, <abbr title="Andrey Naraikin">AN</abbr>, <abbr title="Sergey Maidanov">SM</abbr>), pp. 1310–1317.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/re.png" alt="RE"/><a href="../RE-2005-Nesland.html">RE-2005-Nesland</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/lessons%20learnt.html" title="lessons learnt">#lessons learnt</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Initial Lessons Learned from the Definition and Implementation of a Platform Requirements Engineering Process at Intel Corporation (<abbr title="Sarah Nesland">SN</abbr>), pp. 429–433.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-KimLWCTZWYGS.html">CGO-2004-KimLWCTZWYGS</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Physical Experimentation with Prefetching Helper Threads on Intel’s Hyper-Threaded Processors (<abbr title="Dongkeun Kim">DK</abbr>, <abbr title="Shih-Wei Liao">SWL</abbr>, <abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Juan del Cuvillo">JdC</abbr>, <abbr title="Xinmin Tian">XT</abbr>, <abbr title="Xiang Zou">XZ</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Donald Yeung">DY</abbr>, <abbr title="Milind Girkar">MG</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 27–38.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-LukMPCL.html">CGO-2004-LukMPCL</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Ispike: A Post-link Optimizer for the Intel®Itanium®Architecture (<abbr title="Chi-Keung Luk">CKL</abbr>, <abbr title="Robert Muth">RM</abbr>, <abbr title="Harish Patil">HP</abbr>, <abbr title="Robert S. Cohn">RSC</abbr>, <abbr title="P. Geoffrey Lowney">PGL</abbr>), pp. 15–26.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-ContrerasMPJL.html">LCTES-2004-ContrerasMPJL</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>XTREM: a power simulator for the Intel XScale® core (<abbr title="Gilberto Contreras">GC</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Jinzhan Peng">JP</abbr>, <abbr title="Roy Ju">RJ</abbr>, <abbr title="Guei-Yuan Lueh">GYL</abbr>), pp. 115–125.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2003-CollardL.html">CGO-2003-CollardL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizations to Prevent Cache Penalties for the Intel ® Itanium 2 Processor (<abbr title="Jean-Francois Collard">JFC</abbr>, <abbr title="Daniel M. Lavery">DML</abbr>), pp. 105–114.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2003-SettleCHL.html">CGO-2003-SettleCHL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Optimization for the Intel® Itanium ®Architectur Register Stack (<abbr title="Alex Settle">AS</abbr>, <abbr title="Daniel A. Connors">DAC</abbr>, <abbr title="Gerolf Hoflehner">GH</abbr>, <abbr title="Daniel M. Lavery">DML</abbr>), pp. 115–124.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2003-Harrison.html">LICS-2003-Harrison</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification at Intel (<abbr title="John Harrison">JH</abbr>), p. 45–?.</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Bentley.html">DAC-2001-Bentley</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating the Intel Pentium 4 Microprocessor (<abbr title="Bob Bentley">BB</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-Lee.html">SAC-1997-Lee</a></dt><dd>Constructing the constrained Delaunay triangulation on the Intel paragon (<abbr title="Fenglien Lee">FL</abbr>), pp. 464–467.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-JonesB.html">DAC-1987-JonesB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube (<abbr title="M. Jones">MJ</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 807–813.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Nachtsheim.html">DAC-1984-Nachtsheim</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Intel design automation system (<abbr title="Stephen Nachtsheim">SN</abbr>), pp. 459–465.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>