
*** Running vivado
    with args -log LED.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source LED.tcl -notrace
Command: synth_design -top LED -part xczu5eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5eg'
INFO: [Device 21-403] Loading part xczu5eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 174928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.051 ; gain = 33.863 ; free physical = 654888 ; free virtual = 976600
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED' [/RAID2/COURSE/DCS/DCS064/led_test/led_test.srcs/sources_1/imports/Lab10/LED.v:7]
	Parameter DEFAULT bound to: 3'b000 
	Parameter ALL_ON bound to: 3'b100 
	Parameter ALL_OFF bound to: 3'b010 
	Parameter RIGHT_TO_LEFT bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'LED' (1#1) [/RAID2/COURSE/DCS/DCS064/led_test/led_test.srcs/sources_1/imports/Lab10/LED.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.000 ; gain = 74.812 ; free physical = 655567 ; free virtual = 977306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.836 ; gain = 93.648 ; free physical = 655630 ; free virtual = 977383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.836 ; gain = 93.648 ; free physical = 655630 ; free virtual = 977383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 655622 ; free virtual = 977375
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/RAID2/COURSE/DCS/DCS064/led_test/led_test.srcs/constrs_1/imports/Lab10/Lab10_const.xdc]
Finished Parsing XDC File [/RAID2/COURSE/DCS/DCS064/led_test/led_test.srcs/constrs_1/imports/Lab10/Lab10_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/RAID2/COURSE/DCS/DCS064/led_test/led_test.srcs/constrs_1/imports/Lab10/Lab10_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.551 ; gain = 0.000 ; free physical = 655445 ; free virtual = 977297
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.551 ; gain = 0.000 ; free physical = 655444 ; free virtual = 977297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.551 ; gain = 255.363 ; free physical = 655417 ; free virtual = 977367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.551 ; gain = 255.363 ; free physical = 655417 ; free virtual = 977368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.551 ; gain = 255.363 ; free physical = 655417 ; free virtual = 977367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.551 ; gain = 255.363 ; free physical = 655401 ; free virtual = 977361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2965.551 ; gain = 255.363 ; free physical = 655367 ; free virtual = 977348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 3362.547 ; gain = 652.359 ; free physical = 653839 ; free virtual = 976767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 3362.547 ; gain = 652.359 ; free physical = 653839 ; free virtual = 976767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 3381.570 ; gain = 671.383 ; free physical = 653837 ; free virtual = 976765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.512 ; gain = 677.324 ; free physical = 653778 ; free virtual = 976763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.512 ; gain = 677.324 ; free physical = 653778 ; free virtual = 976763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.512 ; gain = 677.324 ; free physical = 653778 ; free virtual = 976764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.512 ; gain = 677.324 ; free physical = 653778 ; free virtual = 976765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.512 ; gain = 677.324 ; free physical = 653778 ; free virtual = 976764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.512 ; gain = 677.324 ; free physical = 653778 ; free virtual = 976764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     6|
|6     |LUT4   |     4|
|7     |LUT5   |     2|
|8     |FDCE   |    35|
|9     |FDPE   |     1|
|10    |IBUF   |     6|
|11    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.512 ; gain = 677.324 ; free physical = 653778 ; free virtual = 976764
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 3387.512 ; gain = 515.609 ; free physical = 653814 ; free virtual = 976802
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 3387.516 ; gain = 677.324 ; free physical = 653814 ; free virtual = 976802
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3402.449 ; gain = 0.000 ; free physical = 653896 ; free virtual = 976893
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.371 ; gain = 0.000 ; free physical = 653821 ; free virtual = 976832
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:09 . Memory (MB): peak = 3444.371 ; gain = 1076.426 ; free physical = 653963 ; free virtual = 976976
INFO: [Common 17-1381] The checkpoint '/RAID2/COURSE/DCS/DCS064/led_test/led_test.runs/synth_1/LED.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_utilization_synth.rpt -pb LED_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 22 23:12:37 2024...
