
*** Running vivado
    with args -log pdu_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pdu_cpu.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pdu_cpu.tcl -notrace
Command: synth_design -top pdu_cpu -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 698.719 ; gain = 176.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pdu_cpu' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pdu' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu.v:23]
INFO: [Synth 8-226] default block is never used [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu.v:280]
INFO: [Synth 8-226] default block is never used [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu.v:294]
INFO: [Synth 8-226] default block is never used [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu.v:316]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_2r_reg' and it is trimmed from '5' to '2' bits. [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu.v:99]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (1#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_pl' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (2#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'instrcution_memory' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.runs/synth_1/.Xil/Vivado-5388-DESKTOP-LEJH40V/realtime/instrcution_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instrcution_memory' (3#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.runs/synth_1/.Xil/Vivado-5388-DESKTOP-LEJH40V/realtime/instrcution_memory_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'instrcution_memory' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
INFO: [Synth 8-6157] synthesizing module 'RF' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/RF.v:23]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net rd2 in module/entity RF does not have driver. [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/RF.v:29]
INFO: [Synth 8-6155] done synthesizing module 'RF' (4#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/RF.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'ra2' does not match port width (5) of module 'RF' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection_unit' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v:23]
WARNING: [Synth 8-151] case item 7'b0100011 is unreachable [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection_unit' (5#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_32' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/mux_2_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_32' (8#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/mux_2_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Forwarding_unit' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding_unit' (9#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_3_32' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/mux_3_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_3_32' (10#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/mux_3_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.runs/synth_1/.Xil/Vivado-5388-DESKTOP-LEJH40V/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (12#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.runs/synth_1/.Xil/Vivado-5388-DESKTOP-LEJH40V/realtime/data_memory_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'data_memory' [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
INFO: [Synth 8-6155] done synthesizing module 'cpu_pl' (13#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pdu_cpu' (14#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab5！！2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v:23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port instruction[30]
WARNING: [Synth 8-3331] design control has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port instruction[14]
WARNING: [Synth 8-3331] design control has unconnected port instruction[13]
WARNING: [Synth 8-3331] design control has unconnected port instruction[12]
WARNING: [Synth 8-3331] design control has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[30]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[29]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[25]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[11]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[10]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[9]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[8]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[7]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[31]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[30]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[29]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[28]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[27]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[26]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[25]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[24]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[23]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[22]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[21]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[20]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[19]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[18]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[17]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[16]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[15]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[14]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[13]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[12]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[11]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[10]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[9]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[8]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[7]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[6]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[5]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[4]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[3]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[2]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[1]
WARNING: [Synth 8-3331] design RF has unconnected port rd2[0]
WARNING: [Synth 8-3331] design RF has unconnected port ra2[4]
WARNING: [Synth 8-3331] design RF has unconnected port ra2[3]
WARNING: [Synth 8-3331] design RF has unconnected port ra2[2]
WARNING: [Synth 8-3331] design RF has unconnected port ra2[1]
WARNING: [Synth 8-3331] design RF has unconnected port ra2[0]
TclStackFree: incorrect freePtr. Call out of sequence?
