{"vcs1":{"timestamp_begin":1732361161.400824834, "rt":2.69, "ut":1.35, "st":0.31}}
{"vcselab":{"timestamp_begin":1732361164.167771633, "rt":1.07, "ut":0.27, "st":0.17}}
{"link":{"timestamp_begin":1732361165.318592570, "rt":0.38, "ut":0.19, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732361160.607166468}
{"VCS_COMP_START_TIME": 1732361160.607166468}
{"VCS_COMP_END_TIME": 1732361169.659725049}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343608}}
{"stitch_vcselab": {"peak_mem": 231544}}
