<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2763
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5422.81 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9317.24 --|
|-- Mem Ch  2: Reads (MB/s):  5857.85 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8265.92 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5857.85 --||-- NODE 1 Mem Read (MB/s) :  5422.81 --|
|-- NODE 0 Mem Write(MB/s) :  8265.92 --||-- NODE 1 Mem Write(MB/s) :  9317.24 --|
|-- NODE 0 P. Write (T/s):     100690 --||-- NODE 1 P. Write (T/s):      95901 --|
|-- NODE 0 Memory (MB/s):    14123.78 --||-- NODE 1 Memory (MB/s):    14740.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11280.67                --|
            |--                System Write Throughput(MB/s):      17583.16                --|
            |--               System Memory Throughput(MB/s):      28863.82                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 289e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     448 K       153 K    24 M   176 M    151 M     0     621 K
 1     627 K       212 K    27 M   191 M    147 M     0     709 K
-----------------------------------------------------------------------
 *    1075 K       365 K    51 M   368 M    298 M     0    1330 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 111.01        
Core2: 47.60        Core3: 67.05        
Core4: 38.96        Core5: 81.26        
Core6: 64.70        Core7: 80.51        
Core8: 42.21        Core9: 67.18        
Core10: 66.06        Core11: 102.44        
Core12: 41.54        Core13: 27.85        
Core14: 75.82        Core15: 28.92        
Core16: 30.78        Core17: 68.61        
Core18: 81.55        Core19: 25.44        
Core20: 28.96        Core21: 24.63        
Core22: 90.69        Core23: 35.17        
Core24: 60.08        Core25: 21.37        
Core26: 79.91        Core27: 32.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.22
Socket1: 56.68
DDR read Latency(ns)
Socket0: 194.79
Socket1: 191.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.97        Core1: 104.90        
Core2: 45.17        Core3: 76.97        
Core4: 24.72        Core5: 80.00        
Core6: 63.60        Core7: 80.84        
Core8: 38.24        Core9: 52.21        
Core10: 62.54        Core11: 99.03        
Core12: 38.38        Core13: 27.74        
Core14: 75.96        Core15: 28.60        
Core16: 26.67        Core17: 67.98        
Core18: 81.41        Core19: 24.87        
Core20: 27.04        Core21: 24.43        
Core22: 91.91        Core23: 39.09        
Core24: 74.84        Core25: 21.19        
Core26: 79.45        Core27: 32.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.38
Socket1: 55.27
DDR read Latency(ns)
Socket0: 196.01
Socket1: 191.04
irq_total: 278323.327159915
cpu_total: 35.67
cpu_0: 19.95
cpu_1: 94.75
cpu_2: 2.79
cpu_3: 7.18
cpu_4: 49.60
cpu_5: 55.72
cpu_6: 10.90
cpu_7: 49.07
cpu_8: 42.22
cpu_9: 1.73
cpu_10: 10.57
cpu_11: 84.64
cpu_12: 59.04
cpu_13: 10.44
cpu_14: 64.43
cpu_15: 57.65
cpu_16: 4.39
cpu_17: 0.93
cpu_18: 57.45
cpu_19: 27.86
cpu_20: 3.52
cpu_21: 38.56
cpu_22: 95.15
cpu_23: 10.24
cpu_24: 1.46
cpu_25: 34.97
cpu_26: 55.39
cpu_27: 48.14
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9246871214
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9408576482
Total_rx_bytes: 18655447696
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 103918
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 77791
Total_tx_packets: 181709
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1031944
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1049195
Total_rx_packets_phy: 2081139
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6858595
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5134242
Total_tx_bytes: 11992837
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9298441154
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9460819917
Total_rx_bytes_phy: 18759261071
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1031957
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1049209
Total_rx_packets: 2081166
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 147213
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 121223
Total_tx_packets_phy: 268436
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10045153
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8225086
Total_tx_bytes_phy: 18270239


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.08        Core1: 102.49        
Core2: 40.45        Core3: 74.00        
Core4: 17.56        Core5: 80.96        
Core6: 60.51        Core7: 83.44        
Core8: 33.85        Core9: 52.27        
Core10: 62.69        Core11: 102.10        
Core12: 38.42        Core13: 28.65        
Core14: 75.46        Core15: 27.44        
Core16: 28.79        Core17: 59.41        
Core18: 80.21        Core19: 22.64        
Core20: 21.81        Core21: 25.22        
Core22: 90.82        Core23: 43.10        
Core24: 36.20        Core25: 21.32        
Core26: 78.71        Core27: 33.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.80
Socket1: 55.63
DDR read Latency(ns)
Socket0: 196.96
Socket1: 193.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.71        Core1: 109.02        
Core2: 42.70        Core3: 70.83        
Core4: 39.68        Core5: 78.49        
Core6: 65.15        Core7: 78.50        
Core8: 38.95        Core9: 67.41        
Core10: 68.66        Core11: 99.20        
Core12: 41.58        Core13: 27.59        
Core14: 73.91        Core15: 25.88        
Core16: 24.03        Core17: 51.53        
Core18: 79.29        Core19: 20.63        
Core20: 28.01        Core21: 24.76        
Core22: 89.06        Core23: 41.42        
Core24: 53.10        Core25: 21.51        
Core26: 77.92        Core27: 32.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.94
Socket1: 53.96
DDR read Latency(ns)
Socket0: 195.63
Socket1: 196.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.28        Core1: 111.29        
Core2: 45.08        Core3: 72.75        
Core4: 33.92        Core5: 83.17        
Core6: 64.54        Core7: 84.58        
Core8: 36.80        Core9: 63.31        
Core10: 69.65        Core11: 97.94        
Core12: 37.38        Core13: 24.87        
Core14: 78.54        Core15: 28.56        
Core16: 31.13        Core17: 49.88        
Core18: 85.04        Core19: 24.90        
Core20: 28.61        Core21: 25.19        
Core22: 95.76        Core23: 40.28        
Core24: 53.21        Core25: 21.38        
Core26: 82.68        Core27: 32.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.87
Socket1: 56.09
DDR read Latency(ns)
Socket0: 199.41
Socket1: 195.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.99        Core1: 107.60        
Core2: 42.06        Core3: 74.26        
Core4: 53.65        Core5: 73.99        
Core6: 65.32        Core7: 72.37        
Core8: 52.16        Core9: 67.27        
Core10: 41.45        Core11: 105.26        
Core12: 53.85        Core13: 28.18        
Core14: 69.05        Core15: 29.37        
Core16: 30.63        Core17: 78.82        
Core18: 71.68        Core19: 24.69        
Core20: 33.50        Core21: 25.14        
Core22: 80.99        Core23: 40.13        
Core24: 62.86        Core25: 21.53        
Core26: 70.11        Core27: 31.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.65
Socket1: 55.32
DDR read Latency(ns)
Socket0: 200.78
Socket1: 188.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11016
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426139446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426165534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213092896; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213092896; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213219893; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213219893; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011043272; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5778541; Consumed Joules: 352.69; Watts: 58.67; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1496947; Consumed DRAM Joules: 22.90; DRAM Watts: 3.81
S1P0; QPIClocks: 14426442138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426460802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213309781; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213309781; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213250613; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213250613; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011181040; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5860188; Consumed Joules: 357.68; Watts: 59.50; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1668836; Consumed DRAM Joules: 25.53; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c2d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.42   0.13    0.61    3540 K   8949 K    0.60    0.74    0.01    0.02      560      148        2     65
   1    1     0.05   0.04   1.15    1.20      78 M     91 M    0.15    0.16    0.15    0.18     6888       87     7281     60
   2    0     0.02   0.48   0.04    0.66     784 K   2054 K    0.62    0.21    0.00    0.01      112       39       13     64
   3    1     0.02   0.36   0.07    0.62    1614 K   2306 K    0.30    0.13    0.01    0.01      168       25      116     60
   4    0     0.19   0.25   0.74    1.13      49 M     66 M    0.26    0.32    0.03    0.03     1400     3410        3     64
   5    1     0.11   0.15   0.71    1.20      35 M     42 M    0.17    0.30    0.03    0.04     2464      211     4392     60
   6    0     0.07   0.66   0.10    0.68    2957 K   3965 K    0.25    0.20    0.00    0.01      112      131       10     64
   7    1     0.08   0.13   0.64    1.14      36 M     42 M    0.15    0.28    0.04    0.05     3024      239     5205     60
   8    0     0.13   0.37   0.35    0.82      16 M     27 M    0.39    0.39    0.01    0.02      168       51        1     64
   9    1     0.01   0.69   0.01    0.62     247 K    386 K    0.36    0.15    0.00    0.01        0       11        3     61
  10    0     0.05   0.55   0.08    0.60    2832 K   3817 K    0.26    0.12    0.01    0.01       56       58        2     63
  11    1     0.08   0.08   1.12    1.20      72 M     88 M    0.18    0.17    0.08    0.10     5544       18     8270     59
  12    0     0.08   0.10   0.81    1.20      59 M     79 M    0.25    0.32    0.08    0.10     7448     3884      107     63
  13    1     0.08   0.84   0.10    0.65    1108 K   4172 K    0.73    0.32    0.00    0.01      168       42        4     60
  14    0     0.08   0.08   1.03    1.20      69 M     82 M    0.16    0.21    0.08    0.10     4928       78     8035     63
  15    1     0.04   0.23   0.18    0.61      15 M     23 M    0.34    0.50    0.04    0.06      672      686        0     60
  16    0     0.03   0.51   0.07    0.66     682 K   1736 K    0.61    0.15    0.00    0.01      168       25        9     64
  17    1     0.01   0.74   0.01    0.84     288 K    507 K    0.43    0.42    0.00    0.00      112       28        6     61
  18    0     0.05   0.07   0.77    1.20      53 M     60 M    0.12    0.21    0.10    0.11     4816       10     6657     64
  19    1     0.07   0.25   0.27    0.72      20 M     31 M    0.35    0.53    0.03    0.05     1008     1023        0     61
  20    0     0.04   0.72   0.05    0.72     539 K   1174 K    0.54    0.18    0.00    0.00      112       49       11     64
  21    1     0.12   0.26   0.48    0.98      26 M     42 M    0.38    0.50    0.02    0.03     1120     1354        1     62
  22    0     0.07   0.08   0.84    1.20      54 M     63 M    0.14    0.22    0.08    0.09     3864      400     6472     64
  23    1     0.04   0.42   0.09    0.64    1547 K   2022 K    0.23    0.16    0.00    0.01      112       16        4     62
  24    0     0.00   0.52   0.01    0.60     197 K    296 K    0.34    0.19    0.01    0.01        0        9        5     65
  25    1     0.13   0.17   0.74    1.17      56 M     79 M    0.30    0.39    0.04    0.06    10360     2875        4     61
  26    0     0.05   0.05   0.92    1.20      70 M     79 M    0.11    0.19    0.14    0.15     6776       24     9630     63
  27    1     0.14   0.48   0.30    0.76    6274 K   8986 K    0.30    0.40    0.00    0.01      112      155        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.15   0.42    1.08     385 M    482 M    0.20    0.28    0.04    0.05    30520     8316    30957     58
 SKT    1     0.07   0.17   0.42    1.04     351 M    460 M    0.24    0.34    0.03    0.05    31752     6770    25289     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.16   0.42    1.06     737 M    943 M    0.22    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  120 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.75 %

 C1 core residency: 44.04 %; C3 core residency: 2.96 %; C6 core residency: 13.25 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       30 G     30 G   |   31%    31%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  115 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.25    41.41     301.47      19.70         239.46
 SKT   1    27.81    47.85     304.50      21.81         380.78
---------------------------------------------------------------------------------------------------------------
       *    60.06    89.26     605.97      41.51         306.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2dff
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5416.35 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9392.87 --|
|-- Mem Ch  2: Reads (MB/s):  6825.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8422.79 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6825.81 --||-- NODE 1 Mem Read (MB/s) :  5416.35 --|
|-- NODE 0 Mem Write(MB/s) :  8422.79 --||-- NODE 1 Mem Write(MB/s) :  9392.87 --|
|-- NODE 0 P. Write (T/s):     124815 --||-- NODE 1 P. Write (T/s):      98532 --|
|-- NODE 0 Memory (MB/s):    15248.60 --||-- NODE 1 Memory (MB/s):    14809.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12242.17                --|
            |--                System Write Throughput(MB/s):      17815.66                --|
            |--               System Memory Throughput(MB/s):      30057.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f3a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     427 K       231 K    22 M   182 M    150 M   372     407 K
 1     525 K       129 K    24 M   161 M    148 M     0     922 K
-----------------------------------------------------------------------
 *     952 K       360 K    46 M   343 M    298 M   372    1329 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 77.48        
Core2: 46.22        Core3: 36.12        
Core4: 20.76        Core5: 114.13        
Core6: 32.15        Core7: 78.36        
Core8: 63.69        Core9: 53.20        
Core10: 50.53        Core11: 114.10        
Core12: 53.98        Core13: 68.96        
Core14: 87.91        Core15: 16.51        
Core16: 34.17        Core17: 40.95        
Core18: 86.09        Core19: 17.95        
Core20: 25.94        Core21: 19.93        
Core22: 66.75        Core23: 37.21        
Core24: 60.77        Core25: 21.70        
Core26: 73.10        Core27: 52.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.91
Socket1: 55.57
DDR read Latency(ns)
Socket0: 207.74
Socket1: 232.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.74        Core1: 73.11        
Core2: 44.64        Core3: 37.90        
Core4: 18.89        Core5: 113.39        
Core6: 29.03        Core7: 71.05        
Core8: 52.82        Core9: 71.17        
Core10: 56.05        Core11: 112.58        
Core12: 66.75        Core13: 65.99        
Core14: 87.95        Core15: 21.48        
Core16: 29.28        Core17: 37.18        
Core18: 86.52        Core19: 21.89        
Core20: 34.09        Core21: 20.88        
Core22: 69.09        Core23: 48.02        
Core24: 60.97        Core25: 25.47        
Core26: 71.92        Core27: 53.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.65
Socket1: 58.69
DDR read Latency(ns)
Socket0: 210.47
Socket1: 219.82
irq_total: 269710.509548998
cpu_total: 33.45
cpu_0: 29.85
cpu_1: 33.64
cpu_2: 2.39
cpu_3: 18.35
cpu_4: 17.95
cpu_5: 82.31
cpu_6: 10.31
cpu_7: 35.90
cpu_8: 67.09
cpu_9: 20.41
cpu_10: 0.60
cpu_11: 77.06
cpu_12: 71.61
cpu_13: 11.64
cpu_14: 53.92
cpu_15: 33.64
cpu_16: 3.06
cpu_17: 2.46
cpu_18: 74.20
cpu_19: 34.97
cpu_20: 4.32
cpu_21: 38.76
cpu_22: 71.01
cpu_23: 6.58
cpu_24: 8.91
cpu_25: 37.83
cpu_26: 69.41
cpu_27: 18.22
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 100879
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 58647
Total_tx_packets: 159526
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9276611978
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8512494899
Total_rx_bytes: 17789106877
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 142540
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 109713
Total_tx_packets_phy: 252253
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6658053
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3870734
Total_tx_bytes: 10528787
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9727865
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7373544
Total_tx_bytes_phy: 17101409
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1035062
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 950044
Total_rx_packets_phy: 1985106
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1035056
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 950086
Total_rx_packets: 1985142
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9334041912
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8567388552
Total_rx_bytes_phy: 17901430464


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.53        Core1: 67.76        
Core2: 32.83        Core3: 34.15        
Core4: 17.16        Core5: 100.53        
Core6: 30.30        Core7: 64.15        
Core8: 52.69        Core9: 66.99        
Core10: 52.09        Core11: 100.76        
Core12: 32.84        Core13: 57.36        
Core14: 86.18        Core15: 22.25        
Core16: 24.85        Core17: 38.59        
Core18: 82.99        Core19: 23.13        
Core20: 22.60        Core21: 21.76        
Core22: 66.10        Core23: 45.53        
Core24: 66.68        Core25: 15.46        
Core26: 72.68        Core27: 51.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.41
Socket1: 53.56
DDR read Latency(ns)
Socket0: 218.35
Socket1: 221.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.89        Core1: 66.72        
Core2: 47.74        Core3: 35.49        
Core4: 24.74        Core5: 99.44        
Core6: 30.86        Core7: 65.42        
Core8: 68.90        Core9: 62.84        
Core10: 62.84        Core11: 100.64        
Core12: 57.47        Core13: 47.72        
Core14: 86.72        Core15: 22.49        
Core16: 36.65        Core17: 37.02        
Core18: 83.52        Core19: 24.22        
Core20: 28.99        Core21: 25.23        
Core22: 64.04        Core23: 42.63        
Core24: 70.13        Core25: 19.96        
Core26: 75.94        Core27: 48.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.28
Socket1: 55.62
DDR read Latency(ns)
Socket0: 214.43
Socket1: 216.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.49        Core1: 81.28        
Core2: 48.36        Core3: 37.43        
Core4: 25.27        Core5: 103.67        
Core6: 35.18        Core7: 70.02        
Core8: 62.71        Core9: 64.41        
Core10: 48.30        Core11: 105.25        
Core12: 31.06        Core13: 57.06        
Core14: 86.41        Core15: 21.89        
Core16: 33.99        Core17: 35.91        
Core18: 84.04        Core19: 24.78        
Core20: 24.58        Core21: 25.08        
Core22: 66.95        Core23: 46.16        
Core24: 55.50        Core25: 22.39        
Core26: 76.58        Core27: 52.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.19
Socket1: 59.38
DDR read Latency(ns)
Socket0: 216.44
Socket1: 216.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 84.52        
Core2: 51.20        Core3: 35.83        
Core4: 23.47        Core5: 104.58        
Core6: 24.94        Core7: 77.82        
Core8: 52.70        Core9: 63.06        
Core10: 52.85        Core11: 96.54        
Core12: 31.21        Core13: 69.29        
Core14: 94.53        Core15: 22.70        
Core16: 34.69        Core17: 34.45        
Core18: 93.07        Core19: 24.63        
Core20: 26.78        Core21: 23.57        
Core22: 84.14        Core23: 43.63        
Core24: 66.51        Core25: 25.57        
Core26: 80.29        Core27: 53.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.80
Socket1: 58.17
DDR read Latency(ns)
Socket0: 201.42
Socket1: 221.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12708
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425723222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425721566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212865302; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212865302; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212950883; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212950883; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010805915; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5775232; Consumed Joules: 352.49; Watts: 58.65; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1552122; Consumed DRAM Joules: 23.75; DRAM Watts: 3.95
S1P0; QPIClocks: 14425467918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425475342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212850485; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212850485; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212743562; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212743562; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010680166; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5513554; Consumed Joules: 336.52; Watts: 55.99; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1655790; Consumed DRAM Joules: 25.33; DRAM Watts: 4.22
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32c7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.54   0.25    0.69    7649 K     16 M    0.53    0.63    0.01    0.01      840      393        4     65
   1    1     0.06   0.13   0.49    1.00      42 M     48 M    0.14    0.23    0.07    0.08     3472       60     6090     60
   2    0     0.01   0.27   0.03    0.60     485 K   1309 K    0.63    0.12    0.01    0.02       56       11       11     64
   3    1     0.10   0.61   0.16    0.62    2562 K   5896 K    0.57    0.41    0.00    0.01       56       43       20     60
   4    0     0.07   0.45   0.15    0.62    5890 K     11 M    0.51    0.64    0.01    0.02      672      270        4     64
   5    1     0.06   0.06   1.04    1.20      80 M     94 M    0.15    0.16    0.14    0.16     6832      132     8796     60
   6    0     0.07   0.78   0.09    0.61    1255 K   3901 K    0.68    0.35    0.00    0.01      112       32        8     63
   7    1     0.08   0.18   0.43    0.95      35 M     40 M    0.13    0.26    0.04    0.05     2184       63     4530     60
   8    0     0.10   0.12   0.80    1.20      55 M     71 M    0.23    0.34    0.06    0.07     5264     4305        2     63
   9    1     0.10   0.67   0.15    0.65    4708 K   6626 K    0.29    0.24    0.00    0.01       56       88        5     60
  10    0     0.00   0.62   0.01    0.60     213 K    314 K    0.32    0.18    0.01    0.01        0       10        5     63
  11    1     0.04   0.05   0.97    1.20      79 M     92 M    0.14    0.14    0.18    0.21     5936       11     8778     58
  12    0     0.11   0.18   0.64    1.08      40 M     57 M    0.29    0.36    0.04    0.05     2520     3629       44     64
  13    1     0.06   0.59   0.11    0.61    3195 K   3933 K    0.19    0.26    0.01    0.01       56      165        3     59
  14    0     0.05   0.09   0.55    1.07      48 M     55 M    0.13    0.18    0.10    0.11     3584       12     3993     63
  15    1     0.08   0.30   0.26    0.71      12 M     24 M    0.47    0.63    0.02    0.03      616      597        1     59
  16    0     0.03   0.51   0.07    0.69     508 K   1490 K    0.66    0.17    0.00    0.00        0       23       11     63
  17    1     0.01   0.28   0.04    0.61     334 K   1436 K    0.77    0.08    0.00    0.01      168       18        3     61
  18    0     0.11   0.13   0.84    1.20      61 M     71 M    0.14    0.18    0.06    0.07     4368      131     5090     63
  19    1     0.12   0.27   0.45    0.95      29 M     44 M    0.34    0.46    0.02    0.04     5488     1987        2     60
  20    0     0.04   0.50   0.08    0.68     460 K   1378 K    0.67    0.16    0.00    0.00      280       70        6     63
  21    1     0.12   0.25   0.50    0.98      36 M     53 M    0.31    0.39    0.03    0.04     6720     2671        3     60
  22    0     0.10   0.11   0.88    1.20      79 M     89 M    0.12    0.20    0.08    0.09     8568      220    10009     63
  23    1     0.05   0.49   0.11    0.70    1309 K   2167 K    0.40    0.26    0.00    0.00      168       29        7     62
  24    0     0.07   0.68   0.10    0.69    2611 K   3729 K    0.30    0.34    0.00    0.01      112       99       12     64
  25    1     0.15   0.43   0.35    0.84    9957 K     25 M    0.61    0.64    0.01    0.02      560      484        3     61
  26    0     0.06   0.07   0.77    1.14      76 M     86 M    0.11    0.19    0.13    0.15     4760       33     8316     64
  27    1     0.09   0.52   0.18    0.66    3968 K   5243 K    0.24    0.32    0.00    0.01      224      112       12     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.18   0.37    1.04     381 M    472 M    0.19    0.29    0.04    0.05    31136     9238    27515     57
 SKT    1     0.08   0.22   0.37    0.94     342 M    449 M    0.24    0.34    0.03    0.04    32536     6460    28253     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.37    0.99     723 M    921 M    0.21    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  104 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.80 %

 C1 core residency: 50.98 %; C3 core residency: 2.99 %; C6 core residency: 8.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.97 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   31%    31%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.50    42.91     291.76      19.69         241.28
 SKT   1    27.77    46.82     295.32      21.16         344.33
---------------------------------------------------------------------------------------------------------------
       *    60.28    89.73     587.07      40.85         289.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 349c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5885.93 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8995.29 --|
|-- Mem Ch  2: Reads (MB/s):  5424.09 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8051.81 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5424.09 --||-- NODE 1 Mem Read (MB/s) :  5885.93 --|
|-- NODE 0 Mem Write(MB/s) :  8051.81 --||-- NODE 1 Mem Write(MB/s) :  8995.29 --|
|-- NODE 0 P. Write (T/s):      87720 --||-- NODE 1 P. Write (T/s):      96484 --|
|-- NODE 0 Memory (MB/s):    13475.90 --||-- NODE 1 Memory (MB/s):    14881.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11310.02                --|
            |--                System Write Throughput(MB/s):      17047.11                --|
            |--               System Memory Throughput(MB/s):      28357.13                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35d5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     484 K       105 K    26 M   156 M    136 M     0     595 K
 1     433 K        20 K    17 M   176 M    148 M     0     807 K
-----------------------------------------------------------------------
 *     918 K       126 K    44 M   333 M    284 M     0    1402 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 134.37        
Core2: 62.53        Core3: 50.41        
Core4: 23.94        Core5: 143.64        
Core6: 61.24        Core7: 127.59        
Core8: 28.96        Core9: 93.65        
Core10: 71.82        Core11: 139.04        
Core12: 37.36        Core13: 106.18        
Core14: 95.35        Core15: 20.14        
Core16: 53.71        Core17: 32.91        
Core18: 101.96        Core19: 26.56        
Core20: 69.12        Core21: 20.29        
Core22: 108.67        Core23: 69.05        
Core24: 43.33        Core25: 51.77        
Core26: 109.62        Core27: 79.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.59
Socket1: 79.87
DDR read Latency(ns)
Socket0: 212.73
Socket1: 185.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.09        Core1: 131.96        
Core2: 64.74        Core3: 49.91        
Core4: 23.27        Core5: 141.83        
Core6: 69.94        Core7: 123.86        
Core8: 31.20        Core9: 99.61        
Core10: 61.32        Core11: 134.20        
Core12: 37.29        Core13: 109.69        
Core14: 93.22        Core15: 24.96        
Core16: 58.45        Core17: 31.94        
Core18: 100.54        Core19: 24.11        
Core20: 64.15        Core21: 23.84        
Core22: 110.49        Core23: 96.84        
Core24: 40.06        Core25: 55.36        
Core26: 105.98        Core27: 77.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.80
Socket1: 80.74
DDR read Latency(ns)
Socket0: 212.46
Socket1: 184.69
irq_total: 296193.230882581
cpu_total: 40.32
cpu_0: 36.28
cpu_1: 67.51
cpu_2: 2.39
cpu_3: 20.40
cpu_4: 33.02
cpu_5: 99.80
cpu_6: 2.26
cpu_7: 88.37
cpu_8: 45.32
cpu_9: 13.09
cpu_10: 0.80
cpu_11: 87.91
cpu_12: 42.72
cpu_13: 11.96
cpu_14: 88.44
cpu_15: 25.25
cpu_16: 12.76
cpu_17: 11.69
cpu_18: 78.34
cpu_19: 36.68
cpu_20: 13.09
cpu_21: 25.12
cpu_22: 88.31
cpu_23: 19.60
cpu_24: 1.86
cpu_25: 80.66
cpu_26: 84.32
cpu_27: 11.16
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9093581102
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8516074246
Total_rx_bytes: 17609655348
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 133944
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 135562
Total_tx_packets_phy: 269506
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1015150
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 951041
Total_rx_packets: 1966191
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5892413
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5498723
Total_tx_bytes: 11391136
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9154607698
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8567125462
Total_rx_bytes_phy: 17721733160
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 89278
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 83313
Total_tx_packets: 172591
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9108097
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9175867
Total_tx_bytes_phy: 18283964
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1015164
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 951037
Total_rx_packets_phy: 1966201


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.65        Core1: 131.05        
Core2: 60.47        Core3: 42.00        
Core4: 23.37        Core5: 140.21        
Core6: 64.47        Core7: 118.70        
Core8: 29.83        Core9: 87.78        
Core10: 57.15        Core11: 133.87        
Core12: 37.03        Core13: 97.89        
Core14: 92.76        Core15: 23.24        
Core16: 52.92        Core17: 32.89        
Core18: 101.22        Core19: 21.81        
Core20: 68.51        Core21: 22.72        
Core22: 110.39        Core23: 97.13        
Core24: 35.07        Core25: 50.33        
Core26: 103.86        Core27: 68.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.65
Socket1: 77.60
DDR read Latency(ns)
Socket0: 212.53
Socket1: 191.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 127.44        
Core2: 28.13        Core3: 46.15        
Core4: 23.54        Core5: 136.48        
Core6: 72.52        Core7: 111.01        
Core8: 28.75        Core9: 93.39        
Core10: 71.37        Core11: 130.53        
Core12: 36.10        Core13: 103.95        
Core14: 90.57        Core15: 22.24        
Core16: 56.70        Core17: 32.14        
Core18: 97.73        Core19: 26.16        
Core20: 65.19        Core21: 22.81        
Core22: 108.20        Core23: 90.94        
Core24: 38.93        Core25: 42.83        
Core26: 104.00        Core27: 76.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.01
Socket1: 74.50
DDR read Latency(ns)
Socket0: 210.53
Socket1: 200.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.03        Core1: 126.02        
Core2: 60.38        Core3: 47.07        
Core4: 23.34        Core5: 137.67        
Core6: 57.46        Core7: 117.61        
Core8: 31.11        Core9: 87.08        
Core10: 59.79        Core11: 128.81        
Core12: 35.64        Core13: 104.78        
Core14: 91.32        Core15: 20.41        
Core16: 59.45        Core17: 33.20        
Core18: 98.38        Core19: 25.09        
Core20: 65.64        Core21: 19.29        
Core22: 110.37        Core23: 87.58        
Core24: 28.17        Core25: 50.59        
Core26: 106.10        Core27: 77.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.01
Socket1: 76.34
DDR read Latency(ns)
Socket0: 208.88
Socket1: 190.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.88        Core1: 123.16        
Core2: 64.66        Core3: 46.42        
Core4: 23.21        Core5: 133.15        
Core6: 48.42        Core7: 109.98        
Core8: 28.85        Core9: 83.68        
Core10: 60.57        Core11: 126.41        
Core12: 35.83        Core13: 98.41        
Core14: 90.75        Core15: 17.17        
Core16: 55.73        Core17: 28.12        
Core18: 96.22        Core19: 25.35        
Core20: 67.33        Core21: 20.22        
Core22: 106.84        Core23: 56.43        
Core24: 38.43        Core25: 43.80        
Core26: 103.33        Core27: 75.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.37
Socket1: 70.61
DDR read Latency(ns)
Socket0: 209.92
Socket1: 209.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14399
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6016 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14445253234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14445270794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7222642992; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7222642992; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7222807780; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7222807780; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017020034; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5673704; Consumed Joules: 346.30; Watts: 57.56; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1504159; Consumed DRAM Joules: 23.01; DRAM Watts: 3.83
S1P0; QPIClocks: 14440188290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14440207682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220190930; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220190930; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220120762; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220120762; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6016917366; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6014857; Consumed Joules: 367.12; Watts: 61.02; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1668727; Consumed DRAM Joules: 25.53; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3960
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.25   0.29    0.75      20 M     30 M    0.33    0.39    0.03    0.04     1008      697        2     65
   1    1     0.05   0.06   0.83    1.20      44 M     52 M    0.15    0.21    0.08    0.10     3528       69     6391     59
   2    0     0.01   0.33   0.02    0.60     505 K   1068 K    0.53    0.14    0.01    0.01        0       12       10     64
   3    1     0.09   0.52   0.18    0.66    2509 K   5324 K    0.53    0.41    0.00    0.01        0       70       11     59
   4    0     0.07   0.29   0.25    0.70      11 M     22 M    0.50    0.61    0.02    0.03     1232      488        4     65
   5    1     0.04   0.03   1.20    1.20      74 M     86 M    0.13    0.15    0.19    0.22     5264      228     6334     59
   6    0     0.02   1.17   0.02    0.70     427 K    688 K    0.38    0.28    0.00    0.00        0       20       15     64
   7    1     0.13   0.12   1.07    1.20      48 M     58 M    0.16    0.25    0.04    0.04     3976       84     6570     58
   8    0     0.11   0.23   0.46    0.94      22 M     36 M    0.38    0.45    0.02    0.03      952      959        3     63
   9    1     0.07   0.55   0.13    0.67    2863 K   3539 K    0.19    0.28    0.00    0.00      224       84        8     59
  10    0     0.00   0.42   0.01    0.60     218 K    353 K    0.38    0.22    0.01    0.01        0       12        6     63
  11    1     0.04   0.04   1.07    1.20      64 M     74 M    0.14    0.17    0.15    0.17     4928        4     9142     58
  12    0     0.07   0.17   0.41    0.89      29 M     43 M    0.31    0.36    0.04    0.06     2856     1397      144     63
  13    1     0.04   0.43   0.10    0.61    2536 K   3022 K    0.16    0.28    0.01    0.01       56      154        5     58
  14    0     0.21   0.19   1.07    1.20      49 M     63 M    0.22    0.26    0.02    0.03     5768      369     6617     62
  15    1     0.07   0.37   0.18    0.60    5075 K     13 M    0.62    0.70    0.01    0.02       56      212        2     59
  16    0     0.07   0.58   0.12    0.61    2764 K   3625 K    0.24    0.29    0.00    0.01      448      312        5     63
  17    1     0.08   0.63   0.13    0.68    1371 K   4150 K    0.67    0.48    0.00    0.01      280      127      136     60
  18    0     0.10   0.10   0.96    1.20      49 M     59 M    0.17    0.24    0.05    0.06     5152       11     6241     63
  19    1     0.10   0.33   0.30    0.76      15 M     26 M    0.41    0.58    0.02    0.03      840      886        1     61
  20    0     0.06   0.54   0.11    0.60    2546 K   3283 K    0.22    0.30    0.00    0.01      168       51        2     63
  21    1     0.06   0.36   0.18    0.60    6126 K     14 M    0.57    0.67    0.01    0.02      560      279        2     61
  22    0     0.05   0.05   1.07    1.20      64 M     74 M    0.13    0.20    0.13    0.15     7280        7     8290     63
  23    1     0.08   0.43   0.18    0.64    3392 K   4376 K    0.22    0.33    0.00    0.01      280      222      414     61
  24    0     0.02   0.40   0.06    0.78     400 K   1346 K    0.70    0.24    0.00    0.01       56       24        6     65
  25    1     0.06   0.06   0.98    1.20     116 M    134 M    0.14    0.20    0.19    0.23    11256     6785        3     60
  26    0     0.05   0.05   1.02    1.20      63 M     72 M    0.12    0.20    0.13    0.15     6384       50     8414     63
  27    1     0.06   0.40   0.15    0.71    1626 K   2480 K    0.34    0.15    0.00    0.00      336       35        7     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.16   0.42    1.04     318 M    412 M    0.23    0.32    0.03    0.05    31304     4409    29759     57
 SKT    1     0.07   0.15   0.48    1.01     389 M    483 M    0.19    0.30    0.04    0.05    31584     9239    29026     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.15   0.45    1.02     707 M    895 M    0.21    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  126 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.82 %

 C1 core residency: 44.81 %; C3 core residency: 0.79 %; C6 core residency: 10.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       31 G     31 G   |   32%    32%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    27.62    40.73     290.72      19.18         274.84
 SKT   1    29.49    45.21     309.06      21.35         368.46
---------------------------------------------------------------------------------------------------------------
       *    57.11    85.94     599.77      40.53         326.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

perl: warning: Setting locale failed.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Please check that your locale settings:
 ($Format:%ci ID=%h$)

	LANGUAGE = "en_US:en,",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_ALL = (unset),


	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b38
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5904.41 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8866.31 --|
|-- Mem Ch  2: Reads (MB/s):  5801.38 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8407.33 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5801.38 --||-- NODE 1 Mem Read (MB/s) :  5904.41 --|
|-- NODE 0 Mem Write(MB/s) :  8407.33 --||-- NODE 1 Mem Write(MB/s) :  8866.31 --|
|-- NODE 0 P. Write (T/s):     108642 --||-- NODE 1 P. Write (T/s):     101655 --|
|-- NODE 0 Memory (MB/s):    14208.71 --||-- NODE 1 Memory (MB/s):    14770.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11705.79                --|
            |--                System Write Throughput(MB/s):      17273.64                --|
            |--               System Memory Throughput(MB/s):      28979.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c75
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     655 K       321 K    24 M   209 M    147 M    36     551 K
 1     753 K       366 K    32 M   167 M    155 M   108     652 K
-----------------------------------------------------------------------
 *    1408 K       688 K    56 M   377 M    302 M   144    1203 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.42        Core1: 94.74        
Core2: 72.80        Core3: 74.90        
Core4: 33.11        Core5: 98.56        
Core6: 29.89        Core7: 88.06        
Core8: 26.65        Core9: 35.60        
Core10: 26.56        Core11: 98.54        
Core12: 27.02        Core13: 31.52        
Core14: 90.29        Core15: 31.79        
Core16: 36.46        Core17: 28.57        
Core18: 90.04        Core19: 22.94        
Core20: 44.30        Core21: 27.06        
Core22: 106.14        Core23: 70.54        
Core24: 27.28        Core25: 25.70        
Core26: 90.37        Core27: 70.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.96
Socket1: 55.49
DDR read Latency(ns)
Socket0: 207.52
Socket1: 188.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.27        Core1: 90.14        
Core2: 74.70        Core3: 71.91        
Core4: 25.16        Core5: 98.31        
Core6: 30.24        Core7: 86.64        
Core8: 24.89        Core9: 34.22        
Core10: 31.34        Core11: 97.33        
Core12: 24.18        Core13: 33.42        
Core14: 90.74        Core15: 32.17        
Core16: 33.88        Core17: 27.83        
Core18: 90.31        Core19: 24.23        
Core20: 45.43        Core21: 26.18        
Core22: 106.14        Core23: 70.90        
Core24: 28.03        Core25: 24.94        
Core26: 88.10        Core27: 75.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.15
Socket1: 55.05
DDR read Latency(ns)
Socket0: 205.43
Socket1: 187.73
irq_total: 268137.311059471
cpu_total: 36.66
cpu_0: 59.20
cpu_1: 65.85
cpu_2: 11.69
cpu_3: 7.24
cpu_4: 24.39
cpu_5: 72.43
cpu_6: 10.96
cpu_7: 73.49
cpu_8: 30.70
cpu_9: 2.52
cpu_10: 8.97
cpu_11: 51.50
cpu_12: 67.57
cpu_13: 2.39
cpu_14: 61.73
cpu_15: 35.88
cpu_16: 37.87
cpu_17: 8.31
cpu_18: 79.60
cpu_19: 24.45
cpu_20: 15.42
cpu_21: 42.59
cpu_22: 99.14
cpu_23: 16.54
cpu_24: 2.59
cpu_25: 41.00
cpu_26: 62.92
cpu_27: 9.50
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9554207
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9296713
Total_tx_bytes_phy: 18850920
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 102253
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 96370
Total_tx_packets: 198623
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1086386
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1059644
Total_rx_packets: 2146030
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1086361
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1059651
Total_rx_packets_phy: 2146012
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9733951122
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9512745668
Total_rx_bytes: 19246696790
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6748699
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6360507
Total_tx_bytes: 13109206
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9790294070
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9555881703
Total_rx_bytes_phy: 19346175773
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 139698
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 136225
Total_tx_packets_phy: 275923


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.68        Core1: 95.02        
Core2: 47.40        Core3: 70.90        
Core4: 26.68        Core5: 98.15        
Core6: 33.65        Core7: 87.54        
Core8: 25.56        Core9: 35.58        
Core10: 31.89        Core11: 97.84        
Core12: 25.58        Core13: 32.78        
Core14: 91.03        Core15: 32.61        
Core16: 34.60        Core17: 27.89        
Core18: 91.26        Core19: 19.36        
Core20: 42.12        Core21: 26.11        
Core22: 106.21        Core23: 69.53        
Core24: 22.41        Core25: 24.63        
Core26: 90.03        Core27: 56.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.15
Socket1: 54.53
DDR read Latency(ns)
Socket0: 207.22
Socket1: 190.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.88        Core1: 96.99        
Core2: 77.04        Core3: 76.05        
Core4: 27.22        Core5: 99.48        
Core6: 30.53        Core7: 88.18        
Core8: 26.33        Core9: 27.45        
Core10: 32.06        Core11: 99.41        
Core12: 25.95        Core13: 32.93        
Core14: 91.01        Core15: 31.68        
Core16: 33.93        Core17: 25.43        
Core18: 91.94        Core19: 22.77        
Core20: 44.69        Core21: 25.39        
Core22: 107.36        Core23: 67.62        
Core24: 25.19        Core25: 24.15        
Core26: 88.81        Core27: 63.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.73
Socket1: 55.14
DDR read Latency(ns)
Socket0: 205.00
Socket1: 188.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.21        Core1: 99.62        
Core2: 49.96        Core3: 69.60        
Core4: 26.92        Core5: 100.07        
Core6: 33.39        Core7: 89.18        
Core8: 27.18        Core9: 38.13        
Core10: 33.69        Core11: 101.12        
Core12: 26.48        Core13: 30.48        
Core14: 91.34        Core15: 30.94        
Core16: 35.88        Core17: 27.22        
Core18: 92.40        Core19: 23.08        
Core20: 41.73        Core21: 25.02        
Core22: 107.86        Core23: 68.42        
Core24: 26.55        Core25: 23.99        
Core26: 91.11        Core27: 65.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.36
Socket1: 55.49
DDR read Latency(ns)
Socket0: 206.83
Socket1: 187.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.09        Core1: 98.71        
Core2: 82.01        Core3: 71.01        
Core4: 23.78        Core5: 103.16        
Core6: 27.32        Core7: 87.93        
Core8: 26.55        Core9: 38.82        
Core10: 34.06        Core11: 101.58        
Core12: 31.20        Core13: 31.55        
Core14: 90.80        Core15: 31.77        
Core16: 32.93        Core17: 27.34        
Core18: 97.26        Core19: 23.38        
Core20: 47.91        Core21: 24.43        
Core22: 112.21        Core23: 73.62        
Core24: 30.96        Core25: 23.42        
Core26: 94.61        Core27: 69.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.08
Socket1: 55.44
DDR read Latency(ns)
Socket0: 197.11
Socket1: 185.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16099
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14433038194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14433049702; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216528740; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216528740; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216590197; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216590197; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013780345; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5978089; Consumed Joules: 364.87; Watts: 60.68; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1512799; Consumed DRAM Joules: 23.15; DRAM Watts: 3.85
S1P0; QPIClocks: 14432953650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14432958842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216591778; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216591778; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216496762; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216496762; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013877623; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5793260; Consumed Joules: 353.59; Watts: 58.80; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1656618; Consumed DRAM Joules: 25.35; DRAM Watts: 4.22
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4004
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.07   0.72    1.20      87 M    102 M    0.15    0.23    0.16    0.19     6944     4966        3     63
   1    1     0.11   0.13   0.84    1.20      50 M     59 M    0.16    0.25    0.05    0.06     5656       39     6817     59
   2    0     0.06   0.57   0.10    0.64    3051 K   3807 K    0.20    0.29    0.01    0.01      112       69       98     62
   3    1     0.04   0.49   0.09    0.66    1870 K   2364 K    0.21    0.14    0.00    0.01      168       23        9     60
   4    0     0.05   0.33   0.17    0.63      10 M     17 M    0.43    0.60    0.02    0.03      560      317        6     64
   5    1     0.11   0.12   0.92    1.20      57 M     67 M    0.14    0.22    0.05    0.06      560      282       64     59
   6    0     0.10   0.84   0.12    0.72    1734 K   4304 K    0.60    0.45    0.00    0.00       56       81       11     63
   7    1     0.22   0.24   0.91    1.20      50 M     65 M    0.22    0.23    0.02    0.03     6104       21     6928     58
   8    0     0.09   0.35   0.24    0.68      14 M     26 M    0.47    0.50    0.02    0.03        0       20        3     63
   9    1     0.02   0.34   0.05    0.71     376 K   1406 K    0.73    0.10    0.00    0.01        0        9        7     60
  10    0     0.06   0.81   0.08    0.61    1411 K   3955 K    0.64    0.20    0.00    0.01      280       43        9     61
  11    1     0.05   0.08   0.64    1.20      47 M     55 M    0.13    0.21    0.10    0.11     6664        0     7244     58
  12    0     0.15   0.18   0.83    1.20      46 M     79 M    0.42    0.41    0.03    0.05      896      577      144     62
  13    1     0.02   0.40   0.04    0.63     366 K   1175 K    0.69    0.10    0.00    0.01       56       17        2     59
  14    0     0.07   0.08   0.79    1.20      54 M     63 M    0.14    0.21    0.08    0.10     4088     2924     6963     62
  15    1     0.07   0.24   0.31    0.78      24 M     36 M    0.33    0.49    0.03    0.05     2744     1290        0     60
  16    0     0.34   1.03   0.33    0.80    4640 K     13 M    0.64    0.33    0.00    0.00        0       66        8     63
  17    1     0.06   0.75   0.08    0.61     796 K   3415 K    0.77    0.41    0.00    0.01      280       13       12     60
  18    0     0.06   0.06   1.02    1.20      78 M     89 M    0.12    0.19    0.13    0.15     6104      551    10535     62
  19    1     0.07   0.36   0.18    0.61    7688 K     15 M    0.51    0.68    0.01    0.02     5768      287        1     61
  20    0     0.10   0.50   0.20    0.68    3090 K   4756 K    0.35    0.31    0.00    0.00      112       53        5     62
  21    1     0.11   0.27   0.41    0.89      21 M     39 M    0.45    0.47    0.02    0.04     1176      520     2778     62
  22    0     0.04   0.03   1.20    1.20      97 M    109 M    0.11    0.15    0.24    0.27     7168        0     8104     63
  23    1     0.08   0.47   0.18    0.67    3558 K   4488 K    0.21    0.27    0.00    0.01       56       16        5     62
  24    0     0.02   0.36   0.07    0.67     490 K   1773 K    0.72    0.09    0.00    0.01        0       13        5     63
  25    1     0.13   0.31   0.41    0.89      20 M     40 M    0.51    0.48    0.02    0.03     2072      561        2     61
  26    0     0.06   0.08   0.75    1.20      55 M     62 M    0.12    0.23    0.09    0.11     6048       22     7934     62
  27    1     0.08   0.38   0.21    0.82    2327 K   3160 K    0.26    0.20    0.00    0.00      448       37      427     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.19   0.47    1.05     459 M    584 M    0.21    0.28    0.04    0.05    32368     9702    33828     56
 SKT    1     0.08   0.22   0.38    0.99     289 M    395 M    0.27    0.36    0.02    0.03    31752     3115    24296     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.20   0.42    1.02     748 M    979 M    0.24    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  119 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.48 %

 C1 core residency: 54.83 %; C3 core residency: 3.08 %; C6 core residency: 0.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.16 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       32 G     33 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  123 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.83    41.90     306.51      19.41         268.02
 SKT   1    28.79    44.92     297.57      21.34         317.13
---------------------------------------------------------------------------------------------------------------
       *    57.62    86.82     604.08      40.75         286.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 41dd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5532.18 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8829.34 --|
|-- Mem Ch  2: Reads (MB/s):  5267.21 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  9454.88 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5267.21 --||-- NODE 1 Mem Read (MB/s) :  5532.18 --|
|-- NODE 0 Mem Write(MB/s) :  9454.88 --||-- NODE 1 Mem Write(MB/s) :  8829.34 --|
|-- NODE 0 P. Write (T/s):      89609 --||-- NODE 1 P. Write (T/s):     104904 --|
|-- NODE 0 Memory (MB/s):    14722.09 --||-- NODE 1 Memory (MB/s):    14361.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10799.39                --|
            |--                System Write Throughput(MB/s):      18284.22                --|
            |--               System Memory Throughput(MB/s):      29083.61                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4313
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     445 K       215 K    31 M   178 M    137 M     0     655 K
 1     573 K       197 K    23 M   168 M    138 M    36     704 K
-----------------------------------------------------------------------
 *    1018 K       413 K    54 M   346 M    276 M    36    1359 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 64.22        
Core2: 37.84        Core3: 55.59        
Core4: 19.74        Core5: 96.46        
Core6: 23.63        Core7: 89.09        
Core8: 58.93        Core9: 29.33        
Core10: 54.10        Core11: 78.60        
Core12: 28.77        Core13: 22.32        
Core14: 76.17        Core15: 25.77        
Core16: 30.31        Core17: 68.62        
Core18: 91.86        Core19: 23.49        
Core20: 23.96        Core21: 31.82        
Core22: 73.71        Core23: 32.42        
Core24: 45.80        Core25: 23.31        
Core26: 74.03        Core27: 44.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.23
Socket1: 56.68
DDR read Latency(ns)
Socket0: 191.73
Socket1: 181.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 64.60        
Core2: 40.61        Core3: 49.05        
Core4: 17.39        Core5: 96.50        
Core6: 45.16        Core7: 88.47        
Core8: 58.52        Core9: 32.58        
Core10: 55.08        Core11: 71.12        
Core12: 28.70        Core13: 29.81        
Core14: 79.75        Core15: 26.01        
Core16: 27.28        Core17: 58.68        
Core18: 95.07        Core19: 24.06        
Core20: 24.75        Core21: 31.59        
Core22: 77.56        Core23: 33.15        
Core24: 48.24        Core25: 24.23        
Core26: 76.36        Core27: 44.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.49
Socket1: 56.27
DDR read Latency(ns)
Socket0: 190.76
Socket1: 183.15
irq_total: 310063.302677071
cpu_total: 35.72
cpu_0: 37.94
cpu_1: 53.89
cpu_2: 2.86
cpu_3: 6.98
cpu_4: 30.43
cpu_5: 89.44
cpu_6: 2.46
cpu_7: 81.93
cpu_8: 55.95
cpu_9: 3.12
cpu_10: 11.56
cpu_11: 42.92
cpu_12: 44.52
cpu_13: 1.79
cpu_14: 90.90
cpu_15: 25.51
cpu_16: 12.82
cpu_17: 9.63
cpu_18: 94.75
cpu_19: 42.99
cpu_20: 6.05
cpu_21: 35.02
cpu_22: 60.00
cpu_23: 16.88
cpu_24: 1.00
cpu_25: 26.71
cpu_26: 69.90
cpu_27: 42.06
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8742620115
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9009860473
Total_rx_bytes: 17752480588
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 976162
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1005730
Total_rx_packets_phy: 1981892
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8791229959
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9068569287
Total_rx_bytes_phy: 17859799246
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6555169
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6554968
Total_tx_bytes: 13110137
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 99320
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 99317
Total_tx_packets: 198637
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9978564
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10014903
Total_tx_bytes_phy: 19993467
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 146603
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 147171
Total_tx_packets_phy: 293774
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 976173
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1005714
Total_rx_packets: 1981887


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.88        Core1: 64.51        
Core2: 41.16        Core3: 42.46        
Core4: 38.41        Core5: 95.36        
Core6: 28.42        Core7: 88.76        
Core8: 59.39        Core9: 35.55        
Core10: 38.24        Core11: 74.03        
Core12: 29.93        Core13: 24.50        
Core14: 76.64        Core15: 27.40        
Core16: 27.91        Core17: 58.29        
Core18: 92.31        Core19: 25.34        
Core20: 26.93        Core21: 31.36        
Core22: 74.66        Core23: 32.74        
Core24: 50.16        Core25: 24.55        
Core26: 76.78        Core27: 43.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.41
Socket1: 56.45
DDR read Latency(ns)
Socket0: 192.83
Socket1: 184.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.96        Core1: 63.00        
Core2: 36.39        Core3: 55.08        
Core4: 17.99        Core5: 93.18        
Core6: 44.00        Core7: 86.87        
Core8: 58.46        Core9: 28.37        
Core10: 54.68        Core11: 71.37        
Core12: 28.53        Core13: 20.91        
Core14: 74.91        Core15: 28.59        
Core16: 30.24        Core17: 66.35        
Core18: 90.17        Core19: 26.19        
Core20: 27.53        Core21: 30.46        
Core22: 71.14        Core23: 33.44        
Core24: 51.73        Core25: 25.11        
Core26: 73.79        Core27: 43.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.62
Socket1: 56.30
DDR read Latency(ns)
Socket0: 194.64
Socket1: 182.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 62.33        
Core2: 47.70        Core3: 51.36        
Core4: 20.30        Core5: 95.02        
Core6: 39.09        Core7: 88.04        
Core8: 58.49        Core9: 32.11        
Core10: 55.08        Core11: 65.90        
Core12: 21.40        Core13: 23.95        
Core14: 81.66        Core15: 29.82        
Core16: 31.24        Core17: 67.06        
Core18: 95.73        Core19: 24.83        
Core20: 24.03        Core21: 30.31        
Core22: 76.00        Core23: 32.79        
Core24: 47.31        Core25: 23.55        
Core26: 78.73        Core27: 43.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.04
Socket1: 55.74
DDR read Latency(ns)
Socket0: 191.39
Socket1: 183.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 61.72        
Core2: 44.30        Core3: 50.45        
Core4: 23.77        Core5: 83.37        
Core6: 37.66        Core7: 86.10        
Core8: 57.84        Core9: 37.13        
Core10: 46.66        Core11: 68.61        
Core12: 19.97        Core13: 21.90        
Core14: 92.19        Core15: 26.82        
Core16: 29.88        Core17: 61.12        
Core18: 106.34        Core19: 33.87        
Core20: 27.42        Core21: 34.50        
Core22: 82.91        Core23: 31.37        
Core24: 50.87        Core25: 23.67        
Core26: 99.10        Core27: 41.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.40
Socket1: 55.67
DDR read Latency(ns)
Socket0: 189.09
Socket1: 183.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17788
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14424650738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14424663474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212336951; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212336951; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212418334; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212418334; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009609769; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5789724; Consumed Joules: 353.38; Watts: 58.81; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1561269; Consumed DRAM Joules: 23.89; DRAM Watts: 3.98
S1P0; QPIClocks: 14423029682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423039302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211607620; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211607620; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211539465; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211539465; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009722499; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5709873; Consumed Joules: 348.50; Watts: 58.00; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1645092; Consumed DRAM Joules: 25.17; DRAM Watts: 4.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 46b1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.37   0.31    0.77      13 M     27 M    0.50    0.56    0.01    0.02      112      794        2     64
   1    1     0.12   0.22   0.53    1.05      41 M     50 M    0.19    0.29    0.04    0.04     3528       65     5659     60
   2    0     0.02   0.35   0.05    0.67     580 K   1816 K    0.68    0.10    0.00    0.01       56       16        9     63
   3    1     0.04   0.45   0.09    0.65    1435 K   2187 K    0.34    0.23    0.00    0.01      168       29       24     60
   4    0     0.15   0.53   0.28    0.74    9221 K     19 M    0.54    0.60    0.01    0.01      784      588        7     64
   5    1     0.10   0.10   0.98    1.20      81 M     97 M    0.17    0.16    0.08    0.10     9408       90     8084     59
   6    0     0.03   0.53   0.05    0.82     357 K   1063 K    0.66    0.29    0.00    0.00      112       32        4     63
   7    1     0.06   0.06   1.05    1.20      97 M    111 M    0.12    0.18    0.15    0.17    11256       55    11141     58
   8    0     0.08   0.10   0.78    1.19      72 M     86 M    0.17    0.25    0.09    0.11    10864     6304        2     62
   9    1     0.03   0.67   0.04    0.62     484 K   1403 K    0.66    0.12    0.00    0.01       56       13       10     59
  10    0     0.05   0.62   0.08    0.64    2871 K   3906 K    0.26    0.22    0.01    0.01      112       77        2     62
  11    1     0.05   0.17   0.31    0.78      43 M     48 M    0.10    0.23    0.08    0.09     3304        2     5849     59
  12    0     0.13   0.33   0.38    0.86      15 M     27 M    0.45    0.55    0.01    0.02      392      760       43     63
  13    1     0.01   0.34   0.03    0.60     302 K   1452 K    0.79    0.09    0.00    0.01      112       16        4     60
  14    0     0.14   0.13   1.06    1.20      86 M     99 M    0.13    0.19    0.06    0.07     1848     2086     3101     62
  15    1     0.05   0.31   0.16    0.60      10 M     17 M    0.41    0.59    0.02    0.04      840      367        1     59
  16    0     0.08   0.64   0.12    0.68    1208 K   3108 K    0.61    0.30    0.00    0.00      112       36        4     63
  17    1     0.05   0.55   0.08    0.63    2433 K   2929 K    0.17    0.29    0.01    0.01      280       72       57     61
  18    0     0.09   0.07   1.20    1.20     110 M    124 M    0.11    0.14    0.13    0.14     4256       14     4454     62
  19    1     0.15   0.34   0.44    0.92      17 M     34 M    0.48    0.52    0.01    0.02     1064      614        2     61
  20    0     0.07   0.53   0.13    0.83     799 K   1970 K    0.59    0.32    0.00    0.00      168       97       15     63
  21    1     0.05   0.19   0.24    0.68      22 M     32 M    0.31    0.49    0.05    0.07     1120      908        1     62
  22    0     0.08   0.14   0.60    1.14      49 M     57 M    0.14    0.22    0.06    0.07     4760      129     7123     63
  23    1     0.10   0.61   0.17    0.64    2376 K   5030 K    0.53    0.47    0.00    0.00       56       29       14     62
  24    0     0.00   0.26   0.01    0.60     227 K    511 K    0.56    0.16    0.01    0.02       56        8        3     64
  25    1     0.06   0.36   0.18    0.60    8367 K     16 M    0.51    0.62    0.01    0.03      448      255        1     61
  26    0     0.09   0.11   0.81    1.20      68 M     83 M    0.17    0.20    0.08    0.09     7672       42    10560     62
  27    1     0.28   0.52   0.54    1.05      23 M     26 M    0.12    0.22    0.01    0.01     1176     1018     1510     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.19   0.42    1.05     430 M    538 M    0.20    0.28    0.04    0.05    31304    10983    25329     56
 SKT    1     0.08   0.23   0.35    0.94     352 M    449 M    0.21    0.32    0.03    0.04    32816     3533    32357     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.21   0.38    1.00     783 M    987 M    0.21    0.30    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  107 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.33 %

 C1 core residency: 51.47 %; C3 core residency: 2.76 %; C6 core residency: 7.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.24 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       30 G     30 G   |   31%    31%   
 SKT    1       30 G     30 G   |   31%    31%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  122 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.22    44.42     298.36      20.02         269.12
 SKT   1    30.52    45.09     294.57      21.25         291.49
---------------------------------------------------------------------------------------------------------------
       *    62.73    89.51     592.93      41.28         279.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 488b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5226.76 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9620.06 --|
|-- Mem Ch  2: Reads (MB/s):  5804.75 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8614.85 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5804.75 --||-- NODE 1 Mem Read (MB/s) :  5226.76 --|
|-- NODE 0 Mem Write(MB/s) :  8614.85 --||-- NODE 1 Mem Write(MB/s) :  9620.06 --|
|-- NODE 0 P. Write (T/s):     109431 --||-- NODE 1 P. Write (T/s):      85178 --|
|-- NODE 0 Memory (MB/s):    14419.60 --||-- NODE 1 Memory (MB/s):    14846.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11031.51                --|
            |--                System Write Throughput(MB/s):      18234.91                --|
            |--               System Memory Throughput(MB/s):      29266.42                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 49b6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     533 K       259 K    24 M   177 M    135 M     0     510 K
 1     532 K        53 K    24 M   175 M    151 M     0     733 K
-----------------------------------------------------------------------
 *    1066 K       313 K    49 M   352 M    287 M     0    1243 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 137.36        
Core2: 60.06        Core3: 92.15        
Core4: 24.00        Core5: 120.41        
Core6: 24.49        Core7: 144.08        
Core8: 36.84        Core9: 32.89        
Core10: 27.71        Core11: 139.28        
Core12: 23.18        Core13: 27.26        
Core14: 79.96        Core15: 22.52        
Core16: 25.77        Core17: 81.60        
Core18: 84.85        Core19: 24.39        
Core20: 41.63        Core21: 17.14        
Core22: 81.63        Core23: 44.31        
Core24: 51.72        Core25: 34.76        
Core26: 92.24        Core27: 89.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.81
Socket1: 79.85
DDR read Latency(ns)
Socket0: 190.88
Socket1: 206.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.19        Core1: 126.38        
Core2: 70.68        Core3: 82.32        
Core4: 19.79        Core5: 105.11        
Core6: 43.87        Core7: 131.30        
Core8: 35.36        Core9: 36.61        
Core10: 27.89        Core11: 123.93        
Core12: 23.01        Core13: 28.01        
Core14: 74.17        Core15: 22.60        
Core16: 27.43        Core17: 24.58        
Core18: 73.19        Core19: 28.42        
Core20: 40.30        Core21: 19.54        
Core22: 78.04        Core23: 42.52        
Core24: 68.58        Core25: 31.44        
Core26: 87.47        Core27: 85.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.70
Socket1: 75.21
DDR read Latency(ns)
Socket0: 196.14
Socket1: 204.42
irq_total: 291938.686625973
cpu_total: 41.00
cpu_0: 41.46
cpu_1: 100.00
cpu_2: 10.17
cpu_3: 13.09
cpu_4: 25.05
cpu_5: 97.08
cpu_6: 2.26
cpu_7: 89.44
cpu_8: 63.92
cpu_9: 3.32
cpu_10: 16.28
cpu_11: 64.05
cpu_12: 34.42
cpu_13: 13.36
cpu_14: 82.13
cpu_15: 32.16
cpu_16: 4.05
cpu_17: 1.46
cpu_18: 94.09
cpu_19: 33.36
cpu_20: 26.38
cpu_21: 39.87
cpu_22: 81.99
cpu_23: 31.43
cpu_24: 1.13
cpu_25: 33.89
cpu_26: 89.10
cpu_27: 23.19
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 109510
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 83667
Total_tx_packets: 193177
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1059430
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 979598
Total_rx_packets: 2039028
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9552997806
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8818433492
Total_rx_bytes_phy: 18371431298
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 151791
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 135252
Total_tx_packets_phy: 287043
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10371730
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9158235
Total_tx_bytes_phy: 19529965
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1059441
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 979603
Total_rx_packets_phy: 2039044
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9490711199
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8769513109
Total_rx_bytes: 18260224308
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7227682
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5522068
Total_tx_bytes: 12749750


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.73        Core1: 127.38        
Core2: 60.83        Core3: 77.83        
Core4: 26.84        Core5: 108.80        
Core6: 47.70        Core7: 127.53        
Core8: 37.28        Core9: 35.98        
Core10: 27.18        Core11: 125.73        
Core12: 27.10        Core13: 26.77        
Core14: 75.18        Core15: 22.48        
Core16: 27.92        Core17: 26.53        
Core18: 77.40        Core19: 30.00        
Core20: 41.63        Core21: 22.69        
Core22: 80.37        Core23: 45.30        
Core24: 62.69        Core25: 31.51        
Core26: 90.99        Core27: 88.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.36
Socket1: 75.73
DDR read Latency(ns)
Socket0: 201.91
Socket1: 199.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.37        Core1: 127.80        
Core2: 56.46        Core3: 81.05        
Core4: 27.14        Core5: 109.25        
Core6: 59.76        Core7: 131.50        
Core8: 36.22        Core9: 34.21        
Core10: 27.66        Core11: 123.03        
Core12: 24.69        Core13: 24.55        
Core14: 74.15        Core15: 22.38        
Core16: 27.18        Core17: 63.00        
Core18: 75.46        Core19: 25.66        
Core20: 39.26        Core21: 24.31        
Core22: 77.69        Core23: 46.41        
Core24: 58.58        Core25: 34.27        
Core26: 87.26        Core27: 87.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.55
Socket1: 77.32
DDR read Latency(ns)
Socket0: 196.64
Socket1: 201.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.36        Core1: 128.31        
Core2: 63.44        Core3: 73.11        
Core4: 29.82        Core5: 111.61        
Core6: 49.78        Core7: 128.21        
Core8: 31.46        Core9: 33.15        
Core10: 27.17        Core11: 120.73        
Core12: 20.92        Core13: 26.54        
Core14: 74.74        Core15: 22.26        
Core16: 25.74        Core17: 64.89        
Core18: 74.68        Core19: 26.59        
Core20: 36.95        Core21: 23.87        
Core22: 77.89        Core23: 44.42        
Core24: 50.18        Core25: 30.38        
Core26: 87.53        Core27: 86.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.58
Socket1: 76.28
DDR read Latency(ns)
Socket0: 199.52
Socket1: 204.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.14        Core1: 127.40        
Core2: 64.30        Core3: 70.28        
Core4: 26.73        Core5: 105.79        
Core6: 52.88        Core7: 127.43        
Core8: 30.25        Core9: 29.54        
Core10: 26.48        Core11: 120.80        
Core12: 23.64        Core13: 25.88        
Core14: 76.42        Core15: 22.19        
Core16: 23.48        Core17: 63.48        
Core18: 77.90        Core19: 25.95        
Core20: 38.97        Core21: 23.12        
Core22: 80.64        Core23: 38.96        
Core24: 55.85        Core25: 29.57        
Core26: 91.59        Core27: 88.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.66
Socket1: 74.21
DDR read Latency(ns)
Socket0: 200.03
Socket1: 202.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19481
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14441079770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14441088790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220549986; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220549986; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220691264; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220691264; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013905081; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5807268; Consumed Joules: 354.45; Watts: 58.95; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1530854; Consumed DRAM Joules: 23.42; DRAM Watts: 3.90
S1P0; QPIClocks: 14433237094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14433243606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216711730; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216711730; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216637830; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216637830; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013907579; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5834457; Consumed Joules: 356.11; Watts: 59.22; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1682100; Consumed DRAM Joules: 25.74; DRAM Watts: 4.28
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d50
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.28   0.35    0.81      20 M     34 M    0.41    0.47    0.02    0.03     1288     1010        4     64
   1    1     0.09   0.08   1.20    1.20      78 M     95 M    0.18    0.17    0.08    0.10    10416       60     7756     59
   2    0     0.05   0.51   0.11    0.65    2910 K   3980 K    0.27    0.21    0.01    0.01      280       56       20     63
   3    1     0.06   0.45   0.13    0.68    2330 K   3255 K    0.28    0.25    0.00    0.01        0       58       13     60
   4    0     0.07   0.41   0.16    0.62    8107 K     14 M    0.45    0.63    0.01    0.02      168      307        5     64
   5    1     0.12   0.10   1.18    1.20      70 M     87 M    0.19    0.20    0.06    0.07    10080      272     6816     59
   6    0     0.02   1.16   0.02    0.79     393 K    704 K    0.44    0.40    0.00    0.00      112       28        6     63
   7    1     0.06   0.07   0.90    1.20      60 M     71 M    0.15    0.18    0.09    0.11     5880        9     8355     58
   8    0     0.10   0.14   0.75    1.20      43 M     66 M    0.36    0.39    0.04    0.06     3304     1625        1     62
   9    1     0.03   0.60   0.05    0.64     525 K   1668 K    0.68    0.12    0.00    0.01      280       15        6     60
  10    0     0.10   0.78   0.13    0.60    1596 K   5218 K    0.69    0.51    0.00    0.01      112       22        3     62
  11    1     0.04   0.07   0.65    1.19      44 M     50 M    0.13    0.17    0.10    0.11      168        2       59     59
  12    0     0.11   0.40   0.28    0.73      10 M     20 M    0.48    0.58    0.01    0.02     1288      337      124     63
  13    1     0.09   0.65   0.14    0.67    1054 K   4400 K    0.76    0.48    0.00    0.00      280      121        3     59
  14    0     0.07   0.10   0.70    1.20      51 M     58 M    0.12    0.24    0.07    0.08     4256       30     6844     62
  15    1     0.07   0.28   0.25    0.68      12 M     24 M    0.49    0.62    0.02    0.03      896      596        1     59
  16    0     0.05   0.41   0.13    0.80     685 K   1634 K    0.58    0.18    0.00    0.00        0       26       10     63
  17    1     0.01   0.77   0.02    0.79     294 K    557 K    0.47    0.40    0.00    0.00      112       23        6     60
  18    0     0.10   0.10   0.99    1.20      77 M     89 M    0.14    0.21    0.08    0.09     5600       76     9486     63
  19    1     0.05   0.31   0.17    0.60      10 M     18 M    0.42    0.60    0.02    0.04      672      469        2     61
  20    0     0.18   0.93   0.20    0.65    3969 K   8527 K    0.53    0.32    0.00    0.00      112       84        8     63
  21    1     0.11   0.35   0.31    0.76      10 M     21 M    0.52    0.59    0.01    0.02      728      398        2     61
  22    0     0.05   0.06   0.86    1.20      73 M     83 M    0.11    0.19    0.14    0.15     6272        4    10076     63
  23    1     0.12   0.54   0.23    0.66    4324 K   7564 K    0.43    0.44    0.00    0.01      224      596        4     62
  24    0     0.00   0.52   0.01    0.60     281 K    412 K    0.32    0.18    0.01    0.01        0        8        6     64
  25    1     0.05   0.19   0.25    0.69      25 M     35 M    0.30    0.47    0.05    0.07     2128     1416        0     61
  26    0     0.04   0.04   1.20    1.20     110 M    123 M    0.11    0.16    0.25    0.28     9240       16     9549     62
  27    1     0.08   0.37   0.20    0.65    4411 K   5324 K    0.17    0.32    0.01    0.01      168       61       18     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.18   0.42    1.03     405 M    512 M    0.21    0.30    0.04    0.05    32032     3629    36142     57
 SKT    1     0.07   0.18   0.41    0.97     326 M    429 M    0.24    0.33    0.03    0.04    32032     4096    23041     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.18   0.41    1.00     731 M    941 M    0.22    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  118 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.30 %

 C1 core residency: 47.81 %; C3 core residency: 0.86 %; C6 core residency: 10.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       31 G     31 G   |   32%    32%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  123 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    30.72    45.20     302.88      19.97         230.60
 SKT   1    28.96    48.24     305.93      21.90         420.52
---------------------------------------------------------------------------------------------------------------
       *    59.68    93.43     608.80      41.87         314.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f28
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6308.15 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8868.52 --|
|-- Mem Ch  2: Reads (MB/s):  5765.83 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8837.32 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5765.83 --||-- NODE 1 Mem Read (MB/s) :  6308.15 --|
|-- NODE 0 Mem Write(MB/s) :  8837.32 --||-- NODE 1 Mem Write(MB/s) :  8868.52 --|
|-- NODE 0 P. Write (T/s):     118439 --||-- NODE 1 P. Write (T/s):     111949 --|
|-- NODE 0 Memory (MB/s):    14603.14 --||-- NODE 1 Memory (MB/s):    15176.68 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12073.98                --|
            |--                System Write Throughput(MB/s):      17705.84                --|
            |--               System Memory Throughput(MB/s):      29779.82                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5056
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     587 K       257 K    28 M   212 M    146 M     0     608 K
 1     484 K        52 K    26 M   154 M    154 M     0     536 K
-----------------------------------------------------------------------
 *    1071 K       310 K    54 M   367 M    301 M     0    1145 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.18        Core1: 92.70        
Core2: 46.34        Core3: 70.50        
Core4: 31.60        Core5: 65.99        
Core6: 46.50        Core7: 90.04        
Core8: 48.76        Core9: 56.94        
Core10: 24.80        Core11: 70.00        
Core12: 38.01        Core13: 28.68        
Core14: 95.76        Core15: 32.90        
Core16: 28.23        Core17: 82.77        
Core18: 67.79        Core19: 31.86        
Core20: 23.04        Core21: 64.98        
Core22: 74.07        Core23: 52.08        
Core24: 70.68        Core25: 28.02        
Core26: 91.09        Core27: 56.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.97
Socket1: 61.16
DDR read Latency(ns)
Socket0: 211.68
Socket1: 198.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.18        Core1: 94.95        
Core2: 45.03        Core3: 67.97        
Core4: 26.71        Core5: 68.40        
Core6: 62.56        Core7: 92.48        
Core8: 48.57        Core9: 52.36        
Core10: 27.92        Core11: 72.15        
Core12: 37.82        Core13: 29.57        
Core14: 95.74        Core15: 31.72        
Core16: 30.21        Core17: 43.04        
Core18: 70.31        Core19: 26.36        
Core20: 24.36        Core21: 64.38        
Core22: 73.59        Core23: 53.15        
Core24: 42.53        Core25: 27.83        
Core26: 90.88        Core27: 55.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.26
Socket1: 61.23
DDR read Latency(ns)
Socket0: 214.36
Socket1: 198.55
irq_total: 248274.031925479
cpu_total: 33.78
cpu_0: 37.72
cpu_1: 55.91
cpu_2: 43.03
cpu_3: 17.73
cpu_4: 37.38
cpu_5: 56.18
cpu_6: 2.72
cpu_7: 67.66
cpu_8: 43.09
cpu_9: 1.66
cpu_10: 2.92
cpu_11: 48.80
cpu_12: 70.78
cpu_13: 9.03
cpu_14: 77.82
cpu_15: 35.99
cpu_16: 3.25
cpu_17: 1.06
cpu_18: 45.02
cpu_19: 31.01
cpu_20: 4.91
cpu_21: 51.33
cpu_22: 53.98
cpu_23: 15.74
cpu_24: 11.55
cpu_25: 29.02
cpu_26: 83.47
cpu_27: 7.37
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8953102055
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9013295846
Total_rx_bytes_phy: 17966397901
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 992978
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 999481
Total_rx_packets: 1992459
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 73051
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 89872
Total_tx_packets: 162923
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4821409
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5931564
Total_tx_bytes: 10752973
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8095835
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9239581
Total_tx_bytes_phy: 17335416
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 119649
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 135943
Total_tx_packets_phy: 255592
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8895400228
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8971122771
Total_rx_bytes: 17866522999
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 992967
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 999483
Total_rx_packets_phy: 1992450


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.90        Core1: 103.72        
Core2: 45.26        Core3: 75.99        
Core4: 23.12        Core5: 76.39        
Core6: 44.92        Core7: 102.07        
Core8: 46.47        Core9: 25.34        
Core10: 27.49        Core11: 81.14        
Core12: 37.72        Core13: 28.23        
Core14: 92.78        Core15: 30.55        
Core16: 25.10        Core17: 54.52        
Core18: 72.15        Core19: 26.33        
Core20: 25.85        Core21: 53.52        
Core22: 77.90        Core23: 56.92        
Core24: 63.50        Core25: 23.36        
Core26: 93.19        Core27: 60.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.92
Socket1: 60.67
DDR read Latency(ns)
Socket0: 213.93
Socket1: 197.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 118.19        
Core2: 45.75        Core3: 86.26        
Core4: 27.49        Core5: 87.24        
Core6: 59.11        Core7: 119.04        
Core8: 48.53        Core9: 58.46        
Core10: 24.22        Core11: 95.22        
Core12: 38.78        Core13: 27.27        
Core14: 89.86        Core15: 25.90        
Core16: 34.90        Core17: 61.18        
Core18: 79.91        Core19: 24.25        
Core20: 28.41        Core21: 32.82        
Core22: 84.10        Core23: 62.21        
Core24: 73.35        Core25: 21.53        
Core26: 97.52        Core27: 43.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.06
Socket1: 61.43
DDR read Latency(ns)
Socket0: 211.12
Socket1: 192.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.52        Core1: 120.85        
Core2: 46.39        Core3: 87.77        
Core4: 27.75        Core5: 90.41        
Core6: 68.11        Core7: 122.11        
Core8: 48.61        Core9: 62.13        
Core10: 27.83        Core11: 97.64        
Core12: 38.53        Core13: 27.15        
Core14: 90.40        Core15: 25.73        
Core16: 31.73        Core17: 64.42        
Core18: 82.31        Core19: 25.82        
Core20: 24.81        Core21: 31.18        
Core22: 84.89        Core23: 63.99        
Core24: 79.37        Core25: 21.86        
Core26: 98.71        Core27: 68.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.57
Socket1: 62.58
DDR read Latency(ns)
Socket0: 210.73
Socket1: 191.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.71        Core1: 123.01        
Core2: 47.02        Core3: 84.72        
Core4: 27.91        Core5: 93.91        
Core6: 55.14        Core7: 125.64        
Core8: 48.82        Core9: 58.10        
Core10: 27.33        Core11: 101.77        
Core12: 38.94        Core13: 26.91        
Core14: 88.99        Core15: 26.25        
Core16: 23.54        Core17: 51.97        
Core18: 85.34        Core19: 27.21        
Core20: 21.19        Core21: 27.00        
Core22: 85.78        Core23: 50.68        
Core24: 65.28        Core25: 22.82        
Core26: 100.01        Core27: 69.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.05
Socket1: 63.17
DDR read Latency(ns)
Socket0: 212.91
Socket1: 190.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21179
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6012 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14468544446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14468553218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7234280140; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7234280140; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7234375958; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7234375958; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013160351; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5953730; Consumed Joules: 363.39; Watts: 60.44; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1521323; Consumed DRAM Joules: 23.28; DRAM Watts: 3.87
S1P0; QPIClocks: 14431481894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14431487218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215820543; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215820543; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215759468; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215759468; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013237850; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5692140; Consumed Joules: 347.42; Watts: 57.79; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1675871; Consumed DRAM Joules: 25.64; DRAM Watts: 4.26
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 53f1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.34   0.30    0.75      13 M     27 M    0.53    0.57    0.01    0.03      616      476        1     64
   1    1     0.05   0.07   0.74    1.20      50 M     58 M    0.14    0.15    0.09    0.11      280       32      151     60
   2    0     0.30   0.80   0.37    0.86    9061 K     15 M    0.42    0.24    0.00    0.01      896      179        5     63
   3    1     0.08   0.43   0.20    0.67    4301 K   5222 K    0.18    0.30    0.00    0.01        0       37        8     60
   4    0     0.10   0.28   0.33    0.80      18 M     30 M    0.41    0.50    0.02    0.03      224     3901        2     64
   5    1     0.11   0.15   0.76    1.20      46 M     58 M    0.20    0.25    0.04    0.05    10360      193     8576     59
   6    0     0.04   1.39   0.03    0.70     653 K    972 K    0.33    0.28    0.00    0.00      112       29       21     64
   7    1     0.05   0.05   0.94    1.20      65 M     75 M    0.13    0.15    0.13    0.15     4424        6     3993     59
   8    0     0.08   0.17   0.44    0.92      43 M     56 M    0.22    0.27    0.06    0.07      280      962        1     63
   9    1     0.01   0.60   0.01    0.60     246 K    457 K    0.46    0.16    0.00    0.01       56       13        6     60
  10    0     0.05   0.53   0.10    0.81     848 K   2181 K    0.61    0.34    0.00    0.00       56      107        6     61
  11    1     0.09   0.13   0.72    1.20      46 M     54 M    0.15    0.22    0.05    0.06     5040       71     6224     59
  12    0     0.14   0.16   0.91    1.20      69 M     96 M    0.28    0.31    0.05    0.07     1288     2250      119     62
  13    1     0.07   0.71   0.10    0.64     841 K   3300 K    0.75    0.47    0.00    0.00      336      108        3     60
  14    0     0.05   0.06   0.88    1.20      68 M     77 M    0.13    0.18    0.13    0.15     4536        4     8701     62
  15    1     0.10   0.28   0.35    0.82      22 M     37 M    0.40    0.47    0.02    0.04     4984      989        1     60
  16    0     0.04   0.38   0.10    0.80     582 K   1376 K    0.58    0.14    0.00    0.00        0       21        9     62
  17    1     0.02   0.93   0.02    0.77     324 K    574 K    0.44    0.42    0.00    0.00      168       29        6     60
  18    0     0.06   0.08   0.79    1.20      57 M     65 M    0.12    0.21    0.09    0.11     6832        9     7953     62
  19    1     0.09   0.31   0.30    0.76      16 M     27 M    0.40    0.52    0.02    0.03     2856      726        1     61
  20    0     0.06   0.49   0.12    0.72     718 K   1675 K    0.57    0.15    0.00    0.00      168      112        7     62
  21    1     0.06   0.23   0.25    0.70      20 M     31 M    0.35    0.48    0.04    0.05     1344     1148        0     62
  22    0     0.05   0.06   0.91    1.20      72 M     81 M    0.12    0.19    0.14    0.16     7784        3    10072     62
  23    1     0.09   0.45   0.20    0.66    3679 K   4920 K    0.25    0.35    0.00    0.01      392       86       10     62
  24    0     0.04   0.52   0.08    0.61    2799 K   3232 K    0.13    0.26    0.01    0.01      112       23       11     63
  25    1     0.10   0.42   0.25    0.69    8660 K     20 M    0.58    0.60    0.01    0.02     1176      390        1     60
  26    0     0.04   0.03   1.20    1.20      98 M    111 M    0.11    0.15    0.25    0.28     9632       13     7555     62
  27    1     0.05   0.37   0.13    0.69    1729 K   2438 K    0.29    0.15    0.00    0.00       56       26        6     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.18   0.47    1.05     455 M    572 M    0.20    0.27    0.04    0.05    32536     8089    34463     56
 SKT    1     0.07   0.20   0.36    0.96     287 M    380 M    0.24    0.33    0.03    0.04    31472     3854    18986     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.41    1.01     743 M    953 M    0.22    0.30    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  117 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.65 %

 C1 core residency: 48.96 %; C3 core residency: 0.61 %; C6 core residency: 9.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.72    43.20     303.61      19.42         259.34
 SKT   1    28.96    46.01     290.10      21.36         363.02
---------------------------------------------------------------------------------------------------------------
       *    57.68    89.21     593.71      40.78         298.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

perl: warning: Setting locale failed.
 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55c6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5701.41 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9027.03 --|
|-- Mem Ch  2: Reads (MB/s):  6886.46 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8312.77 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6886.46 --||-- NODE 1 Mem Read (MB/s) :  5701.41 --|
|-- NODE 0 Mem Write(MB/s) :  8312.77 --||-- NODE 1 Mem Write(MB/s) :  9027.03 --|
|-- NODE 0 P. Write (T/s):     142920 --||-- NODE 1 P. Write (T/s):     129481 --|
|-- NODE 0 Memory (MB/s):    15199.23 --||-- NODE 1 Memory (MB/s):    14728.44 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12587.87                --|
            |--                System Write Throughput(MB/s):      17339.80                --|
            |--               System Memory Throughput(MB/s):      29927.67                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5701
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     623 K       338 K    23 M   193 M    134 M     0     551 K
 1     694 K       231 K    24 M   165 M    148 M     0     796 K
-----------------------------------------------------------------------
 *    1318 K       570 K    47 M   358 M    282 M     0    1348 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.62        Core1: 91.91        
Core2: 56.09        Core3: 60.27        
Core4: 24.73        Core5: 63.89        
Core6: 37.17        Core7: 95.70        
Core8: 45.37        Core9: 53.92        
Core10: 28.66        Core11: 65.92        
Core12: 57.10        Core13: 47.73        
Core14: 72.94        Core15: 23.54        
Core16: 53.21        Core17: 25.95        
Core18: 84.63        Core19: 15.65        
Core20: 22.71        Core21: 29.22        
Core22: 87.12        Core23: 44.87        
Core24: 53.71        Core25: 20.52        
Core26: 85.39        Core27: 27.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.78
Socket1: 48.18
DDR read Latency(ns)
Socket0: 189.26
Socket1: 208.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.44        Core1: 90.00        
Core2: 57.23        Core3: 59.80        
Core4: 17.69        Core5: 61.51        
Core6: 35.76        Core7: 93.33        
Core8: 37.10        Core9: 54.76        
Core10: 27.64        Core11: 67.61        
Core12: 52.28        Core13: 33.88        
Core14: 73.73        Core15: 23.74        
Core16: 56.67        Core17: 25.66        
Core18: 87.06        Core19: 22.05        
Core20: 29.03        Core21: 28.79        
Core22: 88.72        Core23: 43.80        
Core24: 51.29        Core25: 22.00        
Core26: 87.38        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.34
Socket1: 49.31
DDR read Latency(ns)
Socket0: 182.29
Socket1: 203.95
irq_total: 283715.857657915
cpu_total: 36.20
cpu_0: 67.02
cpu_1: 94.15
cpu_2: 2.73
cpu_3: 7.38
cpu_4: 28.72
cpu_5: 60.64
cpu_6: 1.99
cpu_7: 44.41
cpu_8: 56.18
cpu_9: 41.76
cpu_10: 45.28
cpu_11: 34.24
cpu_12: 48.20
cpu_13: 12.43
cpu_14: 57.31
cpu_15: 31.58
cpu_16: 14.63
cpu_17: 2.86
cpu_18: 72.94
cpu_19: 34.64
cpu_20: 2.73
cpu_21: 32.38
cpu_22: 67.15
cpu_23: 9.24
cpu_24: 21.41
cpu_25: 31.85
cpu_26: 71.01
cpu_27: 18.62
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1021458
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 955396
Total_rx_packets_phy: 1976854
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9211442503
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8611414409
Total_rx_bytes_phy: 17822856912
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9167771274
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8573253275
Total_rx_bytes: 17741024549
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 117463
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 81079
Total_tx_packets: 198542
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10984802
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8898636
Total_tx_bytes_phy: 19883438
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7752631
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5351274
Total_tx_bytes: 13103905
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 160624
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 131439
Total_tx_packets_phy: 292063
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1021456
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 955399
Total_rx_packets: 1976855


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 54.26        Core1: 92.23        
Core2: 56.84        Core3: 59.02        
Core4: 26.72        Core5: 68.21        
Core6: 35.72        Core7: 95.47        
Core8: 55.21        Core9: 52.02        
Core10: 33.31        Core11: 69.09        
Core12: 54.73        Core13: 46.76        
Core14: 78.43        Core15: 25.16        
Core16: 66.16        Core17: 28.94        
Core18: 91.36        Core19: 22.46        
Core20: 33.11        Core21: 28.95        
Core22: 90.89        Core23: 32.64        
Core24: 53.80        Core25: 22.90        
Core26: 89.56        Core27: 29.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.88
Socket1: 50.62
DDR read Latency(ns)
Socket0: 196.36
Socket1: 202.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.26        Core1: 93.25        
Core2: 58.15        Core3: 60.11        
Core4: 30.66        Core5: 68.26        
Core6: 38.21        Core7: 98.24        
Core8: 56.04        Core9: 55.07        
Core10: 28.08        Core11: 67.91        
Core12: 60.01        Core13: 45.56        
Core14: 73.07        Core15: 24.10        
Core16: 42.19        Core17: 28.15        
Core18: 86.73        Core19: 22.30        
Core20: 31.94        Core21: 28.83        
Core22: 87.16        Core23: 44.74        
Core24: 53.69        Core25: 22.47        
Core26: 87.53        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.02
Socket1: 50.92
DDR read Latency(ns)
Socket0: 183.49
Socket1: 203.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.02        Core1: 91.15        
Core2: 30.27        Core3: 57.69        
Core4: 30.17        Core5: 67.22        
Core6: 33.66        Core7: 96.72        
Core8: 57.58        Core9: 55.75        
Core10: 28.11        Core11: 68.51        
Core12: 60.72        Core13: 45.26        
Core14: 76.28        Core15: 24.73        
Core16: 62.60        Core17: 25.68        
Core18: 88.23        Core19: 22.63        
Core20: 32.96        Core21: 35.85        
Core22: 88.23        Core23: 42.19        
Core24: 53.87        Core25: 22.62        
Core26: 87.94        Core27: 29.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.89
Socket1: 51.68
DDR read Latency(ns)
Socket0: 182.31
Socket1: 208.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 60.52        Core1: 88.96        
Core2: 55.38        Core3: 56.30        
Core4: 28.98        Core5: 65.79        
Core6: 31.08        Core7: 90.74        
Core8: 48.90        Core9: 55.31        
Core10: 32.33        Core11: 66.72        
Core12: 58.40        Core13: 48.30        
Core14: 86.55        Core15: 28.15        
Core16: 49.91        Core17: 26.97        
Core18: 90.25        Core19: 23.62        
Core20: 29.52        Core21: 45.64        
Core22: 91.24        Core23: 38.24        
Core24: 52.82        Core25: 23.48        
Core26: 90.32        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.61
Socket1: 52.73
DDR read Latency(ns)
Socket0: 203.03
Socket1: 221.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22874
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14434186690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14434201966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217109980; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217109980; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217177349; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217177349; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014162951; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5975868; Consumed Joules: 364.74; Watts: 60.71; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1554798; Consumed DRAM Joules: 23.79; DRAM Watts: 3.96
S1P0; QPIClocks: 14433889034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14433899406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217049346; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217049346; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216964456; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216964456; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014257443; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5583824; Consumed Joules: 340.81; Watts: 56.73; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1634232; Consumed DRAM Joules: 25.00; DRAM Watts: 4.16
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a8d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.13   0.23    0.70      29 M     35 M    0.18    0.28    0.10    0.12      392     1435        7     64
   1    1     0.10   0.18   0.55    1.04      46 M     56 M    0.19    0.20    0.05    0.06     4312       50     4662     60
   2    0     0.02   0.64   0.03    0.72     564 K   1099 K    0.49    0.29    0.00    0.01       56       30        9     62
   3    1     0.04   0.55   0.08    0.63    2419 K   2765 K    0.13    0.13    0.01    0.01      112       29       15     60
   4    0     0.13   0.26   0.49    1.02      38 M     50 M    0.24    0.40    0.03    0.04     3304     2375        4     63
   5    1     0.12   0.17   0.71    1.20      59 M     72 M    0.19    0.23    0.05    0.06     6888      235     8595     59
   6    0     0.04   0.69   0.05    0.73     574 K   1634 K    0.65    0.25    0.00    0.00      168       39        8     63
   7    1     0.08   0.08   0.96    1.17      96 M    111 M    0.13    0.15    0.12    0.14     7224       19     6353     58
   8    0     0.12   0.23   0.54    1.04      30 M     46 M    0.35    0.55    0.02    0.04    15512     1467        1     63
   9    1     0.29   0.79   0.37    0.85      11 M     14 M    0.21    0.25    0.00    0.01       56     2236        5     59
  10    0     0.16   0.79   0.20    0.66    3580 K   9144 K    0.61    0.38    0.00    0.01      672      119        4     61
  11    1     0.06   0.20   0.29    0.75      44 M     49 M    0.09    0.25    0.08    0.09     7728        2     6257     59
  12    0     0.08   0.19   0.44    0.92      45 M     58 M    0.21    0.27    0.06    0.07      224      495      147     62
  13    1     0.06   0.66   0.09    0.60    2641 K   3301 K    0.20    0.33    0.00    0.01       56       19        3     60
  14    0     0.06   0.09   0.66    1.17      65 M     75 M    0.14    0.18    0.10    0.12     6832        7     7597     62
  15    1     0.06   0.26   0.24    0.67      17 M     27 M    0.38    0.57    0.03    0.05     1512      544        1     59
  16    0     0.09   0.61   0.15    0.63    3056 K   4504 K    0.32    0.30    0.00    0.01       56      115       13     63
  17    1     0.03   0.58   0.04    0.61     701 K   1652 K    0.58    0.11    0.00    0.01      112       25        3     61
  18    0     0.08   0.09   0.84    1.20      70 M     82 M    0.14    0.17    0.09    0.10      840       16     1968     62
  19    1     0.12   0.39   0.30    0.75      13 M     28 M    0.53    0.57    0.01    0.02     1064      468        1     61
  20    0     0.03   0.60   0.05    0.61     527 K   1235 K    0.57    0.16    0.00    0.00       56       67        4     63
  21    1     0.06   0.26   0.23    0.65      18 M     29 M    0.37    0.50    0.03    0.05     1568      775        0     62
  22    0     0.06   0.08   0.82    1.20      76 M     86 M    0.12    0.16    0.12    0.14      504        5     2601     62
  23    1     0.04   0.48   0.09    0.65    1554 K   2180 K    0.29    0.18    0.00    0.00        0       17        6     62
  24    0     0.20   0.82   0.24    0.69    5910 K   9933 K    0.40    0.26    0.00    0.01      112      271        5     63
  25    1     0.07   0.34   0.22    0.65      11 M     21 M    0.48    0.63    0.02    0.03      448      351        1     62
  26    0     0.10   0.11   0.86    1.20      70 M     82 M    0.14    0.18    0.07    0.09     2800       65     4162     62
  27    1     0.11   0.65   0.16    0.60    2139 K   5725 K    0.63    0.46    0.00    0.01      392       62        1     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.21   0.40    1.01     440 M    544 M    0.19    0.28    0.04    0.05    31528     6506    16530     56
 SKT    1     0.09   0.28   0.31    0.87     328 M    427 M    0.23    0.34    0.03    0.03    31472     4832    25903     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.24   0.35    0.95     768 M    972 M    0.21    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.46 %

 C1 core residency: 56.36 %; C3 core residency: 2.12 %; C6 core residency: 4.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.16 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       30 G     30 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.73    43.91     294.90      19.76         281.70
 SKT   1    27.32    46.08     285.72      20.75         265.90
---------------------------------------------------------------------------------------------------------------
       *    59.05    89.99     580.62      40.52         275.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c62
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5065.84 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9405.36 --|
|-- Mem Ch  2: Reads (MB/s):  6292.71 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8359.79 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6292.71 --||-- NODE 1 Mem Read (MB/s) :  5065.84 --|
|-- NODE 0 Mem Write(MB/s) :  8359.79 --||-- NODE 1 Mem Write(MB/s) :  9405.36 --|
|-- NODE 0 P. Write (T/s):     119891 --||-- NODE 1 P. Write (T/s):      84602 --|
|-- NODE 0 Memory (MB/s):    14652.50 --||-- NODE 1 Memory (MB/s):    14471.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11358.55                --|
            |--                System Write Throughput(MB/s):      17765.15                --|
            |--               System Memory Throughput(MB/s):      29123.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d9b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     444 K       312 K    25 M   160 M    126 M     0     556 K
 1     528 K        55 K    21 M   190 M    154 M     0     730 K
-----------------------------------------------------------------------
 *     973 K       368 K    46 M   350 M    281 M     0    1287 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.35        Core1: 121.93        
Core2: 54.90        Core3: 78.98        
Core4: 51.84        Core5: 129.66        
Core6: 26.57        Core7: 101.06        
Core8: 19.40        Core9: 40.61        
Core10: 53.92        Core11: 106.19        
Core12: 21.40        Core13: 54.65        
Core14: 76.40        Core15: 22.70        
Core16: 27.14        Core17: 39.12        
Core18: 81.66        Core19: 26.22        
Core20: 27.92        Core21: 25.25        
Core22: 83.88        Core23: 43.25        
Core24: 77.25        Core25: 23.92        
Core26: 82.65        Core27: 56.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.58
Socket1: 60.31
DDR read Latency(ns)
Socket0: 189.98
Socket1: 250.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.86        Core1: 120.95        
Core2: 52.61        Core3: 78.17        
Core4: 50.99        Core5: 129.26        
Core6: 30.64        Core7: 96.20        
Core8: 38.96        Core9: 39.80        
Core10: 54.16        Core11: 103.24        
Core12: 19.59        Core13: 78.16        
Core14: 73.73        Core15: 22.17        
Core16: 26.26        Core17: 32.87        
Core18: 80.70        Core19: 26.12        
Core20: 27.99        Core21: 26.22        
Core22: 82.41        Core23: 33.67        
Core24: 77.83        Core25: 24.59        
Core26: 82.66        Core27: 63.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.43
Socket1: 59.71
DDR read Latency(ns)
Socket0: 185.90
Socket1: 246.31
irq_total: 282252.578955316
cpu_total: 37.35
cpu_0: 27.79
cpu_1: 83.31
cpu_2: 2.79
cpu_3: 9.84
cpu_4: 98.07
cpu_5: 100.00
cpu_6: 12.50
cpu_7: 65.03
cpu_8: 38.03
cpu_9: 20.08
cpu_10: 1.26
cpu_11: 55.52
cpu_12: 36.77
cpu_13: 11.97
cpu_14: 83.18
cpu_15: 21.68
cpu_16: 3.66
cpu_17: 2.53
cpu_18: 53.86
cpu_19: 49.67
cpu_20: 12.50
cpu_21: 53.26
cpu_22: 78.72
cpu_23: 16.76
cpu_24: 11.50
cpu_25: 30.59
cpu_26: 56.72
cpu_27: 8.18
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1090526
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 930766
Total_rx_packets_phy: 2021292
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8978206
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9221666
Total_tx_bytes_phy: 18199872
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6185361
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5416812
Total_tx_bytes: 11602173
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9834200415
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8380594689
Total_rx_bytes_phy: 18214795104
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9769698245
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8337172880
Total_rx_bytes: 18106871125
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1090542
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 930756
Total_rx_packets: 2021298
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 131498
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 136394
Total_tx_packets_phy: 267892
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 93717
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 82072
Total_tx_packets: 175789


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 122.72        
Core2: 59.92        Core3: 75.79        
Core4: 57.22        Core5: 130.68        
Core6: 29.20        Core7: 99.52        
Core8: 28.08        Core9: 41.19        
Core10: 54.96        Core11: 103.75        
Core12: 27.78        Core13: 77.75        
Core14: 79.06        Core15: 22.46        
Core16: 32.37        Core17: 36.04        
Core18: 82.68        Core19: 24.31        
Core20: 30.19        Core21: 28.71        
Core22: 83.26        Core23: 40.32        
Core24: 79.20        Core25: 22.86        
Core26: 83.54        Core27: 56.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.17
Socket1: 61.61
DDR read Latency(ns)
Socket0: 182.36
Socket1: 243.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.97        Core1: 119.67        
Core2: 53.51        Core3: 71.84        
Core4: 53.66        Core5: 126.97        
Core6: 33.23        Core7: 94.20        
Core8: 46.71        Core9: 42.99        
Core10: 54.63        Core11: 98.80        
Core12: 15.93        Core13: 79.63        
Core14: 72.31        Core15: 22.64        
Core16: 33.06        Core17: 35.90        
Core18: 77.76        Core19: 24.06        
Core20: 25.33        Core21: 30.82        
Core22: 81.62        Core23: 38.59        
Core24: 70.56        Core25: 20.45        
Core26: 76.85        Core27: 48.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.76
Socket1: 60.95
DDR read Latency(ns)
Socket0: 185.66
Socket1: 232.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.87        Core1: 122.23        
Core2: 58.36        Core3: 73.38        
Core4: 57.38        Core5: 130.53        
Core6: 30.52        Core7: 96.93        
Core8: 32.59        Core9: 42.62        
Core10: 50.16        Core11: 104.84        
Core12: 30.92        Core13: 53.10        
Core14: 79.63        Core15: 25.73        
Core16: 29.75        Core17: 36.84        
Core18: 82.94        Core19: 26.99        
Core20: 29.67        Core21: 25.43        
Core22: 84.38        Core23: 41.59        
Core24: 72.57        Core25: 23.38        
Core26: 82.04        Core27: 66.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.84
Socket1: 61.21
DDR read Latency(ns)
Socket0: 184.88
Socket1: 251.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.00        Core1: 123.39        
Core2: 61.74        Core3: 74.67        
Core4: 52.78        Core5: 131.27        
Core6: 28.47        Core7: 99.49        
Core8: 25.80        Core9: 41.43        
Core10: 51.54        Core11: 102.11        
Core12: 23.32        Core13: 53.89        
Core14: 75.73        Core15: 23.05        
Core16: 25.76        Core17: 41.60        
Core18: 83.81        Core19: 23.14        
Core20: 29.35        Core21: 26.34        
Core22: 84.34        Core23: 40.76        
Core24: 79.26        Core25: 23.60        
Core26: 85.69        Core27: 55.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.11
Socket1: 59.86
DDR read Latency(ns)
Socket0: 189.15
Socket1: 252.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24587
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419935762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419947022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209979084; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209979084; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210084126; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210084126; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008459723; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5744526; Consumed Joules: 350.62; Watts: 58.36; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1528481; Consumed DRAM Joules: 23.39; DRAM Watts: 3.89
S1P0; QPIClocks: 14420191754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420196410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210199792; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210199792; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210124443; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210124443; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008518365; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5922236; Consumed Joules: 361.46; Watts: 60.16; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1674229; Consumed DRAM Joules: 25.62; DRAM Watts: 4.26
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6131
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.40   0.17    0.60    4760 K     11 M    0.59    0.72    0.01    0.02      280      182        2     64
   1    1     0.10   0.08   1.17    1.20      76 M     93 M    0.18    0.19    0.08    0.10     8904       56     7409     59
   2    0     0.01   0.36   0.02    0.60     526 K   1140 K    0.54    0.11    0.01    0.01        0       15        8     63
   3    1     0.05   0.41   0.12    0.69    1665 K   2416 K    0.31    0.21    0.00    0.01      336       26       21     60
   4    0     0.31   0.26   1.18    1.20      98 M    118 M    0.18    0.18    0.03    0.04     6608     4344        5     62
   5    1     0.11   0.09   1.20    1.20      73 M     84 M    0.13    0.17    0.07    0.08     1120      276     1406     59
   6    0     0.11   0.85   0.12    0.67    1439 K   4637 K    0.69    0.44    0.00    0.00       56       59       12     63
   7    1     0.13   0.18   0.72    1.19      41 M     50 M    0.19    0.26    0.03    0.04     3696       27     5932     59
   8    0     0.09   0.26   0.36    0.84      16 M     28 M    0.44    0.54    0.02    0.03      784      753        1     63
   9    1     0.13   0.68   0.19    0.66    3471 K   6530 K    0.47    0.46    0.00    0.01      168       51        5     59
  10    0     0.01   0.80   0.01    0.66     265 K    405 K    0.34    0.23    0.00    0.01      448       14        3     62
  11    1     0.05   0.11   0.47    0.99      41 M     46 M    0.12    0.23    0.08    0.09     4088        2     6157     59
  12    0     0.09   0.27   0.34    0.81      14 M     26 M    0.46    0.57    0.02    0.03      896      617      118     63
  13    1     0.06   0.56   0.10    0.61    2577 K   3251 K    0.21    0.28    0.00    0.01       56      101       33     59
  14    0     0.11   0.13   0.89    1.20      55 M     68 M    0.18    0.25    0.05    0.06     3920       81     6928     62
  15    1     0.07   0.34   0.19    0.62      11 M     20 M    0.45    0.58    0.02    0.03      504      510        1     59
  16    0     0.03   0.59   0.05    0.61     579 K   1587 K    0.63    0.16    0.00    0.01      560       25        8     62
  17    1     0.02   0.45   0.05    0.64     558 K   1394 K    0.60    0.12    0.00    0.01       56       29        4     60
  18    0     0.06   0.07   0.87    1.19      65 M     74 M    0.12    0.21    0.10    0.12     7224        7     9103     62
  19    1     0.07   0.20   0.34    0.82      25 M     39 M    0.35    0.52    0.04    0.06      840     1323        1     61
  20    0     0.09   0.68   0.13    0.64    1188 K   4410 K    0.73    0.41    0.00    0.01       56       81        4     63
  21    1     0.08   0.15   0.51    1.01      38 M     57 M    0.33    0.47    0.05    0.08     9576     1898        0     60
  22    0     0.09   0.11   0.82    1.19      56 M     64 M    0.13    0.22    0.06    0.07     4368       62     7139     63
  23    1     0.09   0.66   0.14    0.60    1797 K   4467 K    0.60    0.48    0.00    0.00      336       19       51     61
  24    0     0.05   0.58   0.09    0.63    2760 K   3436 K    0.20    0.31    0.01    0.01       56       83        2     64
  25    1     0.11   0.31   0.34    0.81      18 M     30 M    0.39    0.54    0.02    0.03     3192      928        2     60
  26    0     0.08   0.08   0.97    1.20      68 M     79 M    0.13    0.20    0.09    0.10     6216       82     7175     62
  27    1     0.05   0.43   0.12    0.62    2102 K   2866 K    0.27    0.13    0.00    0.01      112       27        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.20   0.43    1.05     387 M    489 M    0.21    0.30    0.03    0.04    31472     6405    30508     56
 SKT    1     0.08   0.19   0.40    0.97     337 M    444 M    0.24    0.35    0.03    0.04    32984     5273    21025     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.42    1.01     724 M    933 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  117 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.32 %

 C1 core residency: 51.99 %; C3 core residency: 0.71 %; C6 core residency: 5.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       30 G     30 G   |   31%    31%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  113 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.07    41.92     297.18      19.51         233.13
 SKT   1    25.06    48.51     300.32      21.40         370.80
---------------------------------------------------------------------------------------------------------------
       *    57.13    90.43     597.51      40.90         297.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6307
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5530.24 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9161.16 --|
|-- Mem Ch  2: Reads (MB/s):  5303.95 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8825.81 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5303.95 --||-- NODE 1 Mem Read (MB/s) :  5530.24 --|
|-- NODE 0 Mem Write(MB/s) :  8825.81 --||-- NODE 1 Mem Write(MB/s) :  9161.16 --|
|-- NODE 0 P. Write (T/s):      90148 --||-- NODE 1 P. Write (T/s):      91969 --|
|-- NODE 0 Memory (MB/s):    14129.76 --||-- NODE 1 Memory (MB/s):    14691.40 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10834.19                --|
            |--                System Write Throughput(MB/s):      17986.96                --|
            |--               System Memory Throughput(MB/s):      28821.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 643e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     538 K        72 K    24 M   169 M    142 M     0     639 K
 1     416 K        43 K    26 M   165 M    137 M     0     653 K
-----------------------------------------------------------------------
 *     955 K       116 K    50 M   335 M    280 M     0    1293 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.58        Core1: 86.82        
Core2: 26.24        Core3: 70.72        
Core4: 21.40        Core5: 100.27        
Core6: 42.67        Core7: 106.22        
Core8: 27.80        Core9: 30.38        
Core10: 27.53        Core11: 89.28        
Core12: 30.68        Core13: 29.92        
Core14: 107.27        Core15: 25.78        
Core16: 49.57        Core17: 31.14        
Core18: 85.83        Core19: 30.51        
Core20: 26.94        Core21: 25.47        
Core22: 89.60        Core23: 63.74        
Core24: 24.07        Core25: 28.55        
Core26: 89.60        Core27: 53.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.39
Socket1: 61.17
DDR read Latency(ns)
Socket0: 215.18
Socket1: 217.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.24        Core1: 89.38        
Core2: 26.81        Core3: 67.06        
Core4: 18.15        Core5: 102.33        
Core6: 57.35        Core7: 103.13        
Core8: 27.65        Core9: 28.47        
Core10: 25.79        Core11: 92.39        
Core12: 26.72        Core13: 36.02        
Core14: 108.51        Core15: 25.16        
Core16: 47.40        Core17: 29.54        
Core18: 87.54        Core19: 29.42        
Core20: 26.56        Core21: 24.03        
Core22: 90.62        Core23: 46.74        
Core24: 29.91        Core25: 25.10        
Core26: 91.99        Core27: 48.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.12
Socket1: 60.19
DDR read Latency(ns)
Socket0: 222.07
Socket1: 223.82
irq_total: 322830.942134569
cpu_total: 36.81
cpu_0: 25.12
cpu_1: 74.82
cpu_2: 11.83
cpu_3: 8.84
cpu_4: 24.78
cpu_5: 98.01
cpu_6: 1.93
cpu_7: 96.21
cpu_8: 48.04
cpu_9: 12.29
cpu_10: 11.89
cpu_11: 53.36
cpu_12: 46.45
cpu_13: 2.26
cpu_14: 92.89
cpu_15: 36.35
cpu_16: 13.29
cpu_17: 2.33
cpu_18: 80.53
cpu_19: 55.48
cpu_20: 12.16
cpu_21: 32.76
cpu_22: 59.60
cpu_23: 15.35
cpu_24: 10.56
cpu_25: 34.55
cpu_26: 59.93
cpu_27: 8.77
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 133253
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 147966
Total_tx_packets_phy: 281219
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9185787169
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8903663585
Total_rx_bytes: 18089450754
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9246369884
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8963039459
Total_rx_bytes_phy: 18209409343
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9059094
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10065981
Total_tx_bytes_phy: 19125075
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5839589
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6557056
Total_tx_bytes: 12396645
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1025593
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 994060
Total_rx_packets_phy: 2019653
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1025605
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 994043
Total_rx_packets: 2019648
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 88478
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 99349
Total_tx_packets: 187827


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.83        Core1: 85.17        
Core2: 24.86        Core3: 67.29        
Core4: 20.68        Core5: 101.47        
Core6: 50.76        Core7: 103.37        
Core8: 23.22        Core9: 28.73        
Core10: 26.83        Core11: 91.28        
Core12: 29.19        Core13: 26.77        
Core14: 103.58        Core15: 24.51        
Core16: 44.66        Core17: 28.42        
Core18: 83.71        Core19: 29.01        
Core20: 26.93        Core21: 24.15        
Core22: 86.94        Core23: 68.21        
Core24: 30.48        Core25: 24.75        
Core26: 88.27        Core27: 59.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.41
Socket1: 59.75
DDR read Latency(ns)
Socket0: 219.97
Socket1: 224.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.64        Core1: 101.77        
Core2: 30.51        Core3: 68.93        
Core4: 28.45        Core5: 92.72        
Core6: 49.98        Core7: 99.31        
Core8: 54.73        Core9: 28.44        
Core10: 30.52        Core11: 94.97        
Core12: 28.57        Core13: 34.44        
Core14: 125.54        Core15: 21.48        
Core16: 69.56        Core17: 31.76        
Core18: 107.73        Core19: 26.54        
Core20: 27.93        Core21: 24.28        
Core22: 113.47        Core23: 56.81        
Core24: 33.62        Core25: 24.91        
Core26: 114.52        Core27: 57.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 69.52
Socket1: 57.24
DDR read Latency(ns)
Socket0: 194.68
Socket1: 240.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 106.25        
Core2: 45.42        Core3: 67.48        
Core4: 32.21        Core5: 87.60        
Core6: 57.21        Core7: 98.61        
Core8: 61.78        Core9: 29.15        
Core10: 25.75        Core11: 96.55        
Core12: 27.72        Core13: 36.81        
Core14: 132.08        Core15: 25.42        
Core16: 78.85        Core17: 32.84        
Core18: 116.65        Core19: 26.79        
Core20: 30.49        Core21: 24.92        
Core22: 120.26        Core23: 60.49        
Core24: 34.81        Core25: 25.26        
Core26: 121.44        Core27: 47.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.02
Socket1: 57.78
DDR read Latency(ns)
Socket0: 185.71
Socket1: 240.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 105.96        
Core2: 37.34        Core3: 70.06        
Core4: 31.21        Core5: 88.27        
Core6: 48.42        Core7: 99.23        
Core8: 52.35        Core9: 25.20        
Core10: 29.83        Core11: 96.83        
Core12: 24.57        Core13: 31.03        
Core14: 129.05        Core15: 25.59        
Core16: 67.67        Core17: 32.31        
Core18: 112.77        Core19: 27.08        
Core20: 30.08        Core21: 24.53        
Core22: 115.30        Core23: 61.54        
Core24: 33.97        Core25: 27.13        
Core26: 116.32        Core27: 45.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.47
Socket1: 58.14
DDR read Latency(ns)
Socket0: 198.99
Socket1: 236.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26277
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6012 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14430471554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14430489690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215253615; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215253615; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215373730; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215373730; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012774942; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5812779; Consumed Joules: 354.78; Watts: 59.01; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1552476; Consumed DRAM Joules: 23.75; DRAM Watts: 3.95
S1P0; QPIClocks: 14430540126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14430549714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215381026; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215381026; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215301011; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215301011; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012884218; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5938286; Consumed Joules: 362.44; Watts: 60.29; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1613674; Consumed DRAM Joules: 24.69; DRAM Watts: 4.11
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67cf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.20   0.31    0.79      19 M     31 M    0.39    0.52    0.03    0.05      672     1078        1     64
   1    1     0.11   0.10   1.13    1.20      62 M     73 M    0.15    0.23    0.06    0.07     4144       92     6502     59
   2    0     0.07   0.71   0.09    0.61    1588 K   4561 K    0.65    0.31    0.00    0.01      392       59       10     63
   3    1     0.04   0.44   0.10    0.63    2126 K   2693 K    0.21    0.19    0.01    0.01      168       24       14     60
   4    0     0.06   0.25   0.24    0.68      16 M     26 M    0.38    0.52    0.03    0.04      448      918        2     64
   5    1     0.11   0.11   0.95    1.20      52 M     64 M    0.18    0.24    0.05    0.06     5712      239     7331     59
   6    0     0.02   1.11   0.02    0.68     417 K    727 K    0.43    0.27    0.00    0.00      112       26       13     63
   7    1     0.10   0.09   1.11    1.20      66 M     78 M    0.16    0.19    0.07    0.08     6440        9     8635     58
   8    0     0.09   0.11   0.79    1.17      70 M     87 M    0.19    0.28    0.08    0.10    11480     4795        1     62
   9    1     0.07   0.82   0.09    0.62    1087 K   3063 K    0.64    0.49    0.00    0.00       56       14        3     58
  10    0     0.06   0.75   0.08    0.61     916 K   3019 K    0.70    0.44    0.00    0.01      168       24        5     62
  11    1     0.05   0.07   0.74    1.20      45 M     52 M    0.12    0.22    0.09    0.10     2856        1     6300     58
  12    0     0.08   0.26   0.29    0.75      14 M     24 M    0.43    0.52    0.02    0.03     1120      642      147     62
  13    1     0.02   0.41   0.05    0.64     426 K   1616 K    0.74    0.11    0.00    0.01      168       21        6     59
  14    0     0.07   0.06   1.18    1.20      67 M     77 M    0.13    0.20    0.10    0.11     5656       88     7128     62
  15    1     0.06   0.23   0.24    0.68      19 M     29 M    0.36    0.49    0.03    0.05     1792      829        0     59
  16    0     0.06   0.59   0.10    0.61    2296 K   3110 K    0.26    0.26    0.00    0.01      168      102       31     62
  17    1     0.02   0.52   0.05    0.67     426 K   1694 K    0.75    0.21    0.00    0.01      448       35        5     60
  18    0     0.12   0.11   1.06    1.20      50 M     60 M    0.16    0.26    0.04    0.05     3584       68     6290     62
  19    1     0.06   0.10   0.60    1.14      42 M     61 M    0.30    0.44    0.07    0.10     5656     2062        0     60
  20    0     0.09   0.79   0.11    0.63    1125 K   3679 K    0.69    0.42    0.00    0.00       56       72       10     62
  21    1     0.10   0.30   0.32    0.78      18 M     32 M    0.42    0.49    0.02    0.03     1680      910        2     61
  22    0     0.05   0.05   0.99    1.20      60 M     69 M    0.13    0.19    0.12    0.14     5040        4     8408     62
  23    1     0.07   0.50   0.13    0.60    2958 K   3780 K    0.22    0.34    0.00    0.01      168       57      101     61
  24    0     0.06   0.77   0.08    0.60    1009 K   3108 K    0.68    0.45    0.00    0.00      392       31        4     63
  25    1     0.09   0.33   0.27    0.72      11 M     21 M    0.45    0.56    0.01    0.02      784      509     2859     61
  26    0     0.05   0.07   0.79    1.20      45 M     52 M    0.14    0.21    0.08    0.10     3528     2226     6183     62
  27    1     0.06   0.54   0.11    0.67    1621 K   2668 K    0.39    0.28    0.00    0.00     1008       51        6     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.15   0.44    1.03     352 M    449 M    0.22    0.31    0.04    0.05    32816    10133    28233     56
 SKT    1     0.07   0.16   0.42    1.02     328 M    429 M    0.23    0.34    0.03    0.04    31080     4853    31764     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.16   0.43    1.03     680 M    878 M    0.22    0.33    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  120 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.82 %

 C1 core residency: 52.53 %; C3 core residency: 1.85 %; C6 core residency: 3.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.56    44.61     298.14      19.75         319.71
 SKT   1    25.04    44.91     304.56      20.81         304.71
---------------------------------------------------------------------------------------------------------------
       *    53.60    89.51     602.70      40.56         312.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
