<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="NaRingkaSetClock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLK_Moded.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="CLK_Moded.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter0_2_CLR_TC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter0_2_CLR_TC.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter0_2_CLR_TC_V2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter0_2_CLR_TC_V2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter0_5_CLR_TC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter0_5_CLR_TC.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter0_9_CLR_TC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter0_9_CLR_TC.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4_Swap_LED.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux4_Swap_LED.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="NaringKa.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NaringKa.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="NaringKa.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NaringKa.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NaringKa.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="NaringKa.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="NaringKa.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="NaringKa.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="NaringKa.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="NaringKa.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="NaringKa.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NaringKa.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="NaringKa.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="NaringKa.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NaringKa.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="NaringKa.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="NaringKa.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="NaringKa.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="NaringKa.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="NaringKa.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="NaringKa.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NaringKa.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NaringKa_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NaringKa_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NaringKa_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NaringKa_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NaringKa_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="NaringKa_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NaringKa_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NaringKa_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="NaringKa_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="NaringKa_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NaringKa_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NaringKa_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="NaringKa_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="NaringKa_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NaringKa_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sevenseg.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Sevenseg.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Time_23_Hour.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Time_23_Hour.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Time_60_Second_And_Minute.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Time_60_Second_And_Minute.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counter03.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="counter03.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="naringka.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="naringka.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="naringka.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1670668948" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1670668946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670668955" xil_pn:in_ck="-6551519830019686113" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1171355744244403239" xil_pn:start_ts="1670668948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLK_Moded.vf"/>
      <outfile xil_pn:name="Counter0_2_CLR_TC.vf"/>
      <outfile xil_pn:name="Counter0_2_CLR_TC_V2.vf"/>
      <outfile xil_pn:name="Counter0_5_CLR_TC.vf"/>
      <outfile xil_pn:name="Counter0_9_CLR_TC.vf"/>
      <outfile xil_pn:name="Mux4_Swap_LED.vf"/>
      <outfile xil_pn:name="NaringKa.vf"/>
      <outfile xil_pn:name="Sevenseg.vf"/>
      <outfile xil_pn:name="Time_23_Hour.vf"/>
      <outfile xil_pn:name="Time_60_Second_And_Minute.vf"/>
      <outfile xil_pn:name="counter03.vf"/>
    </transform>
    <transform xil_pn:end_ts="1670668955" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-750944908690800432" xil_pn:start_ts="1670668955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670668955" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1670668955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670668955" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5830573696293417125" xil_pn:start_ts="1670668955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670668955" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1670668955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670668955" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8251816403261613210" xil_pn:start_ts="1670668955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670668966" xil_pn:in_ck="-4175242248788202871" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6866836836862423736" xil_pn:start_ts="1670668955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NaringKa.jhd"/>
      <outfile xil_pn:name="NaringKa.lso"/>
      <outfile xil_pn:name="NaringKa.ngc"/>
      <outfile xil_pn:name="NaringKa.ngr"/>
      <outfile xil_pn:name="NaringKa.prj"/>
      <outfile xil_pn:name="NaringKa.stx"/>
      <outfile xil_pn:name="NaringKa.syr"/>
      <outfile xil_pn:name="NaringKa.xst"/>
      <outfile xil_pn:name="NaringKa_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1670668966" xil_pn:in_ck="4096290875869982199" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892594871267757" xil_pn:start_ts="1670668966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670668973" xil_pn:in_ck="-8240174816758575064" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4120655595143289551" xil_pn:start_ts="1670668966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NaringKa.bld"/>
      <outfile xil_pn:name="NaringKa.ngd"/>
      <outfile xil_pn:name="NaringKa_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1670668983" xil_pn:in_ck="-6572285301805590103" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1670668973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NaringKa.pcf"/>
      <outfile xil_pn:name="NaringKa_map.map"/>
      <outfile xil_pn:name="NaringKa_map.mrp"/>
      <outfile xil_pn:name="NaringKa_map.ncd"/>
      <outfile xil_pn:name="NaringKa_map.ngm"/>
      <outfile xil_pn:name="NaringKa_map.xrpt"/>
      <outfile xil_pn:name="NaringKa_summary.xml"/>
      <outfile xil_pn:name="NaringKa_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1670668995" xil_pn:in_ck="2431723731158279362" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1670668983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NaringKa.ncd"/>
      <outfile xil_pn:name="NaringKa.pad"/>
      <outfile xil_pn:name="NaringKa.par"/>
      <outfile xil_pn:name="NaringKa.ptwx"/>
      <outfile xil_pn:name="NaringKa.unroutes"/>
      <outfile xil_pn:name="NaringKa.xpi"/>
      <outfile xil_pn:name="NaringKa_pad.csv"/>
      <outfile xil_pn:name="NaringKa_pad.txt"/>
      <outfile xil_pn:name="NaringKa_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1670669004" xil_pn:in_ck="4096290875869974574" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1670668995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NaringKa.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="naringka.bgn"/>
      <outfile xil_pn:name="naringka.bit"/>
      <outfile xil_pn:name="naringka.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1670668995" xil_pn:in_ck="-5372772391084985563" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1670668990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NaringKa.twr"/>
      <outfile xil_pn:name="NaringKa.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
