
---------- Begin Simulation Statistics ----------
final_tick                                20082095000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    379                       # Simulator instruction rate (inst/s)
host_mem_usage                                9716644                       # Number of bytes of host memory used
host_op_rate                                      389                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36751.11                       # Real time elapsed on the host
host_tick_rate                                 236535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13923391                       # Number of instructions simulated
sim_ops                                      14279413                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008693                       # Number of seconds simulated
sim_ticks                                  8692920625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.001093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   44488                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58536                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                728                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4898                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56938                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6910                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  102763                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17876                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1542                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      570534                       # Number of instructions committed
system.cpu.committedOps                        629405                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.542881                       # CPI: cycles per instruction
system.cpu.discardedOps                         13041                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             335542                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144248                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            63549                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1248188                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282256                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      708                       # number of quiesce instructions executed
system.cpu.numCycles                          2021334                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       708                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  381055     60.54%     60.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1670      0.27%     60.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150939     23.98%     84.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 95741     15.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   629405                       # Class of committed instruction
system.cpu.quiesceCycles                     11887339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          773146                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              296929                       # Transaction distribution
system.membus.trans_dist::ReadResp             297856                       # Transaction distribution
system.membus.trans_dist::WriteReq             138937                       # Transaction distribution
system.membus.trans_dist::WriteResp            138937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          599                       # Transaction distribution
system.membus.trans_dist::CleanEvict              419                       # Transaction distribution
system.membus.trans_dist::ReadExReq               314                       # Transaction distribution
system.membus.trans_dist::ReadExResp              313                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           694                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        17569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       857124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       857124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15823                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124359                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     27427708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     27427708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27566979                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            437517                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007559                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  437492     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              437517                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1080709585                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            14843500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              521515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2848125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13771340                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1783661354                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1169500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7539008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1884752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9423760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1884752                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7539008                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9423760                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9423760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9423760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     18847521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       620300                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       620300                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1708034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1732610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1814040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        15823                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     27328516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27721732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28852555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3091985500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1971065                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          724                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2522997310                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1481228000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15078016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5654256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7539008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28271281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7539008                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5654256                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13193264                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15078016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13193264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13193264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41464545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5654256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13193264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18847521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5654256                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1944111                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7598367                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5654256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18847521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1944111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26445887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       296210                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       296210                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132352                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       841730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       857124                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       393588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     26935300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     27427708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       514611                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       514611    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       514611                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1161147960                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1613391000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1378331693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30156033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     45234049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1453721775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37695041                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37737835                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75432876                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1416026734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67893867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     45234049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1529154650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8126464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     39649284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     19202052                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     37158916                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8105985                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       600065                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5089281                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7539008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3611185395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    934837019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7539008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4561100430                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2065688251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2208929867                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4274618118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7539008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5676873646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3143766886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7539008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8835718548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          233                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          259                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1715419                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       191420                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1906839                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1715419                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1715419                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1715419                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       191420                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1906839                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     18808836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19019964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8126464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8508864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       293889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       126976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15120810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2163695818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1944111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7222429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2187983167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4410025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30156033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    934837019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7539008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1884752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            978826837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4410025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     45276843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3098532836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7539008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1884752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1944111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7222429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3166810004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    420488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001259456250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          297                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          297                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              532106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141492                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      297192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132951                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8299                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9738123550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1484055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17529412300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32809.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59059.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       404                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   276753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  259456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.056638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.041235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.736199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          846      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          793      2.69%      5.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          437      1.48%      7.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          454      1.54%      8.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          593      2.01%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          389      1.32%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          390      1.32%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          501      1.70%     14.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25047     85.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     999.491582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1479.821463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           174     58.59%     58.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.34%     58.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.34%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           29      9.76%     69.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.34%     69.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.67%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           49     16.50%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.34%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           16      5.39%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.36%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.34%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.34%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.34%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.36%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     447.676768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    106.129929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.146173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            156     52.53%     52.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.36%     54.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.67%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.34%     55.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.67%     56.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.67%     57.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.34%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.34%     57.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.34%     58.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.02%     60.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          118     39.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           297                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18995904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8509440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19020028                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8508864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2185.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       978.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2187.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    978.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8693007500                       # Total gap between requests
system.mem_ctrls.avgGap                      20209.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     18784708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8126464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15120809.871653465554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2160920225.818810939789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1944110.699848936172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7200341.829878379591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4601445.443429434672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30156032.858059141785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 934837018.599833369255                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7539008.214514785446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1759592.737567415694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       293889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       126976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    149520725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  17320849990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18549300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40492285                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16119802860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6418144105                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 147212256530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3965124010                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43799875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72724.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58936.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69997.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41234.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26911190.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1566929.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1159370.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3872191.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    171093.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         14536300.500000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10145679.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        539897756.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          184803396                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83246688.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146100494.962501                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     62394255.300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1041124570.612504                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.766948                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3205696515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    470400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5019864485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1416                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           708                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10494176.024011                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    16597646.832664                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          708    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       140500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    436110125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             708                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12652218375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7429876625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       205095                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205095                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205095                       # number of overall hits
system.cpu.icache.overall_hits::total          205095                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          233                       # number of overall misses
system.cpu.icache.overall_misses::total           233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10113750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10113750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10113750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10113750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       205328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       205328                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       205328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       205328                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001135                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001135                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001135                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001135                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43406.652361                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43406.652361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43406.652361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43406.652361                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9750750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9750750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9750750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9750750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001135                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001135                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001135                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001135                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41848.712446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41848.712446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41848.712446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41848.712446                       # average overall mshr miss latency
system.cpu.icache.replacements                     72                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       205095                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205095                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10113750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10113750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       205328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       205328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43406.652361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43406.652361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9750750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9750750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41848.712446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41848.712446                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.604923                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1100158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                72                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15279.972222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.604923                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            410889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           410889                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       239200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           239200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       239200                       # number of overall hits
system.cpu.dcache.overall_hits::total          239200                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1284                       # number of overall misses
system.cpu.dcache.overall_misses::total          1284                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95128750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95128750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95128750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95128750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       240484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       240484                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       240484                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       240484                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005339                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005339                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005339                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74087.811526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74087.811526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74087.811526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74087.811526                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          599                       # number of writebacks
system.cpu.dcache.writebacks::total               599                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7304                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7304                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73750125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73750125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73750125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73750125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     15643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     15643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73164.806548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73164.806548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73164.806548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73164.806548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2141.703176                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2141.703176                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    946                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52210500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52210500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75015.086207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75015.086207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          719                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          719                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51010875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51010875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     15643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     15643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73502.701729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73502.701729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.606398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.606398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42918250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42918250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        88793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        88793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72990.221088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72990.221088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6585                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6585                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22739250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22739250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003536                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003536                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72417.993631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72417.993631                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.492355                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21972                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.226216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.492355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            962943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           962943                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082095000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20082865000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    379                       # Simulator instruction rate (inst/s)
host_mem_usage                                9716644                       # Number of bytes of host memory used
host_op_rate                                      389                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36751.20                       # Real time elapsed on the host
host_tick_rate                                 236555                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13923875                       # Number of instructions simulated
sim_ops                                      14280014                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008694                       # Number of seconds simulated
sim_ticks                                  8693690625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.928074                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   44506                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                729                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4912                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56955                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6910                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  102881                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17913                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1542                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      571018                       # Number of instructions committed
system.cpu.committedOps                        630006                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.542035                       # CPI: cycles per instruction
system.cpu.discardedOps                         13084                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             335918                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144396                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            63596                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1248722                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282324                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      708                       # number of quiesce instructions executed
system.cpu.numCycles                          2022566                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       708                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  381402     60.54%     60.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1670      0.27%     60.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 151081     23.98%     84.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 95852     15.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   630006                       # Class of committed instruction
system.cpu.quiesceCycles                     11887339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          773844                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              296929                       # Transaction distribution
system.membus.trans_dist::ReadResp             297862                       # Transaction distribution
system.membus.trans_dist::WriteReq             138937                       # Transaction distribution
system.membus.trans_dist::WriteResp            138937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          603                       # Transaction distribution
system.membus.trans_dist::CleanEvict              421                       # Transaction distribution
system.membus.trans_dist::ReadExReq               315                       # Transaction distribution
system.membus.trans_dist::ReadExResp              315                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        17583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       857124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       857124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15823                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124935                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     27427708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     27427708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27567747                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            437525                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007855                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  437498     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              437525                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1080736085                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            14843500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              530593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2848125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13800090                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1783661354                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1184500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7538340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1884585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9422926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1884585                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7538340                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9422926                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9422926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9422926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     18845851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       286720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       620300                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       620300                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1708034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1732610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1814040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        15823                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     27328516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27721732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28852555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3091985500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1971065                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          724                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2522997310                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1481228000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15076681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5653755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7538340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28268777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7538340                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5653755                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13192096                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15076681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13192096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13192096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41460873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5653755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13192096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18845851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5653755                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1943939                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7597694                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5653755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18845851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1943939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26443545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       296210                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       296210                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132352                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       841730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       857124                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       393588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     26935300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     27427708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       514611                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       514611    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       514611                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1161147960                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1613391000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1378209614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30153362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     45230043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1453593019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37691702                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37734492                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75426194                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1415901316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67887854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     45230043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1529019213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8126464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     39649284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     19202052                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     37158916                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8105985                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       600065                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5089281                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7538340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3610865552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    934754220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7538340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4560696453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2065505293                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2208734222                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4274239515                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7538340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5676370845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3143488442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7538340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8834935968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          236                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          263                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1737352                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       198765                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1936117                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1737352                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1737352                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1737352                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       198765                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1936117                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     18808836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19020220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8126464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8509120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       293889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       126976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15119471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2163504179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1943939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7251236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2187818824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4439081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30153362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    934754220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7538340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1884585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            978769589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4439081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     45272833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3098258399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7538340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1884585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1943939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7251236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3166588413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    420488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001259456250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          297                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          297                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              532116                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141492                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      297195                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132955                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297195                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132955                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8299                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9738123550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1484070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17529491050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32808.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59058.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       404                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   276756                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297193                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132955                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  259456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.056638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.041235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.736199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          846      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          793      2.69%      5.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          437      1.48%      7.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          454      1.54%      8.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          593      2.01%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          389      1.32%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          390      1.32%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          501      1.70%     14.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25047     85.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     999.491582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1479.821463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           174     58.59%     58.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.34%     58.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.34%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           29      9.76%     69.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.34%     69.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.67%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           49     16.50%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.34%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           16      5.39%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.36%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.34%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.34%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.34%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.36%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     447.676768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    106.129929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.146173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            156     52.53%     52.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.36%     54.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.67%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.34%     55.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.67%     56.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.67%     57.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.34%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.34%     57.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.34%     58.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.02%     60.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          118     39.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           297                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18996096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8509440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19020220                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8509120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2185.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       978.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2187.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    978.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8693699250                       # Total gap between requests
system.mem_ctrls.avgGap                      20210.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     18784708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8126464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15119470.621833866462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2160728833.158817291260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1943938.510004201904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7221789.077639278956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4601037.893501069397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30153361.938848610967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 934754220.104306936264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7538340.484712152742                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1759436.890474809101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       293889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       126976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    149520725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  17320849990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18549300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40571035                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16119802860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6418144105                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 147212256530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3965124010                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43799875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72724.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58936.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69997.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41188.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26732674.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1566929.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1159370.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3872191.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    171093.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         14536300.500000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10145679.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        539905031.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          184803396                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83246688.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146121308.062501                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     62394255.300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1041152658.712504                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.759571                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3205696515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    470400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5020634485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1416                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           708                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10494176.024011                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    16597646.832664                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          708    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       140500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    436110125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             708                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12652988375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7429876625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       205274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205274                       # number of overall hits
system.cpu.icache.overall_hits::total          205274                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10241875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10241875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10241875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10241875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       205510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       205510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       205510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       205510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001148                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43397.775424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43397.775424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43397.775424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43397.775424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9875125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9875125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9875125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9875125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001148                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41843.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41843.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41843.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41843.750000                       # average overall mshr miss latency
system.cpu.icache.replacements                     73                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       205274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10241875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10241875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       205510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       205510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43397.775424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43397.775424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9875125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9875125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41843.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41843.750000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.605630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4347095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8408.307544                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.605630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            411256                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           411256                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       239465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           239465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       239465                       # number of overall hits
system.cpu.dcache.overall_hits::total          239465                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1288                       # number of overall misses
system.cpu.dcache.overall_misses::total          1288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95522750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95522750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95522750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95522750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       240753                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       240753                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       240753                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       240753                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005350                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74163.625776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74163.625776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74163.625776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74163.625776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          603                       # number of writebacks
system.cpu.dcache.writebacks::total               603                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7304                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7304                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74054250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74054250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74054250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74054250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     15643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     15643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73176.136364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73176.136364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73176.136364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73176.136364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2141.703176                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2141.703176                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    951                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       151148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52381750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52381750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74938.125894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74938.125894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          719                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          719                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51177625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51177625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     15643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     15643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73425.573888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73425.573888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.606398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.606398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          589                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          589                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43141000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43141000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        88906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        88906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73244.482173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73244.482173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6585                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6585                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22876625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22876625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72624.206349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72624.206349                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.493285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              241817                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.401505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.493285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            964024                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           964024                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082865000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
