Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Aug 25 22:08:10 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm2Update_wrapper_timing_summary_routed.rpt -rpx iicComm2Update_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm2Update_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.105        0.000                      0                34731        0.016        0.000                      0                34731        3.750        0.000                       0                 22990  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.105        0.000                      0                34731        0.016        0.000                      0                34731        3.750        0.000                       0                 22990  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 1.727ns (21.744%)  route 6.216ns (78.256%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 f  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 f  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.672     9.625    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.749 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.540    10.289    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.577    10.991    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X2Y20         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.521    12.700    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.095    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 1.975ns (23.247%)  route 6.521ns (76.753%))
  Logic Levels:           10  (LUT2=2 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.395     9.348    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.472 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.893    10.364    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.488 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.355    10.844    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.124    10.968 f  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4__0/O
                         net (fo=1, routed)           0.452    11.420    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4__0_n_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.544 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3/O
                         net (fo=1, routed)           0.000    11.544    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3_n_2
    SLICE_X38Y60         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.477    12.656    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X38Y60         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.077    12.694    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 1.727ns (22.057%)  route 6.103ns (77.943%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 f  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 f  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.672     9.625    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.749 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.543    10.292    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_2
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.416 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.461    10.878    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X2Y20         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.521    12.700    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.095    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 1.727ns (22.120%)  route 6.081ns (77.880%))
  Logic Levels:           8  (LUT2=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 f  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 f  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.672     9.625    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.749 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.539    10.288    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_2
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.124    10.412 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.443    10.856    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X2Y20         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.521    12.700    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.095    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 2.593ns (31.767%)  route 5.570ns (68.233%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.545     9.499    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.623 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0/O
                         net (fo=1, routed)           0.598    10.221    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.877 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.211 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.211    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2_n_8
    SLICE_X28Y53         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.525    12.704    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X28Y53         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062    12.727    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 1.727ns (22.614%)  route 5.910ns (77.386%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.395     9.348    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.472 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.455     9.927    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X31Y56         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.634    10.685    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_5
    SLICE_X31Y56         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.525    12.704    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/ap_clk
    SLICE_X31Y56         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X31Y56         FDRE (Setup_fdre_C_R)       -0.429    12.236    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 1.851ns (23.037%)  route 6.184ns (76.963%))
  Logic Levels:           9  (LUT2=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.395     9.348    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.472 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.893    10.364    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.488 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.470    10.959    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.083 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1/O
                         net (fo=1, routed)           0.000    11.083    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2
    SLICE_X39Y60         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.477    12.656    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X39Y60         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout_reg[2]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.031    12.648    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.727ns (22.105%)  route 6.086ns (77.895%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.395     9.348    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.472 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.893    10.364    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.488 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.372    10.861    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X38Y59         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.477    12.656    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X38Y59         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169    12.448    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.727ns (22.105%)  route 6.086ns (77.895%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.395     9.348    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.472 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.893    10.364    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.488 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.372    10.861    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X38Y59         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.477    12.656    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X38Y59         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169    12.448    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.727ns (22.105%)  route 6.086ns (77.895%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.754     3.048    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.518     3.566 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.670     4.236    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.360 f  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.604     4.964    iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.088 r  iicComm2Update_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.445     5.533    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           1.077     6.735    iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X26Y54         LUT2 (Prop_lut2_I1_O)        0.117     6.852 r  iicComm2Update_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.877     7.729    iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.348     8.077 r  iicComm2Update_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.752     8.829    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.953 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.395     9.348    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.472 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.893    10.364    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.488 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.372    10.861    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X38Y59         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       1.477    12.656    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X38Y59         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169    12.448    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_4_reg_2469_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_temp_lsb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.681%)  route 0.214ns (60.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.586     0.922    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X61Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_4_reg_2469_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_4_reg_2469_reg[11]/Q
                         net (fo=2, routed)           0.214     1.277    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/sensorData_load_4_reg_2469_reg[31][11]
    SLICE_X60Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_temp_lsb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.849     1.215    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X60Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_temp_lsb_reg[11]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.076     1.261    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_temp_lsb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muhbi_U5/iiccomm2update_muhbi_MulnS_2_U/buff4_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/tmp_14_reg_2559_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.998%)  route 0.177ns (58.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.613     0.949    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muhbi_U5/iiccomm2update_muhbi_MulnS_2_U/ap_clk
    SLICE_X93Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muhbi_U5/iiccomm2update_muhbi_MulnS_2_U/buff4_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDRE (Prop_fdre_C_Q)         0.128     1.077 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muhbi_U5/iiccomm2update_muhbi_MulnS_2_U/buff4_reg[39]/Q
                         net (fo=1, routed)           0.177     1.253    iicComm2Update_i/iiccomm2update_0/inst/buff4[39]
    SLICE_X93Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_14_reg_2559_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.877     1.243    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X93Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_14_reg_2559_reg[39]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X93Y50         FDRE (Hold_fdre_C_D)         0.023     1.236    iicComm2Update_i/iiccomm2update_0/inst/tmp_14_reg_2559_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_4_reg_2469_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/tmp_12_reg_2502_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.520%)  route 0.160ns (41.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.578     0.914    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X57Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_4_reg_2469_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_load_4_reg_2469_reg[23]/Q
                         net (fo=2, routed)           0.160     1.202    iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_secud_ram_U/sensorData_load_4_reg_2469_reg[23][23]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.098     1.300 r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_secud_ram_U/tmp_12_reg_2502[27]_i_1/O
                         net (fo=1, routed)           0.000     1.300    iicComm2Update_i/iiccomm2update_0/inst/tmp_12_fu_1600_p2[27]
    SLICE_X57Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_12_reg_2502_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.853     1.219    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X57Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_12_reg_2502_reg[27]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.091     1.280    iicComm2Update_i/iiccomm2update_0/inst/tmp_12_reg_2502_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.791%)  route 0.217ns (54.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.559     0.895    iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X33Y50         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.217     1.252    iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X33Y49         LUT3 (Prop_lut3_I2_O)        0.042     1.294 r  iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1/O
                         net (fo=1, routed)           0.000     1.294    iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1_n_0
    SLICE_X33Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.831     1.197    iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X33Y49         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.107     1.274    iicComm2Update_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[27].remd_tmp_reg[28][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[28].remd_tmp_reg[29][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.412%)  route 0.215ns (53.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.632     0.968    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/ap_clk
    SLICE_X45Y132        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[27].remd_tmp_reg[28][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[27].remd_tmp_reg[28][7]/Q
                         net (fo=3, routed)           0.215     1.324    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[27].remd_tmp_reg[28]__0__0[7]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.045     1.369 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[28].remd_tmp[29][8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.369    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[28].remd_tmp[29][8]_i_1__0_n_2
    SLICE_X50Y132        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[28].remd_tmp_reg[29][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.898     1.264    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/ap_clk
    SLICE_X50Y132        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[28].remd_tmp_reg[29][8]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.121     1.346    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[28].remd_tmp_reg[29][8]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/fifo_rreq/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/start_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.555%)  route 0.157ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.547     0.883    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y66         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/fifo_rreq/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/fifo_rreq/q_reg[3]/Q
                         net (fo=1, routed)           0.157     1.187    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/fifo_rreq_n_19
    SLICE_X48Y65         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/start_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.818     1.184    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/ap_clk
    SLICE_X48Y65         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/start_addr_reg[5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.016     1.165    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/start_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iic_addr_15_read_reg_2390_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.516%)  route 0.225ns (61.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.557     0.893    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X40Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_15_read_reg_2390_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_15_read_reg_2390_reg[19]/Q
                         net (fo=1, routed)           0.225     1.259    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/iic_addr_15_read_reg_2390_reg[31][19]
    SLICE_X41Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.830     1.196    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X41Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[19]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.070     1.236    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.414%)  route 0.248ns (62.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.574     0.910    iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.248     1.305    iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][21]
    SLICE_X27Y105        FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.929     1.295    iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.022     1.282    iicComm2Update_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.268ns (55.898%)  route 0.211ns (44.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.553     0.889    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X53Y99         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/Q
                         net (fo=2, routed)           0.211     1.241    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][45]
    SLICE_X52Y100        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.368 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.368    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_6_out
    SLICE_X52Y100        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.907     1.273    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iic_addr_5_read_reg_2375_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_full_pirq_outValue_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.693%)  route 0.150ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.563     0.899    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X36Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_5_read_reg_2375_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_5_read_reg_2375_reg[19]/Q
                         net (fo=1, routed)           0.150     1.196    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/iic_addr_5_read_reg_2375_reg[31][19]
    SLICE_X36Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_full_pirq_outValue_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22993, routed)       0.825     1.191    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X36Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_full_pirq_outValue_reg[19]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.010     1.171    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_full_pirq_outValue_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9     iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_secud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9     iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_secud_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y21     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muibs_U6/iiccomm2update_muibs_Mul6S_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y26     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mujbC_U7/iiccomm2update_mujbC_MulnS_3_U/buff4_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y29     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muocq_U12/iiccomm2update_muocq_MulnS_5_U/buff4_reg__1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_13_13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_13_13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_babkb_ram_U/ram_reg_0_15_13_13/SP/CLK



