# do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:48 on Nov 17,2023
# vlog -work work test.vo 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 01:29:48 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:48 on Nov 17,2023
# vlog -work work test.vwf.vt 
# -- Compiling module test_vlg_vec_tst
# 
# Top level modules:
# 	test_vlg_vec_tst
# End time: 01:29:48 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.test_vlg_vec_tst 
# Start time: 01:29:48 on Nov 17,2023
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_vlg_vec_tst
# Loading work.test
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : test.vwf.vt(55)
#    Time: 1 us  Iteration: 0  Instance: /test_vlg_vec_tst
# End time: 01:29:48 on Nov 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
