// Seed: 3197576130
module module_0;
  assign id_1 = id_1;
  assign id_1 = {1{1}};
  id_2 :
  assert property (@(posedge 1) 1) id_2 = id_1;
endmodule
module module_1;
  id_1(
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_2),
      .id_3(1 | id_3 ^ 1'h0),
      .id_4(id_2.id_2),
      .id_5(1'b0 == id_3),
      .id_6(1),
      .id_7(id_3)
  );
  wire id_4;
  module_0();
  wire id_5;
  wire id_6, id_7, id_8;
endmodule
