
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -tempDir /home/rootie/.vivado -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rootie/Documents/projects/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:03:58 ; elapsed = 00:01:08 . Memory (MB): peak = 1653.176 ; gain = 280.137 ; free physical = 5768 ; free virtual = 19039
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2463 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1653.176 ; gain = 0.000 ; free physical = 5656 ; free virtual = 18927
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:612' bound to instance 'design_1_i' of component 'design_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:630]
INFO: [Synth 8-638] synthesizing module 'clock_gen_imp_1W5H0XW' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-3491] module 'design_1_and_gate_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_and_gate_0_0_stub.vhdl:5' bound to instance 'and_gate' of component 'design_1_and_gate_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:58]
INFO: [Synth 8-638] synthesizing module 'design_1_and_gate_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_and_gate_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'design_1_clk_wiz_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_clk_wiz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_0_stub.vhdl:5' bound to instance 'sync_extern' of component 'design_1_sync_extern_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_imp_1W5H0XW' (1#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-3491] module 'design_1_uart_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_uart_0_0_stub.vhdl:5' bound to instance 'cpu_uart' of component 'design_1_uart_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:709]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_uart_0_0_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'memory_imp_1RJ1PXL' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:499]
INFO: [Synth 8-3491] module 'design_1_data_mem_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_data_mem_0_0_stub.vhdl:5' bound to instance 'data_mem' of component 'design_1_data_mem_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:570]
INFO: [Synth 8-638] synthesizing module 'design_1_data_mem_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_data_mem_0_0_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'mem_maped_uart_imp_8888OQ' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:95]
INFO: [Synth 8-3491] module 'design_1_sync_byte_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_byte_0_0_stub.vhdl:5' bound to instance 'sync_byte_0' of component 'design_1_sync_byte_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_byte_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_byte_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_byte_1_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_byte_1_0_stub.vhdl:5' bound to instance 'sync_byte_1' of component 'design_1_sync_byte_1_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:173]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_byte_1_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_byte_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_4' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_4_stub.vhdl:5' bound to instance 'sync_extern_0' of component 'design_1_sync_extern_0_4' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:179]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_4' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_4_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_1_1' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_1_1_stub.vhdl:5' bound to instance 'sync_extern_1' of component 'design_1_sync_extern_1_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:185]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_1_1' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_1_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_2_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_2_0_stub.vhdl:5' bound to instance 'sync_extern_2' of component 'design_1_sync_extern_2_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_2_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_uart_controller_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_uart_controller_0_0_stub.vhdl:5' bound to instance 'uart_controller' of component 'design_1_uart_controller_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:197]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_controller_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_uart_controller_0_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'mem_maped_uart_imp_8888OQ' (2#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:95]
INFO: [Synth 8-3491] module 'design_1_prog_mem_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_prog_mem_0_0_stub.vhdl:5' bound to instance 'prog_mem' of component 'design_1_prog_mem_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:598]
INFO: [Synth 8-638] synthesizing module 'design_1_prog_mem_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_prog_mem_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'memory_imp_1RJ1PXL' (3#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:499]
INFO: [Synth 8-638] synthesizing module 'programmer_imp_1AUNZS1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:228]
INFO: [Synth 8-3491] module 'design_1_sync_word_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_word_0_0_stub.vhdl:5' bound to instance 'sync_addr_to_CPU_clk' of component 'design_1_sync_word_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:334]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_word_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_word_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_1' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_1_stub.vhdl:5' bound to instance 'sync_data_mem_wr_to_cpu_clk' of component 'design_1_sync_extern_0_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:340]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_1' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_word_1_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_word_1_0_stub.vhdl:5' bound to instance 'sync_data_to_cpu_clk' of component 'design_1_sync_word_1_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:346]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_word_1_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_word_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_3' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_3_stub.vhdl:5' bound to instance 'sync_pc_rst_to_cpu_clk' of component 'design_1_sync_extern_0_3' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:352]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_3' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_2' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_2_stub.vhdl:5' bound to instance 'sync_prog_mem_wr_to_cpu_clk' of component 'design_1_sync_extern_0_2' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:358]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_2' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_0_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_1_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_1_0_stub.vhdl:5' bound to instance 'sync_prog_mode_to_CPU_clk' of component 'design_1_sync_extern_1_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:364]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_1_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_sync_extern_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_uart_0_2' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_uart_0_2_stub.vhdl:5' bound to instance 'uart' of component 'design_1_uart_0_2' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:370]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_0_2' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_uart_0_2_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_programmer_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_programmer_0_0_stub.vhdl:5' bound to instance 'uart_programmer' of component 'design_1_programmer_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:381]
INFO: [Synth 8-638] synthesizing module 'design_1_programmer_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_programmer_0_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'programmer_imp_1AUNZS1' (4#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:228]
INFO: [Synth 8-638] synthesizing module 'seg_display_imp_KDOS65' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:413]
INFO: [Synth 8-3491] module 'design_1_clk_div_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_clk_div_0_0_stub.vhdl:5' bound to instance 'clk_div_0' of component 'design_1_clk_div_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:449]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_div_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_clk_div_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_display_ctrl_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_display_ctrl_0_0_stub.vhdl:5' bound to instance 'display_ctrl_0' of component 'design_1_display_ctrl_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:454]
INFO: [Synth 8-638] synthesizing module 'design_1_display_ctrl_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_display_ctrl_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_nexys_7seg_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_nexys_7seg_0_0_stub.vhdl:5' bound to instance 'nexys_7seg_0' of component 'design_1_nexys_7seg_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-638] synthesizing module 'design_1_nexys_7seg_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_nexys_7seg_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'seg_display_imp_KDOS65' (5#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:413]
INFO: [Synth 8-3491] module 'design_1_shell_cpu_top_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_shell_cpu_top_0_0_stub.vhdl:5' bound to instance 'shell_cpu_top' of component 'design_1_shell_cpu_top_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:765]
INFO: [Synth 8-638] synthesizing module 'design_1_shell_cpu_top_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_shell_cpu_top_0_0_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:630]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.176 ; gain = 0.000 ; free physical = 5668 ; free virtual = 18940
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.176 ; gain = 0.000 ; free physical = 5668 ; free virtual = 18939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.176 ; gain = 0.000 ; free physical = 5668 ; free virtual = 18939
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_prog_mem_0_0/design_1_prog_mem_0_0/design_1_prog_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/prog_mem'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_prog_mem_0_0/design_1_prog_mem_0_0/design_1_prog_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/prog_mem'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_data_mem_0_0/design_1_data_mem_0_0/design_1_data_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/data_mem'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_data_mem_0_0/design_1_data_mem_0_0/design_1_data_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/data_mem'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_programmer_0_0/design_1_programmer_0_0/design_1_programmer_0_0_in_context.xdc] for cell 'design_1_i/programmer/uart_programmer'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_programmer_0_0/design_1_programmer_0_0/design_1_programmer_0_0_in_context.xdc] for cell 'design_1_i/programmer/uart_programmer'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_0_2/design_1_uart_0_2/design_1_uart_0_2_in_context.xdc] for cell 'design_1_i/programmer/uart'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_0_2/design_1_uart_0_2/design_1_uart_0_2_in_context.xdc] for cell 'design_1_i/programmer/uart'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/clk_wiz'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/clk_wiz'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_and_gate_0_0/design_1_and_gate_0_0/design_1_and_gate_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/and_gate'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_and_gate_0_0/design_1_and_gate_0_0/design_1_and_gate_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/and_gate'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_0/design_1_sync_extern_0_0/design_1_sync_extern_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/sync_extern'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_0/design_1_sync_extern_0_0/design_1_sync_extern_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/sync_extern'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_0_0/design_1_sync_word_0_0/design_1_sync_word_0_0_in_context.xdc] for cell 'design_1_i/programmer/sync_addr_to_CPU_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_0_0/design_1_sync_word_0_0/design_1_sync_word_0_0_in_context.xdc] for cell 'design_1_i/programmer/sync_addr_to_CPU_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_1_0/design_1_sync_word_1_0/design_1_sync_word_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_data_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_1_0/design_1_sync_word_1_0/design_1_sync_word_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_data_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_1/design_1_sync_extern_0_1/design_1_sync_extern_0_1_in_context.xdc] for cell 'design_1_i/programmer/sync_data_mem_wr_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_1/design_1_sync_extern_0_1/design_1_sync_extern_0_1_in_context.xdc] for cell 'design_1_i/programmer/sync_data_mem_wr_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_1_0/design_1_sync_extern_1_0/design_1_sync_extern_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mode_to_CPU_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_1_0/design_1_sync_extern_1_0/design_1_sync_extern_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mode_to_CPU_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_2/design_1_sync_extern_0_2/design_1_sync_extern_0_2_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mem_wr_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_2/design_1_sync_extern_0_2/design_1_sync_extern_0_2_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mem_wr_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_3/design_1_sync_extern_0_3/design_1_sync_extern_0_3_in_context.xdc] for cell 'design_1_i/programmer/sync_pc_rst_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_3/design_1_sync_extern_0_3/design_1_sync_extern_0_3_in_context.xdc] for cell 'design_1_i/programmer/sync_pc_rst_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_shell_cpu_top_0_0/design_1_shell_cpu_top_0_0/design_1_shell_cpu_top_0_0_in_context.xdc] for cell 'design_1_i/shell_cpu_top'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_shell_cpu_top_0_0/design_1_shell_cpu_top_0_0/design_1_shell_cpu_top_0_0_in_context.xdc] for cell 'design_1_i/shell_cpu_top'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_controller_0_0/design_1_uart_controller_0_0/design_1_uart_controller_0_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/uart_controller'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_controller_0_0/design_1_uart_controller_0_0/design_1_uart_controller_0_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/uart_controller'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_0_0/design_1_uart_0_0/design_1_uart_0_0_in_context.xdc] for cell 'design_1_i/cpu_uart'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_0_0/design_1_uart_0_0/design_1_uart_0_0_in_context.xdc] for cell 'design_1_i/cpu_uart'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_4/design_1_sync_extern_0_4/design_1_sync_extern_0_4_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_extern_0'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_4/design_1_sync_extern_0_4/design_1_sync_extern_0_4_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_extern_0'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_byte_0_0/design_1_sync_byte_0_0/design_1_sync_byte_0_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_byte_0'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_byte_0_0/design_1_sync_byte_0_0/design_1_sync_byte_0_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_byte_0'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_1_1/design_1_sync_extern_1_1/design_1_sync_extern_1_1_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_extern_1'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_1_1/design_1_sync_extern_1_1/design_1_sync_extern_1_1_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_extern_1'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_byte_1_0/design_1_sync_byte_1_0/design_1_sync_byte_1_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_byte_1'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_byte_1_0/design_1_sync_byte_1_0/design_1_sync_byte_1_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_byte_1'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_2_0/design_1_sync_extern_2_0/design_1_sync_extern_2_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_extern_2'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_2_0/design_1_sync_extern_2_0/design_1_sync_extern_2_0_in_context.xdc] for cell 'design_1_i/memory/mem_maped_uart/sync_extern_2'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_display_ctrl_0_0/design_1_display_ctrl_0_0/design_1_display_ctrl_0_0_in_context.xdc] for cell 'design_1_i/seg_display/display_ctrl_0'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_display_ctrl_0_0/design_1_display_ctrl_0_0/design_1_display_ctrl_0_0_in_context.xdc] for cell 'design_1_i/seg_display/display_ctrl_0'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_nexys_7seg_0_0/design_1_nexys_7seg_0_0/design_1_nexys_7seg_0_0_in_context.xdc] for cell 'design_1_i/seg_display/nexys_7seg_0'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_nexys_7seg_0_0/design_1_nexys_7seg_0_0/design_1_nexys_7seg_0_0_in_context.xdc] for cell 'design_1_i/seg_display/nexys_7seg_0'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_div_0_0/design_1_clk_div_0_0/design_1_clk_div_0_0_in_context.xdc] for cell 'design_1_i/seg_display/clk_div_0'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_div_0_0/design_1_clk_div_0_0/design_1_clk_div_0_0_in_context.xdc] for cell 'design_1_i/seg_display/clk_div_0'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'cpu_clk'. [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'cpu_clk_IBUF'. [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:80]
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [/home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.664 ; gain = 0.000 ; free physical = 5402 ; free virtual = 18674
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.664 ; gain = 0.000 ; free physical = 5403 ; free virtual = 18675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.664 ; gain = 0.000 ; free physical = 5403 ; free virtual = 18675
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.664 ; gain = 0.000 ; free physical = 5403 ; free virtual = 18675
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5478 ; free virtual = 18750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5478 ; free virtual = 18750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/prog_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/data_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/uart_programmer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_gen/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_gen/and_gate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_gen/sync_extern. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_addr_to_CPU_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_data_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_data_mem_wr_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_prog_mode_to_CPU_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_prog_mem_wr_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_pc_rst_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/shell_cpu_top. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/mem_maped_uart/uart_controller. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cpu_uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/mem_maped_uart/sync_extern_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/mem_maped_uart/sync_byte_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/mem_maped_uart/sync_extern_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/mem_maped_uart/sync_byte_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/mem_maped_uart/sync_extern_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/seg_display/display_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/seg_display/nexys_7seg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/seg_display/clk_div_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5480 ; free virtual = 18751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5479 ; free virtual = 18751
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5477 ; free virtual = 18750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /home/rootie/.vivado/.Xil_rootie/Vivado-32088-rootie/realtime/design_1_wrapper_synth.xdc
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clock_gen/clk_wiz/CLK100Mhz' to pin 'design_1_i/clock_gen/clk_wiz/bbstub_CLK100Mhz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clock_gen/clk_wiz/CPU_CLK' to pin 'design_1_i/clock_gen/clk_wiz/bbstub_CPU_CLK/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5353 ; free virtual = 18627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5353 ; free virtual = 18627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_uart_0_0            |         1|
|2     |design_1_shell_cpu_top_0_0   |         1|
|3     |design_1_and_gate_0_0        |         1|
|4     |design_1_clk_wiz_0_0         |         1|
|5     |design_1_sync_extern_0_0     |         1|
|6     |design_1_data_mem_0_0        |         1|
|7     |design_1_prog_mem_0_0        |         1|
|8     |design_1_sync_byte_0_0       |         1|
|9     |design_1_sync_byte_1_0       |         1|
|10    |design_1_sync_extern_0_4     |         1|
|11    |design_1_sync_extern_1_1     |         1|
|12    |design_1_sync_extern_2_0     |         1|
|13    |design_1_uart_controller_0_0 |         1|
|14    |design_1_sync_word_0_0       |         1|
|15    |design_1_sync_extern_0_1     |         1|
|16    |design_1_sync_word_1_0       |         1|
|17    |design_1_sync_extern_0_3     |         1|
|18    |design_1_sync_extern_0_2     |         1|
|19    |design_1_sync_extern_1_0     |         1|
|20    |design_1_uart_0_2            |         1|
|21    |design_1_programmer_0_0      |         1|
|22    |design_1_clk_div_0_0         |         1|
|23    |design_1_display_ctrl_0_0    |         1|
|24    |design_1_nexys_7seg_0_0      |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |design_1_and_gate_0_0_bbox_0         |     1|
|2     |design_1_clk_div_0_0_bbox_20         |     1|
|3     |design_1_clk_wiz_0_0_bbox_1          |     1|
|4     |design_1_data_mem_0_0_bbox_4         |     1|
|5     |design_1_display_ctrl_0_0_bbox_21    |     1|
|6     |design_1_nexys_7seg_0_0_bbox_22      |     1|
|7     |design_1_prog_mem_0_0_bbox_11        |     1|
|8     |design_1_programmer_0_0_bbox_19      |     1|
|9     |design_1_shell_cpu_top_0_0_bbox_23   |     1|
|10    |design_1_sync_byte_0_0_bbox_5        |     1|
|11    |design_1_sync_byte_1_0_bbox_6        |     1|
|12    |design_1_sync_extern_0_0_bbox_2      |     1|
|13    |design_1_sync_extern_0_1_bbox_13     |     1|
|14    |design_1_sync_extern_0_2_bbox_16     |     1|
|15    |design_1_sync_extern_0_3_bbox_15     |     1|
|16    |design_1_sync_extern_0_4_bbox_7      |     1|
|17    |design_1_sync_extern_1_0_bbox_17     |     1|
|18    |design_1_sync_extern_1_1_bbox_8      |     1|
|19    |design_1_sync_extern_2_0_bbox_9      |     1|
|20    |design_1_sync_word_0_0_bbox_12       |     1|
|21    |design_1_sync_word_1_0_bbox_14       |     1|
|22    |design_1_uart_0_0_bbox_3             |     1|
|23    |design_1_uart_0_2_bbox_18            |     1|
|24    |design_1_uart_controller_0_0_bbox_10 |     1|
|25    |IBUF                                 |     4|
|26    |OBUF                                 |    35|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |   354|
|2     |  design_1_i         |design_1                  |   315|
|3     |    clock_gen        |clock_gen_imp_1W5H0XW     |     4|
|4     |    memory           |memory_imp_1RJ1PXL        |    76|
|5     |      mem_maped_uart |mem_maped_uart_imp_8888OQ |    28|
|6     |    programmer       |programmer_imp_1AUNZS1    |    93|
|7     |    seg_display      |seg_display_imp_KDOS65    |    49|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5352 ; free virtual = 18625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1788.664 ; gain = 0.000 ; free physical = 5407 ; free virtual = 18680
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5407 ; free virtual = 18680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.664 ; gain = 0.000 ; free physical = 5350 ; free virtual = 18624
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1788.664 ; gain = 135.488 ; free physical = 5398 ; free virtual = 18672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.664 ; gain = 0.000 ; free physical = 5398 ; free virtual = 18672
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 19:26:25 2020...
