Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 14:11:59 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rapid_soc_control_sets_placed.rpt
| Design       : rapid_soc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           35 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              11 |            4 |
| Yes          | No                    | No                     |              79 |           53 |
| Yes          | No                    | Yes                    |             659 |          445 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                   Enable Signal                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  cpu_clk_BUFG                                                   |                                                   | i_reset_IBUF                                     |                1 |              1 |         1.00 |
|  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 |                                                   |                                                  |                1 |              1 |         1.00 |
|  lcd/mux/selectClockDivider/out_clk                             |                                                   |                                                  |                1 |              2 |         2.00 |
|  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 | graphics_engine/display_driver/p_0_in             | graphics_engine/display_driver/yCoord[9]_i_1_n_0 |                3 |              4 |         1.33 |
|  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 | graphics_engine/display_driver/p_0_in             |                                                  |                4 |              6 |         1.50 |
|  cpu_clk_div/out_clk_reg_0                                      | cpu/memory_unit/state_reg_0                       | i_reset_IBUF                                     |                3 |             11 |         3.67 |
|  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 |                                                   | graphics_engine/display_driver/p_0_in            |                4 |             11 |         2.75 |
| ~i_clk_IBUF_BUFG                                                |                                                   |                                                  |                5 |             12 |         2.40 |
|  i_clk_IBUF_BUFG                                                | cpu/memory_unit/iv_control_signal_reg[iop]_3[0]   | i_reset_IBUF                                     |                4 |             16 |         4.00 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/E[0]                              | i_reset_IBUF                                     |               25 |             32 |         1.28 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_12[0]  | i_reset_IBUF                                     |               27 |             32 |         1.19 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_1[0]   | i_reset_IBUF                                     |               24 |             32 |         1.33 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_0[0]   | i_reset_IBUF                                     |               24 |             32 |         1.33 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_6[0]   | i_reset_IBUF                                     |               23 |             32 |         1.39 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_9[0]   | i_reset_IBUF                                     |               27 |             32 |         1.19 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_13[0]  | i_reset_IBUF                                     |               25 |             32 |         1.28 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_3[0]   | i_reset_IBUF                                     |               25 |             32 |         1.28 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_8[0]   | i_reset_IBUF                                     |               26 |             32 |         1.23 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_2[0]   | i_reset_IBUF                                     |               22 |             32 |         1.45 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_11[0]  | i_reset_IBUF                                     |               26 |             32 |         1.23 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_5[0]   | i_reset_IBUF                                     |               25 |             32 |         1.28 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_4[0]   | i_reset_IBUF                                     |               22 |             32 |         1.45 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_10[0]  | i_reset_IBUF                                     |               28 |             32 |         1.14 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_7[0]   | i_reset_IBUF                                     |               25 |             32 |         1.28 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal[mem]_i_1__0_n_0 |                                                  |               49 |             73 |         1.49 |
|  i_clk_IBUF_BUFG                                                |                                                   |                                                  |               28 |             95 |         3.39 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/mem_ready                         | i_reset_IBUF                                     |               64 |            152 |         2.38 |
+-----------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


