<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/Odyssey_proj/source/source/adc_capture_dual.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/dpram_1024x16.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/dual_channel_fft_controller.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/fifo_async.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/hdmi_display_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/hdmi_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/key_debounce.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/reset_sync.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/signal_analyzer_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/signal_parameter_measure.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/spectrum_magnitude_calc.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/source/uart_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/src/iic_dri.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/src/ms7210_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/dpram/dpram.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/fft_1024/fft_1024.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/fifo_async_ip/fifo_async_ip.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>E:/Odyssey_proj/source/pll_sys/pll_sys.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:9s</data>
            <data>0h:0m:9s</data>
            <data>0h:0m:17s</data>
            <data>338</data>
            <data>WINDOWS 10 x86_64</data>
            <data>13th Gen Intel(R) Core(TM) i7-13700H</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/adc_capture_dual.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/adc_capture_dual.v(line number: 6)] Analyzing module adc_capture_dual (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/dpram_1024x16.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/dpram_1024x16.v(line number: 6)] Analyzing module dpram_1024x16 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/dual_channel_fft_controller.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/dual_channel_fft_controller.v(line number: 8)] Analyzing module dual_channel_fft_controller (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/fifo_async.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/fifo_async.v(line number: 6)] Analyzing module fifo_async (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/hdmi_display_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/hdmi_display_ctrl.v(line number: 5)] Analyzing module hdmi_display_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/hdmi_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/hdmi_tx.v(line number: 9)] Analyzing module hdmi_tx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/key_debounce.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/key_debounce.v(line number: 7)] Analyzing module key_debounce (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/reset_sync.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/reset_sync.v(line number: 6)] Analyzing module reset_sync (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/signal_analyzer_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 9)] Analyzing module signal_analyzer_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/signal_parameter_measure.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 11)] Analyzing module signal_parameter_measure (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/spectrum_magnitude_calc.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/spectrum_magnitude_calc.v(line number: 5)] Analyzing module spectrum_magnitude_calc (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/source/uart_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/source/uart_tx.v(line number: 5)] Analyzing module uart_tx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/src/iic_dri.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/src/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/src/ms7210_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/src/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 17)] Analyzing module ipml_dpram_v1_8_dpram (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 241)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 242)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 245)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 249)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 253)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 257)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 261)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 262)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 265)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 266)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 269)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 270)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 273)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 274)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 277)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 278)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 281)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 282)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 285)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 286)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 289)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 290)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 293)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 294)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 297)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 298)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 301)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 302)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 305)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 306)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 310)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 311)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 314)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 315)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 319)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 320)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 323)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 324)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 327)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 331)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 332)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 335)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 336)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 339)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 340)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 343)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 344)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 347)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 348)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 353)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 354)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 357)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 358)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 363)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 364)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/dpram/dpram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/dpram/dpram.v(line number: 16)] Analyzing module dpram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fft_1024/fft_1024.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/fft_1024.v(line number: 13)] Analyzing module fft_1024 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Analyzing module ipsxb_fft_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Analyzing module ipsxb_fft_apm_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Analyzing module ipsxb_fft_apm_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Analyzing module ipsxb_fft_comp_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1586)] Analyzing module ipsxb_fft_comp_mult_t10_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 2622)] Analyzing module ipsxb_fft_comp_mult_t13_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 3905)] Analyzing module ipsxb_fft_comp_mult_t14_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 5324)] Analyzing module ipsxb_fft_comp_mult_t15_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6401)] Analyzing module ipsxb_fft_comp_mult_t16_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6913)] Analyzing module ipsxb_fft_comp_mult_t17_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 7703)] Analyzing module ipsxb_fft_comp_mult_t19_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 8489)] Analyzing module ipsxb_fft_comp_mult_t1_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9105)] Analyzing module ipsxb_fft_comp_mult_t3_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9917)] Analyzing module ipsxb_fft_comp_mult_t7_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Analyzing module ipsxb_fft_comp_mult_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Analyzing module ipsxb_fft_comp_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11185)] Analyzing module ipsxb_fft_drm_sdpram_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11200)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11348)] Analyzing module ipsxb_fft_drm_sreg_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11539)] Analyzing module ipsxb_fft_dynamic_comp_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11781)] Analyzing module ipsxb_fft_dynamic_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12349)] Analyzing module ipsxb_fft_output_process_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13158)] Analyzing module ipsxb_fft_pipeline_core_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Analyzing module ipsxb_fft_r22bf_as_multi_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Analyzing module ipsxb_fft_r22bf_as_paral_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Analyzing module ipsxb_fft_r22bf_as_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Analyzing module ipsxb_fft_r22_dif_group_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15170)] Analyzing module ipsxb_fft_r22_mult_by_twiddle_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Analyzing module ipsxb_fft_r2bf_as_core_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15704)] Analyzing module ipsxb_fft_r2_dit_bf_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16367)] Analyzing module ipsxb_fft_r2_dit_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17185)] Analyzing module ipsxb_fft_r2_dit_mult_by_twiddle_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17762)] Analyzing module ipsxb_fft_radix2_burst_core_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Analyzing module ipsxb_fft_round_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18582)] Analyzing module ipsxb_fft_sdpram_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Analyzing module ipsxb_fft_shift_ram_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19009)] Analyzing module ipsxe_fft_burst_input_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19303)] Analyzing module ipsxe_fft_cfg_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Analyzing module ipsxe_fft_lut_addsub_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19723)] Analyzing module ipsxe_fft_output_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19951)] Analyzing module ipsxe_fft_overflow_det_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20232)] Analyzing module ipsxe_fft_pipeline_input_ctrl_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Analyzing module ipsxe_fft_r22_mult_by_j_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Analyzing module ipsxe_fft_sin_distram_rom_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 172473)] Analyzing module ipsxe_fft_sin_drm_rom_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 172473)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Analyzing module ipsxe_fft_sin_rom_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Analyzing module ipsxe_fft_sreg_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Analyzing module ipsxe_fft_twiddle_gen_v1_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Analyzing module ipsxe_fft_distram_sreg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Analyzing module ipsxe_fft_distributed_shiftregister_v1_3 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Analyzing module ipsxe_fft_distributed_sdpram_v1_2 (library work)</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fft_1024/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v(line number: 20)] Analyzing module ipsxe_fft_distram_sdpram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_fifo_async_ip (library work)</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 18)] Analyzing module ipml_sdpram_v1_9_fifo_async_ip (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 306)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 307)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 310)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 314)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 318)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 322)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 326)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 327)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 330)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 331)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 334)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 335)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 338)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 339)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 342)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 343)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 346)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 347)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 350)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 351)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 354)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 355)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 358)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 359)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 362)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 363)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 366)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 367)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 371)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 372)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 375)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 376)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 380)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 381)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 384)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 385)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 388)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 389)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 392)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 393)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 396)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 397)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 402)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 403)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 406)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 407)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 412)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 413)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_v1_9_fifo_async_ip.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_v1_9_fifo_async_ip.v(line number: 23)] Analyzing module ipml_fifo_v1_9_fifo_async_ip (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/fifo_async_ip/fifo_async_ip.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/fifo_async_ip/fifo_async_ip.v(line number: 16)] Analyzing module fifo_async_ip (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 18)] Analyzing module pll_hdmi (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Odyssey_proj/source/pll_sys/pll_sys.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 18)] Analyzing module pll_sys (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;signal_analyzer_top&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 9)] Elaborating module signal_analyzer_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 246)] Elaborating instance u_pll_sys</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 18)] Elaborating module pll_sys</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 232)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 119)] Net clkfb in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 122)] Net pfden in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 123)] Net clkout0_gate in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 124)] Net clkout0_2pad_gate in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 125)] Net clkout1_gate in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 126)] Net clkout2_gate in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 127)] Net clkout3_gate in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 128)] Net clkout4_gate in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 129)] Net clkout5_gate in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 130)] Net dyn_idiv in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 131)] Net dyn_odiv0 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 132)] Net dyn_odiv1 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 133)] Net dyn_odiv2 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 134)] Net dyn_odiv3 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 135)] Net dyn_odiv4 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 136)] Net dyn_fdiv in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 137)] Net dyn_duty0 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 138)] Net dyn_duty1 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 139)] Net dyn_duty2 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 140)] Net dyn_duty3 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_sys/pll_sys.v(line number: 141)] Net dyn_duty4 in pll_sys(original module pll_sys) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 263)] Elaborating instance u_pll_hdmi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 18)] Elaborating module pll_hdmi</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 244)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 119)] Net clkfb in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 122)] Net pfden in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 123)] Net clkout0_gate in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 124)] Net clkout0_2pad_gate in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 125)] Net clkout1_gate in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 126)] Net clkout2_gate in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 127)] Net clkout3_gate in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 128)] Net clkout4_gate in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 129)] Net clkout5_gate in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 130)] Net dyn_idiv in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 131)] Net dyn_odiv0 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 132)] Net dyn_odiv1 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 133)] Net dyn_odiv2 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 134)] Net dyn_odiv3 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 135)] Net dyn_odiv4 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 136)] Net dyn_fdiv in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 137)] Net dyn_duty0 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 138)] Net dyn_duty1 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 139)] Net dyn_duty2 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 140)] Net dyn_duty3 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Odyssey_proj/source/pll_hdmi/pll_hdmi.v(line number: 141)] Net dyn_duty4 in pll_hdmi(original module pll_hdmi) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 280)] Elaborating instance u_reset_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/reset_sync.v(line number: 6)] Elaborating module reset_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 320)] Elaborating instance u_adc_dual</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/adc_capture_dual.v(line number: 6)] Elaborating module adc_capture_dual</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 361)] Elaborating instance u_ch1_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/fifo_async.v(line number: 6)] Elaborating module fifo_async</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_ch1_fifo} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
    FIFO_DEPTH = 32'b00000000000000000000100000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/fifo_async.v(line number: 32)] Elaborating instance u_fifo_ip</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fifo_async_ip/fifo_async_ip.v(line number: 16)] Elaborating module fifo_async_ip</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fifo_async_ip/fifo_async_ip.v(line number: 162)] Elaborating instance U_ipml_fifo_fifo_async_ip</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_v1_9_fifo_async_ip.v(line number: 23)] Elaborating module ipml_fifo_v1_9_fifo_async_ip</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_v1_9_fifo_async_ip.v(line number: 91)] Elaborating instance U_ipml_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 18)] Elaborating module ipml_sdpram_v1_9_fifo_async_ip</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 479)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 480)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 481)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 675)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 676)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 677)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 844)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[8] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[9] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[10] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[11] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[12] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[13] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[14] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[15] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[16] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[17] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[26] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[27] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[28] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[29] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[30] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[31] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[32] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[33] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[34] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 766)] Net DA_bus[35] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[8] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[9] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[10] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[11] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[12] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[13] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[14] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[15] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[16] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[17] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[26] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[27] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[28] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[29] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[30] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[31] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[32] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[33] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[34] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_sdpram_v1_9_fifo_async_ip.v(line number: 767)] Net DB_bus[35] in ipml_sdpram_v1_9_fifo_async_ip(original module ipml_sdpram_v1_9_fifo_async_ip) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_v1_9_fifo_async_ip.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_fifo_async_ip</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/fifo_async_ip/rtl/ipml_fifo_ctrl_v1_4_fifo_async_ip.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 385)] Elaborating instance u_ch2_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/fifo_async.v(line number: 6)] Elaborating module fifo_async</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_ch2_fifo} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
    FIFO_DEPTH = 32'b00000000000000000000100000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 411)] Elaborating instance u_dual_fft_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/dual_channel_fft_controller.v(line number: 8)] Elaborating module dual_channel_fft_controller</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_dual_fft_ctrl} parameter value:
    FFT_POINTS = 32'b00000000000000000000010000000000
    DATA_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/dual_channel_fft_controller.v(line number: 283)] Elaborating instance u_spectrum_calc</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/spectrum_magnitude_calc.v(line number: 5)] Elaborating module spectrum_magnitude_calc</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 483)] Elaborating instance u_fft_1024</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/fft_1024.v(line number: 13)] Elaborating module fft_1024</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/fft_1024.v(line number: 129)] Elaborating instance u_cfg_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19303)] Elaborating module ipsxe_fft_cfg_ctrl_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/fft_1024.v(line number: 144)] Elaborating instance u_pipeline_input_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20232)] Elaborating module ipsxe_fft_pipeline_input_ctrl_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_input_ctrl} parameter value:
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/fft_1024.v(line number: 169)] Elaborating instance u_pipeline_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13158)] Elaborating module ipsxb_fft_pipeline_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    OUTPUT_ORDER = 32'b00000000000000000000000000000001
    SCALE_MODE = 32'b00000000000000000000000000000001
    ROUND_MODE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    INPUT_WIDTH = 32'b00000000000000000000000000010000
    USE_DRM_NUM = 32'b00000000000000000000000000000001
    OUTPUT_RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13313)] Elaborating instance u_r22_dif_group</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Elaborating module ipsxb_fft_r22_dif_group_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    INPUT_WIDTH = 32'b00000000000000000000000000010000
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000011
    GROUP_ID = 32'b00000000000000000000000000000000
    BF1_RAM_TYPE = 32'b00000000000000000000000000000001
    BF2_RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14887)] Elaborating instance u_r22_bf1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010000
    RAM_TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14546)] Elaborating instance u_r22bf_as_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Elaborating module ipsxb_fft_r22bf_as_paral_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010000
    RAM_TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14128)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14139)] Elaborating instance u_im_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14150)] Elaborating instance u_index_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_index_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14170)] Elaborating instance u_shift_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram} parameter value:
    TYPE = 32'b00000000000000000000000000000001
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000001000000000
    DELAY = 32'b00000000000000000000000111111110
    WIDTH = 32'b00000000000000000000000000100010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18807)] Elaborating instance u_drm_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11348)] Elaborating module ipsxb_fft_drm_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg} parameter value:
    DEPTH = 32'b00000000000000000000001000000000
    LATENCY = 32'b00000000000000000000000111111110
    WIDTH = 32'b00000000000000000000000000100010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11396)] Elaborating instance u_drm_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11185)] Elaborating module ipsxb_fft_drm_sdpram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram} parameter value:
    ADDR_W = 32'b00000000000000000000000000001001
    DATA_W = 32'b00000000000000000000000000100010</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11208)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14189)] Elaborating instance u_r2bf_as_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Elaborating module ipsxb_fft_r2bf_as_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15456)] Elaborating instance u_r2bf_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010000
    B_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010000
    B_WIDTH = 32'b00000000000000000000000000010000
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010000
    B_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010000
    B_WIDTH = 32'b00000000000000000000000000010000
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15473)] Elaborating instance u_r2bf_subtractor</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010000
    B_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14206)] Elaborating instance u_re_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14217)] Elaborating instance u_im_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14259)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    DATA_WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001011
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14911)] Elaborating instance u_r22_mult_by_j</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Elaborating module ipsxe_fft_r22_mult_by_j_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_mult_by_j} parameter value:
    INPUT_WIDTH = 32'b00000000000000000000000000010001
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14934)] Elaborating instance u_r22_bf2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000001
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14546)] Elaborating instance u_r22bf_as_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Elaborating module ipsxb_fft_r22bf_as_paral_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000001
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14128)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14139)] Elaborating instance u_im_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14150)] Elaborating instance u_index_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_index_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14170)] Elaborating instance u_shift_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000100000000
    DELAY = 32'b00000000000000000000000011111110
    WIDTH = 32'b00000000000000000000000000100100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000011111110
    WIDTH = 32'b00000000000000000000000000100100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000011111110
    DATA_WIDTH = 32'b00000000000000000000000000100100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000011111110
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000100100
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001000
    DATA_WIDTH = 32'b00000000000000000000000000100100
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14189)] Elaborating instance u_r2bf_as_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Elaborating module ipsxb_fft_r2bf_as_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15456)] Elaborating instance u_r2bf_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010001
    B_WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010001
    B_WIDTH = 32'b00000000000000000000000000010001
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010001
    B_WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010001
    B_WIDTH = 32'b00000000000000000000000000010001
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15473)] Elaborating instance u_r2bf_subtractor</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010001
    B_WIDTH = 32'b00000000000000000000000000010001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14206)] Elaborating instance u_re_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_re_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14217)] Elaborating instance u_im_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_im_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14259)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14965)] Elaborating instance u_r22_mult_by_twiddle</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15170)] Elaborating module ipsxb_fft_r22_mult_by_twiddle_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    GROUP_ID = 32'b00000000000000000000000000000000
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000011
    INPUT_WIDTH = 32'b00000000000000000000000000010010
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15255)] Elaborating instance u_twiddle_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Elaborating module ipsxe_fft_twiddle_gen_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000000
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222394)] Elaborating instance u_sin_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Elaborating module ipsxe_fft_sin_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000000
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221923)] Elaborating instance u_sin_distram_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Elaborating module ipsxe_fft_sin_distram_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000000
    SIN_ROM_0 = 33'b000000000000000000000000000000000
    SIN_ROM_1 = 33'b000000000000011001001000011111110
    SIN_ROM_2 = 33'b000000000000110010010000111111011
    SIN_ROM_3 = 33'b000000000001001011011001011111001
    SIN_ROM_4 = 33'b000000000001100100100001111110111
    SIN_ROM_5 = 33'b000000000001111101101010011110100
    SIN_ROM_6 = 33'b000000000010010110110010111110010
    SIN_ROM_7 = 33'b000000000010101111111011011101111
    SIN_ROM_8 = 33'b000000000011001001000011111101101
    SIN_ROM_9 = 33'b000000000011100010001100011101010
    SIN_ROM_10 = 33'b000000000011111011010100111100111
    SIN_ROM_11 = 33'b000000000100010100011101011100101
    SIN_ROM_12 = 33'b000000000100101101100101111100010
    SIN_ROM_13 = 33'b000000000101000110101110011011111
    SIN_ROM_14 = 33'b000000000101011111110110111011100
    SIN_ROM_15 = 33'b000000000101111000111111011011001
    SIN_ROM_16 = 33'b000000000110010010000111111010101
    SIN_ROM_17 = 33'b000000000110101011010000011010010
    SIN_ROM_18 = 33'b000000000111000100011000111001111
    SIN_ROM_19 = 33'b000000000111011101100001011001011
    SIN_ROM_20 = 33'b000000000111110110101001111000111
    SIN_ROM_21 = 33'b000000001000001111110010011000011
    SIN_ROM_22 = 33'b000000001000101000111010110111111
    SIN_ROM_23 = 33'b000000001001000010000011010111011
    SIN_ROM_24 = 33'b000000001001011011001011110110111
    SIN_ROM_25 = 33'b000000001001110100010100010110010
    SIN_ROM_26 = 33'b000000001010001101011100110101101
    SIN_ROM_27 = 33'b000000001010100110100101010101000
    SIN_ROM_28 = 33'b000000001010111111101101110100011
    SIN_ROM_29 = 33'b000000001011011000110110010011110
    SIN_ROM_30 = 33'b000000001011110001111110110011000
    SIN_ROM_31 = 33'b000000001100001011000111010010010
    SIN_ROM_32 = 33'b000000001100100100001111110001100
    SIN_ROM_33 = 33'b000000001100111101011000010000110
    SIN_ROM_34 = 33'b000000001101010110100000101111111
    SIN_ROM_35 = 33'b000000001101101111101001001111000
    SIN_ROM_36 = 33'b000000001110001000110001101110001
    SIN_ROM_37 = 33'b000000001110100001111010001101010
    SIN_ROM_38 = 33'b000000001110111011000010101100010
    SIN_ROM_39 = 33'b000000001111010100001011001011010
    SIN_ROM_40 = 33'b000000001111101101010011101010010
    SIN_ROM_41 = 33'b000000010000000110011100001001001
    SIN_ROM_42 = 33'b000000010000011111100100101000000
    SIN_ROM_43 = 33'b000000010000111000101101000110111
    SIN_ROM_44 = 33'b000000010001010001110101100101110
    SIN_ROM_45 = 33'b000000010001101010111110000100100
    SIN_ROM_46 = 33'b000000010010000100000110100011010
    SIN_ROM_47 = 33'b000000010010011101001111000001111
    SIN_ROM_48 = 33'b000000010010110110010111100000100
    SIN_ROM_49 = 33'b000000010011001111011111111111001
    SIN_ROM_50 = 33'b000000010011101000101000011101110
    SIN_ROM_51 = 33'b000000010100000001110000111100010
    SIN_ROM_52 = 33'b000000010100011010111001011010101
    SIN_ROM_53 = 33'b000000010100110100000001111001000
    SIN_ROM_54 = 33'b000000010101001101001010010111011
    SIN_ROM_55 = 33'b000000010101100110010010110101110
    SIN_ROM_56 = 33'b000000010101111111011011010100000
    SIN_ROM_57 = 33'b000000010110011000100011110010001
    SIN_ROM_58 = 33'b000000010110110001101100010000010
    SIN_ROM_59 = 33'b000000010111001010110100101110011
    SIN_ROM_60 = 33'b000000010111100011111101001100011
    SIN_ROM_61 = 33'b000000010111111101000101101010011
    SIN_ROM_62 = 33'b000000011000010110001110001000011
    SIN_ROM_63 = 33'b000000011000101111010110100110001
    SIN_ROM_64 = 33'b000000011001001000011111000100000
    SIN_ROM_65 = 33'b000000011001100001100111100001110
    SIN_ROM_66 = 33'b000000011001111010101111111111011
    SIN_ROM_67 = 33'b000000011010010011111000011101000
    SIN_ROM_68 = 33'b000000011010101101000000111010100
    SIN_ROM_69 = 33'b000000011011000110001001011000000
    SIN_ROM_70 = 33'b000000011011011111010001110101100
    SIN_ROM_71 = 33'b000000011011111000011010010010111
    SIN_ROM_72 = 33'b000000011100010001100010110000001
    SIN_ROM_73 = 33'b000000011100101010101011001101011
    SIN_ROM_74 = 33'b000000011101000011110011101010100
    SIN_ROM_75 = 33'b000000011101011100111100000111101
    SIN_ROM_76 = 33'b000000011101110110000100100100101
    SIN_ROM_77 = 33'b000000011110001111001101000001100
    SIN_ROM_78 = 33'b000000011110101000010101011110011
    SIN_ROM_79 = 33'b000000011111000001011101111011001
    SIN_ROM_80 = 33'b000000011111011010100110010111111
    SIN_ROM_81 = 33'b000000011111110011101110110100100
    SIN_ROM_82 = 33'b000000100000001100110111010001001
    SIN_ROM_83 = 33'b000000100000100101111111101101101
    SIN_ROM_84 = 33'b000000100000111111001000001010000
    SIN_ROM_85 = 33'b000000100001011000010000100110011
    SIN_ROM_86 = 33'b000000100001110001011001000010101
    SIN_ROM_87 = 33'b000000100010001010100001011110110
    SIN_ROM_88 = 33'b000000100010100011101001111010111
    SIN_ROM_89 = 33'b000000100010111100110010010110111
    SIN_ROM_90 = 33'b000000100011010101111010110010110
    SIN_ROM_91 = 33'b000000100011101111000011001110101
    SIN_ROM_92 = 33'b000000100100001000001011101010011
    SIN_ROM_93 = 33'b000000100100100001010100000110000
    SIN_ROM_94 = 33'b000000100100111010011100100001101
    SIN_ROM_95 = 33'b000000100101010011100100111101000
    SIN_ROM_96 = 33'b000000100101101100101101011000100
    SIN_ROM_97 = 33'b000000100110000101110101110011110
    SIN_ROM_98 = 33'b000000100110011110111110001111000
    SIN_ROM_99 = 33'b000000100110111000000110101010001
    SIN_ROM_100 = 33'b000000100111010001001111000101001
    SIN_ROM_101 = 33'b000000100111101010010111100000000
    SIN_ROM_102 = 33'b000000101000000011011111111010111
    SIN_ROM_103 = 33'b000000101000011100101000010101101
    SIN_ROM_104 = 33'b000000101000110101110000110000010
    SIN_ROM_105 = 33'b000000101001001110111001001010110
    SIN_ROM_106 = 33'b000000101001101000000001100101010
    SIN_ROM_107 = 33'b000000101010000001001001111111101
    SIN_ROM_108 = 33'b000000101010011010010010011001110
    SIN_ROM_109 = 33'b000000101010110011011010110100000
    SIN_ROM_110 = 33'b000000101011001100100011001110000
    SIN_ROM_111 = 33'b000000101011100101101011100111111
    SIN_ROM_112 = 33'b000000101011111110110100000001110
    SIN_ROM_113 = 33'b000000101100010111111100011011100
    SIN_ROM_114 = 33'b000000101100110001000100110101001
    SIN_ROM_115 = 33'b000000101101001010001101001110101
    SIN_ROM_116 = 33'b000000101101100011010101101000000
    SIN_ROM_117 = 33'b000000101101111100011110000001010
    SIN_ROM_118 = 33'b000000101110010101100110011010100
    SIN_ROM_119 = 33'b000000101110101110101110110011100
    SIN_ROM_120 = 33'b000000101111000111110111001100100
    SIN_ROM_121 = 33'b000000101111100000111111100101010
    SIN_ROM_122 = 33'b000000101111111010000111111110000
    SIN_ROM_123 = 33'b000000110000010011010000010110101
    SIN_ROM_124 = 33'b000000110000101100011000101111001
    SIN_ROM_125 = 33'b000000110001000101100001000111100
    SIN_ROM_126 = 33'b000000110001011110101001011111110
    SIN_ROM_127 = 33'b000000110001110111110001110111111
    SIN_ROM_128 = 33'b000000110010010000111010001111111
    SIN_ROM_129 = 33'b000000110010101010000010100111110
    SIN_ROM_130 = 33'b000000110011000011001010111111101
    SIN_ROM_131 = 33'b000000110011011100010011010111010
    SIN_ROM_132 = 33'b000000110011110101011011101110110
    SIN_ROM_133 = 33'b000000110100001110100100000110001
    SIN_ROM_134 = 33'b000000110100100111101100011101011
    SIN_ROM_135 = 33'b000000110101000000110100110100101
    SIN_ROM_136 = 33'b000000110101011001111101001011101
    SIN_ROM_137 = 33'b000000110101110011000101100010100
    SIN_ROM_138 = 33'b000000110110001100001101111001010
    SIN_ROM_139 = 33'b000000110110100101010110001111111
    SIN_ROM_140 = 33'b000000110110111110011110100110011
    SIN_ROM_141 = 33'b000000110111010111100110111100110
    SIN_ROM_142 = 33'b000000110111110000101111010011000
    SIN_ROM_143 = 33'b000000111000001001110111101001001
    SIN_ROM_144 = 33'b000000111000100010111111111111000
    SIN_ROM_145 = 33'b000000111000111100001000010100111
    SIN_ROM_146 = 33'b000000111001010101010000101010101
    SIN_ROM_147 = 33'b000000111001101110011001000000001
    SIN_ROM_148 = 33'b000000111010000111100001010101100
    SIN_ROM_149 = 33'b000000111010100000101001101010111
    SIN_ROM_150 = 33'b000000111010111001110010000000000
    SIN_ROM_151 = 33'b000000111011010010111010010101000
    SIN_ROM_152 = 33'b000000111011101100000010101001110
    SIN_ROM_153 = 33'b000000111100000101001010111110100
    SIN_ROM_154 = 33'b000000111100011110010011010011001
    SIN_ROM_155 = 33'b000000111100110111011011100111100
    SIN_ROM_156 = 33'b000000111101010000100011111011110
    SIN_ROM_157 = 33'b000000111101101001101100001111111
    SIN_ROM_158 = 33'b000000111110000010110100100011111
    SIN_ROM_159 = 33'b000000111110011011111100110111101
    SIN_ROM_160 = 33'b000000111110110101000101001011011
    SIN_ROM_161 = 33'b000000111111001110001101011110111
    SIN_ROM_162 = 33'b000000111111100111010101110010010
    SIN_ROM_163 = 33'b000001000000000000011110000101100
    SIN_ROM_164 = 33'b000001000000011001100110011000100
    SIN_ROM_165 = 33'b000001000000110010101110101011011
    SIN_ROM_166 = 33'b000001000001001011110110111110001
    SIN_ROM_167 = 33'b000001000001100100111111010000110
    SIN_ROM_168 = 33'b000001000001111110000111100011001
    SIN_ROM_169 = 33'b000001000010010111001111110101100
    SIN_ROM_170 = 33'b000001000010110000011000000111101
    SIN_ROM_171 = 33'b000001000011001001100000011001100
    SIN_ROM_172 = 33'b000001000011100010101000101011011
    SIN_ROM_173 = 33'b000001000011111011110000111101000
    SIN_ROM_174 = 33'b000001000100010100111001001110011
    SIN_ROM_175 = 33'b000001000100101110000001011111110
    SIN_ROM_176 = 33'b000001000101000111001001110000111
    SIN_ROM_177 = 33'b000001000101100000010010000001111
    SIN_ROM_178 = 33'b000001000101111001011010010010101
    SIN_ROM_179 = 33'b000001000110010010100010100011010
    SIN_ROM_180 = 33'b000001000110101011101010110011110
    SIN_ROM_181 = 33'b000001000111000100110011000100000
    SIN_ROM_182 = 33'b000001000111011101111011010100001
    SIN_ROM_183 = 33'b000001000111110111000011100100001
    SIN_ROM_184 = 33'b000001001000010000001011110011111
    SIN_ROM_185 = 33'b000001001000101001010100000011100
    SIN_ROM_186 = 33'b000001001001000010011100010010111
    SIN_ROM_187 = 33'b000001001001011011100100100010001
    SIN_ROM_188 = 33'b000001001001110100101100110001010
    SIN_ROM_189 = 33'b000001001010001101110101000000001
    SIN_ROM_190 = 33'b000001001010100110111101001110111
    SIN_ROM_191 = 33'b000001001011000000000101011101011
    SIN_ROM_192 = 33'b000001001011011001001101101011110
    SIN_ROM_193 = 33'b000001001011110010010101111001111
    SIN_ROM_194 = 33'b000001001100001011011110000111111
    SIN_ROM_195 = 33'b000001001100100100100110010101110
    SIN_ROM_196 = 33'b000001001100111101101110100011011
    SIN_ROM_197 = 33'b000001001101010110110110110000110
    SIN_ROM_198 = 33'b000001001101101111111110111110000
    SIN_ROM_199 = 33'b000001001110001001000111001011001
    SIN_ROM_200 = 33'b000001001110100010001111011000000
    SIN_ROM_201 = 33'b000001001110111011010111100100101
    SIN_ROM_202 = 33'b000001001111010100011111110001001
    SIN_ROM_203 = 33'b000001001111101101100111111101100
    SIN_ROM_204 = 33'b000001010000000110110000001001101
    SIN_ROM_205 = 33'b000001010000011111111000010101100
    SIN_ROM_206 = 33'b000001010000111001000000100001010
    SIN_ROM_207 = 33'b000001010001010010001000101100110
    SIN_ROM_208 = 33'b000001010001101011010000111000001
    SIN_ROM_209 = 33'b000001010010000100011001000011010
    SIN_ROM_210 = 33'b000001010010011101100001001110010
    SIN_ROM_211 = 33'b000001010010110110101001011001000
    SIN_ROM_212 = 33'b000001010011001111110001100011100
    SIN_ROM_213 = 33'b000001010011101000111001101101111
    SIN_ROM_214 = 33'b000001010100000010000001111000000
    SIN_ROM_215 = 33'b000001010100011011001010000001111
    SIN_ROM_216 = 33'b000001010100110100010010001011101
    SIN_ROM_217 = 33'b000001010101001101011010010101010
    SIN_ROM_218 = 33'b000001010101100110100010011110100
    SIN_ROM_219 = 33'b000001010101111111101010100111101
    SIN_ROM_220 = 33'b000001010110011000110010110000100
    SIN_ROM_221 = 33'b000001010110110001111010111001010
    SIN_ROM_222 = 33'b000001010111001011000011000001110
    SIN_ROM_223 = 33'b000001010111100100001011001010000
    SIN_ROM_224 = 33'b000001010111111101010011010010001
    SIN_ROM_225 = 33'b000001011000010110011011011010000
    SIN_ROM_226 = 33'b000001011000101111100011100001101
    SIN_ROM_227 = 33'b000001011001001000101011101001001
    SIN_ROM_228 = 33'b000001011001100001110011110000010
    SIN_ROM_229 = 33'b000001011001111010111011110111010
    SIN_ROM_230 = 33'b000001011010010100000011111110001
    SIN_ROM_231 = 33'b000001011010101101001100000100101
    SIN_ROM_232 = 33'b000001011011000110010100001011000
    SIN_ROM_233 = 33'b000001011011011111011100010001001
    SIN_ROM_234 = 33'b000001011011111000100100010111001
    SIN_ROM_235 = 33'b000001011100010001101100011100110
    SIN_ROM_236 = 33'b000001011100101010110100100010010
    SIN_ROM_237 = 33'b000001011101000011111100100111100
    SIN_ROM_238 = 33'b000001011101011101000100101100100
    SIN_ROM_239 = 33'b000001011101110110001100110001010
    SIN_ROM_240 = 33'b000001011110001111010100110101111
    SIN_ROM_241 = 33'b000001011110101000011100111010010
    SIN_ROM_242 = 33'b000001011111000001100100111110011
    SIN_ROM_243 = 33'b000001011111011010101101000010010
    SIN_ROM_244 = 33'b000001011111110011110101000101111
    SIN_ROM_245 = 33'b000001100000001100111101001001010
    SIN_ROM_246 = 33'b000001100000100110000101001100100
    SIN_ROM_247 = 33'b000001100000111111001101001111100
    SIN_ROM_248 = 33'b000001100001011000010101010010001
    SIN_ROM_249 = 33'b000001100001110001011101010100101
    SIN_ROM_250 = 33'b000001100010001010100101010110111
    SIN_ROM_251 = 33'b000001100010100011101101011001000
    SIN_ROM_252 = 33'b000001100010111100110101011010110
    SIN_ROM_253 = 33'b000001100011010101111101011100010
    SIN_ROM_254 = 33'b000001100011101111000101011101101
    SIN_ROM_255 = 33'b000001100100001000001101011110101
    SIN_ROM_256 = 33'b000001100100100001010101011111100
    SIN_ROM_257 = 33'b000001100100111010011101100000000
    SIN_ROM_258 = 33'b000001100101010011100101100000011
    SIN_ROM_259 = 33'b000001100101101100101101100000100
    SIN_ROM_260 = 33'b000001100110000101110101100000011
    SIN_ROM_261 = 33'b000001100110011110111101100000000
    SIN_ROM_262 = 33'b000001100110111000000101011111010
    SIN_ROM_263 = 33'b000001100111010001001101011110011
    SIN_ROM_264 = 33'b000001100111101010010101011101010
    SIN_ROM_265 = 33'b000001101000000011011101011011111
    SIN_ROM_266 = 33'b000001101000011100100101011010010
    SIN_ROM_267 = 33'b000001101000110101101101011000011
    SIN_ROM_268 = 33'b000001101001001110110101010110010
    SIN_ROM_269 = 33'b000001101001100111111101010011110
    SIN_ROM_270 = 33'b000001101010000001000101010001001
    SIN_ROM_271 = 33'b000001101010011010001101001110010
    SIN_ROM_272 = 33'b000001101010110011010101001011001
    SIN_ROM_273 = 33'b000001101011001100011101000111101
    SIN_ROM_274 = 33'b000001101011100101100101000100000
    SIN_ROM_275 = 33'b000001101011111110101101000000000
    SIN_ROM_276 = 33'b000001101100010111110100111011111
    SIN_ROM_277 = 33'b000001101100110000111100110111011
    SIN_ROM_278 = 33'b000001101101001010000100110010101
    SIN_ROM_279 = 33'b000001101101100011001100101101101
    SIN_ROM_280 = 33'b000001101101111100010100101000011
    SIN_ROM_281 = 33'b000001101110010101011100100010111
    SIN_ROM_282 = 33'b000001101110101110100100011101001
    SIN_ROM_283 = 33'b000001101111000111101100010111001
    SIN_ROM_284 = 33'b000001101111100000110100010000110
    SIN_ROM_285 = 33'b000001101111111001111100001010001
    SIN_ROM_286 = 33'b000001110000010011000100000011011
    SIN_ROM_287 = 33'b000001110000101100001011111100010
    SIN_ROM_288 = 33'b000001110001000101010011110100110
    SIN_ROM_289 = 33'b000001110001011110011011101101001
    SIN_ROM_290 = 33'b000001110001110111100011100101010
    SIN_ROM_291 = 33'b000001110010010000101011011101000
    SIN_ROM_292 = 33'b000001110010101001110011010100100
    SIN_ROM_293 = 33'b000001110011000010111011001011110
    SIN_ROM_294 = 33'b000001110011011100000011000010101
    SIN_ROM_295 = 33'b000001110011110101001010111001011
    SIN_ROM_296 = 33'b000001110100001110010010101111110
    SIN_ROM_297 = 33'b000001110100100111011010100101111
    SIN_ROM_298 = 33'b000001110101000000100010011011110
    SIN_ROM_299 = 33'b000001110101011001101010010001010
    SIN_ROM_300 = 33'b000001110101110010110010000110100
    SIN_ROM_301 = 33'b000001110110001011111001111011100
    SIN_ROM_302 = 33'b000001110110100101000001110000010
    SIN_ROM_303 = 33'b000001110110111110001001100100101
    SIN_ROM_304 = 33'b000001110111010111010001011000110
    SIN_ROM_305 = 33'b000001110111110000011001001100101
    SIN_ROM_306 = 33'b000001111000001001100001000000001
    SIN_ROM_307 = 33'b000001111000100010101000110011100
    SIN_ROM_308 = 33'b000001111000111011110000100110011
    SIN_ROM_309 = 33'b000001111001010100111000011001001
    SIN_ROM_310 = 33'b000001111001101110000000001011100
    SIN_ROM_311 = 33'b000001111010000111000111111101101
    SIN_ROM_312 = 33'b000001111010100000001111101111011
    SIN_ROM_313 = 33'b000001111010111001010111100000111
    SIN_ROM_314 = 33'b000001111011010010011111010010001
    SIN_ROM_315 = 33'b000001111011101011100111000011000
    SIN_ROM_316 = 33'b000001111100000100101110110011101
    SIN_ROM_317 = 33'b000001111100011101110110100100000
    SIN_ROM_318 = 33'b000001111100110110111110010100000
    SIN_ROM_319 = 33'b000001111101010000000110000011110
    SIN_ROM_320 = 33'b000001111101101001001101110011001
    SIN_ROM_321 = 33'b000001111110000010010101100010010
    SIN_ROM_322 = 33'b000001111110011011011101010001000
    SIN_ROM_323 = 33'b000001111110110100100100111111100
    SIN_ROM_324 = 33'b000001111111001101101100101101110
    SIN_ROM_325 = 33'b000001111111100110110100011011101
    SIN_ROM_326 = 33'b000001111111111111111100001001010
    SIN_ROM_327 = 33'b000010000000011001000011110110100
    SIN_ROM_328 = 33'b000010000000110010001011100011100
    SIN_ROM_329 = 33'b000010000001001011010011010000001
    SIN_ROM_330 = 33'b000010000001100100011010111100100
    SIN_ROM_331 = 33'b000010000001111101100010101000100
    SIN_ROM_332 = 33'b000010000010010110101010010100010
    SIN_ROM_333 = 33'b000010000010101111110001111111101
    SIN_ROM_334 = 33'b000010000011001000111001101010110
    SIN_ROM_335 = 33'b000010000011100010000001010101100
    SIN_ROM_336 = 33'b000010000011111011001001000000000
    SIN_ROM_337 = 33'b000010000100010100010000101010001
    SIN_ROM_338 = 33'b000010000100101101011000010011111
    SIN_ROM_339 = 33'b000010000101000110011111111101011
    SIN_ROM_340 = 33'b000010000101011111100111100110101
    SIN_ROM_341 = 33'b000010000101111000101111001111100
    SIN_ROM_342 = 33'b000010000110010001110110111000000
    SIN_ROM_343 = 33'b000010000110101010111110100000010
    SIN_ROM_344 = 33'b000010000111000100000110001000001
    SIN_ROM_345 = 33'b000010000111011101001101101111101
    SIN_ROM_346 = 33'b000010000111110110010101010110111
    SIN_ROM_347 = 33'b000010001000001111011100111101110
    SIN_ROM_348 = 33'b000010001000101000100100100100011
    SIN_ROM_349 = 33'b000010001001000001101100001010101
    SIN_ROM_350 = 33'b000010001001011010110011110000100
    SIN_ROM_351 = 33'b000010001001110011111011...</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120626)] Set initial value to sin_rom_used[0] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120627)] Set initial value to sin_rom_used[1] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120628)] Set initial value to sin_rom_used[2] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120629)] Set initial value to sin_rom_used[3] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120630)] Set initial value to sin_rom_used[4] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120631)] Set initial value to sin_rom_used[5] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120632)] Set initial value to sin_rom_used[6] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120633)] Set initial value to sin_rom_used[7] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120634)] Set initial value to sin_rom_used[8] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120635)] Set initial value to sin_rom_used[9] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120636)] Set initial value to sin_rom_used[10] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120637)] Set initial value to sin_rom_used[11] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120638)] Set initial value to sin_rom_used[12] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120639)] Set initial value to sin_rom_used[13] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120640)] Set initial value to sin_rom_used[14] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120641)] Set initial value to sin_rom_used[15] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120642)] Set initial value to sin_rom_used[16] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120643)] Set initial value to sin_rom_used[17] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120644)] Set initial value to sin_rom_used[18] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120645)] Set initial value to sin_rom_used[19] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120646)] Set initial value to sin_rom_used[20] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120647)] Set initial value to sin_rom_used[21] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120648)] Set initial value to sin_rom_used[22] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120649)] Set initial value to sin_rom_used[23] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120650)] Set initial value to sin_rom_used[24] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120651)] Set initial value to sin_rom_used[25] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120652)] Set initial value to sin_rom_used[26] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120653)] Set initial value to sin_rom_used[27] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120654)] Set initial value to sin_rom_used[28] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120655)] Set initial value to sin_rom_used[29] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120656)] Set initial value to sin_rom_used[30] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120657)] Set initial value to sin_rom_used[31] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120658)] Set initial value to sin_rom_used[32] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120659)] Set initial value to sin_rom_used[33] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120660)] Set initial value to sin_rom_used[34] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120661)] Set initial value to sin_rom_used[35] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120662)] Set initial value to sin_rom_used[36] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120663)] Set initial value to sin_rom_used[37] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120664)] Set initial value to sin_rom_used[38] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120665)] Set initial value to sin_rom_used[39] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120666)] Set initial value to sin_rom_used[40] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120667)] Set initial value to sin_rom_used[41] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120668)] Set initial value to sin_rom_used[42] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120669)] Set initial value to sin_rom_used[43] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120670)] Set initial value to sin_rom_used[44] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120671)] Set initial value to sin_rom_used[45] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120672)] Set initial value to sin_rom_used[46] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120673)] Set initial value to sin_rom_used[47] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120674)] Set initial value to sin_rom_used[48] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120675)] Set initial value to sin_rom_used[49] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120676)] Set initial value to sin_rom_used[50] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120677)] Set initial value to sin_rom_used[51] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120678)] Set initial value to sin_rom_used[52] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120679)] Set initial value to sin_rom_used[53] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120680)] Set initial value to sin_rom_used[54] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120681)] Set initial value to sin_rom_used[55] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120682)] Set initial value to sin_rom_used[56] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120683)] Set initial value to sin_rom_used[57] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120684)] Set initial value to sin_rom_used[58] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120685)] Set initial value to sin_rom_used[59] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120686)] Set initial value to sin_rom_used[60] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120687)] Set initial value to sin_rom_used[61] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120688)] Set initial value to sin_rom_used[62] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120689)] Set initial value to sin_rom_used[63] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120690)] Set initial value to sin_rom_used[64] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120691)] Set initial value to sin_rom_used[65] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120692)] Set initial value to sin_rom_used[66] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120693)] Set initial value to sin_rom_used[67] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120694)] Set initial value to sin_rom_used[68] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120695)] Set initial value to sin_rom_used[69] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120696)] Set initial value to sin_rom_used[70] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120697)] Set initial value to sin_rom_used[71] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120698)] Set initial value to sin_rom_used[72] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120699)] Set initial value to sin_rom_used[73] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120700)] Set initial value to sin_rom_used[74] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120701)] Set initial value to sin_rom_used[75] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120702)] Set initial value to sin_rom_used[76] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120703)] Set initial value to sin_rom_used[77] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120704)] Set initial value to sin_rom_used[78] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120705)] Set initial value to sin_rom_used[79] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120706)] Set initial value to sin_rom_used[80] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120707)] Set initial value to sin_rom_used[81] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120708)] Set initial value to sin_rom_used[82] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120709)] Set initial value to sin_rom_used[83] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120710)] Set initial value to sin_rom_used[84] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120711)] Set initial value to sin_rom_used[85] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120712)] Set initial value to sin_rom_used[86] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120713)] Set initial value to sin_rom_used[87] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120714)] Set initial value to sin_rom_used[88] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120715)] Set initial value to sin_rom_used[89] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120716)] Set initial value to sin_rom_used[90] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120717)] Set initial value to sin_rom_used[91] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120718)] Set initial value to sin_rom_used[92] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120719)] Set initial value to sin_rom_used[93] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120720)] Set initial value to sin_rom_used[94] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120721)] Set initial value to sin_rom_used[95] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120722)] Set initial value to sin_rom_used[96] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120723)] Set initial value to sin_rom_used[97] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120724)] Set initial value to sin_rom_used[98] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120725)] Set initial value to sin_rom_used[99] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120726)] Set initial value to sin_rom_used[100] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120727)] Set initial value to sin_rom_used[101] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120728)] Set initial value to sin_rom_used[102] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120729)] Set initial value to sin_rom_used[103] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120730)] Set initial value to sin_rom_used[104] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120731)] Set initial value to sin_rom_used[105] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120732)] Set initial value to sin_rom_used[106] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120733)] Set initial value to sin_rom_used[107] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120734)] Set initial value to sin_rom_used[108] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120735)] Set initial value to sin_rom_used[109] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120736)] Set initial value to sin_rom_used[110] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120737)] Set initial value to sin_rom_used[111] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120738)] Set initial value to sin_rom_used[112] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120739)] Set initial value to sin_rom_used[113] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120740)] Set initial value to sin_rom_used[114] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120741)] Set initial value to sin_rom_used[115] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120742)] Set initial value to sin_rom_used[116] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120743)] Set initial value to sin_rom_used[117] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120744)] Set initial value to sin_rom_used[118] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120745)] Set initial value to sin_rom_used[119] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120746)] Set initial value to sin_rom_used[120] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120747)] Set initial value to sin_rom_used[121] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120748)] Set initial value to sin_rom_used[122] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120749)] Set initial value to sin_rom_used[123] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120750)] Set initial value to sin_rom_used[124] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120751)] Set initial value to sin_rom_used[125] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120752)] Set initial value to sin_rom_used[126] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120753)] Set initial value to sin_rom_used[127] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120754)] Set initial value to sin_rom_used[128] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120755)] Set initial value to sin_rom_used[129] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120756)] Set initial value to sin_rom_used[130] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120757)] Set initial value to sin_rom_used[131] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120758)] Set initial value to sin_rom_used[132] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120759)] Set initial value to sin_rom_used[133] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120760)] Set initial value to sin_rom_used[134] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120761)] Set initial value to sin_rom_used[135] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120762)] Set initial value to sin_rom_used[136] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120763)] Set initial value to sin_rom_used[137] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120764)] Set initial value to sin_rom_used[138] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120765)] Set initial value to sin_rom_used[139] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120766)] Set initial value to sin_rom_used[140] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120767)] Set initial value to sin_rom_used[141] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120768)] Set initial value to sin_rom_used[142] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120769)] Set initial value to sin_rom_used[143] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120770)] Set initial value to sin_rom_used[144] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120771)] Set initial value to sin_rom_used[145] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120772)] Set initial value to sin_rom_used[146] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120773)] Set initial value to sin_rom_used[147] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120774)] Set initial value to sin_rom_used[148] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120775)] Set initial value to sin_rom_used[149] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120776)] Set initial value to sin_rom_used[150] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120777)] Set initial value to sin_rom_used[151] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120778)] Set initial value to sin_rom_used[152] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120779)] Set initial value to sin_rom_used[153] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120780)] Set initial value to sin_rom_used[154] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120781)] Set initial value to sin_rom_used[155] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120782)] Set initial value to sin_rom_used[156] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120783)] Set initial value to sin_rom_used[157] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120784)] Set initial value to sin_rom_used[158] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120785)] Set initial value to sin_rom_used[159] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120786)] Set initial value to sin_rom_used[160] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120787)] Set initial value to sin_rom_used[161] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120788)] Set initial value to sin_rom_used[162] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120789)] Set initial value to sin_rom_used[163] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120790)] Set initial value to sin_rom_used[164] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120791)] Set initial value to sin_rom_used[165] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120792)] Set initial value to sin_rom_used[166] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120793)] Set initial value to sin_rom_used[167] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120794)] Set initial value to sin_rom_used[168] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120795)] Set initial value to sin_rom_used[169] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120796)] Set initial value to sin_rom_used[170] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120797)] Set initial value to sin_rom_used[171] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120798)] Set initial value to sin_rom_used[172] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120799)] Set initial value to sin_rom_used[173] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120800)] Set initial value to sin_rom_used[174] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120801)] Set initial value to sin_rom_used[175] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120802)] Set initial value to sin_rom_used[176] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120803)] Set initial value to sin_rom_used[177] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120804)] Set initial value to sin_rom_used[178] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120805)] Set initial value to sin_rom_used[179] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120806)] Set initial value to sin_rom_used[180] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120807)] Set initial value to sin_rom_used[181] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120808)] Set initial value to sin_rom_used[182] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120809)] Set initial value to sin_rom_used[183] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120810)] Set initial value to sin_rom_used[184] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120811)] Set initial value to sin_rom_used[185] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120812)] Set initial value to sin_rom_used[186] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120813)] Set initial value to sin_rom_used[187] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120814)] Set initial value to sin_rom_used[188] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120815)] Set initial value to sin_rom_used[189] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120816)] Set initial value to sin_rom_used[190] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120817)] Set initial value to sin_rom_used[191] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120818)] Set initial value to sin_rom_used[192] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120819)] Set initial value to sin_rom_used[193] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120820)] Set initial value to sin_rom_used[194] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120821)] Set initial value to sin_rom_used[195] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120822)] Set initial value to sin_rom_used[196] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120823)] Set initial value to sin_rom_used[197] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120824)] Set initial value to sin_rom_used[198] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120825)] Set initial value to sin_rom_used[199] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120826)] Set initial value to sin_rom_used[200] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120827)] Set initial value to sin_rom_used[201] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120828)] Set initial value to sin_rom_used[202] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120829)] Set initial value to sin_rom_used[203] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120830)] Set initial value to sin_rom_used[204] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120831)] Set initial value to sin_rom_used[205] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120832)] Set initial value to sin_rom_used[206] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120833)] Set initial value to sin_rom_used[207] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120834)] Set initial value to sin_rom_used[208] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120835)] Set initial value to sin_rom_used[209] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120836)] Set initial value to sin_rom_used[210] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120837)] Set initial value to sin_rom_used[211] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120838)] Set initial value to sin_rom_used[212] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120839)] Set initial value to sin_rom_used[213] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120840)] Set initial value to sin_rom_used[214] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120841)] Set initial value to sin_rom_used[215] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120842)] Set initial value to sin_rom_used[216] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120843)] Set initial value to sin_rom_used[217] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120844)] Set initial value to sin_rom_used[218] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120845)] Set initial value to sin_rom_used[219] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120846)] Set initial value to sin_rom_used[220] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120847)] Set initial value to sin_rom_used[221] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120848)] Set initial value to sin_rom_used[222] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120849)] Set initial value to sin_rom_used[223] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120850)] Set initial value to sin_rom_used[224] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120851)] Set initial value to sin_rom_used[225] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120852)] Set initial value to sin_rom_used[226] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120853)] Set initial value to sin_rom_used[227] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120854)] Set initial value to sin_rom_used[228] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120855)] Set initial value to sin_rom_used[229] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120856)] Set initial value to sin_rom_used[230] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120857)] Set initial value to sin_rom_used[231] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120858)] Set initial value to sin_rom_used[232] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120859)] Set initial value to sin_rom_used[233] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120860)] Set initial value to sin_rom_used[234] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120861)] Set initial value to sin_rom_used[235] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120862)] Set initial value to sin_rom_used[236] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120863)] Set initial value to sin_rom_used[237] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120864)] Set initial value to sin_rom_used[238] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120865)] Set initial value to sin_rom_used[239] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120866)] Set initial value to sin_rom_used[240] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120867)] Set initial value to sin_rom_used[241] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120868)] Set initial value to sin_rom_used[242] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120869)] Set initial value to sin_rom_used[243] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120870)] Set initial value to sin_rom_used[244] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120871)] Set initial value to sin_rom_used[245] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120872)] Set initial value to sin_rom_used[246] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120873)] Set initial value to sin_rom_used[247] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120874)] Set initial value to sin_rom_used[248] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120875)] Set initial value to sin_rom_used[249] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120876)] Set initial value to sin_rom_used[250] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120877)] Set initial value to sin_rom_used[251] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120878)] Set initial value to sin_rom_used[252] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120879)] Set initial value to sin_rom_used[253] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120880)] Set initial value to sin_rom_used[254] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 120881)] Set initial value to sin_rom_used[255] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222407)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15269)] Elaborating instance u_comp_mult</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Elaborating module ipsxb_fft_comp_mult_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult} parameter value:
    A_WIDTH = 32'b00000000000000000000000000010010
    B_WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10867)] Elaborating instance u_comp_mult_t16</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6401)] Elaborating module ipsxb_fft_comp_mult_t16_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16} parameter value:
    A_WIDTH = 32'b00000000000000000000000000001001
    B_WIDTH = 32'b00000000000000000000000000010010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6475)] Elaborating instance u_4mult_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b000
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6508)] Elaborating instance u_4mult_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000001
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b110
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6542)] Elaborating instance u_4mult_3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_3} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000000
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b000
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6575)] Elaborating instance u_4mult_4</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t16.u_comp_mult_t16/u_4mult_4} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000000
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b110
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15291)] Elaborating instance u_fft_comp_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Elaborating module ipsxb_fft_comp_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011010
    OUTPUT_WIDTH = 32'b00000000000000000000000000010011
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11059)] Elaborating instance u_re_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011010
    OUTPUT_WIDTH = 32'b00000000000000000000000000010011
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18413)] Elaborating instance u_rouning_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011010
    B_WIDTH = 32'b00000000000000000000000000001000
    TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 165)] Elaborating instance u_lut_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Elaborating module ipsxe_fft_lut_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011010
    B_WIDTH = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18426)] Elaborating instance u_din_sign_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    DATA_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000000001
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11071)] Elaborating instance u_im_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011010
    OUTPUT_WIDTH = 32'b00000000000000000000000000010011
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15304)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000111
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000111
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001011
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13313)] Elaborating instance u_r22_dif_group</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Elaborating module ipsxb_fft_r22_dif_group_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    INPUT_WIDTH = 32'b00000000000000000000000000010011
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101
    GROUP_ID = 32'b00000000000000000000000000000001
    BF1_RAM_TYPE = 32'b00000000000000000000000000000000
    BF2_RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14887)] Elaborating instance u_r22_bf1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010011
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14546)] Elaborating instance u_r22bf_as_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Elaborating module ipsxb_fft_r22bf_as_paral_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010011
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14128)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14139)] Elaborating instance u_im_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14150)] Elaborating instance u_index_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_index_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14170)] Elaborating instance u_shift_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000010000000
    DELAY = 32'b00000000000000000000000001111110
    WIDTH = 32'b00000000000000000000000000101000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000001111110
    WIDTH = 32'b00000000000000000000000000101000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000001111110
    DATA_WIDTH = 32'b00000000000000000000000000101000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000001111110
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000101000
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000000101000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14189)] Elaborating instance u_r2bf_as_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Elaborating module ipsxb_fft_r2bf_as_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000010011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15456)] Elaborating instance u_r2bf_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010011
    B_WIDTH = 32'b00000000000000000000000000010011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010011
    B_WIDTH = 32'b00000000000000000000000000010011
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010011
    B_WIDTH = 32'b00000000000000000000000000010011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010011
    B_WIDTH = 32'b00000000000000000000000000010011
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15473)] Elaborating instance u_r2bf_subtractor</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010011
    B_WIDTH = 32'b00000000000000000000000000010011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14206)] Elaborating instance u_re_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14217)] Elaborating instance u_im_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14259)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14911)] Elaborating instance u_r22_mult_by_j</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Elaborating module ipsxe_fft_r22_mult_by_j_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_mult_by_j} parameter value:
    INPUT_WIDTH = 32'b00000000000000000000000000010100
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14934)] Elaborating instance u_r22_bf2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000011
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010100
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14546)] Elaborating instance u_r22bf_as_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Elaborating module ipsxb_fft_r22bf_as_paral_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000011
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010100
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14128)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14139)] Elaborating instance u_im_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14150)] Elaborating instance u_index_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_index_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14170)] Elaborating instance u_shift_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000001000000
    DELAY = 32'b00000000000000000000000000111110
    WIDTH = 32'b00000000000000000000000000101010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000111110
    WIDTH = 32'b00000000000000000000000000101010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000111110
    DATA_WIDTH = 32'b00000000000000000000000000101010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000111110
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000101010
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14189)] Elaborating instance u_r2bf_as_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Elaborating module ipsxb_fft_r2bf_as_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15456)] Elaborating instance u_r2bf_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010100
    B_WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010100
    B_WIDTH = 32'b00000000000000000000000000010100
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010100
    B_WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010100
    B_WIDTH = 32'b00000000000000000000000000010100
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15473)] Elaborating instance u_r2bf_subtractor</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010100
    B_WIDTH = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14206)] Elaborating instance u_re_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_re_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14217)] Elaborating instance u_im_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_im_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14259)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14965)] Elaborating instance u_r22_mult_by_twiddle</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15170)] Elaborating module ipsxb_fft_r22_mult_by_twiddle_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    GROUP_ID = 32'b00000000000000000000000000000001
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101
    INPUT_WIDTH = 32'b00000000000000000000000000010101
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15255)] Elaborating instance u_twiddle_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Elaborating module ipsxe_fft_twiddle_gen_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222394)] Elaborating instance u_sin_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Elaborating module ipsxe_fft_sin_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221923)] Elaborating instance u_sin_distram_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Elaborating module ipsxe_fft_sin_distram_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000001
    SIN_ROM_0 = 33'b000000000000000000000000000000000
    SIN_ROM_1 = 33'b000000000000011001001000011111110
    SIN_ROM_2 = 33'b000000000000110010010000111111011
    SIN_ROM_3 = 33'b000000000001001011011001011111001
    SIN_ROM_4 = 33'b000000000001100100100001111110111
    SIN_ROM_5 = 33'b000000000001111101101010011110100
    SIN_ROM_6 = 33'b000000000010010110110010111110010
    SIN_ROM_7 = 33'b000000000010101111111011011101111
    SIN_ROM_8 = 33'b000000000011001001000011111101101
    SIN_ROM_9 = 33'b000000000011100010001100011101010
    SIN_ROM_10 = 33'b000000000011111011010100111100111
    SIN_ROM_11 = 33'b000000000100010100011101011100101
    SIN_ROM_12 = 33'b000000000100101101100101111100010
    SIN_ROM_13 = 33'b000000000101000110101110011011111
    SIN_ROM_14 = 33'b000000000101011111110110111011100
    SIN_ROM_15 = 33'b000000000101111000111111011011001
    SIN_ROM_16 = 33'b000000000110010010000111111010101
    SIN_ROM_17 = 33'b000000000110101011010000011010010
    SIN_ROM_18 = 33'b000000000111000100011000111001111
    SIN_ROM_19 = 33'b000000000111011101100001011001011
    SIN_ROM_20 = 33'b000000000111110110101001111000111
    SIN_ROM_21 = 33'b000000001000001111110010011000011
    SIN_ROM_22 = 33'b000000001000101000111010110111111
    SIN_ROM_23 = 33'b000000001001000010000011010111011
    SIN_ROM_24 = 33'b000000001001011011001011110110111
    SIN_ROM_25 = 33'b000000001001110100010100010110010
    SIN_ROM_26 = 33'b000000001010001101011100110101101
    SIN_ROM_27 = 33'b000000001010100110100101010101000
    SIN_ROM_28 = 33'b000000001010111111101101110100011
    SIN_ROM_29 = 33'b000000001011011000110110010011110
    SIN_ROM_30 = 33'b000000001011110001111110110011000
    SIN_ROM_31 = 33'b000000001100001011000111010010010
    SIN_ROM_32 = 33'b000000001100100100001111110001100
    SIN_ROM_33 = 33'b000000001100111101011000010000110
    SIN_ROM_34 = 33'b000000001101010110100000101111111
    SIN_ROM_35 = 33'b000000001101101111101001001111000
    SIN_ROM_36 = 33'b000000001110001000110001101110001
    SIN_ROM_37 = 33'b000000001110100001111010001101010
    SIN_ROM_38 = 33'b000000001110111011000010101100010
    SIN_ROM_39 = 33'b000000001111010100001011001011010
    SIN_ROM_40 = 33'b000000001111101101010011101010010
    SIN_ROM_41 = 33'b000000010000000110011100001001001
    SIN_ROM_42 = 33'b000000010000011111100100101000000
    SIN_ROM_43 = 33'b000000010000111000101101000110111
    SIN_ROM_44 = 33'b000000010001010001110101100101110
    SIN_ROM_45 = 33'b000000010001101010111110000100100
    SIN_ROM_46 = 33'b000000010010000100000110100011010
    SIN_ROM_47 = 33'b000000010010011101001111000001111
    SIN_ROM_48 = 33'b000000010010110110010111100000100
    SIN_ROM_49 = 33'b000000010011001111011111111111001
    SIN_ROM_50 = 33'b000000010011101000101000011101110
    SIN_ROM_51 = 33'b000000010100000001110000111100010
    SIN_ROM_52 = 33'b000000010100011010111001011010101
    SIN_ROM_53 = 33'b000000010100110100000001111001000
    SIN_ROM_54 = 33'b000000010101001101001010010111011
    SIN_ROM_55 = 33'b000000010101100110010010110101110
    SIN_ROM_56 = 33'b000000010101111111011011010100000
    SIN_ROM_57 = 33'b000000010110011000100011110010001
    SIN_ROM_58 = 33'b000000010110110001101100010000010
    SIN_ROM_59 = 33'b000000010111001010110100101110011
    SIN_ROM_60 = 33'b000000010111100011111101001100011
    SIN_ROM_61 = 33'b000000010111111101000101101010011
    SIN_ROM_62 = 33'b000000011000010110001110001000011
    SIN_ROM_63 = 33'b000000011000101111010110100110001
    SIN_ROM_64 = 33'b000000011001001000011111000100000
    SIN_ROM_65 = 33'b000000011001100001100111100001110
    SIN_ROM_66 = 33'b000000011001111010101111111111011
    SIN_ROM_67 = 33'b000000011010010011111000011101000
    SIN_ROM_68 = 33'b000000011010101101000000111010100
    SIN_ROM_69 = 33'b000000011011000110001001011000000
    SIN_ROM_70 = 33'b000000011011011111010001110101100
    SIN_ROM_71 = 33'b000000011011111000011010010010111
    SIN_ROM_72 = 33'b000000011100010001100010110000001
    SIN_ROM_73 = 33'b000000011100101010101011001101011
    SIN_ROM_74 = 33'b000000011101000011110011101010100
    SIN_ROM_75 = 33'b000000011101011100111100000111101
    SIN_ROM_76 = 33'b000000011101110110000100100100101
    SIN_ROM_77 = 33'b000000011110001111001101000001100
    SIN_ROM_78 = 33'b000000011110101000010101011110011
    SIN_ROM_79 = 33'b000000011111000001011101111011001
    SIN_ROM_80 = 33'b000000011111011010100110010111111
    SIN_ROM_81 = 33'b000000011111110011101110110100100
    SIN_ROM_82 = 33'b000000100000001100110111010001001
    SIN_ROM_83 = 33'b000000100000100101111111101101101
    SIN_ROM_84 = 33'b000000100000111111001000001010000
    SIN_ROM_85 = 33'b000000100001011000010000100110011
    SIN_ROM_86 = 33'b000000100001110001011001000010101
    SIN_ROM_87 = 33'b000000100010001010100001011110110
    SIN_ROM_88 = 33'b000000100010100011101001111010111
    SIN_ROM_89 = 33'b000000100010111100110010010110111
    SIN_ROM_90 = 33'b000000100011010101111010110010110
    SIN_ROM_91 = 33'b000000100011101111000011001110101
    SIN_ROM_92 = 33'b000000100100001000001011101010011
    SIN_ROM_93 = 33'b000000100100100001010100000110000
    SIN_ROM_94 = 33'b000000100100111010011100100001101
    SIN_ROM_95 = 33'b000000100101010011100100111101000
    SIN_ROM_96 = 33'b000000100101101100101101011000100
    SIN_ROM_97 = 33'b000000100110000101110101110011110
    SIN_ROM_98 = 33'b000000100110011110111110001111000
    SIN_ROM_99 = 33'b000000100110111000000110101010001
    SIN_ROM_100 = 33'b000000100111010001001111000101001
    SIN_ROM_101 = 33'b000000100111101010010111100000000
    SIN_ROM_102 = 33'b000000101000000011011111111010111
    SIN_ROM_103 = 33'b000000101000011100101000010101101
    SIN_ROM_104 = 33'b000000101000110101110000110000010
    SIN_ROM_105 = 33'b000000101001001110111001001010110
    SIN_ROM_106 = 33'b000000101001101000000001100101010
    SIN_ROM_107 = 33'b000000101010000001001001111111101
    SIN_ROM_108 = 33'b000000101010011010010010011001110
    SIN_ROM_109 = 33'b000000101010110011011010110100000
    SIN_ROM_110 = 33'b000000101011001100100011001110000
    SIN_ROM_111 = 33'b000000101011100101101011100111111
    SIN_ROM_112 = 33'b000000101011111110110100000001110
    SIN_ROM_113 = 33'b000000101100010111111100011011100
    SIN_ROM_114 = 33'b000000101100110001000100110101001
    SIN_ROM_115 = 33'b000000101101001010001101001110101
    SIN_ROM_116 = 33'b000000101101100011010101101000000
    SIN_ROM_117 = 33'b000000101101111100011110000001010
    SIN_ROM_118 = 33'b000000101110010101100110011010100
    SIN_ROM_119 = 33'b000000101110101110101110110011100
    SIN_ROM_120 = 33'b000000101111000111110111001100100
    SIN_ROM_121 = 33'b000000101111100000111111100101010
    SIN_ROM_122 = 33'b000000101111111010000111111110000
    SIN_ROM_123 = 33'b000000110000010011010000010110101
    SIN_ROM_124 = 33'b000000110000101100011000101111001
    SIN_ROM_125 = 33'b000000110001000101100001000111100
    SIN_ROM_126 = 33'b000000110001011110101001011111110
    SIN_ROM_127 = 33'b000000110001110111110001110111111
    SIN_ROM_128 = 33'b000000110010010000111010001111111
    SIN_ROM_129 = 33'b000000110010101010000010100111110
    SIN_ROM_130 = 33'b000000110011000011001010111111101
    SIN_ROM_131 = 33'b000000110011011100010011010111010
    SIN_ROM_132 = 33'b000000110011110101011011101110110
    SIN_ROM_133 = 33'b000000110100001110100100000110001
    SIN_ROM_134 = 33'b000000110100100111101100011101011
    SIN_ROM_135 = 33'b000000110101000000110100110100101
    SIN_ROM_136 = 33'b000000110101011001111101001011101
    SIN_ROM_137 = 33'b000000110101110011000101100010100
    SIN_ROM_138 = 33'b000000110110001100001101111001010
    SIN_ROM_139 = 33'b000000110110100101010110001111111
    SIN_ROM_140 = 33'b000000110110111110011110100110011
    SIN_ROM_141 = 33'b000000110111010111100110111100110
    SIN_ROM_142 = 33'b000000110111110000101111010011000
    SIN_ROM_143 = 33'b000000111000001001110111101001001
    SIN_ROM_144 = 33'b000000111000100010111111111111000
    SIN_ROM_145 = 33'b000000111000111100001000010100111
    SIN_ROM_146 = 33'b000000111001010101010000101010101
    SIN_ROM_147 = 33'b000000111001101110011001000000001
    SIN_ROM_148 = 33'b000000111010000111100001010101100
    SIN_ROM_149 = 33'b000000111010100000101001101010111
    SIN_ROM_150 = 33'b000000111010111001110010000000000
    SIN_ROM_151 = 33'b000000111011010010111010010101000
    SIN_ROM_152 = 33'b000000111011101100000010101001110
    SIN_ROM_153 = 33'b000000111100000101001010111110100
    SIN_ROM_154 = 33'b000000111100011110010011010011001
    SIN_ROM_155 = 33'b000000111100110111011011100111100
    SIN_ROM_156 = 33'b000000111101010000100011111011110
    SIN_ROM_157 = 33'b000000111101101001101100001111111
    SIN_ROM_158 = 33'b000000111110000010110100100011111
    SIN_ROM_159 = 33'b000000111110011011111100110111101
    SIN_ROM_160 = 33'b000000111110110101000101001011011
    SIN_ROM_161 = 33'b000000111111001110001101011110111
    SIN_ROM_162 = 33'b000000111111100111010101110010010
    SIN_ROM_163 = 33'b000001000000000000011110000101100
    SIN_ROM_164 = 33'b000001000000011001100110011000100
    SIN_ROM_165 = 33'b000001000000110010101110101011011
    SIN_ROM_166 = 33'b000001000001001011110110111110001
    SIN_ROM_167 = 33'b000001000001100100111111010000110
    SIN_ROM_168 = 33'b000001000001111110000111100011001
    SIN_ROM_169 = 33'b000001000010010111001111110101100
    SIN_ROM_170 = 33'b000001000010110000011000000111101
    SIN_ROM_171 = 33'b000001000011001001100000011001100
    SIN_ROM_172 = 33'b000001000011100010101000101011011
    SIN_ROM_173 = 33'b000001000011111011110000111101000
    SIN_ROM_174 = 33'b000001000100010100111001001110011
    SIN_ROM_175 = 33'b000001000100101110000001011111110
    SIN_ROM_176 = 33'b000001000101000111001001110000111
    SIN_ROM_177 = 33'b000001000101100000010010000001111
    SIN_ROM_178 = 33'b000001000101111001011010010010101
    SIN_ROM_179 = 33'b000001000110010010100010100011010
    SIN_ROM_180 = 33'b000001000110101011101010110011110
    SIN_ROM_181 = 33'b000001000111000100110011000100000
    SIN_ROM_182 = 33'b000001000111011101111011010100001
    SIN_ROM_183 = 33'b000001000111110111000011100100001
    SIN_ROM_184 = 33'b000001001000010000001011110011111
    SIN_ROM_185 = 33'b000001001000101001010100000011100
    SIN_ROM_186 = 33'b000001001001000010011100010010111
    SIN_ROM_187 = 33'b000001001001011011100100100010001
    SIN_ROM_188 = 33'b000001001001110100101100110001010
    SIN_ROM_189 = 33'b000001001010001101110101000000001
    SIN_ROM_190 = 33'b000001001010100110111101001110111
    SIN_ROM_191 = 33'b000001001011000000000101011101011
    SIN_ROM_192 = 33'b000001001011011001001101101011110
    SIN_ROM_193 = 33'b000001001011110010010101111001111
    SIN_ROM_194 = 33'b000001001100001011011110000111111
    SIN_ROM_195 = 33'b000001001100100100100110010101110
    SIN_ROM_196 = 33'b000001001100111101101110100011011
    SIN_ROM_197 = 33'b000001001101010110110110110000110
    SIN_ROM_198 = 33'b000001001101101111111110111110000
    SIN_ROM_199 = 33'b000001001110001001000111001011001
    SIN_ROM_200 = 33'b000001001110100010001111011000000
    SIN_ROM_201 = 33'b000001001110111011010111100100101
    SIN_ROM_202 = 33'b000001001111010100011111110001001
    SIN_ROM_203 = 33'b000001001111101101100111111101100
    SIN_ROM_204 = 33'b000001010000000110110000001001101
    SIN_ROM_205 = 33'b000001010000011111111000010101100
    SIN_ROM_206 = 33'b000001010000111001000000100001010
    SIN_ROM_207 = 33'b000001010001010010001000101100110
    SIN_ROM_208 = 33'b000001010001101011010000111000001
    SIN_ROM_209 = 33'b000001010010000100011001000011010
    SIN_ROM_210 = 33'b000001010010011101100001001110010
    SIN_ROM_211 = 33'b000001010010110110101001011001000
    SIN_ROM_212 = 33'b000001010011001111110001100011100
    SIN_ROM_213 = 33'b000001010011101000111001101101111
    SIN_ROM_214 = 33'b000001010100000010000001111000000
    SIN_ROM_215 = 33'b000001010100011011001010000001111
    SIN_ROM_216 = 33'b000001010100110100010010001011101
    SIN_ROM_217 = 33'b000001010101001101011010010101010
    SIN_ROM_218 = 33'b000001010101100110100010011110100
    SIN_ROM_219 = 33'b000001010101111111101010100111101
    SIN_ROM_220 = 33'b000001010110011000110010110000100
    SIN_ROM_221 = 33'b000001010110110001111010111001010
    SIN_ROM_222 = 33'b000001010111001011000011000001110
    SIN_ROM_223 = 33'b000001010111100100001011001010000
    SIN_ROM_224 = 33'b000001010111111101010011010010001
    SIN_ROM_225 = 33'b000001011000010110011011011010000
    SIN_ROM_226 = 33'b000001011000101111100011100001101
    SIN_ROM_227 = 33'b000001011001001000101011101001001
    SIN_ROM_228 = 33'b000001011001100001110011110000010
    SIN_ROM_229 = 33'b000001011001111010111011110111010
    SIN_ROM_230 = 33'b000001011010010100000011111110001
    SIN_ROM_231 = 33'b000001011010101101001100000100101
    SIN_ROM_232 = 33'b000001011011000110010100001011000
    SIN_ROM_233 = 33'b000001011011011111011100010001001
    SIN_ROM_234 = 33'b000001011011111000100100010111001
    SIN_ROM_235 = 33'b000001011100010001101100011100110
    SIN_ROM_236 = 33'b000001011100101010110100100010010
    SIN_ROM_237 = 33'b000001011101000011111100100111100
    SIN_ROM_238 = 33'b000001011101011101000100101100100
    SIN_ROM_239 = 33'b000001011101110110001100110001010
    SIN_ROM_240 = 33'b000001011110001111010100110101111
    SIN_ROM_241 = 33'b000001011110101000011100111010010
    SIN_ROM_242 = 33'b000001011111000001100100111110011
    SIN_ROM_243 = 33'b000001011111011010101101000010010
    SIN_ROM_244 = 33'b000001011111110011110101000101111
    SIN_ROM_245 = 33'b000001100000001100111101001001010
    SIN_ROM_246 = 33'b000001100000100110000101001100100
    SIN_ROM_247 = 33'b000001100000111111001101001111100
    SIN_ROM_248 = 33'b000001100001011000010101010010001
    SIN_ROM_249 = 33'b000001100001110001011101010100101
    SIN_ROM_250 = 33'b000001100010001010100101010110111
    SIN_ROM_251 = 33'b000001100010100011101101011001000
    SIN_ROM_252 = 33'b000001100010111100110101011010110
    SIN_ROM_253 = 33'b000001100011010101111101011100010
    SIN_ROM_254 = 33'b000001100011101111000101011101101
    SIN_ROM_255 = 33'b000001100100001000001101011110101
    SIN_ROM_256 = 33'b000001100100100001010101011111100
    SIN_ROM_257 = 33'b000001100100111010011101100000000
    SIN_ROM_258 = 33'b000001100101010011100101100000011
    SIN_ROM_259 = 33'b000001100101101100101101100000100
    SIN_ROM_260 = 33'b000001100110000101110101100000011
    SIN_ROM_261 = 33'b000001100110011110111101100000000
    SIN_ROM_262 = 33'b000001100110111000000101011111010
    SIN_ROM_263 = 33'b000001100111010001001101011110011
    SIN_ROM_264 = 33'b000001100111101010010101011101010
    SIN_ROM_265 = 33'b000001101000000011011101011011111
    SIN_ROM_266 = 33'b000001101000011100100101011010010
    SIN_ROM_267 = 33'b000001101000110101101101011000011
    SIN_ROM_268 = 33'b000001101001001110110101010110010
    SIN_ROM_269 = 33'b000001101001100111111101010011110
    SIN_ROM_270 = 33'b000001101010000001000101010001001
    SIN_ROM_271 = 33'b000001101010011010001101001110010
    SIN_ROM_272 = 33'b000001101010110011010101001011001
    SIN_ROM_273 = 33'b000001101011001100011101000111101
    SIN_ROM_274 = 33'b000001101011100101100101000100000
    SIN_ROM_275 = 33'b000001101011111110101101000000000
    SIN_ROM_276 = 33'b000001101100010111110100111011111
    SIN_ROM_277 = 33'b000001101100110000111100110111011
    SIN_ROM_278 = 33'b000001101101001010000100110010101
    SIN_ROM_279 = 33'b000001101101100011001100101101101
    SIN_ROM_280 = 33'b000001101101111100010100101000011
    SIN_ROM_281 = 33'b000001101110010101011100100010111
    SIN_ROM_282 = 33'b000001101110101110100100011101001
    SIN_ROM_283 = 33'b000001101111000111101100010111001
    SIN_ROM_284 = 33'b000001101111100000110100010000110
    SIN_ROM_285 = 33'b000001101111111001111100001010001
    SIN_ROM_286 = 33'b000001110000010011000100000011011
    SIN_ROM_287 = 33'b000001110000101100001011111100010
    SIN_ROM_288 = 33'b000001110001000101010011110100110
    SIN_ROM_289 = 33'b000001110001011110011011101101001
    SIN_ROM_290 = 33'b000001110001110111100011100101010
    SIN_ROM_291 = 33'b000001110010010000101011011101000
    SIN_ROM_292 = 33'b000001110010101001110011010100100
    SIN_ROM_293 = 33'b000001110011000010111011001011110
    SIN_ROM_294 = 33'b000001110011011100000011000010101
    SIN_ROM_295 = 33'b000001110011110101001010111001011
    SIN_ROM_296 = 33'b000001110100001110010010101111110
    SIN_ROM_297 = 33'b000001110100100111011010100101111
    SIN_ROM_298 = 33'b000001110101000000100010011011110
    SIN_ROM_299 = 33'b000001110101011001101010010001010
    SIN_ROM_300 = 33'b000001110101110010110010000110100
    SIN_ROM_301 = 33'b000001110110001011111001111011100
    SIN_ROM_302 = 33'b000001110110100101000001110000010
    SIN_ROM_303 = 33'b000001110110111110001001100100101
    SIN_ROM_304 = 33'b000001110111010111010001011000110
    SIN_ROM_305 = 33'b000001110111110000011001001100101
    SIN_ROM_306 = 33'b000001111000001001100001000000001
    SIN_ROM_307 = 33'b000001111000100010101000110011100
    SIN_ROM_308 = 33'b000001111000111011110000100110011
    SIN_ROM_309 = 33'b000001111001010100111000011001001
    SIN_ROM_310 = 33'b000001111001101110000000001011100
    SIN_ROM_311 = 33'b000001111010000111000111111101101
    SIN_ROM_312 = 33'b000001111010100000001111101111011
    SIN_ROM_313 = 33'b000001111010111001010111100000111
    SIN_ROM_314 = 33'b000001111011010010011111010010001
    SIN_ROM_315 = 33'b000001111011101011100111000011000
    SIN_ROM_316 = 33'b000001111100000100101110110011101
    SIN_ROM_317 = 33'b000001111100011101110110100100000
    SIN_ROM_318 = 33'b000001111100110110111110010100000
    SIN_ROM_319 = 33'b000001111101010000000110000011110
    SIN_ROM_320 = 33'b000001111101101001001101110011001
    SIN_ROM_321 = 33'b000001111110000010010101100010010
    SIN_ROM_322 = 33'b000001111110011011011101010001000
    SIN_ROM_323 = 33'b000001111110110100100100111111100
    SIN_ROM_324 = 33'b000001111111001101101100101101110
    SIN_ROM_325 = 33'b000001111111100110110100011011101
    SIN_ROM_326 = 33'b000001111111111111111100001001010
    SIN_ROM_327 = 33'b000010000000011001000011110110100
    SIN_ROM_328 = 33'b000010000000110010001011100011100
    SIN_ROM_329 = 33'b000010000001001011010011010000001
    SIN_ROM_330 = 33'b000010000001100100011010111100100
    SIN_ROM_331 = 33'b000010000001111101100010101000100
    SIN_ROM_332 = 33'b000010000010010110101010010100010
    SIN_ROM_333 = 33'b000010000010101111110001111111101
    SIN_ROM_334 = 33'b000010000011001000111001101010110
    SIN_ROM_335 = 33'b000010000011100010000001010101100
    SIN_ROM_336 = 33'b000010000011111011001001000000000
    SIN_ROM_337 = 33'b000010000100010100010000101010001
    SIN_ROM_338 = 33'b000010000100101101011000010011111
    SIN_ROM_339 = 33'b000010000101000110011111111101011
    SIN_ROM_340 = 33'b000010000101011111100111100110101
    SIN_ROM_341 = 33'b000010000101111000101111001111100
    SIN_ROM_342 = 33'b000010000110010001110110111000000
    SIN_ROM_343 = 33'b000010000110101010111110100000010
    SIN_ROM_344 = 33'b000010000111000100000110001000001
    SIN_ROM_345 = 33'b000010000111011101001101101111101
    SIN_ROM_346 = 33'b000010000111110110010101010110111
    SIN_ROM_347 = 33'b000010001000001111011100111101110
    SIN_ROM_348 = 33'b000010001000101000100100100100011
    SIN_ROM_349 = 33'b000010001001000001101100001010101
    SIN_ROM_350 = 33'b000010001001011010110011110000100
    SIN_ROM_351 = 33'b000010001001110011111011...</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121018)] Set initial value to sin_rom_used[0] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121019)] Set initial value to sin_rom_used[1] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121020)] Set initial value to sin_rom_used[2] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121021)] Set initial value to sin_rom_used[3] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121022)] Set initial value to sin_rom_used[4] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121023)] Set initial value to sin_rom_used[5] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121024)] Set initial value to sin_rom_used[6] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121025)] Set initial value to sin_rom_used[7] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121026)] Set initial value to sin_rom_used[8] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121027)] Set initial value to sin_rom_used[9] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121028)] Set initial value to sin_rom_used[10] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121029)] Set initial value to sin_rom_used[11] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121030)] Set initial value to sin_rom_used[12] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121031)] Set initial value to sin_rom_used[13] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121032)] Set initial value to sin_rom_used[14] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121033)] Set initial value to sin_rom_used[15] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121034)] Set initial value to sin_rom_used[16] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121035)] Set initial value to sin_rom_used[17] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121036)] Set initial value to sin_rom_used[18] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121037)] Set initial value to sin_rom_used[19] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121038)] Set initial value to sin_rom_used[20] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121039)] Set initial value to sin_rom_used[21] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121040)] Set initial value to sin_rom_used[22] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121041)] Set initial value to sin_rom_used[23] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121042)] Set initial value to sin_rom_used[24] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121043)] Set initial value to sin_rom_used[25] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121044)] Set initial value to sin_rom_used[26] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121045)] Set initial value to sin_rom_used[27] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121046)] Set initial value to sin_rom_used[28] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121047)] Set initial value to sin_rom_used[29] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121048)] Set initial value to sin_rom_used[30] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121049)] Set initial value to sin_rom_used[31] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121050)] Set initial value to sin_rom_used[32] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121051)] Set initial value to sin_rom_used[33] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121052)] Set initial value to sin_rom_used[34] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121053)] Set initial value to sin_rom_used[35] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121054)] Set initial value to sin_rom_used[36] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121055)] Set initial value to sin_rom_used[37] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121056)] Set initial value to sin_rom_used[38] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121057)] Set initial value to sin_rom_used[39] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121058)] Set initial value to sin_rom_used[40] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121059)] Set initial value to sin_rom_used[41] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121060)] Set initial value to sin_rom_used[42] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121061)] Set initial value to sin_rom_used[43] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121062)] Set initial value to sin_rom_used[44] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121063)] Set initial value to sin_rom_used[45] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121064)] Set initial value to sin_rom_used[46] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121065)] Set initial value to sin_rom_used[47] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121066)] Set initial value to sin_rom_used[48] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121067)] Set initial value to sin_rom_used[49] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121068)] Set initial value to sin_rom_used[50] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121069)] Set initial value to sin_rom_used[51] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121070)] Set initial value to sin_rom_used[52] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121071)] Set initial value to sin_rom_used[53] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121072)] Set initial value to sin_rom_used[54] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121073)] Set initial value to sin_rom_used[55] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121074)] Set initial value to sin_rom_used[56] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121075)] Set initial value to sin_rom_used[57] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121076)] Set initial value to sin_rom_used[58] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121077)] Set initial value to sin_rom_used[59] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121078)] Set initial value to sin_rom_used[60] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121079)] Set initial value to sin_rom_used[61] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121080)] Set initial value to sin_rom_used[62] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121081)] Set initial value to sin_rom_used[63] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222407)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15269)] Elaborating instance u_comp_mult</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Elaborating module ipsxb_fft_comp_mult_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult} parameter value:
    A_WIDTH = 32'b00000000000000000000000000010101
    B_WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10771)] Elaborating instance u_comp_mult_t3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9105)] Elaborating module ipsxb_fft_comp_mult_t3_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3} parameter value:
    A_WIDTH = 32'b00000000000000000000000000010101
    B_WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9240)] Elaborating instance u_sreg_dly1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly1} parameter value:
    LATENCY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000101010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9290)] Elaborating instance u_sreg_dly2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9320)] Elaborating instance u_3mult_1_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000001
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9349)] Elaborating instance u_3mult_1_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9383)] Elaborating instance u_3mult_3_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9412)] Elaborating instance u_3mult_3_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9460)] Elaborating instance u_3mult_2_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b000
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9489)] Elaborating instance u_3mult_2_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 917)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15291)] Elaborating instance u_fft_comp_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Elaborating module ipsxb_fft_comp_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011100
    OUTPUT_WIDTH = 32'b00000000000000000000000000010101
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11059)] Elaborating instance u_re_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011100
    OUTPUT_WIDTH = 32'b00000000000000000000000000010101
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18413)] Elaborating instance u_rouning_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000001000
    TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 165)] Elaborating instance u_lut_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Elaborating module ipsxe_fft_lut_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011100
    B_WIDTH = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18426)] Elaborating instance u_din_sign_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11071)] Elaborating instance u_im_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011100
    OUTPUT_WIDTH = 32'b00000000000000000000000000010101
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15304)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001001
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000001001
    DATA_WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000001001
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001011
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13313)] Elaborating instance u_r22_dif_group</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Elaborating module ipsxb_fft_r22_dif_group_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    INPUT_WIDTH = 32'b00000000000000000000000000010101
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101
    GROUP_ID = 32'b00000000000000000000000000000010
    BF1_RAM_TYPE = 32'b00000000000000000000000000000000
    BF2_RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14887)] Elaborating instance u_r22_bf1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000100
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010101
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14546)] Elaborating instance u_r22bf_as_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Elaborating module ipsxb_fft_r22bf_as_paral_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000100
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010101
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14128)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14139)] Elaborating instance u_im_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14150)] Elaborating instance u_index_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_index_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14170)] Elaborating instance u_shift_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000100000
    DELAY = 32'b00000000000000000000000000011110
    WIDTH = 32'b00000000000000000000000000101100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000011110
    WIDTH = 32'b00000000000000000000000000101100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000011110
    DATA_WIDTH = 32'b00000000000000000000000000101100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000011110
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000101100
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000101100
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14189)] Elaborating instance u_r2bf_as_core</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Elaborating module ipsxb_fft_r2bf_as_core_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15456)] Elaborating instance u_r2bf_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010101
    B_WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010101
    B_WIDTH = 32'b00000000000000000000000000010101
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010101
    B_WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010101
    B_WIDTH = 32'b00000000000000000000000000010101
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15473)] Elaborating instance u_r2bf_subtractor</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010101
    B_WIDTH = 32'b00000000000000000000000000010101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14206)] Elaborating instance u_re_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14217)] Elaborating instance u_im_output_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_output_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14259)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14911)] Elaborating instance u_r22_mult_by_j</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Elaborating module ipsxe_fft_r22_mult_by_j_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_mult_by_j} parameter value:
    INPUT_WIDTH = 32'b00000000000000000000000000010110
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14934)] Elaborating instance u_r22_bf2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000101
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010110
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14521)] Elaborating instance u_r22bf_as_multi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Elaborating module ipsxb_fft_r22bf_as_multi_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000101
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010110
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13669)] Elaborating instance u_shift_ram_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000010000
    DELAY = 32'b00000000000000000000000000010000
    WIDTH = 32'b00000000000000000000000000101101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000010000
    WIDTH = 32'b00000000000000000000000000101101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000010000
    DATA_WIDTH = 32'b00000000000000000000000000101101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000010000
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000101101
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13683)] Elaborating instance u_shift_ram_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000010000
    DELAY = 32'b00000000000000000000000000010000
    WIDTH = 32'b00000000000000000000000000101100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000010000
    WIDTH = 32'b00000000000000000000000000101100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000010000
    DATA_WIDTH = 32'b00000000000000000000000000101100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000010000
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000101100
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101100
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13713)] Elaborating instance u_r2bf_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010110
    B_WIDTH = 32'b00000000000000000000000000010110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010110
    B_WIDTH = 32'b00000000000000000000000000010110
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010110
    B_WIDTH = 32'b00000000000000000000000000010110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010110
    B_WIDTH = 32'b00000000000000000000000000010110
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13760)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14965)] Elaborating instance u_r22_mult_by_twiddle</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15170)] Elaborating module ipsxb_fft_r22_mult_by_twiddle_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    GROUP_ID = 32'b00000000000000000000000000000010
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101
    INPUT_WIDTH = 32'b00000000000000000000000000010111
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15255)] Elaborating instance u_twiddle_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Elaborating module ipsxe_fft_twiddle_gen_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000010
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222394)] Elaborating instance u_sin_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Elaborating module ipsxe_fft_sin_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000010
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221923)] Elaborating instance u_sin_distram_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Elaborating module ipsxe_fft_sin_distram_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000010
    SIN_ROM_0 = 33'b000000000000000000000000000000000
    SIN_ROM_1 = 33'b000000000000011001001000011111110
    SIN_ROM_2 = 33'b000000000000110010010000111111011
    SIN_ROM_3 = 33'b000000000001001011011001011111001
    SIN_ROM_4 = 33'b000000000001100100100001111110111
    SIN_ROM_5 = 33'b000000000001111101101010011110100
    SIN_ROM_6 = 33'b000000000010010110110010111110010
    SIN_ROM_7 = 33'b000000000010101111111011011101111
    SIN_ROM_8 = 33'b000000000011001001000011111101101
    SIN_ROM_9 = 33'b000000000011100010001100011101010
    SIN_ROM_10 = 33'b000000000011111011010100111100111
    SIN_ROM_11 = 33'b000000000100010100011101011100101
    SIN_ROM_12 = 33'b000000000100101101100101111100010
    SIN_ROM_13 = 33'b000000000101000110101110011011111
    SIN_ROM_14 = 33'b000000000101011111110110111011100
    SIN_ROM_15 = 33'b000000000101111000111111011011001
    SIN_ROM_16 = 33'b000000000110010010000111111010101
    SIN_ROM_17 = 33'b000000000110101011010000011010010
    SIN_ROM_18 = 33'b000000000111000100011000111001111
    SIN_ROM_19 = 33'b000000000111011101100001011001011
    SIN_ROM_20 = 33'b000000000111110110101001111000111
    SIN_ROM_21 = 33'b000000001000001111110010011000011
    SIN_ROM_22 = 33'b000000001000101000111010110111111
    SIN_ROM_23 = 33'b000000001001000010000011010111011
    SIN_ROM_24 = 33'b000000001001011011001011110110111
    SIN_ROM_25 = 33'b000000001001110100010100010110010
    SIN_ROM_26 = 33'b000000001010001101011100110101101
    SIN_ROM_27 = 33'b000000001010100110100101010101000
    SIN_ROM_28 = 33'b000000001010111111101101110100011
    SIN_ROM_29 = 33'b000000001011011000110110010011110
    SIN_ROM_30 = 33'b000000001011110001111110110011000
    SIN_ROM_31 = 33'b000000001100001011000111010010010
    SIN_ROM_32 = 33'b000000001100100100001111110001100
    SIN_ROM_33 = 33'b000000001100111101011000010000110
    SIN_ROM_34 = 33'b000000001101010110100000101111111
    SIN_ROM_35 = 33'b000000001101101111101001001111000
    SIN_ROM_36 = 33'b000000001110001000110001101110001
    SIN_ROM_37 = 33'b000000001110100001111010001101010
    SIN_ROM_38 = 33'b000000001110111011000010101100010
    SIN_ROM_39 = 33'b000000001111010100001011001011010
    SIN_ROM_40 = 33'b000000001111101101010011101010010
    SIN_ROM_41 = 33'b000000010000000110011100001001001
    SIN_ROM_42 = 33'b000000010000011111100100101000000
    SIN_ROM_43 = 33'b000000010000111000101101000110111
    SIN_ROM_44 = 33'b000000010001010001110101100101110
    SIN_ROM_45 = 33'b000000010001101010111110000100100
    SIN_ROM_46 = 33'b000000010010000100000110100011010
    SIN_ROM_47 = 33'b000000010010011101001111000001111
    SIN_ROM_48 = 33'b000000010010110110010111100000100
    SIN_ROM_49 = 33'b000000010011001111011111111111001
    SIN_ROM_50 = 33'b000000010011101000101000011101110
    SIN_ROM_51 = 33'b000000010100000001110000111100010
    SIN_ROM_52 = 33'b000000010100011010111001011010101
    SIN_ROM_53 = 33'b000000010100110100000001111001000
    SIN_ROM_54 = 33'b000000010101001101001010010111011
    SIN_ROM_55 = 33'b000000010101100110010010110101110
    SIN_ROM_56 = 33'b000000010101111111011011010100000
    SIN_ROM_57 = 33'b000000010110011000100011110010001
    SIN_ROM_58 = 33'b000000010110110001101100010000010
    SIN_ROM_59 = 33'b000000010111001010110100101110011
    SIN_ROM_60 = 33'b000000010111100011111101001100011
    SIN_ROM_61 = 33'b000000010111111101000101101010011
    SIN_ROM_62 = 33'b000000011000010110001110001000011
    SIN_ROM_63 = 33'b000000011000101111010110100110001
    SIN_ROM_64 = 33'b000000011001001000011111000100000
    SIN_ROM_65 = 33'b000000011001100001100111100001110
    SIN_ROM_66 = 33'b000000011001111010101111111111011
    SIN_ROM_67 = 33'b000000011010010011111000011101000
    SIN_ROM_68 = 33'b000000011010101101000000111010100
    SIN_ROM_69 = 33'b000000011011000110001001011000000
    SIN_ROM_70 = 33'b000000011011011111010001110101100
    SIN_ROM_71 = 33'b000000011011111000011010010010111
    SIN_ROM_72 = 33'b000000011100010001100010110000001
    SIN_ROM_73 = 33'b000000011100101010101011001101011
    SIN_ROM_74 = 33'b000000011101000011110011101010100
    SIN_ROM_75 = 33'b000000011101011100111100000111101
    SIN_ROM_76 = 33'b000000011101110110000100100100101
    SIN_ROM_77 = 33'b000000011110001111001101000001100
    SIN_ROM_78 = 33'b000000011110101000010101011110011
    SIN_ROM_79 = 33'b000000011111000001011101111011001
    SIN_ROM_80 = 33'b000000011111011010100110010111111
    SIN_ROM_81 = 33'b000000011111110011101110110100100
    SIN_ROM_82 = 33'b000000100000001100110111010001001
    SIN_ROM_83 = 33'b000000100000100101111111101101101
    SIN_ROM_84 = 33'b000000100000111111001000001010000
    SIN_ROM_85 = 33'b000000100001011000010000100110011
    SIN_ROM_86 = 33'b000000100001110001011001000010101
    SIN_ROM_87 = 33'b000000100010001010100001011110110
    SIN_ROM_88 = 33'b000000100010100011101001111010111
    SIN_ROM_89 = 33'b000000100010111100110010010110111
    SIN_ROM_90 = 33'b000000100011010101111010110010110
    SIN_ROM_91 = 33'b000000100011101111000011001110101
    SIN_ROM_92 = 33'b000000100100001000001011101010011
    SIN_ROM_93 = 33'b000000100100100001010100000110000
    SIN_ROM_94 = 33'b000000100100111010011100100001101
    SIN_ROM_95 = 33'b000000100101010011100100111101000
    SIN_ROM_96 = 33'b000000100101101100101101011000100
    SIN_ROM_97 = 33'b000000100110000101110101110011110
    SIN_ROM_98 = 33'b000000100110011110111110001111000
    SIN_ROM_99 = 33'b000000100110111000000110101010001
    SIN_ROM_100 = 33'b000000100111010001001111000101001
    SIN_ROM_101 = 33'b000000100111101010010111100000000
    SIN_ROM_102 = 33'b000000101000000011011111111010111
    SIN_ROM_103 = 33'b000000101000011100101000010101101
    SIN_ROM_104 = 33'b000000101000110101110000110000010
    SIN_ROM_105 = 33'b000000101001001110111001001010110
    SIN_ROM_106 = 33'b000000101001101000000001100101010
    SIN_ROM_107 = 33'b000000101010000001001001111111101
    SIN_ROM_108 = 33'b000000101010011010010010011001110
    SIN_ROM_109 = 33'b000000101010110011011010110100000
    SIN_ROM_110 = 33'b000000101011001100100011001110000
    SIN_ROM_111 = 33'b000000101011100101101011100111111
    SIN_ROM_112 = 33'b000000101011111110110100000001110
    SIN_ROM_113 = 33'b000000101100010111111100011011100
    SIN_ROM_114 = 33'b000000101100110001000100110101001
    SIN_ROM_115 = 33'b000000101101001010001101001110101
    SIN_ROM_116 = 33'b000000101101100011010101101000000
    SIN_ROM_117 = 33'b000000101101111100011110000001010
    SIN_ROM_118 = 33'b000000101110010101100110011010100
    SIN_ROM_119 = 33'b000000101110101110101110110011100
    SIN_ROM_120 = 33'b000000101111000111110111001100100
    SIN_ROM_121 = 33'b000000101111100000111111100101010
    SIN_ROM_122 = 33'b000000101111111010000111111110000
    SIN_ROM_123 = 33'b000000110000010011010000010110101
    SIN_ROM_124 = 33'b000000110000101100011000101111001
    SIN_ROM_125 = 33'b000000110001000101100001000111100
    SIN_ROM_126 = 33'b000000110001011110101001011111110
    SIN_ROM_127 = 33'b000000110001110111110001110111111
    SIN_ROM_128 = 33'b000000110010010000111010001111111
    SIN_ROM_129 = 33'b000000110010101010000010100111110
    SIN_ROM_130 = 33'b000000110011000011001010111111101
    SIN_ROM_131 = 33'b000000110011011100010011010111010
    SIN_ROM_132 = 33'b000000110011110101011011101110110
    SIN_ROM_133 = 33'b000000110100001110100100000110001
    SIN_ROM_134 = 33'b000000110100100111101100011101011
    SIN_ROM_135 = 33'b000000110101000000110100110100101
    SIN_ROM_136 = 33'b000000110101011001111101001011101
    SIN_ROM_137 = 33'b000000110101110011000101100010100
    SIN_ROM_138 = 33'b000000110110001100001101111001010
    SIN_ROM_139 = 33'b000000110110100101010110001111111
    SIN_ROM_140 = 33'b000000110110111110011110100110011
    SIN_ROM_141 = 33'b000000110111010111100110111100110
    SIN_ROM_142 = 33'b000000110111110000101111010011000
    SIN_ROM_143 = 33'b000000111000001001110111101001001
    SIN_ROM_144 = 33'b000000111000100010111111111111000
    SIN_ROM_145 = 33'b000000111000111100001000010100111
    SIN_ROM_146 = 33'b000000111001010101010000101010101
    SIN_ROM_147 = 33'b000000111001101110011001000000001
    SIN_ROM_148 = 33'b000000111010000111100001010101100
    SIN_ROM_149 = 33'b000000111010100000101001101010111
    SIN_ROM_150 = 33'b000000111010111001110010000000000
    SIN_ROM_151 = 33'b000000111011010010111010010101000
    SIN_ROM_152 = 33'b000000111011101100000010101001110
    SIN_ROM_153 = 33'b000000111100000101001010111110100
    SIN_ROM_154 = 33'b000000111100011110010011010011001
    SIN_ROM_155 = 33'b000000111100110111011011100111100
    SIN_ROM_156 = 33'b000000111101010000100011111011110
    SIN_ROM_157 = 33'b000000111101101001101100001111111
    SIN_ROM_158 = 33'b000000111110000010110100100011111
    SIN_ROM_159 = 33'b000000111110011011111100110111101
    SIN_ROM_160 = 33'b000000111110110101000101001011011
    SIN_ROM_161 = 33'b000000111111001110001101011110111
    SIN_ROM_162 = 33'b000000111111100111010101110010010
    SIN_ROM_163 = 33'b000001000000000000011110000101100
    SIN_ROM_164 = 33'b000001000000011001100110011000100
    SIN_ROM_165 = 33'b000001000000110010101110101011011
    SIN_ROM_166 = 33'b000001000001001011110110111110001
    SIN_ROM_167 = 33'b000001000001100100111111010000110
    SIN_ROM_168 = 33'b000001000001111110000111100011001
    SIN_ROM_169 = 33'b000001000010010111001111110101100
    SIN_ROM_170 = 33'b000001000010110000011000000111101
    SIN_ROM_171 = 33'b000001000011001001100000011001100
    SIN_ROM_172 = 33'b000001000011100010101000101011011
    SIN_ROM_173 = 33'b000001000011111011110000111101000
    SIN_ROM_174 = 33'b000001000100010100111001001110011
    SIN_ROM_175 = 33'b000001000100101110000001011111110
    SIN_ROM_176 = 33'b000001000101000111001001110000111
    SIN_ROM_177 = 33'b000001000101100000010010000001111
    SIN_ROM_178 = 33'b000001000101111001011010010010101
    SIN_ROM_179 = 33'b000001000110010010100010100011010
    SIN_ROM_180 = 33'b000001000110101011101010110011110
    SIN_ROM_181 = 33'b000001000111000100110011000100000
    SIN_ROM_182 = 33'b000001000111011101111011010100001
    SIN_ROM_183 = 33'b000001000111110111000011100100001
    SIN_ROM_184 = 33'b000001001000010000001011110011111
    SIN_ROM_185 = 33'b000001001000101001010100000011100
    SIN_ROM_186 = 33'b000001001001000010011100010010111
    SIN_ROM_187 = 33'b000001001001011011100100100010001
    SIN_ROM_188 = 33'b000001001001110100101100110001010
    SIN_ROM_189 = 33'b000001001010001101110101000000001
    SIN_ROM_190 = 33'b000001001010100110111101001110111
    SIN_ROM_191 = 33'b000001001011000000000101011101011
    SIN_ROM_192 = 33'b000001001011011001001101101011110
    SIN_ROM_193 = 33'b000001001011110010010101111001111
    SIN_ROM_194 = 33'b000001001100001011011110000111111
    SIN_ROM_195 = 33'b000001001100100100100110010101110
    SIN_ROM_196 = 33'b000001001100111101101110100011011
    SIN_ROM_197 = 33'b000001001101010110110110110000110
    SIN_ROM_198 = 33'b000001001101101111111110111110000
    SIN_ROM_199 = 33'b000001001110001001000111001011001
    SIN_ROM_200 = 33'b000001001110100010001111011000000
    SIN_ROM_201 = 33'b000001001110111011010111100100101
    SIN_ROM_202 = 33'b000001001111010100011111110001001
    SIN_ROM_203 = 33'b000001001111101101100111111101100
    SIN_ROM_204 = 33'b000001010000000110110000001001101
    SIN_ROM_205 = 33'b000001010000011111111000010101100
    SIN_ROM_206 = 33'b000001010000111001000000100001010
    SIN_ROM_207 = 33'b000001010001010010001000101100110
    SIN_ROM_208 = 33'b000001010001101011010000111000001
    SIN_ROM_209 = 33'b000001010010000100011001000011010
    SIN_ROM_210 = 33'b000001010010011101100001001110010
    SIN_ROM_211 = 33'b000001010010110110101001011001000
    SIN_ROM_212 = 33'b000001010011001111110001100011100
    SIN_ROM_213 = 33'b000001010011101000111001101101111
    SIN_ROM_214 = 33'b000001010100000010000001111000000
    SIN_ROM_215 = 33'b000001010100011011001010000001111
    SIN_ROM_216 = 33'b000001010100110100010010001011101
    SIN_ROM_217 = 33'b000001010101001101011010010101010
    SIN_ROM_218 = 33'b000001010101100110100010011110100
    SIN_ROM_219 = 33'b000001010101111111101010100111101
    SIN_ROM_220 = 33'b000001010110011000110010110000100
    SIN_ROM_221 = 33'b000001010110110001111010111001010
    SIN_ROM_222 = 33'b000001010111001011000011000001110
    SIN_ROM_223 = 33'b000001010111100100001011001010000
    SIN_ROM_224 = 33'b000001010111111101010011010010001
    SIN_ROM_225 = 33'b000001011000010110011011011010000
    SIN_ROM_226 = 33'b000001011000101111100011100001101
    SIN_ROM_227 = 33'b000001011001001000101011101001001
    SIN_ROM_228 = 33'b000001011001100001110011110000010
    SIN_ROM_229 = 33'b000001011001111010111011110111010
    SIN_ROM_230 = 33'b000001011010010100000011111110001
    SIN_ROM_231 = 33'b000001011010101101001100000100101
    SIN_ROM_232 = 33'b000001011011000110010100001011000
    SIN_ROM_233 = 33'b000001011011011111011100010001001
    SIN_ROM_234 = 33'b000001011011111000100100010111001
    SIN_ROM_235 = 33'b000001011100010001101100011100110
    SIN_ROM_236 = 33'b000001011100101010110100100010010
    SIN_ROM_237 = 33'b000001011101000011111100100111100
    SIN_ROM_238 = 33'b000001011101011101000100101100100
    SIN_ROM_239 = 33'b000001011101110110001100110001010
    SIN_ROM_240 = 33'b000001011110001111010100110101111
    SIN_ROM_241 = 33'b000001011110101000011100111010010
    SIN_ROM_242 = 33'b000001011111000001100100111110011
    SIN_ROM_243 = 33'b000001011111011010101101000010010
    SIN_ROM_244 = 33'b000001011111110011110101000101111
    SIN_ROM_245 = 33'b000001100000001100111101001001010
    SIN_ROM_246 = 33'b000001100000100110000101001100100
    SIN_ROM_247 = 33'b000001100000111111001101001111100
    SIN_ROM_248 = 33'b000001100001011000010101010010001
    SIN_ROM_249 = 33'b000001100001110001011101010100101
    SIN_ROM_250 = 33'b000001100010001010100101010110111
    SIN_ROM_251 = 33'b000001100010100011101101011001000
    SIN_ROM_252 = 33'b000001100010111100110101011010110
    SIN_ROM_253 = 33'b000001100011010101111101011100010
    SIN_ROM_254 = 33'b000001100011101111000101011101101
    SIN_ROM_255 = 33'b000001100100001000001101011110101
    SIN_ROM_256 = 33'b000001100100100001010101011111100
    SIN_ROM_257 = 33'b000001100100111010011101100000000
    SIN_ROM_258 = 33'b000001100101010011100101100000011
    SIN_ROM_259 = 33'b000001100101101100101101100000100
    SIN_ROM_260 = 33'b000001100110000101110101100000011
    SIN_ROM_261 = 33'b000001100110011110111101100000000
    SIN_ROM_262 = 33'b000001100110111000000101011111010
    SIN_ROM_263 = 33'b000001100111010001001101011110011
    SIN_ROM_264 = 33'b000001100111101010010101011101010
    SIN_ROM_265 = 33'b000001101000000011011101011011111
    SIN_ROM_266 = 33'b000001101000011100100101011010010
    SIN_ROM_267 = 33'b000001101000110101101101011000011
    SIN_ROM_268 = 33'b000001101001001110110101010110010
    SIN_ROM_269 = 33'b000001101001100111111101010011110
    SIN_ROM_270 = 33'b000001101010000001000101010001001
    SIN_ROM_271 = 33'b000001101010011010001101001110010
    SIN_ROM_272 = 33'b000001101010110011010101001011001
    SIN_ROM_273 = 33'b000001101011001100011101000111101
    SIN_ROM_274 = 33'b000001101011100101100101000100000
    SIN_ROM_275 = 33'b000001101011111110101101000000000
    SIN_ROM_276 = 33'b000001101100010111110100111011111
    SIN_ROM_277 = 33'b000001101100110000111100110111011
    SIN_ROM_278 = 33'b000001101101001010000100110010101
    SIN_ROM_279 = 33'b000001101101100011001100101101101
    SIN_ROM_280 = 33'b000001101101111100010100101000011
    SIN_ROM_281 = 33'b000001101110010101011100100010111
    SIN_ROM_282 = 33'b000001101110101110100100011101001
    SIN_ROM_283 = 33'b000001101111000111101100010111001
    SIN_ROM_284 = 33'b000001101111100000110100010000110
    SIN_ROM_285 = 33'b000001101111111001111100001010001
    SIN_ROM_286 = 33'b000001110000010011000100000011011
    SIN_ROM_287 = 33'b000001110000101100001011111100010
    SIN_ROM_288 = 33'b000001110001000101010011110100110
    SIN_ROM_289 = 33'b000001110001011110011011101101001
    SIN_ROM_290 = 33'b000001110001110111100011100101010
    SIN_ROM_291 = 33'b000001110010010000101011011101000
    SIN_ROM_292 = 33'b000001110010101001110011010100100
    SIN_ROM_293 = 33'b000001110011000010111011001011110
    SIN_ROM_294 = 33'b000001110011011100000011000010101
    SIN_ROM_295 = 33'b000001110011110101001010111001011
    SIN_ROM_296 = 33'b000001110100001110010010101111110
    SIN_ROM_297 = 33'b000001110100100111011010100101111
    SIN_ROM_298 = 33'b000001110101000000100010011011110
    SIN_ROM_299 = 33'b000001110101011001101010010001010
    SIN_ROM_300 = 33'b000001110101110010110010000110100
    SIN_ROM_301 = 33'b000001110110001011111001111011100
    SIN_ROM_302 = 33'b000001110110100101000001110000010
    SIN_ROM_303 = 33'b000001110110111110001001100100101
    SIN_ROM_304 = 33'b000001110111010111010001011000110
    SIN_ROM_305 = 33'b000001110111110000011001001100101
    SIN_ROM_306 = 33'b000001111000001001100001000000001
    SIN_ROM_307 = 33'b000001111000100010101000110011100
    SIN_ROM_308 = 33'b000001111000111011110000100110011
    SIN_ROM_309 = 33'b000001111001010100111000011001001
    SIN_ROM_310 = 33'b000001111001101110000000001011100
    SIN_ROM_311 = 33'b000001111010000111000111111101101
    SIN_ROM_312 = 33'b000001111010100000001111101111011
    SIN_ROM_313 = 33'b000001111010111001010111100000111
    SIN_ROM_314 = 33'b000001111011010010011111010010001
    SIN_ROM_315 = 33'b000001111011101011100111000011000
    SIN_ROM_316 = 33'b000001111100000100101110110011101
    SIN_ROM_317 = 33'b000001111100011101110110100100000
    SIN_ROM_318 = 33'b000001111100110110111110010100000
    SIN_ROM_319 = 33'b000001111101010000000110000011110
    SIN_ROM_320 = 33'b000001111101101001001101110011001
    SIN_ROM_321 = 33'b000001111110000010010101100010010
    SIN_ROM_322 = 33'b000001111110011011011101010001000
    SIN_ROM_323 = 33'b000001111110110100100100111111100
    SIN_ROM_324 = 33'b000001111111001101101100101101110
    SIN_ROM_325 = 33'b000001111111100110110100011011101
    SIN_ROM_326 = 33'b000001111111111111111100001001010
    SIN_ROM_327 = 33'b000010000000011001000011110110100
    SIN_ROM_328 = 33'b000010000000110010001011100011100
    SIN_ROM_329 = 33'b000010000001001011010011010000001
    SIN_ROM_330 = 33'b000010000001100100011010111100100
    SIN_ROM_331 = 33'b000010000001111101100010101000100
    SIN_ROM_332 = 33'b000010000010010110101010010100010
    SIN_ROM_333 = 33'b000010000010101111110001111111101
    SIN_ROM_334 = 33'b000010000011001000111001101010110
    SIN_ROM_335 = 33'b000010000011100010000001010101100
    SIN_ROM_336 = 33'b000010000011111011001001000000000
    SIN_ROM_337 = 33'b000010000100010100010000101010001
    SIN_ROM_338 = 33'b000010000100101101011000010011111
    SIN_ROM_339 = 33'b000010000101000110011111111101011
    SIN_ROM_340 = 33'b000010000101011111100111100110101
    SIN_ROM_341 = 33'b000010000101111000101111001111100
    SIN_ROM_342 = 33'b000010000110010001110110111000000
    SIN_ROM_343 = 33'b000010000110101010111110100000010
    SIN_ROM_344 = 33'b000010000111000100000110001000001
    SIN_ROM_345 = 33'b000010000111011101001101101111101
    SIN_ROM_346 = 33'b000010000111110110010101010110111
    SIN_ROM_347 = 33'b000010001000001111011100111101110
    SIN_ROM_348 = 33'b000010001000101000100100100100011
    SIN_ROM_349 = 33'b000010001001000001101100001010101
    SIN_ROM_350 = 33'b000010001001011010110011110000100
    SIN_ROM_351 = 33'b000010001001110011111011...</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121122)] Set initial value to sin_rom_used[0] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121123)] Set initial value to sin_rom_used[1] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121124)] Set initial value to sin_rom_used[2] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121125)] Set initial value to sin_rom_used[3] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121126)] Set initial value to sin_rom_used[4] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121127)] Set initial value to sin_rom_used[5] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121128)] Set initial value to sin_rom_used[6] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121129)] Set initial value to sin_rom_used[7] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121130)] Set initial value to sin_rom_used[8] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121131)] Set initial value to sin_rom_used[9] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121132)] Set initial value to sin_rom_used[10] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121133)] Set initial value to sin_rom_used[11] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121134)] Set initial value to sin_rom_used[12] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121135)] Set initial value to sin_rom_used[13] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121136)] Set initial value to sin_rom_used[14] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121137)] Set initial value to sin_rom_used[15] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222407)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15269)] Elaborating instance u_comp_mult</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Elaborating module ipsxb_fft_comp_mult_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult} parameter value:
    A_WIDTH = 32'b00000000000000000000000000010111
    B_WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10771)] Elaborating instance u_comp_mult_t3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9105)] Elaborating module ipsxb_fft_comp_mult_t3_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3} parameter value:
    A_WIDTH = 32'b00000000000000000000000000010111
    B_WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9240)] Elaborating instance u_sreg_dly1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly1} parameter value:
    LATENCY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000101110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9290)] Elaborating instance u_sreg_dly2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9320)] Elaborating instance u_3mult_1_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000001
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9349)] Elaborating instance u_3mult_1_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9383)] Elaborating instance u_3mult_3_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9412)] Elaborating instance u_3mult_3_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9460)] Elaborating instance u_3mult_2_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b000
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9489)] Elaborating instance u_3mult_2_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15291)] Elaborating instance u_fft_comp_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Elaborating module ipsxb_fft_comp_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011110
    OUTPUT_WIDTH = 32'b00000000000000000000000000010111
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11059)] Elaborating instance u_re_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011110
    OUTPUT_WIDTH = 32'b00000000000000000000000000010111
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18413)] Elaborating instance u_rouning_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011110
    B_WIDTH = 32'b00000000000000000000000000001000
    TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 165)] Elaborating instance u_lut_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Elaborating module ipsxe_fft_lut_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011110
    B_WIDTH = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18426)] Elaborating instance u_din_sign_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11071)] Elaborating instance u_im_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011110
    OUTPUT_WIDTH = 32'b00000000000000000000000000010111
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15304)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001001
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13313)] Elaborating instance u_r22_dif_group</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Elaborating module ipsxb_fft_r22_dif_group_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    INPUT_WIDTH = 32'b00000000000000000000000000010111
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101
    GROUP_ID = 32'b00000000000000000000000000000011
    BF1_RAM_TYPE = 32'b00000000000000000000000000000000
    BF2_RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14887)] Elaborating instance u_r22_bf1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000110
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010111
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14521)] Elaborating instance u_r22bf_as_multi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Elaborating module ipsxb_fft_r22bf_as_multi_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000110
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000010111
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13669)] Elaborating instance u_shift_ram_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000001000
    DELAY = 32'b00000000000000000000000000001000
    WIDTH = 32'b00000000000000000000000000101111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001000
    WIDTH = 32'b00000000000000000000000000101111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000001000
    DATA_WIDTH = 32'b00000000000000000000000000101111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000001000
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000101111
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101111
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13683)] Elaborating instance u_shift_ram_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000001000
    DELAY = 32'b00000000000000000000000000001000
    WIDTH = 32'b00000000000000000000000000101110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001000
    WIDTH = 32'b00000000000000000000000000101110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000001000
    DATA_WIDTH = 32'b00000000000000000000000000101110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000001000
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000101110
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101110
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13713)] Elaborating instance u_r2bf_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010111
    B_WIDTH = 32'b00000000000000000000000000010111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010111
    B_WIDTH = 32'b00000000000000000000000000010111
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010111
    B_WIDTH = 32'b00000000000000000000000000010111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000010111
    B_WIDTH = 32'b00000000000000000000000000010111
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13760)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14911)] Elaborating instance u_r22_mult_by_j</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Elaborating module ipsxe_fft_r22_mult_by_j_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_mult_by_j} parameter value:
    INPUT_WIDTH = 32'b00000000000000000000000000011000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14934)] Elaborating instance u_r22_bf2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000111
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000011000
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14521)] Elaborating instance u_r22bf_as_multi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Elaborating module ipsxb_fft_r22bf_as_multi_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000000111
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000011000
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13669)] Elaborating instance u_shift_ram_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000000100
    DELAY = 32'b00000000000000000000000000000100
    WIDTH = 32'b00000000000000000000000000110001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000100
    WIDTH = 32'b00000000000000000000000000110001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000110001
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13683)] Elaborating instance u_shift_ram_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000000100
    DELAY = 32'b00000000000000000000000000000100
    WIDTH = 32'b00000000000000000000000000110000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000100
    WIDTH = 32'b00000000000000000000000000110000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000110000
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13713)] Elaborating instance u_r2bf_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011000
    B_WIDTH = 32'b00000000000000000000000000011000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011000
    B_WIDTH = 32'b00000000000000000000000000011000
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011000
    B_WIDTH = 32'b00000000000000000000000000011000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011000
    B_WIDTH = 32'b00000000000000000000000000011000
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13760)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14965)] Elaborating instance u_r22_mult_by_twiddle</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15170)] Elaborating module ipsxb_fft_r22_mult_by_twiddle_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    GROUP_ID = 32'b00000000000000000000000000000011
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101
    INPUT_WIDTH = 32'b00000000000000000000000000011001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15255)] Elaborating instance u_twiddle_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Elaborating module ipsxe_fft_twiddle_gen_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000011
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222394)] Elaborating instance u_sin_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Elaborating module ipsxe_fft_sin_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000011
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221923)] Elaborating instance u_sin_distram_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Elaborating module ipsxe_fft_sin_distram_rom_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom} parameter value:
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000011
    SIN_ROM_0 = 33'b000000000000000000000000000000000
    SIN_ROM_1 = 33'b000000000000011001001000011111110
    SIN_ROM_2 = 33'b000000000000110010010000111111011
    SIN_ROM_3 = 33'b000000000001001011011001011111001
    SIN_ROM_4 = 33'b000000000001100100100001111110111
    SIN_ROM_5 = 33'b000000000001111101101010011110100
    SIN_ROM_6 = 33'b000000000010010110110010111110010
    SIN_ROM_7 = 33'b000000000010101111111011011101111
    SIN_ROM_8 = 33'b000000000011001001000011111101101
    SIN_ROM_9 = 33'b000000000011100010001100011101010
    SIN_ROM_10 = 33'b000000000011111011010100111100111
    SIN_ROM_11 = 33'b000000000100010100011101011100101
    SIN_ROM_12 = 33'b000000000100101101100101111100010
    SIN_ROM_13 = 33'b000000000101000110101110011011111
    SIN_ROM_14 = 33'b000000000101011111110110111011100
    SIN_ROM_15 = 33'b000000000101111000111111011011001
    SIN_ROM_16 = 33'b000000000110010010000111111010101
    SIN_ROM_17 = 33'b000000000110101011010000011010010
    SIN_ROM_18 = 33'b000000000111000100011000111001111
    SIN_ROM_19 = 33'b000000000111011101100001011001011
    SIN_ROM_20 = 33'b000000000111110110101001111000111
    SIN_ROM_21 = 33'b000000001000001111110010011000011
    SIN_ROM_22 = 33'b000000001000101000111010110111111
    SIN_ROM_23 = 33'b000000001001000010000011010111011
    SIN_ROM_24 = 33'b000000001001011011001011110110111
    SIN_ROM_25 = 33'b000000001001110100010100010110010
    SIN_ROM_26 = 33'b000000001010001101011100110101101
    SIN_ROM_27 = 33'b000000001010100110100101010101000
    SIN_ROM_28 = 33'b000000001010111111101101110100011
    SIN_ROM_29 = 33'b000000001011011000110110010011110
    SIN_ROM_30 = 33'b000000001011110001111110110011000
    SIN_ROM_31 = 33'b000000001100001011000111010010010
    SIN_ROM_32 = 33'b000000001100100100001111110001100
    SIN_ROM_33 = 33'b000000001100111101011000010000110
    SIN_ROM_34 = 33'b000000001101010110100000101111111
    SIN_ROM_35 = 33'b000000001101101111101001001111000
    SIN_ROM_36 = 33'b000000001110001000110001101110001
    SIN_ROM_37 = 33'b000000001110100001111010001101010
    SIN_ROM_38 = 33'b000000001110111011000010101100010
    SIN_ROM_39 = 33'b000000001111010100001011001011010
    SIN_ROM_40 = 33'b000000001111101101010011101010010
    SIN_ROM_41 = 33'b000000010000000110011100001001001
    SIN_ROM_42 = 33'b000000010000011111100100101000000
    SIN_ROM_43 = 33'b000000010000111000101101000110111
    SIN_ROM_44 = 33'b000000010001010001110101100101110
    SIN_ROM_45 = 33'b000000010001101010111110000100100
    SIN_ROM_46 = 33'b000000010010000100000110100011010
    SIN_ROM_47 = 33'b000000010010011101001111000001111
    SIN_ROM_48 = 33'b000000010010110110010111100000100
    SIN_ROM_49 = 33'b000000010011001111011111111111001
    SIN_ROM_50 = 33'b000000010011101000101000011101110
    SIN_ROM_51 = 33'b000000010100000001110000111100010
    SIN_ROM_52 = 33'b000000010100011010111001011010101
    SIN_ROM_53 = 33'b000000010100110100000001111001000
    SIN_ROM_54 = 33'b000000010101001101001010010111011
    SIN_ROM_55 = 33'b000000010101100110010010110101110
    SIN_ROM_56 = 33'b000000010101111111011011010100000
    SIN_ROM_57 = 33'b000000010110011000100011110010001
    SIN_ROM_58 = 33'b000000010110110001101100010000010
    SIN_ROM_59 = 33'b000000010111001010110100101110011
    SIN_ROM_60 = 33'b000000010111100011111101001100011
    SIN_ROM_61 = 33'b000000010111111101000101101010011
    SIN_ROM_62 = 33'b000000011000010110001110001000011
    SIN_ROM_63 = 33'b000000011000101111010110100110001
    SIN_ROM_64 = 33'b000000011001001000011111000100000
    SIN_ROM_65 = 33'b000000011001100001100111100001110
    SIN_ROM_66 = 33'b000000011001111010101111111111011
    SIN_ROM_67 = 33'b000000011010010011111000011101000
    SIN_ROM_68 = 33'b000000011010101101000000111010100
    SIN_ROM_69 = 33'b000000011011000110001001011000000
    SIN_ROM_70 = 33'b000000011011011111010001110101100
    SIN_ROM_71 = 33'b000000011011111000011010010010111
    SIN_ROM_72 = 33'b000000011100010001100010110000001
    SIN_ROM_73 = 33'b000000011100101010101011001101011
    SIN_ROM_74 = 33'b000000011101000011110011101010100
    SIN_ROM_75 = 33'b000000011101011100111100000111101
    SIN_ROM_76 = 33'b000000011101110110000100100100101
    SIN_ROM_77 = 33'b000000011110001111001101000001100
    SIN_ROM_78 = 33'b000000011110101000010101011110011
    SIN_ROM_79 = 33'b000000011111000001011101111011001
    SIN_ROM_80 = 33'b000000011111011010100110010111111
    SIN_ROM_81 = 33'b000000011111110011101110110100100
    SIN_ROM_82 = 33'b000000100000001100110111010001001
    SIN_ROM_83 = 33'b000000100000100101111111101101101
    SIN_ROM_84 = 33'b000000100000111111001000001010000
    SIN_ROM_85 = 33'b000000100001011000010000100110011
    SIN_ROM_86 = 33'b000000100001110001011001000010101
    SIN_ROM_87 = 33'b000000100010001010100001011110110
    SIN_ROM_88 = 33'b000000100010100011101001111010111
    SIN_ROM_89 = 33'b000000100010111100110010010110111
    SIN_ROM_90 = 33'b000000100011010101111010110010110
    SIN_ROM_91 = 33'b000000100011101111000011001110101
    SIN_ROM_92 = 33'b000000100100001000001011101010011
    SIN_ROM_93 = 33'b000000100100100001010100000110000
    SIN_ROM_94 = 33'b000000100100111010011100100001101
    SIN_ROM_95 = 33'b000000100101010011100100111101000
    SIN_ROM_96 = 33'b000000100101101100101101011000100
    SIN_ROM_97 = 33'b000000100110000101110101110011110
    SIN_ROM_98 = 33'b000000100110011110111110001111000
    SIN_ROM_99 = 33'b000000100110111000000110101010001
    SIN_ROM_100 = 33'b000000100111010001001111000101001
    SIN_ROM_101 = 33'b000000100111101010010111100000000
    SIN_ROM_102 = 33'b000000101000000011011111111010111
    SIN_ROM_103 = 33'b000000101000011100101000010101101
    SIN_ROM_104 = 33'b000000101000110101110000110000010
    SIN_ROM_105 = 33'b000000101001001110111001001010110
    SIN_ROM_106 = 33'b000000101001101000000001100101010
    SIN_ROM_107 = 33'b000000101010000001001001111111101
    SIN_ROM_108 = 33'b000000101010011010010010011001110
    SIN_ROM_109 = 33'b000000101010110011011010110100000
    SIN_ROM_110 = 33'b000000101011001100100011001110000
    SIN_ROM_111 = 33'b000000101011100101101011100111111
    SIN_ROM_112 = 33'b000000101011111110110100000001110
    SIN_ROM_113 = 33'b000000101100010111111100011011100
    SIN_ROM_114 = 33'b000000101100110001000100110101001
    SIN_ROM_115 = 33'b000000101101001010001101001110101
    SIN_ROM_116 = 33'b000000101101100011010101101000000
    SIN_ROM_117 = 33'b000000101101111100011110000001010
    SIN_ROM_118 = 33'b000000101110010101100110011010100
    SIN_ROM_119 = 33'b000000101110101110101110110011100
    SIN_ROM_120 = 33'b000000101111000111110111001100100
    SIN_ROM_121 = 33'b000000101111100000111111100101010
    SIN_ROM_122 = 33'b000000101111111010000111111110000
    SIN_ROM_123 = 33'b000000110000010011010000010110101
    SIN_ROM_124 = 33'b000000110000101100011000101111001
    SIN_ROM_125 = 33'b000000110001000101100001000111100
    SIN_ROM_126 = 33'b000000110001011110101001011111110
    SIN_ROM_127 = 33'b000000110001110111110001110111111
    SIN_ROM_128 = 33'b000000110010010000111010001111111
    SIN_ROM_129 = 33'b000000110010101010000010100111110
    SIN_ROM_130 = 33'b000000110011000011001010111111101
    SIN_ROM_131 = 33'b000000110011011100010011010111010
    SIN_ROM_132 = 33'b000000110011110101011011101110110
    SIN_ROM_133 = 33'b000000110100001110100100000110001
    SIN_ROM_134 = 33'b000000110100100111101100011101011
    SIN_ROM_135 = 33'b000000110101000000110100110100101
    SIN_ROM_136 = 33'b000000110101011001111101001011101
    SIN_ROM_137 = 33'b000000110101110011000101100010100
    SIN_ROM_138 = 33'b000000110110001100001101111001010
    SIN_ROM_139 = 33'b000000110110100101010110001111111
    SIN_ROM_140 = 33'b000000110110111110011110100110011
    SIN_ROM_141 = 33'b000000110111010111100110111100110
    SIN_ROM_142 = 33'b000000110111110000101111010011000
    SIN_ROM_143 = 33'b000000111000001001110111101001001
    SIN_ROM_144 = 33'b000000111000100010111111111111000
    SIN_ROM_145 = 33'b000000111000111100001000010100111
    SIN_ROM_146 = 33'b000000111001010101010000101010101
    SIN_ROM_147 = 33'b000000111001101110011001000000001
    SIN_ROM_148 = 33'b000000111010000111100001010101100
    SIN_ROM_149 = 33'b000000111010100000101001101010111
    SIN_ROM_150 = 33'b000000111010111001110010000000000
    SIN_ROM_151 = 33'b000000111011010010111010010101000
    SIN_ROM_152 = 33'b000000111011101100000010101001110
    SIN_ROM_153 = 33'b000000111100000101001010111110100
    SIN_ROM_154 = 33'b000000111100011110010011010011001
    SIN_ROM_155 = 33'b000000111100110111011011100111100
    SIN_ROM_156 = 33'b000000111101010000100011111011110
    SIN_ROM_157 = 33'b000000111101101001101100001111111
    SIN_ROM_158 = 33'b000000111110000010110100100011111
    SIN_ROM_159 = 33'b000000111110011011111100110111101
    SIN_ROM_160 = 33'b000000111110110101000101001011011
    SIN_ROM_161 = 33'b000000111111001110001101011110111
    SIN_ROM_162 = 33'b000000111111100111010101110010010
    SIN_ROM_163 = 33'b000001000000000000011110000101100
    SIN_ROM_164 = 33'b000001000000011001100110011000100
    SIN_ROM_165 = 33'b000001000000110010101110101011011
    SIN_ROM_166 = 33'b000001000001001011110110111110001
    SIN_ROM_167 = 33'b000001000001100100111111010000110
    SIN_ROM_168 = 33'b000001000001111110000111100011001
    SIN_ROM_169 = 33'b000001000010010111001111110101100
    SIN_ROM_170 = 33'b000001000010110000011000000111101
    SIN_ROM_171 = 33'b000001000011001001100000011001100
    SIN_ROM_172 = 33'b000001000011100010101000101011011
    SIN_ROM_173 = 33'b000001000011111011110000111101000
    SIN_ROM_174 = 33'b000001000100010100111001001110011
    SIN_ROM_175 = 33'b000001000100101110000001011111110
    SIN_ROM_176 = 33'b000001000101000111001001110000111
    SIN_ROM_177 = 33'b000001000101100000010010000001111
    SIN_ROM_178 = 33'b000001000101111001011010010010101
    SIN_ROM_179 = 33'b000001000110010010100010100011010
    SIN_ROM_180 = 33'b000001000110101011101010110011110
    SIN_ROM_181 = 33'b000001000111000100110011000100000
    SIN_ROM_182 = 33'b000001000111011101111011010100001
    SIN_ROM_183 = 33'b000001000111110111000011100100001
    SIN_ROM_184 = 33'b000001001000010000001011110011111
    SIN_ROM_185 = 33'b000001001000101001010100000011100
    SIN_ROM_186 = 33'b000001001001000010011100010010111
    SIN_ROM_187 = 33'b000001001001011011100100100010001
    SIN_ROM_188 = 33'b000001001001110100101100110001010
    SIN_ROM_189 = 33'b000001001010001101110101000000001
    SIN_ROM_190 = 33'b000001001010100110111101001110111
    SIN_ROM_191 = 33'b000001001011000000000101011101011
    SIN_ROM_192 = 33'b000001001011011001001101101011110
    SIN_ROM_193 = 33'b000001001011110010010101111001111
    SIN_ROM_194 = 33'b000001001100001011011110000111111
    SIN_ROM_195 = 33'b000001001100100100100110010101110
    SIN_ROM_196 = 33'b000001001100111101101110100011011
    SIN_ROM_197 = 33'b000001001101010110110110110000110
    SIN_ROM_198 = 33'b000001001101101111111110111110000
    SIN_ROM_199 = 33'b000001001110001001000111001011001
    SIN_ROM_200 = 33'b000001001110100010001111011000000
    SIN_ROM_201 = 33'b000001001110111011010111100100101
    SIN_ROM_202 = 33'b000001001111010100011111110001001
    SIN_ROM_203 = 33'b000001001111101101100111111101100
    SIN_ROM_204 = 33'b000001010000000110110000001001101
    SIN_ROM_205 = 33'b000001010000011111111000010101100
    SIN_ROM_206 = 33'b000001010000111001000000100001010
    SIN_ROM_207 = 33'b000001010001010010001000101100110
    SIN_ROM_208 = 33'b000001010001101011010000111000001
    SIN_ROM_209 = 33'b000001010010000100011001000011010
    SIN_ROM_210 = 33'b000001010010011101100001001110010
    SIN_ROM_211 = 33'b000001010010110110101001011001000
    SIN_ROM_212 = 33'b000001010011001111110001100011100
    SIN_ROM_213 = 33'b000001010011101000111001101101111
    SIN_ROM_214 = 33'b000001010100000010000001111000000
    SIN_ROM_215 = 33'b000001010100011011001010000001111
    SIN_ROM_216 = 33'b000001010100110100010010001011101
    SIN_ROM_217 = 33'b000001010101001101011010010101010
    SIN_ROM_218 = 33'b000001010101100110100010011110100
    SIN_ROM_219 = 33'b000001010101111111101010100111101
    SIN_ROM_220 = 33'b000001010110011000110010110000100
    SIN_ROM_221 = 33'b000001010110110001111010111001010
    SIN_ROM_222 = 33'b000001010111001011000011000001110
    SIN_ROM_223 = 33'b000001010111100100001011001010000
    SIN_ROM_224 = 33'b000001010111111101010011010010001
    SIN_ROM_225 = 33'b000001011000010110011011011010000
    SIN_ROM_226 = 33'b000001011000101111100011100001101
    SIN_ROM_227 = 33'b000001011001001000101011101001001
    SIN_ROM_228 = 33'b000001011001100001110011110000010
    SIN_ROM_229 = 33'b000001011001111010111011110111010
    SIN_ROM_230 = 33'b000001011010010100000011111110001
    SIN_ROM_231 = 33'b000001011010101101001100000100101
    SIN_ROM_232 = 33'b000001011011000110010100001011000
    SIN_ROM_233 = 33'b000001011011011111011100010001001
    SIN_ROM_234 = 33'b000001011011111000100100010111001
    SIN_ROM_235 = 33'b000001011100010001101100011100110
    SIN_ROM_236 = 33'b000001011100101010110100100010010
    SIN_ROM_237 = 33'b000001011101000011111100100111100
    SIN_ROM_238 = 33'b000001011101011101000100101100100
    SIN_ROM_239 = 33'b000001011101110110001100110001010
    SIN_ROM_240 = 33'b000001011110001111010100110101111
    SIN_ROM_241 = 33'b000001011110101000011100111010010
    SIN_ROM_242 = 33'b000001011111000001100100111110011
    SIN_ROM_243 = 33'b000001011111011010101101000010010
    SIN_ROM_244 = 33'b000001011111110011110101000101111
    SIN_ROM_245 = 33'b000001100000001100111101001001010
    SIN_ROM_246 = 33'b000001100000100110000101001100100
    SIN_ROM_247 = 33'b000001100000111111001101001111100
    SIN_ROM_248 = 33'b000001100001011000010101010010001
    SIN_ROM_249 = 33'b000001100001110001011101010100101
    SIN_ROM_250 = 33'b000001100010001010100101010110111
    SIN_ROM_251 = 33'b000001100010100011101101011001000
    SIN_ROM_252 = 33'b000001100010111100110101011010110
    SIN_ROM_253 = 33'b000001100011010101111101011100010
    SIN_ROM_254 = 33'b000001100011101111000101011101101
    SIN_ROM_255 = 33'b000001100100001000001101011110101
    SIN_ROM_256 = 33'b000001100100100001010101011111100
    SIN_ROM_257 = 33'b000001100100111010011101100000000
    SIN_ROM_258 = 33'b000001100101010011100101100000011
    SIN_ROM_259 = 33'b000001100101101100101101100000100
    SIN_ROM_260 = 33'b000001100110000101110101100000011
    SIN_ROM_261 = 33'b000001100110011110111101100000000
    SIN_ROM_262 = 33'b000001100110111000000101011111010
    SIN_ROM_263 = 33'b000001100111010001001101011110011
    SIN_ROM_264 = 33'b000001100111101010010101011101010
    SIN_ROM_265 = 33'b000001101000000011011101011011111
    SIN_ROM_266 = 33'b000001101000011100100101011010010
    SIN_ROM_267 = 33'b000001101000110101101101011000011
    SIN_ROM_268 = 33'b000001101001001110110101010110010
    SIN_ROM_269 = 33'b000001101001100111111101010011110
    SIN_ROM_270 = 33'b000001101010000001000101010001001
    SIN_ROM_271 = 33'b000001101010011010001101001110010
    SIN_ROM_272 = 33'b000001101010110011010101001011001
    SIN_ROM_273 = 33'b000001101011001100011101000111101
    SIN_ROM_274 = 33'b000001101011100101100101000100000
    SIN_ROM_275 = 33'b000001101011111110101101000000000
    SIN_ROM_276 = 33'b000001101100010111110100111011111
    SIN_ROM_277 = 33'b000001101100110000111100110111011
    SIN_ROM_278 = 33'b000001101101001010000100110010101
    SIN_ROM_279 = 33'b000001101101100011001100101101101
    SIN_ROM_280 = 33'b000001101101111100010100101000011
    SIN_ROM_281 = 33'b000001101110010101011100100010111
    SIN_ROM_282 = 33'b000001101110101110100100011101001
    SIN_ROM_283 = 33'b000001101111000111101100010111001
    SIN_ROM_284 = 33'b000001101111100000110100010000110
    SIN_ROM_285 = 33'b000001101111111001111100001010001
    SIN_ROM_286 = 33'b000001110000010011000100000011011
    SIN_ROM_287 = 33'b000001110000101100001011111100010
    SIN_ROM_288 = 33'b000001110001000101010011110100110
    SIN_ROM_289 = 33'b000001110001011110011011101101001
    SIN_ROM_290 = 33'b000001110001110111100011100101010
    SIN_ROM_291 = 33'b000001110010010000101011011101000
    SIN_ROM_292 = 33'b000001110010101001110011010100100
    SIN_ROM_293 = 33'b000001110011000010111011001011110
    SIN_ROM_294 = 33'b000001110011011100000011000010101
    SIN_ROM_295 = 33'b000001110011110101001010111001011
    SIN_ROM_296 = 33'b000001110100001110010010101111110
    SIN_ROM_297 = 33'b000001110100100111011010100101111
    SIN_ROM_298 = 33'b000001110101000000100010011011110
    SIN_ROM_299 = 33'b000001110101011001101010010001010
    SIN_ROM_300 = 33'b000001110101110010110010000110100
    SIN_ROM_301 = 33'b000001110110001011111001111011100
    SIN_ROM_302 = 33'b000001110110100101000001110000010
    SIN_ROM_303 = 33'b000001110110111110001001100100101
    SIN_ROM_304 = 33'b000001110111010111010001011000110
    SIN_ROM_305 = 33'b000001110111110000011001001100101
    SIN_ROM_306 = 33'b000001111000001001100001000000001
    SIN_ROM_307 = 33'b000001111000100010101000110011100
    SIN_ROM_308 = 33'b000001111000111011110000100110011
    SIN_ROM_309 = 33'b000001111001010100111000011001001
    SIN_ROM_310 = 33'b000001111001101110000000001011100
    SIN_ROM_311 = 33'b000001111010000111000111111101101
    SIN_ROM_312 = 33'b000001111010100000001111101111011
    SIN_ROM_313 = 33'b000001111010111001010111100000111
    SIN_ROM_314 = 33'b000001111011010010011111010010001
    SIN_ROM_315 = 33'b000001111011101011100111000011000
    SIN_ROM_316 = 33'b000001111100000100101110110011101
    SIN_ROM_317 = 33'b000001111100011101110110100100000
    SIN_ROM_318 = 33'b000001111100110110111110010100000
    SIN_ROM_319 = 33'b000001111101010000000110000011110
    SIN_ROM_320 = 33'b000001111101101001001101110011001
    SIN_ROM_321 = 33'b000001111110000010010101100010010
    SIN_ROM_322 = 33'b000001111110011011011101010001000
    SIN_ROM_323 = 33'b000001111110110100100100111111100
    SIN_ROM_324 = 33'b000001111111001101101100101101110
    SIN_ROM_325 = 33'b000001111111100110110100011011101
    SIN_ROM_326 = 33'b000001111111111111111100001001010
    SIN_ROM_327 = 33'b000010000000011001000011110110100
    SIN_ROM_328 = 33'b000010000000110010001011100011100
    SIN_ROM_329 = 33'b000010000001001011010011010000001
    SIN_ROM_330 = 33'b000010000001100100011010111100100
    SIN_ROM_331 = 33'b000010000001111101100010101000100
    SIN_ROM_332 = 33'b000010000010010110101010010100010
    SIN_ROM_333 = 33'b000010000010101111110001111111101
    SIN_ROM_334 = 33'b000010000011001000111001101010110
    SIN_ROM_335 = 33'b000010000011100010000001010101100
    SIN_ROM_336 = 33'b000010000011111011001001000000000
    SIN_ROM_337 = 33'b000010000100010100010000101010001
    SIN_ROM_338 = 33'b000010000100101101011000010011111
    SIN_ROM_339 = 33'b000010000101000110011111111101011
    SIN_ROM_340 = 33'b000010000101011111100111100110101
    SIN_ROM_341 = 33'b000010000101111000101111001111100
    SIN_ROM_342 = 33'b000010000110010001110110111000000
    SIN_ROM_343 = 33'b000010000110101010111110100000010
    SIN_ROM_344 = 33'b000010000111000100000110001000001
    SIN_ROM_345 = 33'b000010000111011101001101101111101
    SIN_ROM_346 = 33'b000010000111110110010101010110111
    SIN_ROM_347 = 33'b000010001000001111011100111101110
    SIN_ROM_348 = 33'b000010001000101000100100100100011
    SIN_ROM_349 = 33'b000010001001000001101100001010101
    SIN_ROM_350 = 33'b000010001001011010110011110000100
    SIN_ROM_351 = 33'b000010001001110011111011...</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121154)] Set initial value to sin_rom_used[0] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121155)] Set initial value to sin_rom_used[1] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121156)] Set initial value to sin_rom_used[2] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 121157)] Set initial value to sin_rom_used[3] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222407)] Elaborating instance u_re_input_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15269)] Elaborating instance u_comp_mult</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Elaborating module ipsxb_fft_comp_mult_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult} parameter value:
    A_WIDTH = 32'b00000000000000000000000000011001
    B_WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10771)] Elaborating instance u_comp_mult_t3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9105)] Elaborating module ipsxb_fft_comp_mult_t3_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3} parameter value:
    A_WIDTH = 32'b00000000000000000000000000011001
    B_WIDTH = 32'b00000000000000000000000000001001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9240)] Elaborating instance u_sreg_dly1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly1} parameter value:
    LATENCY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000110010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9290)] Elaborating instance u_sreg_dly2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000010010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9320)] Elaborating instance u_3mult_1_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000001
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9349)] Elaborating instance u_3mult_1_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_1_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9383)] Elaborating instance u_3mult_3_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b101
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9412)] Elaborating instance u_3mult_3_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_3_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000000
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9460)] Elaborating instance u_3mult_2_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_1} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000000
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    Z_SEL = 3'b000
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9489)] Elaborating instance u_3mult_2_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Elaborating module ipsxb_fft_apm_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_3mult_2_2} parameter value:
    X_SIGNED = 32'b00000000000000000000000000000001
    Y_SIGNED = 32'b00000000000000000000000000000001
    USE_POSTADD = 32'b00000000000000000000000000000001
    USE_PREADD = 32'b00000000000000000000000000000001
    PRE_ADDSUB = 32'b00000000000000000000000000000000
    POST_ADDSUB = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000001
    Y_REG = 32'b00000000000000000000000000000001
    Z_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000001
    Z_SEL = 3'b111
    CXO_REG = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15291)] Elaborating instance u_fft_comp_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Elaborating module ipsxb_fft_comp_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000100000
    OUTPUT_WIDTH = 32'b00000000000000000000000000011001
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11059)] Elaborating instance u_re_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000100000
    OUTPUT_WIDTH = 32'b00000000000000000000000000011001
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18413)] Elaborating instance u_rouning_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000100000
    B_WIDTH = 32'b00000000000000000000000000001000
    TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 165)] Elaborating instance u_lut_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Elaborating module ipsxe_fft_lut_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000100000
    B_WIDTH = 32'b00000000000000000000000000001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18426)] Elaborating instance u_din_sign_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11071)] Elaborating instance u_im_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Elaborating module ipsxb_fft_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000100000
    OUTPUT_WIDTH = 32'b00000000000000000000000000011001
    ROUND_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15304)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000001001
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13313)] Elaborating instance u_r22_dif_group</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Elaborating module ipsxb_fft_r22_dif_group_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    ROUND_MODE = 32'b00000000000000000000000000000001
    TWIDDLE_WIDTH = 32'b00000000000000000000000000001000
    INPUT_WIDTH = 32'b00000000000000000000000000011001
    COMP_MULT_LATENCY = 32'b00000000000000000000000000000101
    GROUP_ID = 32'b00000000000000000000000000000100
    BF1_RAM_TYPE = 32'b00000000000000000000000000000000
    BF2_RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14887)] Elaborating instance u_r22_bf1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000011001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14521)] Elaborating instance u_r22bf_as_multi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Elaborating module ipsxb_fft_r22bf_as_multi_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000001000
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000011001
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13669)] Elaborating instance u_shift_ram_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000000010
    DELAY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000110011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000110011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13683)] Elaborating instance u_shift_ram_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000000010
    DELAY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000110010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000110010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13713)] Elaborating instance u_r2bf_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011001
    B_WIDTH = 32'b00000000000000000000000000011001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011001
    B_WIDTH = 32'b00000000000000000000000000011001
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011001
    B_WIDTH = 32'b00000000000000000000000000011001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011001
    B_WIDTH = 32'b00000000000000000000000000011001
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13760)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14911)] Elaborating instance u_r22_mult_by_j</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Elaborating module ipsxe_fft_r22_mult_by_j_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_mult_by_j} parameter value:
    INPUT_WIDTH = 32'b00000000000000000000000000011010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    GROUP_ID = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14934)] Elaborating instance u_r22_bf2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Elaborating module ipsxb_fft_r22bf_as_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000001001
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000011010
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14521)] Elaborating instance u_r22bf_as_multi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Elaborating module ipsxb_fft_r22bf_as_multi_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    STAGE_ID = 32'b00000000000000000000000000001001
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    INPUT_WIDTH = 32'b00000000000000000000000000011010
    RAM_TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13669)] Elaborating instance u_shift_ram_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000000001
    DELAY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000110101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000110101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13683)] Elaborating instance u_shift_ram_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Elaborating module ipsxb_fft_shift_ram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    DEPTH = 32'b00000000000000000000000000000001
    DELAY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000110100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18794)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000001
    WIDTH = 32'b00000000000000000000000000110100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13713)] Elaborating instance u_r2bf_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Elaborating module ipsxb_fft_comp_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011010
    B_WIDTH = 32'b00000000000000000000000000011010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1121)] Elaborating instance u_re_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011010
    B_WIDTH = 32'b00000000000000000000000000011010
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 150)] Elaborating instance u_apm_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Elaborating module ipsxb_fft_apm_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_re_add/use_apm.u_apm_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011010
    B_WIDTH = 32'b00000000000000000000000000011010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 534)] Elaborating instance u_gtp_apm_e1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1136)] Elaborating instance u_im_add</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_r2bf_addsub/u_im_add} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011010
    B_WIDTH = 32'b00000000000000000000000000011010
    TYPE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13760)] Elaborating instance u_o_user_info_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000001011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13352)] Elaborating instance u_output_process</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12349)] Elaborating module ipsxb_fft_output_process_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    RAM_LATENCY = 32'b00000000000000000000000000000010
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    OUTPUT_ORDER = 32'b00000000000000000000000000000001
    SCALE_MODE = 32'b00000000000000000000000000000001
    RAM_TYPE = 32'b00000000000000000000000000000000
    INPUT_WIDTH = 32'b00000000000000000000000000011011
    OUTPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12482)] Elaborating instance u_overflow_det</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19951)] Elaborating module ipsxe_fft_overflow_det_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_overflow_det} parameter value:
    INPUT_WIDTH = 32'b00000000000000000000000000011011
    OUTPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12516)] Elaborating instance u_dynamic_comp_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11539)] Elaborating module ipsxb_fft_dynamic_comp_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011011
    OUTPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11584)] Elaborating instance u_dynamic_re_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11781)] Elaborating module ipsxb_fft_dynamic_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_re_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011011
    OUTPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11883)] Elaborating instance u_rounding_adder</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Elaborating module ipsxb_fft_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_re_round/u_rounding_adder} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011011
    B_WIDTH = 32'b00000000000000000000000000001100
    TYPE = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 165)] Elaborating instance u_lut_addsub</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Elaborating module ipsxe_fft_lut_addsub_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_re_round/u_rounding_adder/no_use_apm.u_lut_addsub} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    A_WIDTH = 32'b00000000000000000000000000011011
    B_WIDTH = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11896)] Elaborating instance u_din_sign_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_re_round/u_din_sign_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_re_round/u_din_sign_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    DATA_WIDTH = 32'b00000000000000000000000000000101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_re_round/u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000000101
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_re_round/u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11597)] Elaborating instance u_dynamic_im_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11781)] Elaborating module ipsxb_fft_dynamic_round_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_dynamic_comp_round/u_dynamic_im_round} parameter value:
    AS_LATENCY = 32'b00000000000000000000000000000010
    INPUT_WIDTH = 32'b00000000000000000000000000011011
    OUTPUT_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12530)] Elaborating instance u_overflow_bits_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_overflow_bits_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000100
    WIDTH = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_overflow_bits_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_overflow_bits_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000100
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000000100
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/bfp_en.u_overflow_bits_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000100
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12548)] Elaborating instance u_i_data_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_i_data_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000011
    WIDTH = 32'b00000000000000000000000000110110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_i_data_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    DATA_WIDTH = 32'b00000000000000000000000000110110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_i_data_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000011
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000110110
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_i_data_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110110
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12572)] Elaborating instance u_i_index_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/natual_output_with_bfp.u_i_index_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000010
    WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12656)] Elaborating instance u_index_dly_new_p1_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Elaborating module ipsxe_fft_sreg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/natual_output_with_bfp.u_index_dly_new_p1_sreg} parameter value:
    LATENCY = 32'b00000000000000000000000000000111
    WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222095)] Elaborating instance u_distram_sreg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Elaborating module ipsxe_fft_distram_sreg</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/natual_output_with_bfp.u_index_dly_new_p1_sreg/latency_larger_than_2.u_distram_sreg} parameter value:
    FIXED_DEPTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 82)] Elaborating instance u_distributed_shiftregister</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Elaborating module ipsxe_fft_distributed_shiftregister_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/natual_output_with_bfp.u_index_dly_new_p1_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister} parameter value:
    OUT_REG = 32'b00000000000000000000000000000001
    FIXED_DEPTH = 32'b00000000000000000000000000000111
    VARIABLE_MAX_DEPTH = 32'b00000000000000000000000000001110
    DATA_WIDTH = 32'b00000000000000000000000000001010
    SHIFT_REG_TYPE = fixed_latency
    RST_TYPE = ASYNC</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 109)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/natual_output_with_bfp.u_index_dly_new_p1_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12850)] Elaborating instance u_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18582)] Elaborating module ipsxb_fft_sdpram_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram} parameter value:
    TYPE = 32'b00000000000000000000000000000000
    LATENCY = 32'b00000000000000000000000000000010
    ADDR_W = 32'b00000000000000000000000000001010
    DATA_W = 32'b00000000000000000000000000110110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18623)] Elaborating instance u_distram_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v(line number: 20)] Elaborating module ipsxe_fft_distram_sdpram</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_distram.u_distram_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000110110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v(line number: 69)] Elaborating instance u_distributed_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Elaborating module ipsxe_fft_distributed_sdpram_v1_2</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_distram.u_distram_sdpram/u_distributed_sdpram} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000110110
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000001
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/fft_1024/fft_1024.v(line number: 244)] Elaborating instance u_output_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19723)] Elaborating module ipsxe_fft_output_ctrl_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_fft_1024/u_output_ctrl} parameter value:
    LOGS_FFT_LEN = 32'b00000000000000000000000000001010
    OUTPUT_ORDER = 32'b00000000000000000000000000000001
    INPUT_WIDTH = 32'b00000000000000000000000000010000
    SCALE_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 483)] Width mismatch between port o_axi4s_data_tuser and signal bound to it for instantiated module fft_1024</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 514)] Elaborating instance u_spectrum_calc</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/spectrum_magnitude_calc.v(line number: 5)] Elaborating module spectrum_magnitude_calc</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 514)] Width mismatch between port magnitude and signal bound to it for instantiated module spectrum_magnitude_calc</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 514)] Width mismatch between port magnitude_addr and signal bound to it for instantiated module spectrum_magnitude_calc</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 621)] Elaborating instance u_ch1_spectrum_ram0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/dpram_1024x16.v(line number: 6)] Elaborating module dpram_1024x16</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/dpram_1024x16.v(line number: 22)] Elaborating instance u_dpram_ip</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/dpram/dpram.v(line number: 16)] Elaborating module dpram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/dpram/dpram.v(line number: 198)] Elaborating instance U_ipml_dpram_dpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 17)] Elaborating module ipml_dpram_v1_8_dpram</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_ch1_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_A_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_A_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_B_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_B_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_A_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_A_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_A_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_A_CLK_EN = 32'b00000000000000000000000000000000
    c_B_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_B_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_B_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_B_CLK_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_A_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_B_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_A_BE_WIDTH = 32'b00000000000000000000000000000001
    c_B_BE_WIDTH = 32'b00000000000000000000000000000001
    c_A_WRITE_MODE = TRANSPARENT_WRITE
    c_B_WRITE_MODE = NORMAL_WRITE</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 417)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 419)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 436)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 437)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 438)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 439)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 439)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 487)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 488)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 489)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 490)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 490)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 693)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 642)] Net DA_bus[8] in ipml_dpram_v1_8_dpram(original module ipml_dpram_v1_8_dpram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 642)] Net DA_bus[17] in ipml_dpram_v1_8_dpram(original module ipml_dpram_v1_8_dpram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 643)] Net DB_bus[8] in ipml_dpram_v1_8_dpram(original module ipml_dpram_v1_8_dpram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/Odyssey_proj/source/dpram/rtl/ipml_dpram_v1_8_dpram.v(line number: 643)] Net DB_bus[17] in ipml_dpram_v1_8_dpram(original module ipml_dpram_v1_8_dpram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 634)] Elaborating instance u_ch1_spectrum_ram1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/dpram_1024x16.v(line number: 6)] Elaborating module dpram_1024x16</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 647)] Elaborating instance u_ch2_spectrum_ram0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/dpram_1024x16.v(line number: 6)] Elaborating module dpram_1024x16</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 660)] Elaborating instance u_ch2_spectrum_ram1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/dpram_1024x16.v(line number: 6)] Elaborating module dpram_1024x16</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 673)] Elaborating instance u_param_measure</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 11)] Elaborating module signal_parameter_measure</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 700)] Elaborating instance u_hdmi_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/hdmi_display_ctrl.v(line number: 5)] Elaborating module hdmi_display_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 728)] Elaborating instance u_hdmi_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/hdmi_tx.v(line number: 9)] Elaborating module hdmi_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 744)] Elaborating instance u_key_mode</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/key_debounce.v(line number: 7)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 751)] Elaborating instance u_key_start</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/key_debounce.v(line number: 7)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 758)] Elaborating instance u_key_stop</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/key_debounce.v(line number: 7)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 766)] Elaborating instance u_key_ch_sel</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/key_debounce.v(line number: 7)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 774)] Elaborating instance u_key_display_ch</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/key_debounce.v(line number: 7)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 812)] Elaborating instance u_key_test</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/key_debounce.v(line number: 7)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 907)] Elaborating instance u_ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/src/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 933)] Elaborating instance u_iic_dri_ms7210</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/src/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_iic_dri_ms7210} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 977)] Elaborating instance u_uart_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Odyssey_proj/source/source/uart_tx.v(line number: 5)] Elaborating module uart_tx</data>
        </row>
        <row>
            <data message="4">Module instance {signal_analyzer_top/u_uart_tx} parameter value:
    CLOCK_FREQ = 32'b00000101111101011110000100000000
    BAUD_RATE = 32'b00000000000000011100001000000000</data>
        </row>
        <row>
            <data message="5">Sdm-2014: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 970)] Feedback mux created for signal 'captured_blk_exp'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 971)] Feedback mux created for signal 'captured_fft_dout_re'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2014: [E:/Odyssey_proj/source/source/signal_analyzer_top.v(line number: 239)] Feedback mux created for signal 'uart_data_to_send'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[31] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[30] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[29] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[28] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[27] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[26] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[25] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[24] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[23] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[22] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[21] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [E:/Odyssey_proj/source/source/signal_parameter_measure.v(line number: 70)] Removed register node u_param_measure/sample_cnt[20] that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=1024, width=54.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=10.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=4.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=54.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=11.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11212)] Found Ram mem, depth=512, width=34.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=5.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=32, width=44.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=45.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=44.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=1.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=47.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=46.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=49.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=16, width=48.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=256, width=36.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=128, width=40.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/Odyssey_proj/source/fft_1024/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 81)] Found Ram mem, depth=64, width=42.</data>
        </row>
        <row>
            <data message="4">FSM send_state_fsm[7:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[5:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N142 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N89_11 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N79 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N29 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N34 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N39 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N44 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N49 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N54 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N59 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>signal_analyzer_top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/Odyssey_proj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>