
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004e  00800200  00001ec8  00001f5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ec8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080024e  0080024e  00001faa  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001faa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  00002006  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ed8  00000000  00000000  0000225e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d37  00000000  00000000  00004136  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000158d  00000000  00000000  00004e6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000478  00000000  00000000  000063fc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006d2  00000000  00000000  00006874  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d45  00000000  00000000  00006f46  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  00007c8b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	0c c1       	rjmp	.+536    	; 0x226 <__bad_interrupt>
       e:	00 00       	nop
      10:	0a c1       	rjmp	.+532    	; 0x226 <__bad_interrupt>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	d8 c0       	rjmp	.+432    	; 0x226 <__bad_interrupt>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	b8 c0       	rjmp	.+368    	; 0x226 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b4 c0       	rjmp	.+360    	; 0x226 <__bad_interrupt>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	12 e0       	ldi	r17, 0x02	; 2
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	e8 ec       	ldi	r30, 0xC8	; 200
     1fe:	fe e1       	ldi	r31, 0x1E	; 30
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	ae 34       	cpi	r26, 0x4E	; 78
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	22 e0       	ldi	r18, 0x02	; 2
     212:	ae e4       	ldi	r26, 0x4E	; 78
     214:	b2 e0       	ldi	r27, 0x02	; 2
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	a8 35       	cpi	r26, 0x58	; 88
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	e8 d2       	rcall	.+1488   	; 0x7f2 <main>
     222:	0c 94 62 0f 	jmp	0x1ec4	; 0x1ec4 <_exit>

00000226 <__bad_interrupt>:
     226:	ec ce       	rjmp	.-552    	; 0x0 <__vectors>

00000228 <CAN_message_send_to_reg>:
		return 0;
	}
	return 1;
}

void CAN_message_send_to_reg(CAN_message const * const msg, uint8_t reg){
     228:	ff 92       	push	r15
     22a:	0f 93       	push	r16
     22c:	1f 93       	push	r17
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	ec 01       	movw	r28, r24
     234:	f6 2e       	mov	r15, r22
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); //Setter prio
	mcp2515_write(reg + 1, msg->id>>3); //Setter de 8 msb av id
     236:	88 81       	ld	r24, Y
     238:	99 81       	ldd	r25, Y+1	; 0x01
     23a:	bc 01       	movw	r22, r24
     23c:	76 95       	lsr	r23
     23e:	67 95       	ror	r22
     240:	76 95       	lsr	r23
     242:	67 95       	ror	r22
     244:	76 95       	lsr	r23
     246:	67 95       	ror	r22
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	8f 0d       	add	r24, r15
     24c:	62 d1       	rcall	.+708    	; 0x512 <mcp2515_write>
	mcp2515_write(reg + 2, msg->id<<5);	//De 3 lsb av id
     24e:	68 81       	ld	r22, Y
     250:	62 95       	swap	r22
     252:	66 0f       	add	r22, r22
     254:	60 7e       	andi	r22, 0xE0	; 224
     256:	82 e0       	ldi	r24, 0x02	; 2
     258:	8f 0d       	add	r24, r15
     25a:	5b d1       	rcall	.+694    	; 0x512 <mcp2515_write>
	mcp2515_write(reg + 5, msg->length);	//Data length. Kan sette RTR ved å | med 0b01000000
     25c:	6a 81       	ldd	r22, Y+2	; 0x02
     25e:	85 e0       	ldi	r24, 0x05	; 5
     260:	8f 0d       	add	r24, r15
     262:	57 d1       	rcall	.+686    	; 0x512 <mcp2515_write>
	
	for(uint8_t i = 0; i<msg->length; ++i){
     264:	8a 81       	ldd	r24, Y+2	; 0x02
     266:	88 23       	and	r24, r24
     268:	71 f0       	breq	.+28     	; 0x286 <CAN_message_send_to_reg+0x5e>
     26a:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(reg + i+6, msg->data[i]);
     26c:	06 e0       	ldi	r16, 0x06	; 6
     26e:	0f 0d       	add	r16, r15
     270:	fe 01       	movw	r30, r28
     272:	e1 0f       	add	r30, r17
     274:	f1 1d       	adc	r31, r1
     276:	63 81       	ldd	r22, Z+3	; 0x03
     278:	80 2f       	mov	r24, r16
     27a:	81 0f       	add	r24, r17
     27c:	4a d1       	rcall	.+660    	; 0x512 <mcp2515_write>
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); //Setter prio
	mcp2515_write(reg + 1, msg->id>>3); //Setter de 8 msb av id
	mcp2515_write(reg + 2, msg->id<<5);	//De 3 lsb av id
	mcp2515_write(reg + 5, msg->length);	//Data length. Kan sette RTR ved å | med 0b01000000
	
	for(uint8_t i = 0; i<msg->length; ++i){
     27e:	1f 5f       	subi	r17, 0xFF	; 255
     280:	8a 81       	ldd	r24, Y+2	; 0x02
     282:	18 17       	cp	r17, r24
     284:	a8 f3       	brcs	.-22     	; 0x270 <CAN_message_send_to_reg+0x48>
		mcp2515_write(reg + i+6, msg->data[i]);
	}
	if(reg == MCP_TXB0CTRL){
     286:	80 e3       	ldi	r24, 0x30	; 48
     288:	f8 12       	cpse	r15, r24
     28a:	03 c0       	rjmp	.+6      	; 0x292 <CAN_message_send_to_reg+0x6a>
		mcp2515_request_to_send(MCP_RTS_TX0);
     28c:	81 e8       	ldi	r24, 0x81	; 129
     28e:	57 d1       	rcall	.+686    	; 0x53e <mcp2515_request_to_send>
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB1CTRL){
     292:	80 e4       	ldi	r24, 0x40	; 64
     294:	f8 12       	cpse	r15, r24
     296:	03 c0       	rjmp	.+6      	; 0x29e <CAN_message_send_to_reg+0x76>
		mcp2515_request_to_send(MCP_RTS_TX1);
     298:	82 e8       	ldi	r24, 0x82	; 130
     29a:	51 d1       	rcall	.+674    	; 0x53e <mcp2515_request_to_send>
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB2CTRL){
     29e:	80 e5       	ldi	r24, 0x50	; 80
     2a0:	f8 12       	cpse	r15, r24
     2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <CAN_message_send_to_reg+0x80>
		mcp2515_request_to_send(MCP_RTS_TX2);
     2a4:	84 e8       	ldi	r24, 0x84	; 132
     2a6:	4b d1       	rcall	.+662    	; 0x53e <mcp2515_request_to_send>
	}
}
     2a8:	df 91       	pop	r29
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	ff 90       	pop	r15
     2b2:	08 95       	ret

000002b4 <CAN_message_send>:
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
}


/*Returnerer 1 om meldignen ble sendt, ellers 0*/
uint8_t CAN_message_send(CAN_message const * const msg){
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	ec 01       	movw	r28, r24
	//reg0, 0x30: status bit nr 2 
	//reg1, 0x40: status bit nr 4 
	//reg2, 0x50: status bit nr 6
	
	
	uint8_t status = mcp2515_read_status();
     2ba:	3a d1       	rcall	.+628    	; 0x530 <mcp2515_read_status>
	if(status | (1 << 2)){
		CAN_message_send_to_reg(msg, MCP_TXB0CTRL);
     2bc:	60 e3       	ldi	r22, 0x30	; 48
     2be:	ce 01       	movw	r24, r28
     2c0:	b3 df       	rcall	.-154    	; 0x228 <CAN_message_send_to_reg>
	}
	else{
		return 0;
	}
	return 1;
}
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	08 95       	ret

000002ca <CAN_data_receive>:
	}
	return false;
}
*/

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     2ca:	ef 92       	push	r14
     2cc:	ff 92       	push	r15
     2ce:	0f 93       	push	r16
     2d0:	1f 93       	push	r17
     2d2:	cf 93       	push	r28
     2d4:	df 93       	push	r29
     2d6:	ec 01       	movw	r28, r24
     2d8:	e6 2e       	mov	r14, r22
	
	memset(msg, 0, sizeof(CAN_message));
     2da:	8b e0       	ldi	r24, 0x0B	; 11
     2dc:	fe 01       	movw	r30, r28
     2de:	11 92       	st	Z+, r1
     2e0:	8a 95       	dec	r24
     2e2:	e9 f7       	brne	.-6      	; 0x2de <CAN_data_receive+0x14>
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     2e4:	25 d1       	rcall	.+586    	; 0x530 <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     2e6:	2e 2d       	mov	r18, r14
     2e8:	22 95       	swap	r18
     2ea:	2f 70       	andi	r18, 0x0F	; 15
     2ec:	26 50       	subi	r18, 0x06	; 6
     2ee:	41 e0       	ldi	r20, 0x01	; 1
     2f0:	50 e0       	ldi	r21, 0x00	; 0
     2f2:	ba 01       	movw	r22, r20
     2f4:	02 c0       	rjmp	.+4      	; 0x2fa <CAN_data_receive+0x30>
     2f6:	66 0f       	add	r22, r22
     2f8:	77 1f       	adc	r23, r23
     2fa:	2a 95       	dec	r18
     2fc:	e2 f7       	brpl	.-8      	; 0x2f6 <CAN_data_receive+0x2c>
     2fe:	9b 01       	movw	r18, r22
     300:	28 2b       	or	r18, r24
     302:	23 2b       	or	r18, r19
     304:	69 f1       	breq	.+90     	; 0x360 <CAN_data_receive+0x96>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     306:	81 e0       	ldi	r24, 0x01	; 1
     308:	8e 0d       	add	r24, r14
     30a:	f7 d0       	rcall	.+494    	; 0x4fa <mcp2515_read>
     30c:	78 e0       	ldi	r23, 0x08	; 8
     30e:	87 9f       	mul	r24, r23
     310:	80 01       	movw	r16, r0
     312:	11 24       	eor	r1, r1
     314:	19 83       	std	Y+1, r17	; 0x01
     316:	08 83       	st	Y, r16
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     318:	82 e0       	ldi	r24, 0x02	; 2
     31a:	8e 0d       	add	r24, r14
     31c:	ee d0       	rcall	.+476    	; 0x4fa <mcp2515_read>
     31e:	82 95       	swap	r24
     320:	86 95       	lsr	r24
     322:	87 70       	andi	r24, 0x07	; 7
     324:	08 2b       	or	r16, r24
     326:	19 83       	std	Y+1, r17	; 0x01
     328:	08 83       	st	Y, r16
		msg->length = mcp2515_read(reg+5) & 0x0f;
     32a:	85 e0       	ldi	r24, 0x05	; 5
     32c:	8e 0d       	add	r24, r14
     32e:	e5 d0       	rcall	.+458    	; 0x4fa <mcp2515_read>
     330:	8f 70       	andi	r24, 0x0F	; 15
     332:	8a 83       	std	Y+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     334:	88 23       	and	r24, r24
     336:	b1 f0       	breq	.+44     	; 0x364 <CAN_data_receive+0x9a>
     338:	8e 01       	movw	r16, r28
     33a:	0d 5f       	subi	r16, 0xFD	; 253
     33c:	1f 4f       	sbci	r17, 0xFF	; 255
     33e:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     340:	86 e0       	ldi	r24, 0x06	; 6
     342:	e8 0e       	add	r14, r24
     344:	8e 2d       	mov	r24, r14
     346:	8f 0d       	add	r24, r15
     348:	d8 d0       	rcall	.+432    	; 0x4fa <mcp2515_read>
     34a:	f8 01       	movw	r30, r16
     34c:	81 93       	st	Z+, r24
     34e:	8f 01       	movw	r16, r30
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     350:	f3 94       	inc	r15
     352:	8a 81       	ldd	r24, Y+2	; 0x02
     354:	f8 16       	cp	r15, r24
     356:	40 f4       	brcc	.+16     	; 0x368 <CAN_data_receive+0x9e>
     358:	f8 e0       	ldi	r31, 0x08	; 8
     35a:	ff 12       	cpse	r15, r31
     35c:	f3 cf       	rjmp	.-26     	; 0x344 <CAN_data_receive+0x7a>
     35e:	06 c0       	rjmp	.+12     	; 0x36c <CAN_data_receive+0xa2>

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	
	memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	05 c0       	rjmp	.+10     	; 0x36e <CAN_data_receive+0xa4>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	03 c0       	rjmp	.+6      	; 0x36e <CAN_data_receive+0xa4>
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	01 c0       	rjmp	.+2      	; 0x36e <CAN_data_receive+0xa4>
     36c:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	0f 91       	pop	r16
     376:	ff 90       	pop	r15
     378:	ef 90       	pop	r14
     37a:	08 95       	ret

0000037c <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(interrupt_PIN, interrupt_bit)){
     37c:	7f 99       	sbic	0x0f, 7	; 15
     37e:	05 c0       	rjmp	.+10     	; 0x38a <CAN_int+0xe>
		//printf("Interupt active");
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     380:	8e e0       	ldi	r24, 0x0E	; 14
     382:	bb d0       	rcall	.+374    	; 0x4fa <mcp2515_read>
     384:	8e 70       	andi	r24, 0x0E	; 14
		//printf("%u",retval);
		return retval;
     386:	86 95       	lsr	r24
     388:	08 95       	ret
	}
	return NOINT;
     38a:	80 e0       	ldi	r24, 0x00	; 0
}
     38c:	08 95       	ret

0000038e <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     38e:	60 e0       	ldi	r22, 0x00	; 0
     390:	8c e2       	ldi	r24, 0x2C	; 44
     392:	bf c0       	rjmp	.+382    	; 0x512 <mcp2515_write>
     394:	08 95       	ret

00000396 <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(interrupt_DDR, interrupt_bit); //Input på interrupt pinen
     396:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     398:	ef d0       	rcall	.+478    	; 0x578 <SPI_init>
	mcp2515_reset(); // Send reset-command
     39a:	e9 d0       	rcall	.+466    	; 0x56e <mcp2515_reset>
	
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_CONFIG);
     39c:	40 e8       	ldi	r20, 0x80	; 128
     39e:	60 ee       	ldi	r22, 0xE0	; 224
     3a0:	8f e0       	ldi	r24, 0x0F	; 15
     3a2:	d1 d0       	rcall	.+418    	; 0x546 <mcp2515_bit_modify>
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     3a4:	8e e0       	ldi	r24, 0x0E	; 14
     3a6:	a9 d0       	rcall	.+338    	; 0x4fa <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     3a8:	80 7e       	andi	r24, 0xE0	; 224
     3aa:	80 38       	cpi	r24, 0x80	; 128
     3ac:	21 f0       	breq	.+8      	; 0x3b6 <CAN_init+0x20>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     3ae:	86 e0       	ldi	r24, 0x06	; 6
     3b0:	92 e0       	ldi	r25, 0x02	; 2
     3b2:	0e 94 8f 0d 	call	0x1b1e	; 0x1b1e <puts>
	}
		
	//Setter opp RXBOCTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     3b6:	40 e2       	ldi	r20, 0x20	; 32
     3b8:	60 e6       	ldi	r22, 0x60	; 96
     3ba:	80 e6       	ldi	r24, 0x60	; 96
     3bc:	c4 d0       	rcall	.+392    	; 0x546 <mcp2515_bit_modify>
		//BUKT: 1 -> ting går til RXB1 når denne er full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     3be:	44 e0       	ldi	r20, 0x04	; 4
     3c0:	64 e0       	ldi	r22, 0x04	; 4
     3c2:	80 e6       	ldi	r24, 0x60	; 96
     3c4:	c0 d0       	rcall	.+384    	; 0x546 <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     3c6:	40 e2       	ldi	r20, 0x20	; 32
     3c8:	60 e6       	ldi	r22, 0x60	; 96
     3ca:	80 e7       	ldi	r24, 0x70	; 112
     3cc:	bc d0       	rcall	.+376    	; 0x546 <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt når data på RX1
	//RX0IE = 1 -||- RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     3ce:	63 e0       	ldi	r22, 0x03	; 3
     3d0:	8b e2       	ldi	r24, 0x2B	; 43
     3d2:	9f d0       	rcall	.+318    	; 0x512 <mcp2515_write>
	
	//Filtere:
	//Masken til RX0
	mcp2515_write(MCP_RXM0SIDH, NODE2_CANID_H_mask >> 3);
     3d4:	60 ea       	ldi	r22, 0xA0	; 160
     3d6:	80 e2       	ldi	r24, 0x20	; 32
     3d8:	9c d0       	rcall	.+312    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, NODE2_CANID_H_mask << 5);
     3da:	40 e2       	ldi	r20, 0x20	; 32
     3dc:	60 ee       	ldi	r22, 0xE0	; 224
     3de:	81 e2       	ldi	r24, 0x21	; 33
     3e0:	b2 d0       	rcall	.+356    	; 0x546 <mcp2515_bit_modify>
	
	//Masken til RX1
	mcp2515_write(MCP_RXM1SIDH, NODE2_CANID_L_mask >> 3);
     3e2:	60 ea       	ldi	r22, 0xA0	; 160
     3e4:	84 e2       	ldi	r24, 0x24	; 36
     3e6:	95 d0       	rcall	.+298    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, NODE2_CANID_L_mask << 5);
     3e8:	40 e6       	ldi	r20, 0x60	; 96
     3ea:	60 ee       	ldi	r22, 0xE0	; 224
     3ec:	85 e2       	ldi	r24, 0x25	; 37
     3ee:	ab d0       	rcall	.+342    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 0 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF0SIDH, NODE2_CANID_HIGHPRIO_0 >> 3);
     3f0:	60 e2       	ldi	r22, 0x20	; 32
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	8e d0       	rcall	.+284    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_0 << 5);
     3f6:	40 e0       	ldi	r20, 0x00	; 0
     3f8:	60 ee       	ldi	r22, 0xE0	; 224
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	a4 d0       	rcall	.+328    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 1 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF1SIDH, NODE2_CANID_HIGHPRIO_1 >> 3);
     3fe:	60 e2       	ldi	r22, 0x20	; 32
     400:	84 e0       	ldi	r24, 0x04	; 4
     402:	87 d0       	rcall	.+270    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_1 << 5);
     404:	40 e2       	ldi	r20, 0x20	; 32
     406:	60 ee       	ldi	r22, 0xE0	; 224
     408:	85 e0       	ldi	r24, 0x05	; 5
     40a:	9d d0       	rcall	.+314    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, NODE2_CANID_0 >> 3);
     40c:	60 ea       	ldi	r22, 0xA0	; 160
     40e:	88 e0       	ldi	r24, 0x08	; 8
     410:	80 d0       	rcall	.+256    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, NODE2_CANID_0 << 5);
     412:	40 e0       	ldi	r20, 0x00	; 0
     414:	60 ee       	ldi	r22, 0xE0	; 224
     416:	89 e0       	ldi	r24, 0x09	; 9
     418:	96 d0       	rcall	.+300    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, NODE2_CANID_1 >> 3);
     41a:	60 ea       	ldi	r22, 0xA0	; 160
     41c:	80 e1       	ldi	r24, 0x10	; 16
     41e:	79 d0       	rcall	.+242    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, NODE2_CANID_1 << 5);
     420:	40 e2       	ldi	r20, 0x20	; 32
     422:	60 ee       	ldi	r22, 0xE0	; 224
     424:	81 e1       	ldi	r24, 0x11	; 17
     426:	8f d0       	rcall	.+286    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, NODE2_CANID_2 >> 3);
     428:	60 ea       	ldi	r22, 0xA0	; 160
     42a:	84 e1       	ldi	r24, 0x14	; 20
     42c:	72 d0       	rcall	.+228    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, NODE2_CANID_2 << 5);
     42e:	40 e4       	ldi	r20, 0x40	; 64
     430:	60 ee       	ldi	r22, 0xE0	; 224
     432:	85 e1       	ldi	r24, 0x15	; 21
     434:	88 d0       	rcall	.+272    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, NODE2_CANID_3 >> 3);
     436:	60 ea       	ldi	r22, 0xA0	; 160
     438:	88 e1       	ldi	r24, 0x18	; 24
     43a:	6b d0       	rcall	.+214    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, NODE2_CANID_3 << 5);
     43c:	40 e6       	ldi	r20, 0x60	; 96
     43e:	60 ee       	ldi	r22, 0xE0	; 224
     440:	89 e1       	ldi	r24, 0x19	; 25
     442:	81 d0       	rcall	.+258    	; 0x546 <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     444:	a4 df       	rcall	.-184    	; 0x38e <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     446:	40 e0       	ldi	r20, 0x00	; 0
     448:	60 ee       	ldi	r22, 0xE0	; 224
     44a:	8f e0       	ldi	r24, 0x0F	; 15
     44c:	7c c0       	rjmp	.+248    	; 0x546 <mcp2515_bit_modify>
     44e:	08 95       	ret

00000450 <interruptToMask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
     450:	86 30       	cpi	r24, 0x06	; 6
     452:	31 f0       	breq	.+12     	; 0x460 <interruptToMask+0x10>
     454:	87 30       	cpi	r24, 0x07	; 7
     456:	31 f0       	breq	.+12     	; 0x464 <interruptToMask+0x14>
     458:	81 30       	cpi	r24, 0x01	; 1
     45a:	31 f0       	breq	.+12     	; 0x468 <interruptToMask+0x18>
		case NOINT:
			return 0x00;
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	08 95       	ret
		case ERR:
			return 0b00100000;
		case RX0:
			return 0b00000001;
     460:	81 e0       	ldi	r24, 0x01	; 1
     462:	08 95       	ret
		case RX1:
			return 0b00000010;
     464:	82 e0       	ldi	r24, 0x02	; 2
     466:	08 95       	ret
uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
		case NOINT:
			return 0x00;
		case ERR:
			return 0b00100000;
     468:	80 e2       	ldi	r24, 0x20	; 32
		case RX1:
			return 0b00000010;
		default:
			return 0x00;
	}
     46a:	08 95       	ret

0000046c <CAN_int_clear>:
	}
	return NOINT;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != NOINT){
     46c:	88 23       	and	r24, r24
     46e:	29 f0       	breq	.+10     	; 0x47a <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
     470:	ef df       	rcall	.-34     	; 0x450 <interruptToMask>
     472:	40 e0       	ldi	r20, 0x00	; 0
     474:	68 2f       	mov	r22, r24
     476:	8c e2       	ldi	r24, 0x2C	; 44
     478:	66 c0       	rjmp	.+204    	; 0x546 <mcp2515_bit_modify>
     47a:	08 95       	ret

0000047c <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     47c:	85 e0       	ldi	r24, 0x05	; 5
     47e:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     482:	e9 eb       	ldi	r30, 0xB9	; 185
     484:	f0 e0       	ldi	r31, 0x00	; 0
     486:	80 81       	ld	r24, Z
     488:	81 60       	ori	r24, 0x01	; 1
     48a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     48c:	81 e1       	ldi	r24, 0x11	; 17
     48e:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     492:	ec eb       	ldi	r30, 0xBC	; 188
     494:	f0 e0       	ldi	r31, 0x00	; 0
     496:	80 81       	ld	r24, Z
     498:	84 60       	ori	r24, 0x04	; 4
     49a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     49c:	8f ef       	ldi	r24, 0xFF	; 255
     49e:	80 93 bb 00 	sts	0x00BB, r24
     4a2:	08 95       	ret

000004a4 <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     4a4:	94 ea       	ldi	r25, 0xA4	; 164
     4a6:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4aa:	ec eb       	ldi	r30, 0xBC	; 188
     4ac:	f0 e0       	ldi	r31, 0x00	; 0
     4ae:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     4b0:	99 23       	and	r25, r25
     4b2:	ec f7       	brge	.-6      	; 0x4ae <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     4b4:	66 0f       	add	r22, r22
     4b6:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4ba:	94 e8       	ldi	r25, 0x84	; 132
     4bc:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4c0:	ec eb       	ldi	r30, 0xBC	; 188
     4c2:	f0 e0       	ldi	r31, 0x00	; 0
     4c4:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     4c6:	99 23       	and	r25, r25
     4c8:	ec f7       	brge	.-6      	; 0x4c4 <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     4ca:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4ce:	94 e8       	ldi	r25, 0x84	; 132
     4d0:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4d4:	ec eb       	ldi	r30, 0xBC	; 188
     4d6:	f0 e0       	ldi	r31, 0x00	; 0
     4d8:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     4da:	99 23       	and	r25, r25
     4dc:	ec f7       	brge	.-6      	; 0x4d8 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     4de:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4e2:	84 e8       	ldi	r24, 0x84	; 132
     4e4:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4e8:	ec eb       	ldi	r30, 0xBC	; 188
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     4ee:	88 23       	and	r24, r24
     4f0:	ec f7       	brge	.-6      	; 0x4ec <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     4f2:	84 e9       	ldi	r24, 0x94	; 148
     4f4:	80 93 bc 00 	sts	0x00BC, r24
     4f8:	08 95       	ret

000004fa <mcp2515_read>:
#include "mcp2515.h"
#include "spi.h"
#include "MCP2515_register.h"


uint8_t mcp2515_read(uint8_t addr){
     4fa:	cf 93       	push	r28
     4fc:	c8 2f       	mov	r28, r24
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4fe:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ);				//Sender instruksjon
     500:	83 e0       	ldi	r24, 0x03	; 3
     502:	42 d0       	rcall	.+132    	; 0x588 <SPI_communicate>
	SPI_communicate(addr);					//Sender adressen
     504:	8c 2f       	mov	r24, r28
     506:	40 d0       	rcall	.+128    	; 0x588 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);	//Tar imot data
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	3e d0       	rcall	.+124    	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     50c:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <mcp2515_write>:

void mcp2515_write(uint8_t addr, uint8_t data){
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	d8 2f       	mov	r29, r24
     518:	c6 2f       	mov	r28, r22
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     51a:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_WRITE);				//Sender instruksjon
     51c:	82 e0       	ldi	r24, 0x02	; 2
     51e:	34 d0       	rcall	.+104    	; 0x588 <SPI_communicate>
	SPI_communicate(addr);					//Sender adressen
     520:	8d 2f       	mov	r24, r29
     522:	32 d0       	rcall	.+100    	; 0x588 <SPI_communicate>
	SPI_communicate(data);					//Sender data
     524:	8c 2f       	mov	r24, r28
     526:	30 d0       	rcall	.+96     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     528:	28 9a       	sbi	0x05, 0	; 5
}
     52a:	df 91       	pop	r29
     52c:	cf 91       	pop	r28
     52e:	08 95       	ret

00000530 <mcp2515_read_status>:

uint8_t mcp2515_read_status(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     530:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ_STATUS);		//Sender instruksjon
     532:	80 ea       	ldi	r24, 0xA0	; 160
     534:	29 d0       	rcall	.+82     	; 0x588 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	27 d0       	rcall	.+78     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     53a:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     53c:	08 95       	ret

0000053e <mcp2515_request_to_send>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     53e:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(reg);					//Sender instruksjon
     540:	23 d0       	rcall	.+70     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     542:	28 9a       	sbi	0x05, 0	; 5
     544:	08 95       	ret

00000546 <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     546:	1f 93       	push	r17
     548:	cf 93       	push	r28
     54a:	df 93       	push	r29
     54c:	18 2f       	mov	r17, r24
     54e:	d6 2f       	mov	r29, r22
     550:	c4 2f       	mov	r28, r20
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     552:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);			//Sender instruksjon
     554:	85 e0       	ldi	r24, 0x05	; 5
     556:	18 d0       	rcall	.+48     	; 0x588 <SPI_communicate>
	SPI_communicate(addr);
     558:	81 2f       	mov	r24, r17
     55a:	16 d0       	rcall	.+44     	; 0x588 <SPI_communicate>
	SPI_communicate(mask);
     55c:	8d 2f       	mov	r24, r29
     55e:	14 d0       	rcall	.+40     	; 0x588 <SPI_communicate>
	SPI_communicate(data);
     560:	8c 2f       	mov	r24, r28
     562:	12 d0       	rcall	.+36     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     564:	28 9a       	sbi	0x05, 0	; 5
}
     566:	df 91       	pop	r29
     568:	cf 91       	pop	r28
     56a:	1f 91       	pop	r17
     56c:	08 95       	ret

0000056e <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     56e:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);				//Sender instruksjon
     570:	80 ec       	ldi	r24, 0xC0	; 192
     572:	0a d0       	rcall	.+20     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     574:	28 9a       	sbi	0x05, 0	; 5
     576:	08 95       	ret

00000578 <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(master_out_ddr, master_out_bit);
     578:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(master_inn_ddr, master_inn_bit);
     57a:	23 98       	cbi	0x04, 3	; 4
	set_bit(slave_clk_ddr, slave_clk_bit);
     57c:	21 9a       	sbi	0x04, 1	; 4
	set_bit(slave_cs_ddr, slave_cs_bit);
     57e:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     580:	8c b5       	in	r24, 0x2c	; 44
     582:	81 65       	ori	r24, 0x51	; 81
     584:	8c bd       	out	0x2c, r24	; 44
     586:	08 95       	ret

00000588 <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     588:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     58a:	0d b4       	in	r0, 0x2d	; 45
     58c:	07 fe       	sbrs	r0, 7
     58e:	fd cf       	rjmp	.-6      	; 0x58a <SPI_communicate+0x2>
	return SPDR;
     590:	8e b5       	in	r24, 0x2e	; 46
     592:	08 95       	ret

00000594 <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

	//Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     594:	e0 ec       	ldi	r30, 0xC0	; 192
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	90 81       	ld	r25, Z
     59a:	95 ff       	sbrs	r25, 5
     59c:	fd cf       	rjmp	.-6      	; 0x598 <USART_Transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     59e:	80 93 c6 00 	sts	0x00C6, r24
     5a2:	08 95       	ret

000005a4 <USART_Receive>:
}

unsigned char USART_Receive(void){
	
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     5a4:	e0 ec       	ldi	r30, 0xC0	; 192
     5a6:	f0 e0       	ldi	r31, 0x00	; 0
     5a8:	80 81       	ld	r24, Z
     5aa:	88 23       	and	r24, r24
     5ac:	ec f7       	brge	.-6      	; 0x5a8 <USART_Receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     5ae:	80 91 c6 00 	lds	r24, 0x00C6
}
     5b2:	08 95       	ret

000005b4 <USART_init>:
void USART_init(){
	
	//ubbr = F_CPU
	unsigned int ubrr = MYUBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     5b4:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     5b8:	87 e6       	ldi	r24, 0x67	; 103
     5ba:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B	 = (1<<RXEN0)|(1<<TXEN0);
     5be:	88 e1       	ldi	r24, 0x18	; 24
     5c0:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN:  Aktiverer USART receiver
		//TXEN: Aktiverer USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     5c4:	86 e0       	ldi	r24, 0x06	; 6
     5c6:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Skriver til UCSRC istedet for UBRRH, ved 1.
		//USBS0: Antall stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Slik at vi kan bruke printf;
	fdevopen(USART_Transmit,USART_Receive);
     5ca:	62 ed       	ldi	r22, 0xD2	; 210
     5cc:	72 e0       	ldi	r23, 0x02	; 2
     5ce:	8a ec       	ldi	r24, 0xCA	; 202
     5d0:	92 e0       	ldi	r25, 0x02	; 2
     5d2:	0c 94 02 0d 	jmp	0x1a04	; 0x1a04 <fdevopen>
     5d6:	08 95       	ret

000005d8 <adc_init>:
 */ 
#include "../MainInclude.h"
#include "adc.h"

void adc_init(){
	clear_bit(DDRF,PF0);
     5d8:	80 98       	cbi	0x10, 0	; 16
	
	
	ADMUX |= (1<<MUX0); //Bruker ADC1
     5da:	ec e7       	ldi	r30, 0x7C	; 124
     5dc:	f0 e0       	ldi	r31, 0x00	; 0
     5de:	80 81       	ld	r24, Z
     5e0:	81 60       	ori	r24, 0x01	; 1
     5e2:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //Bruker AVCC som refferanse.
     5e4:	80 81       	ld	r24, Z
     5e6:	80 64       	ori	r24, 0x40	; 64
     5e8:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler, bytt ut en med verdier opp til 7. //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (1<<ADPS0) | (1<<ADIE);
     5ea:	ea e7       	ldi	r30, 0x7A	; 122
     5ec:	f0 e0       	ldi	r31, 0x00	; 0
     5ee:	80 81       	ld	r24, Z
     5f0:	89 68       	ori	r24, 0x89	; 137
     5f2:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     5f4:	eb e7       	ldi	r30, 0x7B	; 123
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	80 81       	ld	r24, Z
     5fa:	80 83       	st	Z, r24
     5fc:	08 95       	ret

000005fe <adc_getVal>:
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
     5fe:	ea e7       	ldi	r30, 0x7A	; 122
     600:	f0 e0       	ldi	r31, 0x00	; 0
     602:	80 81       	ld	r24, Z
     604:	80 64       	ori	r24, 0x40	; 64
     606:	80 83       	st	Z, r24
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     608:	80 81       	ld	r24, Z
     60a:	82 fd       	sbrc	r24, 2
     60c:	06 c0       	rjmp	.+12     	; 0x61a <adc_getVal+0x1c>
	ADCSRA |= ADIF; //Resetter interupten
     60e:	80 81       	ld	r24, Z
     610:	84 60       	ori	r24, 0x04	; 4
     612:	80 83       	st	Z, r24
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     614:	80 81       	ld	r24, Z
     616:	82 ff       	sbrs	r24, 2
     618:	fa cf       	rjmp	.-12     	; 0x60e <adc_getVal+0x10>
	ADCSRA |= ADIF; //Resetter interupten
	return ADC;
     61a:	80 91 78 00 	lds	r24, 0x0078
     61e:	90 91 79 00 	lds	r25, 0x0079
}
     622:	08 95       	ret

00000624 <adc_measure>:


uint16_t adc_measure(ADC_signal* signal){
     624:	0f 93       	push	r16
     626:	1f 93       	push	r17
     628:	cf 93       	push	r28
     62a:	df 93       	push	r29
     62c:	ec 01       	movw	r28, r24
	signal->nrMeasurements ++;
     62e:	88 81       	ld	r24, Y
     630:	8f 5f       	subi	r24, 0xFF	; 255
     632:	88 83       	st	Y, r24
	signal->sumValue += adc_getVal();
     634:	09 81       	ldd	r16, Y+1	; 0x01
     636:	1a 81       	ldd	r17, Y+2	; 0x02
     638:	e2 df       	rcall	.-60     	; 0x5fe <adc_getVal>
     63a:	80 0f       	add	r24, r16
     63c:	91 1f       	adc	r25, r17
     63e:	9a 83       	std	Y+2, r25	; 0x02
     640:	89 83       	std	Y+1, r24	; 0x01
	signal->edge = 0;
     642:	1c 82       	std	Y+4, r1	; 0x04
	
	if(signal->nrMeasurements > averagingPeriod){
     644:	68 81       	ld	r22, Y
     646:	63 33       	cpi	r22, 0x33	; 51
     648:	b8 f0       	brcs	.+46     	; 0x678 <adc_measure+0x54>
		if(signal->sumValue / signal->nrMeasurements < boolValueBorder){
     64a:	70 e0       	ldi	r23, 0x00	; 0
     64c:	0e 94 de 0b 	call	0x17bc	; 0x17bc <__udivmodhi4>
     650:	62 33       	cpi	r22, 0x32	; 50
     652:	71 05       	cpc	r23, r1
     654:	68 f4       	brcc	.+26     	; 0x670 <adc_measure+0x4c>
			//printf("%u  \r",signal->sumValue / signal->nrMeasurements);
			if(signal->boolState != 1){
     656:	8b 81       	ldd	r24, Y+3	; 0x03
     658:	81 30       	cpi	r24, 0x01	; 1
     65a:	39 f0       	breq	.+14     	; 0x66a <adc_measure+0x46>
				signal->count++;
     65c:	9d 81       	ldd	r25, Y+5	; 0x05
     65e:	9f 5f       	subi	r25, 0xFF	; 255
     660:	9d 83       	std	Y+5, r25	; 0x05
			}
			if(signal->boolState == 0){
     662:	81 11       	cpse	r24, r1
     664:	02 c0       	rjmp	.+4      	; 0x66a <adc_measure+0x46>
				signal->edge = 1;
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	8c 83       	std	Y+4, r24	; 0x04
			}
			signal->boolState = 1;
     66a:	81 e0       	ldi	r24, 0x01	; 1
     66c:	8b 83       	std	Y+3, r24	; 0x03
     66e:	01 c0       	rjmp	.+2      	; 0x672 <adc_measure+0x4e>
		}
		else{
			signal->boolState = 0;
     670:	1b 82       	std	Y+3, r1	; 0x03
		}
		
		signal->nrMeasurements = 0;
     672:	18 82       	st	Y, r1
		signal->sumValue = 0;
     674:	1a 82       	std	Y+2, r1	; 0x02
     676:	19 82       	std	Y+1, r1	; 0x01
	}
     678:	df 91       	pop	r29
     67a:	cf 91       	pop	r28
     67c:	1f 91       	pop	r17
     67e:	0f 91       	pop	r16
     680:	08 95       	ret

00000682 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +40);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     682:	96 2f       	mov	r25, r22
	if(dir){
     684:	88 23       	and	r24, r24
     686:	11 f0       	breq	.+4      	; 0x68c <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     688:	8b 9a       	sbi	0x11, 3	; 17
     68a:	01 c0       	rjmp	.+2      	; 0x68e <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     68c:	8b 98       	cbi	0x11, 3	; 17
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
     68e:	68 e2       	ldi	r22, 0x28	; 40
     690:	89 2f       	mov	r24, r25
     692:	08 cf       	rjmp	.-496    	; 0x4a4 <I2C_transmit>
     694:	08 95       	ret

00000696 <motorbox_set_percent>:
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}


void motorbox_set_percent(int16_t percent){
     696:	8c 39       	cpi	r24, 0x9C	; 156
     698:	2f ef       	ldi	r18, 0xFF	; 255
     69a:	92 07       	cpc	r25, r18
     69c:	14 f4       	brge	.+4      	; 0x6a2 <motorbox_set_percent+0xc>
     69e:	8c e9       	ldi	r24, 0x9C	; 156
     6a0:	9f ef       	ldi	r25, 0xFF	; 255
     6a2:	85 36       	cpi	r24, 0x65	; 101
     6a4:	91 05       	cpc	r25, r1
     6a6:	14 f0       	brlt	.+4      	; 0x6ac <motorbox_set_percent+0x16>
     6a8:	84 e6       	ldi	r24, 0x64	; 100
     6aa:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<10 && percent>-10){
     6ac:	9c 01       	movw	r18, r24
     6ae:	27 5f       	subi	r18, 0xF7	; 247
     6b0:	3f 4f       	sbci	r19, 0xFF	; 255
     6b2:	23 31       	cpi	r18, 0x13	; 19
     6b4:	31 05       	cpc	r19, r1
     6b6:	20 f4       	brcc	.+8      	; 0x6c0 <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     6b8:	60 e0       	ldi	r22, 0x00	; 0
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	e2 cf       	rjmp	.-60     	; 0x682 <motorbox_set_power>
     6be:	08 95       	ret
	}
	else if(percent < 0){
     6c0:	99 23       	and	r25, r25
     6c2:	2c f4       	brge	.+10     	; 0x6ce <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent +40);
     6c4:	68 e2       	ldi	r22, 0x28	; 40
     6c6:	68 1b       	sub	r22, r24
     6c8:	80 e0       	ldi	r24, 0x00	; 0
     6ca:	db cf       	rjmp	.-74     	; 0x682 <motorbox_set_power>
     6cc:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +40);
     6ce:	68 e2       	ldi	r22, 0x28	; 40
     6d0:	68 0f       	add	r22, r24
     6d2:	81 e0       	ldi	r24, 0x01	; 1
     6d4:	d6 cf       	rjmp	.-84     	; 0x682 <motorbox_set_power>
     6d6:	08 95       	ret

000006d8 <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
	return -board_size/2-encoder_data;
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6d8:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6da:	8a e6       	ldi	r24, 0x6A	; 106
     6dc:	8a 95       	dec	r24
     6de:	f1 f7       	brne	.-4      	; 0x6dc <motorbox_reset_encoder+0x4>
     6e0:	00 c0       	rjmp	.+0      	; 0x6e2 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6e2:	8e 9a       	sbi	0x11, 6	; 17
     6e4:	08 95       	ret

000006e6 <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     6e6:	80 b3       	in	r24, 0x10	; 16
     6e8:	88 6f       	ori	r24, 0xF8	; 248
     6ea:	80 bb       	out	0x10, r24	; 16
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6ec:	8e 98       	cbi	0x11, 6	; 17
	//Velger å ikke resette, skrur på motor
	MOTORBOX_CONTROLL_REG |= (1<<ENCODER_RESET_NOT)|(1<<MOTOR_ENABLE);
     6ee:	81 b3       	in	r24, 0x11	; 17
     6f0:	80 65       	ori	r24, 0x50	; 80
     6f2:	81 bb       	out	0x11, r24	; 17
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     6f4:	81 b3       	in	r24, 0x11	; 17
     6f6:	87 75       	andi	r24, 0x57	; 87
     6f8:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     6fa:	ee cf       	rjmp	.-36     	; 0x6d8 <motorbox_reset_encoder>
     6fc:	08 95       	ret

000006fe <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
     6fe:	82 95       	swap	r24
	b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
     700:	28 2f       	mov	r18, r24
     702:	23 73       	andi	r18, 0x33	; 51
     704:	22 0f       	add	r18, r18
     706:	22 0f       	add	r18, r18
     708:	98 2f       	mov	r25, r24
     70a:	9c 7c       	andi	r25, 0xCC	; 204
     70c:	96 95       	lsr	r25
     70e:	96 95       	lsr	r25
     710:	92 2b       	or	r25, r18
	b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
     712:	29 2f       	mov	r18, r25
     714:	25 75       	andi	r18, 0x55	; 85
     716:	22 0f       	add	r18, r18
     718:	9a 7a       	andi	r25, 0xAA	; 170
     71a:	89 2f       	mov	r24, r25
     71c:	86 95       	lsr	r24
	return b;
     71e:	82 2b       	or	r24, r18
     720:	08 95       	ret

00000722 <motorbox_get_encoder>:
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     726:	8d 9a       	sbi	0x11, 5	; 17
     728:	8a e6       	ldi	r24, 0x6A	; 106
     72a:	8a 95       	dec	r24
     72c:	f1 f7       	brne	.-4      	; 0x72a <motorbox_get_encoder+0x8>
     72e:	00 c0       	rjmp	.+0      	; 0x730 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     730:	80 91 06 01 	lds	r24, 0x0106
     734:	e4 df       	rcall	.-56     	; 0x6fe <reverse_byte>
     736:	c8 2f       	mov	r28, r24
     738:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     73a:	8d 98       	cbi	0x11, 5	; 17
     73c:	8a e6       	ldi	r24, 0x6A	; 106
     73e:	8a 95       	dec	r24
     740:	f1 f7       	brne	.-4      	; 0x73e <motorbox_get_encoder+0x1c>
     742:	00 c0       	rjmp	.+0      	; 0x744 <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
     744:	80 91 06 01 	lds	r24, 0x0106
     748:	da df       	rcall	.-76     	; 0x6fe <reverse_byte>
     74a:	d8 2b       	or	r29, r24
	return -board_size/2-encoder_data;
}
     74c:	80 ed       	ldi	r24, 0xD0	; 208
     74e:	9e ee       	ldi	r25, 0xEE	; 238
     750:	8c 1b       	sub	r24, r28
     752:	9d 0b       	sbc	r25, r29
     754:	df 91       	pop	r29
     756:	cf 91       	pop	r28
     758:	08 95       	ret

0000075a <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     75a:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter fast PWM 9 bit, 0110, WGM10. MAX = 0x01FF
	TCCR1A |= (1<<WGM11);
     75c:	a0 e8       	ldi	r26, 0x80	; 128
     75e:	b0 e0       	ldi	r27, 0x00	; 0
     760:	8c 91       	ld	r24, X
     762:	82 60       	ori	r24, 0x02	; 2
     764:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     766:	e1 e8       	ldi	r30, 0x81	; 129
     768:	f0 e0       	ldi	r31, 0x00	; 0
     76a:	80 81       	ld	r24, Z
     76c:	88 61       	ori	r24, 0x18	; 24
     76e:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     770:	8c 91       	ld	r24, X
     772:	80 68       	ori	r24, 0x80	; 128
     774:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     776:	80 81       	ld	r24, Z
     778:	82 60       	ori	r24, 0x02	; 2
     77a:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     77c:	80 e4       	ldi	r24, 0x40	; 64
     77e:	9c e9       	ldi	r25, 0x9C	; 156
     780:	90 93 87 00 	sts	0x0087, r25
     784:	80 93 86 00 	sts	0x0086, r24
	
	//OC1A er pwm signalet	går ut på PB5
	//OCR1A nivået for sette lav. 
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     788:	88 e0       	ldi	r24, 0x08	; 8
     78a:	97 e0       	ldi	r25, 0x07	; 7
     78c:	90 93 89 00 	sts	0x0089, r25
     790:	80 93 88 00 	sts	0x0088, r24
     794:	08 95       	ret

00000796 <servo_set>:
}

void servo_set(int percent){
     796:	8c 39       	cpi	r24, 0x9C	; 156
     798:	2f ef       	ldi	r18, 0xFF	; 255
     79a:	92 07       	cpc	r25, r18
     79c:	14 f4       	brge	.+4      	; 0x7a2 <servo_set+0xc>
     79e:	8c e9       	ldi	r24, 0x9C	; 156
     7a0:	9f ef       	ldi	r25, 0xFF	; 255
     7a2:	85 36       	cpi	r24, 0x65	; 101
     7a4:	91 05       	cpc	r25, r1
     7a6:	14 f0       	brlt	.+4      	; 0x7ac <servo_set+0x16>
     7a8:	84 e6       	ldi	r24, 0x64	; 100
     7aa:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     7ac:	66 27       	eor	r22, r22
     7ae:	77 27       	eor	r23, r23
     7b0:	68 1b       	sub	r22, r24
     7b2:	79 0b       	sbc	r23, r25
     7b4:	88 27       	eor	r24, r24
     7b6:	77 fd       	sbrc	r23, 7
     7b8:	80 95       	com	r24
     7ba:	98 2f       	mov	r25, r24
     7bc:	65 d3       	rcall	.+1738   	; 0xe88 <__floatsisf>
     7be:	2b e9       	ldi	r18, 0x9B	; 155
     7c0:	33 e5       	ldi	r19, 0x53	; 83
     7c2:	49 ec       	ldi	r20, 0xC9	; 201
     7c4:	56 e3       	ldi	r21, 0x36	; 54
     7c6:	10 d4       	rcall	.+2080   	; 0xfe8 <__mulsf3>
     7c8:	26 ea       	ldi	r18, 0xA6	; 166
     7ca:	3b e9       	ldi	r19, 0x9B	; 155
     7cc:	44 ec       	ldi	r20, 0xC4	; 196
     7ce:	5a e3       	ldi	r21, 0x3A	; 58
     7d0:	58 d2       	rcall	.+1200   	; 0xc82 <__addsf3>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	34 e2       	ldi	r19, 0x24	; 36
     7d6:	44 e7       	ldi	r20, 0x74	; 116
     7d8:	5b e4       	ldi	r21, 0x4B	; 75
     7da:	06 d4       	rcall	.+2060   	; 0xfe8 <__mulsf3>
     7dc:	20 e0       	ldi	r18, 0x00	; 0
     7de:	30 e0       	ldi	r19, 0x00	; 0
     7e0:	40 e0       	ldi	r20, 0x00	; 0
     7e2:	5e e3       	ldi	r21, 0x3E	; 62
     7e4:	01 d4       	rcall	.+2050   	; 0xfe8 <__mulsf3>
     7e6:	22 d3       	rcall	.+1604   	; 0xe2c <__fixunssfsi>
     7e8:	70 93 89 00 	sts	0x0089, r23
     7ec:	60 93 88 00 	sts	0x0088, r22
     7f0:	08 95       	ret

000007f2 <main>:
#include "CommunicationDrivers/I2C.h"
#include "regulator.h"
#include "MotorDrivers/Solenoid.h"
#include "SensorDrivers/HC-SR04.h"

int main(){
     7f2:	cf 93       	push	r28
     7f4:	df 93       	push	r29
     7f6:	cd b7       	in	r28, 0x3d	; 61
     7f8:	de b7       	in	r29, 0x3e	; 62
     7fa:	c4 57       	subi	r28, 0x74	; 116
     7fc:	d1 09       	sbc	r29, r1
     7fe:	0f b6       	in	r0, 0x3f	; 63
     800:	f8 94       	cli
     802:	de bf       	out	0x3e, r29	; 62
     804:	0f be       	out	0x3f, r0	; 63
     806:	cd bf       	out	0x3d, r28	; 61
	/*INITIALISATION*/
	USART_init();
     808:	d5 de       	rcall	.-598    	; 0x5b4 <USART_init>
	CAN_init();
     80a:	c5 dd       	rcall	.-1142   	; 0x396 <CAN_init>
	servo_init();
     80c:	a6 df       	rcall	.-180    	; 0x75a <servo_init>
	adc_init();
     80e:	e4 de       	rcall	.-568    	; 0x5d8 <adc_init>
	I2C_init();
     810:	35 de       	rcall	.-918    	; 0x47c <I2C_init>
	motorbox_init();
     812:	69 df       	rcall	.-302    	; 0x6e6 <motorbox_init>
	HCSR04_inti();
     814:	99 d1       	rcall	.+818    	; 0xb48 <HCSR04_inti>
	SOLENOID_DDR |= 1<<SOLENOID_BIT;
     816:	82 9a       	sbi	0x10, 2	; 16
	/*Tillstandsvariable*/
	interrupt CAN_interrupt;
	uint8_t new_msg;
	
	CAN_message msgInn0;
	msgInn0.length = 0;
     818:	1b 82       	std	Y+3, r1	; 0x03
	
	CAN_message msgPoint;
	msgPoint.length = 1;
     81a:	81 e0       	ldi	r24, 0x01	; 1
     81c:	8e 87       	std	Y+14, r24	; 0x0e
	msgPoint.id = NODE1_CANID_0;
     81e:	80 e0       	ldi	r24, 0x00	; 0
     820:	96 e0       	ldi	r25, 0x06	; 6
     822:	9d 87       	std	Y+13, r25	; 0x0d
     824:	8c 87       	std	Y+12, r24	; 0x0c
	msgPoint.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMEPOINT;
     826:	82 e0       	ldi	r24, 0x02	; 2
     828:	8f 87       	std	Y+15, r24	; 0x0f
	
	ADC_signal adcSignal;
	Regulator regulator;
	regulator_init(&regulator);
     82a:	ce 01       	movw	r24, r28
     82c:	4d 96       	adiw	r24, 0x1d	; 29
     82e:	da d0       	rcall	.+436    	; 0x9e4 <regulator_init>
	
	HCSR04_data S0_data;
	HCSR04_data S1_data;
	S0_data.queuePointer = 0;
     830:	18 ae       	std	Y+56, r1	; 0x38
     832:	fe 01       	movw	r30, r28
     834:	f9 96       	adiw	r30, 0x39	; 57
     836:	9e 01       	movw	r18, r28
     838:	2b 58       	subi	r18, 0x8B	; 139
     83a:	3f 4f       	sbci	r19, 0xFF	; 255
	S1_data.queuePointer = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
		S0_data.mesurements[i] = 0;
		S0_data.mesurements[i] = 100;
     83c:	84 e6       	ldi	r24, 0x64	; 100
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	81 93       	st	Z+, r24
     842:	91 93       	st	Z+, r25
	
	HCSR04_data S0_data;
	HCSR04_data S1_data;
	S0_data.queuePointer = 0;
	S1_data.queuePointer = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
     844:	e2 17       	cp	r30, r18
     846:	f3 07       	cpc	r31, r19
     848:	d9 f7       	brne	.-10     	; 0x840 <main+0x4e>
     84a:	91 2c       	mov	r9, r1
     84c:	51 2c       	mov	r5, r1
     84e:	a1 2c       	mov	r10, r1
     850:	b1 2c       	mov	r11, r1
		CAN_interrupt = CAN_int();
		switch(CAN_interrupt){
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     852:	0f 2e       	mov	r0, r31
     854:	f9 e3       	ldi	r31, 0x39	; 57
     856:	cf 2e       	mov	r12, r31
     858:	f2 e0       	ldi	r31, 0x02	; 2
     85a:	df 2e       	mov	r13, r31
     85c:	f0 2d       	mov	r31, r0
			else{
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
			}
		}
		else{
			printf("OFF  \r");
     85e:	0f 2e       	mov	r0, r31
     860:	f7 e4       	ldi	r31, 0x47	; 71
     862:	ef 2e       	mov	r14, r31
     864:	f2 e0       	ldi	r31, 0x02	; 2
     866:	ff 2e       	mov	r15, r31
     868:	f0 2d       	mov	r31, r0
			TCNT3 = 0;
     86a:	0f 2e       	mov	r0, r31
     86c:	f4 e9       	ldi	r31, 0x94	; 148
     86e:	2f 2e       	mov	r2, r31
     870:	31 2c       	mov	r3, r1
     872:	f0 2d       	mov	r31, r0
			TCNT3 = 0;	
			if(gameMode == GAMEMODE_JS){
				//printf("JS  \r");
				joySpeed = msgInn0.data[CANMSG_JSX_BYTE];
				joyPos += get_pos_from_percent(joySpeed)* regulator.dt * CONTROLLER_GAIN;
				printf("%i\r",joyPos);
     874:	0f 2e       	mov	r0, r31
     876:	f3 e4       	ldi	r31, 0x43	; 67
     878:	6f 2e       	mov	r6, r31
     87a:	f2 e0       	ldi	r31, 0x02	; 2
     87c:	7f 2e       	mov	r7, r31
     87e:	f0 2d       	mov	r31, r0
	
	uint8_t gameMode = GAMEMODE_OFF;
	
	uint8_t push = 0;
	while(1){
		adc_measure(&adcSignal);
     880:	ce 01       	movw	r24, r28
     882:	47 96       	adiw	r24, 0x17	; 23
     884:	cf de       	rcall	.-610    	; 0x624 <adc_measure>
		//printf("%i   \r",dist_data.pos_ref);
		
		CAN_interrupt = CAN_int();
     886:	7a dd       	rcall	.-1292   	; 0x37c <CAN_int>
     888:	18 2f       	mov	r17, r24
		switch(CAN_interrupt){
     88a:	86 30       	cpi	r24, 0x06	; 6
     88c:	59 f0       	breq	.+22     	; 0x8a4 <main+0xb2>
     88e:	87 30       	cpi	r24, 0x07	; 7
     890:	71 f0       	breq	.+28     	; 0x8ae <main+0xbc>
     892:	81 30       	cpi	r24, 0x01	; 1
     894:	81 f4       	brne	.+32     	; 0x8b6 <main+0xc4>
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     896:	df 92       	push	r13
     898:	cf 92       	push	r12
     89a:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
				break;
     89e:	0f 90       	pop	r0
     8a0:	0f 90       	pop	r0
     8a2:	09 c0       	rjmp	.+18     	; 0x8b6 <main+0xc4>
			case RX0:
				CAN_data_receive(&msgInn0, MCP_RXB0CTRL);
     8a4:	60 e6       	ldi	r22, 0x60	; 96
     8a6:	ce 01       	movw	r24, r28
     8a8:	01 96       	adiw	r24, 0x01	; 1
     8aa:	0f dd       	rcall	.-1506   	; 0x2ca <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
     8ac:	04 c0       	rjmp	.+8      	; 0x8b6 <main+0xc4>
			case RX1:
				CAN_data_receive(&msgInn0, MCP_RXB1CTRL);
     8ae:	60 e7       	ldi	r22, 0x70	; 112
     8b0:	ce 01       	movw	r24, r28
     8b2:	01 96       	adiw	r24, 0x01	; 1
     8b4:	0a dd       	rcall	.-1516   	; 0x2ca <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     8b6:	81 2f       	mov	r24, r17
     8b8:	d9 dd       	rcall	.-1102   	; 0x46c <CAN_int_clear>
		
		if(msgInn0.length){
     8ba:	8b 81       	ldd	r24, Y+3	; 0x03
     8bc:	88 23       	and	r24, r24
     8be:	51 f0       	breq	.+20     	; 0x8d4 <main+0xe2>
			switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
     8c0:	8c 81       	ldd	r24, Y+4	; 0x04
     8c2:	88 23       	and	r24, r24
     8c4:	19 f0       	breq	.+6      	; 0x8cc <main+0xda>
     8c6:	81 30       	cpi	r24, 0x01	; 1
     8c8:	19 f0       	breq	.+6      	; 0x8d0 <main+0xde>
     8ca:	04 c0       	rjmp	.+8      	; 0x8d4 <main+0xe2>
				case PACKAGESPECIFIER_MOTORSIGNALS:
					msgInn0.length = 0;
     8cc:	1b 82       	std	Y+3, r1	; 0x03
				break;
     8ce:	02 c0       	rjmp	.+4      	; 0x8d4 <main+0xe2>
				case PACKAGESPECIFIER_GAMEMODE:
					gameMode = msgInn0.data[GAMEMODE_MODE_BYTE];
     8d0:	5d 80       	ldd	r5, Y+5	; 0x05
					msgInn0.length = 0;
     8d2:	1b 82       	std	Y+3, r1	; 0x03
			}
			
		}
		
		//printf("%i\r\n",msgInn0.data[CANMSG_SLIDERR_BYTE]);
		if(gameMode != GAMEMODE_OFF){
     8d4:	55 20       	and	r5, r5
     8d6:	09 f4       	brne	.+2      	; 0x8da <main+0xe8>
     8d8:	70 c0       	rjmp	.+224    	; 0x9ba <main+0x1c8>
			servo_set(msgInn0.data[CANMSG_SLIDERR_BYTE]);
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	99 27       	eor	r25, r25
     8de:	87 fd       	sbrc	r24, 7
     8e0:	90 95       	com	r25
     8e2:	59 df       	rcall	.-334    	; 0x796 <servo_set>
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     8e4:	f1 01       	movw	r30, r2
     8e6:	60 81       	ld	r22, Z
     8e8:	71 81       	ldd	r23, Z+1	; 0x01
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	ca d2       	rcall	.+1428   	; 0xe84 <__floatunsisf>
     8f0:	20 e0       	ldi	r18, 0x00	; 0
     8f2:	34 e2       	ldi	r19, 0x24	; 36
     8f4:	44 e7       	ldi	r20, 0x74	; 116
     8f6:	58 e4       	ldi	r21, 0x48	; 72
     8f8:	2c d2       	rcall	.+1112   	; 0xd52 <__divsf3>
     8fa:	68 ab       	std	Y+48, r22	; 0x30
     8fc:	79 ab       	std	Y+49, r23	; 0x31
     8fe:	8a ab       	std	Y+50, r24	; 0x32
     900:	9b ab       	std	Y+51, r25	; 0x33
			TCNT3 = 0;	
     902:	f1 01       	movw	r30, r2
     904:	11 82       	std	Z+1, r1	; 0x01
     906:	10 82       	st	Z, r1
			if(gameMode == GAMEMODE_JS){
     908:	f1 e0       	ldi	r31, 0x01	; 1
     90a:	5f 12       	cpse	r5, r31
     90c:	33 c0       	rjmp	.+102    	; 0x974 <main+0x182>
				//printf("JS  \r");
				joySpeed = msgInn0.data[CANMSG_JSX_BYTE];
				joyPos += get_pos_from_percent(joySpeed)* regulator.dt * CONTROLLER_GAIN;
     90e:	8f 81       	ldd	r24, Y+7	; 0x07
     910:	16 d1       	rcall	.+556    	; 0xb3e <get_pos_from_percent>
     912:	8c 01       	movw	r16, r24
     914:	b5 01       	movw	r22, r10
     916:	88 27       	eor	r24, r24
     918:	77 fd       	sbrc	r23, 7
     91a:	80 95       	com	r24
     91c:	98 2f       	mov	r25, r24
     91e:	b4 d2       	rcall	.+1384   	; 0xe88 <__floatsisf>
     920:	4b 01       	movw	r8, r22
     922:	5c 01       	movw	r10, r24
     924:	b8 01       	movw	r22, r16
     926:	88 27       	eor	r24, r24
     928:	77 fd       	sbrc	r23, 7
     92a:	80 95       	com	r24
     92c:	98 2f       	mov	r25, r24
     92e:	ac d2       	rcall	.+1368   	; 0xe88 <__floatsisf>
     930:	28 a9       	ldd	r18, Y+48	; 0x30
     932:	39 a9       	ldd	r19, Y+49	; 0x31
     934:	4a a9       	ldd	r20, Y+50	; 0x32
     936:	5b a9       	ldd	r21, Y+51	; 0x33
     938:	57 d3       	rcall	.+1710   	; 0xfe8 <__mulsf3>
     93a:	9b 01       	movw	r18, r22
     93c:	ac 01       	movw	r20, r24
     93e:	c5 01       	movw	r24, r10
     940:	b4 01       	movw	r22, r8
     942:	9f d1       	rcall	.+830    	; 0xc82 <__addsf3>
     944:	6e d2       	rcall	.+1244   	; 0xe22 <__fixsfsi>
     946:	86 2e       	mov	r8, r22
     948:	97 2e       	mov	r9, r23
     94a:	a6 2e       	mov	r10, r22
     94c:	b7 2e       	mov	r11, r23
				printf("%i\r",joyPos);
     94e:	7f 93       	push	r23
     950:	6f 93       	push	r22
     952:	7f 92       	push	r7
     954:	6f 92       	push	r6
     956:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
				regulator_increment(&regulator,joyPos);
     95a:	68 2d       	mov	r22, r8
     95c:	79 2d       	mov	r23, r9
     95e:	ce 01       	movw	r24, r28
     960:	4d 96       	adiw	r24, 0x1d	; 29
     962:	62 d0       	rcall	.+196    	; 0xa28 <regulator_increment>
				push = msgInn0.data[CANMSG_BTNR_BYTE] & (1<<CANMSG_BTNR_BIT);
     964:	8d 81       	ldd	r24, Y+5	; 0x05
     966:	81 70       	andi	r24, 0x01	; 1
     968:	98 2e       	mov	r9, r24
     96a:	0f 90       	pop	r0
     96c:	0f 90       	pop	r0
     96e:	0f 90       	pop	r0
     970:	0f 90       	pop	r0
     972:	10 c0       	rjmp	.+32     	; 0x994 <main+0x1a2>
			}
			else if(gameMode == GAMEMODE_SENS){
     974:	22 e0       	ldi	r18, 0x02	; 2
     976:	52 12       	cpse	r5, r18
     978:	0d c0       	rjmp	.+26     	; 0x994 <main+0x1a2>
				//printf("SENS  \r");
				//printf("Yo");
				HCSR04_update_ref(&S0_data,SENSOR0);
     97a:	60 e0       	ldi	r22, 0x00	; 0
     97c:	ce 01       	movw	r24, r28
     97e:	c4 96       	adiw	r24, 0x34	; 52
     980:	32 d1       	rcall	.+612    	; 0xbe6 <HCSR04_update_ref>
				//HCSR04_update_ref(&S1_data,SENSOR1);
				//printf("%i\r",S0_data.pos_ref);
				regulator_increment(&regulator,S0_data.pos_ref);
     982:	6c a9       	ldd	r22, Y+52	; 0x34
     984:	7d a9       	ldd	r23, Y+53	; 0x35
     986:	ce 01       	movw	r24, r28
     988:	4d 96       	adiw	r24, 0x1d	; 29
     98a:	4e d0       	rcall	.+156    	; 0xa28 <regulator_increment>
				if(S1_data.time < S1_ACTIVATION_POINT){
					push = 0;
				}
				else push = 0;
			}
			motorbox_set_percent(regulator.u);
     98c:	89 a5       	ldd	r24, Y+41	; 0x29
     98e:	9a a5       	ldd	r25, Y+42	; 0x2a
     990:	82 de       	rcall	.-764    	; 0x696 <motorbox_set_percent>
     992:	10 c0       	rjmp	.+32     	; 0x9b4 <main+0x1c2>
     994:	89 a5       	ldd	r24, Y+41	; 0x29
     996:	9a a5       	ldd	r25, Y+42	; 0x2a
     998:	7e de       	rcall	.-772    	; 0x696 <motorbox_set_percent>
			
			if(push){
     99a:	99 20       	and	r9, r9
     99c:	59 f0       	breq	.+22     	; 0x9b4 <main+0x1c2>
				clear_bit(SOLENOID_PORT,SOLENOID_BIT);
     99e:	8a 98       	cbi	0x11, 2	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9a0:	8f ef       	ldi	r24, 0xFF	; 255
     9a2:	91 ee       	ldi	r25, 0xE1	; 225
     9a4:	e4 e0       	ldi	r30, 0x04	; 4
     9a6:	81 50       	subi	r24, 0x01	; 1
     9a8:	90 40       	sbci	r25, 0x00	; 0
     9aa:	e0 40       	sbci	r30, 0x00	; 0
     9ac:	e1 f7       	brne	.-8      	; 0x9a6 <main+0x1b4>
     9ae:	00 c0       	rjmp	.+0      	; 0x9b0 <main+0x1be>
     9b0:	00 00       	nop
     9b2:	10 c0       	rjmp	.+32     	; 0x9d4 <main+0x1e2>
				_delay_ms(100);
			}
			else{
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
     9b4:	8a 9a       	sbi	0x11, 2	; 17
     9b6:	91 2c       	mov	r9, r1
     9b8:	0d c0       	rjmp	.+26     	; 0x9d4 <main+0x1e2>
			}
		}
		else{
			printf("OFF  \r");
     9ba:	ff 92       	push	r15
     9bc:	ef 92       	push	r14
     9be:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
			TCNT3 = 0;
     9c2:	f1 01       	movw	r30, r2
     9c4:	11 82       	std	Z+1, r1	; 0x01
     9c6:	10 82       	st	Z, r1
			motorbox_set_percent(0);
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	64 de       	rcall	.-824    	; 0x696 <motorbox_set_percent>
			motorbox_reset_encoder();
     9ce:	84 de       	rcall	.-760    	; 0x6d8 <motorbox_reset_encoder>
     9d0:	0f 90       	pop	r0
     9d2:	0f 90       	pop	r0
		}
		
		//Retursignal
		if(adcSignal.edge){
     9d4:	8b 8d       	ldd	r24, Y+27	; 0x1b
     9d6:	88 23       	and	r24, r24
     9d8:	09 f4       	brne	.+2      	; 0x9dc <main+0x1ea>
     9da:	52 cf       	rjmp	.-348    	; 0x880 <main+0x8e>
			CAN_message_send(&msgPoint);
     9dc:	ce 01       	movw	r24, r28
     9de:	0c 96       	adiw	r24, 0x0c	; 12
     9e0:	69 dc       	rcall	.-1838   	; 0x2b4 <CAN_message_send>
     9e2:	4e cf       	rjmp	.-356    	; 0x880 <main+0x8e>

000009e4 <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(Regulator* regulator){
     9e4:	fc 01       	movw	r30, r24
	regulator->P = 40;
     9e6:	40 e0       	ldi	r20, 0x00	; 0
     9e8:	50 e0       	ldi	r21, 0x00	; 0
     9ea:	60 e2       	ldi	r22, 0x20	; 32
     9ec:	72 e4       	ldi	r23, 0x42	; 66
     9ee:	40 83       	st	Z, r20
     9f0:	51 83       	std	Z+1, r21	; 0x01
     9f2:	62 83       	std	Z+2, r22	; 0x02
     9f4:	73 83       	std	Z+3, r23	; 0x03
	regulator->I = 10;
     9f6:	40 e0       	ldi	r20, 0x00	; 0
     9f8:	50 e0       	ldi	r21, 0x00	; 0
     9fa:	60 e2       	ldi	r22, 0x20	; 32
     9fc:	71 e4       	ldi	r23, 0x41	; 65
     9fe:	44 83       	std	Z+4, r20	; 0x04
     a00:	55 83       	std	Z+5, r21	; 0x05
     a02:	66 83       	std	Z+6, r22	; 0x06
     a04:	77 83       	std	Z+7, r23	; 0x07
	regulator->D = 0;
     a06:	10 86       	std	Z+8, r1	; 0x08
     a08:	11 86       	std	Z+9, r1	; 0x09
     a0a:	12 86       	std	Z+10, r1	; 0x0a
     a0c:	13 86       	std	Z+11, r1	; 0x0b
	regulator->u= 0;
     a0e:	15 86       	std	Z+13, r1	; 0x0d
     a10:	14 86       	std	Z+12, r1	; 0x0c
	regulator->integralValue = 0.0f;
     a12:	16 86       	std	Z+14, r1	; 0x0e
     a14:	17 86       	std	Z+15, r1	; 0x0f
     a16:	10 8a       	std	Z+16, r1	; 0x10
     a18:	11 8a       	std	Z+17, r1	; 0x11
	//regulator->refPosValue = 0.0f;
	regulator->prevVal = 0;
     a1a:	12 8a       	std	Z+18, r1	; 0x12
	float dt = 0;
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
     a1c:	e1 e9       	ldi	r30, 0x91	; 145
     a1e:	f0 e0       	ldi	r31, 0x00	; 0
     a20:	80 81       	ld	r24, Z
     a22:	83 60       	ori	r24, 0x03	; 3
     a24:	80 83       	st	Z, r24
     a26:	08 95       	ret

00000a28 <regulator_increment>:
	//TIMSK3 = (1<<TOIE3); //Overflow interrupt enable
	//TCNT3 holder verdien, resettes ved å sette den lik 0;	
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     a28:	4f 92       	push	r4
     a2a:	5f 92       	push	r5
     a2c:	6f 92       	push	r6
     a2e:	7f 92       	push	r7
     a30:	8f 92       	push	r8
     a32:	9f 92       	push	r9
     a34:	af 92       	push	r10
     a36:	bf 92       	push	r11
     a38:	cf 92       	push	r12
     a3a:	df 92       	push	r13
     a3c:	ef 92       	push	r14
     a3e:	ff 92       	push	r15
     a40:	0f 93       	push	r16
     a42:	1f 93       	push	r17
     a44:	cf 93       	push	r28
     a46:	df 93       	push	r29
     a48:	ec 01       	movw	r28, r24
     a4a:	8b 01       	movw	r16, r22
	int16_t encoderPos = motorbox_get_encoder();
     a4c:	6a de       	rcall	.-812    	; 0x722 <motorbox_get_encoder>
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     a4e:	98 01       	movw	r18, r16
     a50:	28 1b       	sub	r18, r24
     a52:	39 0b       	sbc	r19, r25
     a54:	c9 01       	movw	r24, r18
     a56:	68 e5       	ldi	r22, 0x58	; 88
     a58:	70 e0       	ldi	r23, 0x00	; 0
     a5a:	c4 d6       	rcall	.+3464   	; 0x17e4 <__divmodhi4>
     a5c:	8b 01       	movw	r16, r22
	regulator->integralValue+=avvik*regulator->dt;
     a5e:	88 27       	eor	r24, r24
     a60:	77 fd       	sbrc	r23, 7
     a62:	80 95       	com	r24
     a64:	98 2f       	mov	r25, r24
     a66:	10 d2       	rcall	.+1056   	; 0xe88 <__floatsisf>
     a68:	2b 01       	movw	r4, r22
     a6a:	3c 01       	movw	r6, r24
     a6c:	cb 88       	ldd	r12, Y+19	; 0x13
     a6e:	dc 88       	ldd	r13, Y+20	; 0x14
     a70:	ed 88       	ldd	r14, Y+21	; 0x15
     a72:	fe 88       	ldd	r15, Y+22	; 0x16
     a74:	a7 01       	movw	r20, r14
     a76:	96 01       	movw	r18, r12
     a78:	b7 d2       	rcall	.+1390   	; 0xfe8 <__mulsf3>
     a7a:	2e 85       	ldd	r18, Y+14	; 0x0e
     a7c:	3f 85       	ldd	r19, Y+15	; 0x0f
     a7e:	48 89       	ldd	r20, Y+16	; 0x10
     a80:	59 89       	ldd	r21, Y+17	; 0x11
     a82:	ff d0       	rcall	.+510    	; 0xc82 <__addsf3>
     a84:	4b 01       	movw	r8, r22
     a86:	5c 01       	movw	r10, r24
     a88:	6e 87       	std	Y+14, r22	; 0x0e
     a8a:	7f 87       	std	Y+15, r23	; 0x0f
     a8c:	88 8b       	std	Y+16, r24	; 0x10
     a8e:	99 8b       	std	Y+17, r25	; 0x11
	int16_t derivatLedd = 0;
	if(regulator->dt!= 0){
     a90:	20 e0       	ldi	r18, 0x00	; 0
     a92:	30 e0       	ldi	r19, 0x00	; 0
     a94:	a9 01       	movw	r20, r18
     a96:	c7 01       	movw	r24, r14
     a98:	b6 01       	movw	r22, r12
     a9a:	57 d1       	rcall	.+686    	; 0xd4a <__cmpsf2>
     a9c:	88 23       	and	r24, r24
     a9e:	89 f0       	breq	.+34     	; 0xac2 <regulator_increment+0x9a>
		derivatLedd = (avvik-regulator->prevVal)/regulator->dt;	
     aa0:	8a 89       	ldd	r24, Y+18	; 0x12
     aa2:	b8 01       	movw	r22, r16
     aa4:	68 1b       	sub	r22, r24
     aa6:	71 09       	sbc	r23, r1
     aa8:	87 fd       	sbrc	r24, 7
     aaa:	73 95       	inc	r23
     aac:	88 27       	eor	r24, r24
     aae:	77 fd       	sbrc	r23, 7
     ab0:	80 95       	com	r24
     ab2:	98 2f       	mov	r25, r24
     ab4:	e9 d1       	rcall	.+978    	; 0xe88 <__floatsisf>
     ab6:	a7 01       	movw	r20, r14
     ab8:	96 01       	movw	r18, r12
     aba:	4b d1       	rcall	.+662    	; 0xd52 <__divsf3>
     abc:	b2 d1       	rcall	.+868    	; 0xe22 <__fixsfsi>
     abe:	7b 01       	movw	r14, r22
     ac0:	02 c0       	rjmp	.+4      	; 0xac6 <regulator_increment+0x9e>

void regulator_increment(Regulator* regulator, int16_t pos_ref){
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	int16_t derivatLedd = 0;
     ac2:	e1 2c       	mov	r14, r1
     ac4:	f1 2c       	mov	r15, r1
	if(regulator->dt!= 0){
		derivatLedd = (avvik-regulator->prevVal)/regulator->dt;	
	}
	
	regulator->u =  avvik * regulator->P + regulator->integralValue * regulator->I + derivatLedd * regulator->D;
     ac6:	28 81       	ld	r18, Y
     ac8:	39 81       	ldd	r19, Y+1	; 0x01
     aca:	4a 81       	ldd	r20, Y+2	; 0x02
     acc:	5b 81       	ldd	r21, Y+3	; 0x03
     ace:	c3 01       	movw	r24, r6
     ad0:	b2 01       	movw	r22, r4
     ad2:	8a d2       	rcall	.+1300   	; 0xfe8 <__mulsf3>
     ad4:	2b 01       	movw	r4, r22
     ad6:	3c 01       	movw	r6, r24
     ad8:	2c 81       	ldd	r18, Y+4	; 0x04
     ada:	3d 81       	ldd	r19, Y+5	; 0x05
     adc:	4e 81       	ldd	r20, Y+6	; 0x06
     ade:	5f 81       	ldd	r21, Y+7	; 0x07
     ae0:	c5 01       	movw	r24, r10
     ae2:	b4 01       	movw	r22, r8
     ae4:	81 d2       	rcall	.+1282   	; 0xfe8 <__mulsf3>
     ae6:	9b 01       	movw	r18, r22
     ae8:	ac 01       	movw	r20, r24
     aea:	c3 01       	movw	r24, r6
     aec:	b2 01       	movw	r22, r4
     aee:	c9 d0       	rcall	.+402    	; 0xc82 <__addsf3>
     af0:	4b 01       	movw	r8, r22
     af2:	5c 01       	movw	r10, r24
     af4:	b7 01       	movw	r22, r14
     af6:	88 27       	eor	r24, r24
     af8:	77 fd       	sbrc	r23, 7
     afa:	80 95       	com	r24
     afc:	98 2f       	mov	r25, r24
     afe:	c4 d1       	rcall	.+904    	; 0xe88 <__floatsisf>
     b00:	28 85       	ldd	r18, Y+8	; 0x08
     b02:	39 85       	ldd	r19, Y+9	; 0x09
     b04:	4a 85       	ldd	r20, Y+10	; 0x0a
     b06:	5b 85       	ldd	r21, Y+11	; 0x0b
     b08:	6f d2       	rcall	.+1246   	; 0xfe8 <__mulsf3>
     b0a:	9b 01       	movw	r18, r22
     b0c:	ac 01       	movw	r20, r24
     b0e:	c5 01       	movw	r24, r10
     b10:	b4 01       	movw	r22, r8
     b12:	b7 d0       	rcall	.+366    	; 0xc82 <__addsf3>
     b14:	86 d1       	rcall	.+780    	; 0xe22 <__fixsfsi>
     b16:	7d 87       	std	Y+13, r23	; 0x0d
     b18:	6c 87       	std	Y+12, r22	; 0x0c
	regulator->prevVal = avvik;
     b1a:	0a 8b       	std	Y+18, r16	; 0x12
}
     b1c:	df 91       	pop	r29
     b1e:	cf 91       	pop	r28
     b20:	1f 91       	pop	r17
     b22:	0f 91       	pop	r16
     b24:	ff 90       	pop	r15
     b26:	ef 90       	pop	r14
     b28:	df 90       	pop	r13
     b2a:	cf 90       	pop	r12
     b2c:	bf 90       	pop	r11
     b2e:	af 90       	pop	r10
     b30:	9f 90       	pop	r9
     b32:	8f 90       	pop	r8
     b34:	7f 90       	pop	r7
     b36:	6f 90       	pop	r6
     b38:	5f 90       	pop	r5
     b3a:	4f 90       	pop	r4
     b3c:	08 95       	ret

00000b3e <get_pos_from_percent>:
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     b3e:	2c e2       	ldi	r18, 0x2C	; 44
     b40:	82 02       	muls	r24, r18
     b42:	c0 01       	movw	r24, r0
     b44:	11 24       	eor	r1, r1
     b46:	08 95       	ret

00000b48 <HCSR04_inti>:

#include "HC-SR04.h"

void HCSR04_inti(){
	//porter
	set_bit(S0_TRIG_DDR,S0_TRIG_BIT);
     b48:	3f 9a       	sbi	0x07, 7	; 7
	clear_bit(S0_ECHO_DDR,S0_ECHO_BIT);
     b4a:	3e 98       	cbi	0x07, 6	; 7
	set_bit(S1_TRIG_DDR,S1_TRIG_BIT);
     b4c:	3d 9a       	sbi	0x07, 5	; 7
	clear_bit(S1_ECHO_DDR,S1_ECHO_BIT);
     b4e:	3c 98       	cbi	0x07, 4	; 7
	//trenger en timer
	TCCR0B |= 0b100<<CS00;
     b50:	85 b5       	in	r24, 0x25	; 37
     b52:	84 60       	ori	r24, 0x04	; 4
     b54:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= TOIE0; //Owerflow interupt enable
     b56:	ee e6       	ldi	r30, 0x6E	; 110
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 81       	ld	r24, Z
     b5c:	80 83       	st	Z, r24
     b5e:	08 95       	ret

00000b60 <HCSR04_measure>:
}

//Returnerer 58*cm
uint16_t HCSR04_measure(uint8_t sensorID){
	//if timer < 40ms return.
	if(TCNT0 < 16000/(64*40) && !(TIFR0 & TOV0)){
     b60:	96 b5       	in	r25, 0x26	; 38
     b62:	96 30       	cpi	r25, 0x06	; 6
     b64:	20 f4       	brcc	.+8      	; 0xb6e <HCSR04_measure+0xe>
     b66:	85 b3       	in	r24, 0x15	; 21
		//printf("Too fast");
		return 0;
     b68:	20 e0       	ldi	r18, 0x00	; 0
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	39 c0       	rjmp	.+114    	; 0xbe0 <HCSR04_measure+0x80>
	}
	if (sensorID == SENSOR0){
     b6e:	81 11       	cpse	r24, r1
     b70:	1a c0       	rjmp	.+52     	; 0xba6 <HCSR04_measure+0x46>
		set_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     b72:	47 9a       	sbi	0x08, 7	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b74:	85 e3       	ldi	r24, 0x35	; 53
     b76:	8a 95       	dec	r24
     b78:	f1 f7       	brne	.-4      	; 0xb76 <HCSR04_measure+0x16>
     b7a:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     b7c:	47 98       	cbi	0x08, 7	; 8
		
		TCNT0 = 0;		//resetter timer
     b7e:	16 bc       	out	0x26, r1	; 38
		TIFR0 |= TOV0;	//resetter overlow interupt
     b80:	85 b3       	in	r24, 0x15	; 21
     b82:	85 bb       	out	0x15, r24	; 21
		while(!read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     b84:	36 99       	sbic	0x06, 6	; 6
     b86:	03 c0       	rjmp	.+6      	; 0xb8e <HCSR04_measure+0x2e>
			if(TIFR0 & TOV0){ //if overflow
     b88:	85 b3       	in	r24, 0x15	; 21
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
		
		TCNT0 = 0;		//resetter timer
		TIFR0 |= TOV0;	//resetter overlow interupt
		while(!read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     b8a:	36 9b       	sbis	0x06, 6	; 6
     b8c:	fd cf       	rjmp	.-6      	; 0xb88 <HCSR04_measure+0x28>
				printf("Overflow");
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
     b8e:	16 bc       	out	0x26, r1	; 38
		while (read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     b90:	36 9b       	sbis	0x06, 6	; 6
     b92:	03 c0       	rjmp	.+6      	; 0xb9a <HCSR04_measure+0x3a>
			if(TIFR0 & TOV0){ //if overflow
     b94:	85 b3       	in	r24, 0x15	; 21
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
		while (read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     b96:	36 99       	sbic	0x06, 6	; 6
     b98:	fd cf       	rjmp	.-6      	; 0xb94 <HCSR04_measure+0x34>
				printf("Overflow");
				return 0;
			}
		}
		
		return TCNT0* (HCSR04_PRESCALER/16);
     b9a:	26 b5       	in	r18, 0x26	; 38
     b9c:	80 e1       	ldi	r24, 0x10	; 16
     b9e:	28 9f       	mul	r18, r24
     ba0:	90 01       	movw	r18, r0
     ba2:	11 24       	eor	r1, r1
     ba4:	1d c0       	rjmp	.+58     	; 0xbe0 <HCSR04_measure+0x80>
	}
	else if(sensorID == SENSOR1){		
     ba6:	81 30       	cpi	r24, 0x01	; 1
     ba8:	d1 f4       	brne	.+52     	; 0xbde <HCSR04_measure+0x7e>
		set_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     baa:	45 9a       	sbi	0x08, 5	; 8
     bac:	85 e3       	ldi	r24, 0x35	; 53
     bae:	8a 95       	dec	r24
     bb0:	f1 f7       	brne	.-4      	; 0xbae <HCSR04_measure+0x4e>
     bb2:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     bb4:	45 98       	cbi	0x08, 5	; 8
		
		TCNT0 = 0;		//resetter timer
     bb6:	16 bc       	out	0x26, r1	; 38
		TIFR0 |= TOV0;	//resetter overlow interupt
     bb8:	85 b3       	in	r24, 0x15	; 21
     bba:	85 bb       	out	0x15, r24	; 21
		while(!read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     bbc:	34 99       	sbic	0x06, 4	; 6
     bbe:	03 c0       	rjmp	.+6      	; 0xbc6 <HCSR04_measure+0x66>
			if(TIFR0 & TOV0){ //if overflow
     bc0:	85 b3       	in	r24, 0x15	; 21
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S1_TRIG_PORT,S1_TRIG_BIT);
		
		TCNT0 = 0;		//resetter timer
		TIFR0 |= TOV0;	//resetter overlow interupt
		while(!read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     bc2:	34 9b       	sbis	0x06, 4	; 6
     bc4:	fd cf       	rjmp	.-6      	; 0xbc0 <HCSR04_measure+0x60>
				printf("Overflow");
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
     bc6:	16 bc       	out	0x26, r1	; 38
		while (read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     bc8:	34 9b       	sbis	0x06, 4	; 6
     bca:	03 c0       	rjmp	.+6      	; 0xbd2 <HCSR04_measure+0x72>
			if(TIFR0 & TOV0){ //if overflow
     bcc:	85 b3       	in	r24, 0x15	; 21
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
		while (read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     bce:	34 99       	sbic	0x06, 4	; 6
     bd0:	fd cf       	rjmp	.-6      	; 0xbcc <HCSR04_measure+0x6c>
				printf("Overflow");
				return 0;
			}
		}
		
		return TCNT0* (HCSR04_PRESCALER/16);
     bd2:	26 b5       	in	r18, 0x26	; 38
     bd4:	80 e1       	ldi	r24, 0x10	; 16
     bd6:	28 9f       	mul	r18, r24
     bd8:	90 01       	movw	r18, r0
     bda:	11 24       	eor	r1, r1
     bdc:	01 c0       	rjmp	.+2      	; 0xbe0 <HCSR04_measure+0x80>
     bde:	08 95       	ret
     be0:	82 2f       	mov	r24, r18
     be2:	93 2f       	mov	r25, r19
	}
}
     be4:	08 95       	ret

00000be6 <HCSR04_update_ref>:

void HCSR04_update_ref(HCSR04_data* data, uint8_t sensorId){
     be6:	1f 93       	push	r17
     be8:	cf 93       	push	r28
     bea:	df 93       	push	r29
     bec:	ec 01       	movw	r28, r24
     bee:	86 2f       	mov	r24, r22
	uint16_t time = HCSR04_measure(sensorId);
     bf0:	b7 df       	rcall	.-146    	; 0xb60 <HCSR04_measure>
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
     bf2:	9c 01       	movw	r18, r24
     bf4:	2e 5a       	subi	r18, 0xAE	; 174
     bf6:	31 09       	sbc	r19, r1
     bf8:	24 36       	cpi	r18, 0x64	; 100
     bfa:	38 40       	sbci	r19, 0x08	; 8
     bfc:	08 f0       	brcs	.+2      	; 0xc00 <HCSR04_update_ref+0x1a>
     bfe:	3c c0       	rjmp	.+120    	; 0xc78 <HCSR04_update_ref+0x92>
		return;
	}
	uint16_t sum = 0;
	data->mesurements[data->queuePointer] = time;
     c00:	1c 81       	ldd	r17, Y+4	; 0x04
     c02:	e1 2f       	mov	r30, r17
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	ee 0f       	add	r30, r30
     c08:	ff 1f       	adc	r31, r31
     c0a:	ec 0f       	add	r30, r28
     c0c:	fd 1f       	adc	r31, r29
     c0e:	96 83       	std	Z+6, r25	; 0x06
     c10:	85 83       	std	Z+5, r24	; 0x05
     c12:	fe 01       	movw	r30, r28
     c14:	35 96       	adiw	r30, 0x05	; 5
     c16:	2e e1       	ldi	r18, 0x1E	; 30
void HCSR04_update_ref(HCSR04_data* data, uint8_t sensorId){
	uint16_t time = HCSR04_measure(sensorId);
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
		return;
	}
	uint16_t sum = 0;
     c18:	40 e0       	ldi	r20, 0x00	; 0
     c1a:	50 e0       	ldi	r21, 0x00	; 0
	data->mesurements[data->queuePointer] = time;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
		sum += data->mesurements[i];
     c1c:	81 91       	ld	r24, Z+
     c1e:	91 91       	ld	r25, Z+
     c20:	48 0f       	add	r20, r24
     c22:	59 1f       	adc	r21, r25
     c24:	21 50       	subi	r18, 0x01	; 1
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
		return;
	}
	uint16_t sum = 0;
	data->mesurements[data->queuePointer] = time;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
     c26:	d1 f7       	brne	.-12     	; 0xc1c <HCSR04_update_ref+0x36>
		sum += data->mesurements[i];
	}
	data->time = sum/HCSR04_averagingPeriod;
     c28:	9a 01       	movw	r18, r20
     c2a:	a9 e8       	ldi	r26, 0x89	; 137
     c2c:	b8 e8       	ldi	r27, 0x88	; 136
     c2e:	ed d5       	rcall	.+3034   	; 0x180a <__umulhisi3>
     c30:	92 95       	swap	r25
     c32:	82 95       	swap	r24
     c34:	8f 70       	andi	r24, 0x0F	; 15
     c36:	89 27       	eor	r24, r25
     c38:	9f 70       	andi	r25, 0x0F	; 15
     c3a:	89 27       	eor	r24, r25
     c3c:	9b 83       	std	Y+3, r25	; 0x03
     c3e:	8a 83       	std	Y+2, r24	; 0x02
	data->pos_ref = (sum * HCSR04_SCALER / HCSR04_averagingPeriod) - HCSR04_ZERO_POINT;
     c40:	ba 01       	movw	r22, r20
     c42:	80 e0       	ldi	r24, 0x00	; 0
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	1e d1       	rcall	.+572    	; 0xe84 <__floatunsisf>
     c48:	23 e3       	ldi	r18, 0x33	; 51
     c4a:	33 e3       	ldi	r19, 0x33	; 51
     c4c:	43 e7       	ldi	r20, 0x73	; 115
     c4e:	50 e4       	ldi	r21, 0x40	; 64
     c50:	cb d1       	rcall	.+918    	; 0xfe8 <__mulsf3>
     c52:	20 e0       	ldi	r18, 0x00	; 0
     c54:	30 e0       	ldi	r19, 0x00	; 0
     c56:	40 ef       	ldi	r20, 0xF0	; 240
     c58:	51 e4       	ldi	r21, 0x41	; 65
     c5a:	7b d0       	rcall	.+246    	; 0xd52 <__divsf3>
     c5c:	20 e0       	ldi	r18, 0x00	; 0
     c5e:	30 e8       	ldi	r19, 0x80	; 128
     c60:	49 e8       	ldi	r20, 0x89	; 137
     c62:	55 e4       	ldi	r21, 0x45	; 69
     c64:	0d d0       	rcall	.+26     	; 0xc80 <__subsf3>
     c66:	dd d0       	rcall	.+442    	; 0xe22 <__fixsfsi>
     c68:	79 83       	std	Y+1, r23	; 0x01
     c6a:	68 83       	st	Y, r22
	data->queuePointer++;
     c6c:	1f 5f       	subi	r17, 0xFF	; 255
	if(data->queuePointer >= HCSR04_averagingPeriod){
     c6e:	1e 31       	cpi	r17, 0x1E	; 30
     c70:	10 f4       	brcc	.+4      	; 0xc76 <HCSR04_update_ref+0x90>
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
		sum += data->mesurements[i];
	}
	data->time = sum/HCSR04_averagingPeriod;
	data->pos_ref = (sum * HCSR04_SCALER / HCSR04_averagingPeriod) - HCSR04_ZERO_POINT;
	data->queuePointer++;
     c72:	1c 83       	std	Y+4, r17	; 0x04
     c74:	01 c0       	rjmp	.+2      	; 0xc78 <HCSR04_update_ref+0x92>
	if(data->queuePointer >= HCSR04_averagingPeriod){
		data->queuePointer = 0;
     c76:	1c 82       	std	Y+4, r1	; 0x04
	}
     c78:	df 91       	pop	r29
     c7a:	cf 91       	pop	r28
     c7c:	1f 91       	pop	r17
     c7e:	08 95       	ret

00000c80 <__subsf3>:
     c80:	50 58       	subi	r21, 0x80	; 128

00000c82 <__addsf3>:
     c82:	bb 27       	eor	r27, r27
     c84:	aa 27       	eor	r26, r26
     c86:	0e d0       	rcall	.+28     	; 0xca4 <__addsf3x>
     c88:	75 c1       	rjmp	.+746    	; 0xf74 <__fp_round>
     c8a:	66 d1       	rcall	.+716    	; 0xf58 <__fp_pscA>
     c8c:	30 f0       	brcs	.+12     	; 0xc9a <__addsf3+0x18>
     c8e:	6b d1       	rcall	.+726    	; 0xf66 <__fp_pscB>
     c90:	20 f0       	brcs	.+8      	; 0xc9a <__addsf3+0x18>
     c92:	31 f4       	brne	.+12     	; 0xca0 <__addsf3+0x1e>
     c94:	9f 3f       	cpi	r25, 0xFF	; 255
     c96:	11 f4       	brne	.+4      	; 0xc9c <__addsf3+0x1a>
     c98:	1e f4       	brtc	.+6      	; 0xca0 <__addsf3+0x1e>
     c9a:	5b c1       	rjmp	.+694    	; 0xf52 <__fp_nan>
     c9c:	0e f4       	brtc	.+2      	; 0xca0 <__addsf3+0x1e>
     c9e:	e0 95       	com	r30
     ca0:	e7 fb       	bst	r30, 7
     ca2:	51 c1       	rjmp	.+674    	; 0xf46 <__fp_inf>

00000ca4 <__addsf3x>:
     ca4:	e9 2f       	mov	r30, r25
     ca6:	77 d1       	rcall	.+750    	; 0xf96 <__fp_split3>
     ca8:	80 f3       	brcs	.-32     	; 0xc8a <__addsf3+0x8>
     caa:	ba 17       	cp	r27, r26
     cac:	62 07       	cpc	r22, r18
     cae:	73 07       	cpc	r23, r19
     cb0:	84 07       	cpc	r24, r20
     cb2:	95 07       	cpc	r25, r21
     cb4:	18 f0       	brcs	.+6      	; 0xcbc <__addsf3x+0x18>
     cb6:	71 f4       	brne	.+28     	; 0xcd4 <__addsf3x+0x30>
     cb8:	9e f5       	brtc	.+102    	; 0xd20 <__addsf3x+0x7c>
     cba:	8f c1       	rjmp	.+798    	; 0xfda <__fp_zero>
     cbc:	0e f4       	brtc	.+2      	; 0xcc0 <__addsf3x+0x1c>
     cbe:	e0 95       	com	r30
     cc0:	0b 2e       	mov	r0, r27
     cc2:	ba 2f       	mov	r27, r26
     cc4:	a0 2d       	mov	r26, r0
     cc6:	0b 01       	movw	r0, r22
     cc8:	b9 01       	movw	r22, r18
     cca:	90 01       	movw	r18, r0
     ccc:	0c 01       	movw	r0, r24
     cce:	ca 01       	movw	r24, r20
     cd0:	a0 01       	movw	r20, r0
     cd2:	11 24       	eor	r1, r1
     cd4:	ff 27       	eor	r31, r31
     cd6:	59 1b       	sub	r21, r25
     cd8:	99 f0       	breq	.+38     	; 0xd00 <__addsf3x+0x5c>
     cda:	59 3f       	cpi	r21, 0xF9	; 249
     cdc:	50 f4       	brcc	.+20     	; 0xcf2 <__addsf3x+0x4e>
     cde:	50 3e       	cpi	r21, 0xE0	; 224
     ce0:	68 f1       	brcs	.+90     	; 0xd3c <__addsf3x+0x98>
     ce2:	1a 16       	cp	r1, r26
     ce4:	f0 40       	sbci	r31, 0x00	; 0
     ce6:	a2 2f       	mov	r26, r18
     ce8:	23 2f       	mov	r18, r19
     cea:	34 2f       	mov	r19, r20
     cec:	44 27       	eor	r20, r20
     cee:	58 5f       	subi	r21, 0xF8	; 248
     cf0:	f3 cf       	rjmp	.-26     	; 0xcd8 <__addsf3x+0x34>
     cf2:	46 95       	lsr	r20
     cf4:	37 95       	ror	r19
     cf6:	27 95       	ror	r18
     cf8:	a7 95       	ror	r26
     cfa:	f0 40       	sbci	r31, 0x00	; 0
     cfc:	53 95       	inc	r21
     cfe:	c9 f7       	brne	.-14     	; 0xcf2 <__addsf3x+0x4e>
     d00:	7e f4       	brtc	.+30     	; 0xd20 <__addsf3x+0x7c>
     d02:	1f 16       	cp	r1, r31
     d04:	ba 0b       	sbc	r27, r26
     d06:	62 0b       	sbc	r22, r18
     d08:	73 0b       	sbc	r23, r19
     d0a:	84 0b       	sbc	r24, r20
     d0c:	ba f0       	brmi	.+46     	; 0xd3c <__addsf3x+0x98>
     d0e:	91 50       	subi	r25, 0x01	; 1
     d10:	a1 f0       	breq	.+40     	; 0xd3a <__addsf3x+0x96>
     d12:	ff 0f       	add	r31, r31
     d14:	bb 1f       	adc	r27, r27
     d16:	66 1f       	adc	r22, r22
     d18:	77 1f       	adc	r23, r23
     d1a:	88 1f       	adc	r24, r24
     d1c:	c2 f7       	brpl	.-16     	; 0xd0e <__addsf3x+0x6a>
     d1e:	0e c0       	rjmp	.+28     	; 0xd3c <__addsf3x+0x98>
     d20:	ba 0f       	add	r27, r26
     d22:	62 1f       	adc	r22, r18
     d24:	73 1f       	adc	r23, r19
     d26:	84 1f       	adc	r24, r20
     d28:	48 f4       	brcc	.+18     	; 0xd3c <__addsf3x+0x98>
     d2a:	87 95       	ror	r24
     d2c:	77 95       	ror	r23
     d2e:	67 95       	ror	r22
     d30:	b7 95       	ror	r27
     d32:	f7 95       	ror	r31
     d34:	9e 3f       	cpi	r25, 0xFE	; 254
     d36:	08 f0       	brcs	.+2      	; 0xd3a <__addsf3x+0x96>
     d38:	b3 cf       	rjmp	.-154    	; 0xca0 <__addsf3+0x1e>
     d3a:	93 95       	inc	r25
     d3c:	88 0f       	add	r24, r24
     d3e:	08 f0       	brcs	.+2      	; 0xd42 <__addsf3x+0x9e>
     d40:	99 27       	eor	r25, r25
     d42:	ee 0f       	add	r30, r30
     d44:	97 95       	ror	r25
     d46:	87 95       	ror	r24
     d48:	08 95       	ret

00000d4a <__cmpsf2>:
     d4a:	d9 d0       	rcall	.+434    	; 0xefe <__fp_cmp>
     d4c:	08 f4       	brcc	.+2      	; 0xd50 <__cmpsf2+0x6>
     d4e:	81 e0       	ldi	r24, 0x01	; 1
     d50:	08 95       	ret

00000d52 <__divsf3>:
     d52:	0c d0       	rcall	.+24     	; 0xd6c <__divsf3x>
     d54:	0f c1       	rjmp	.+542    	; 0xf74 <__fp_round>
     d56:	07 d1       	rcall	.+526    	; 0xf66 <__fp_pscB>
     d58:	40 f0       	brcs	.+16     	; 0xd6a <__divsf3+0x18>
     d5a:	fe d0       	rcall	.+508    	; 0xf58 <__fp_pscA>
     d5c:	30 f0       	brcs	.+12     	; 0xd6a <__divsf3+0x18>
     d5e:	21 f4       	brne	.+8      	; 0xd68 <__divsf3+0x16>
     d60:	5f 3f       	cpi	r21, 0xFF	; 255
     d62:	19 f0       	breq	.+6      	; 0xd6a <__divsf3+0x18>
     d64:	f0 c0       	rjmp	.+480    	; 0xf46 <__fp_inf>
     d66:	51 11       	cpse	r21, r1
     d68:	39 c1       	rjmp	.+626    	; 0xfdc <__fp_szero>
     d6a:	f3 c0       	rjmp	.+486    	; 0xf52 <__fp_nan>

00000d6c <__divsf3x>:
     d6c:	14 d1       	rcall	.+552    	; 0xf96 <__fp_split3>
     d6e:	98 f3       	brcs	.-26     	; 0xd56 <__divsf3+0x4>

00000d70 <__divsf3_pse>:
     d70:	99 23       	and	r25, r25
     d72:	c9 f3       	breq	.-14     	; 0xd66 <__divsf3+0x14>
     d74:	55 23       	and	r21, r21
     d76:	b1 f3       	breq	.-20     	; 0xd64 <__divsf3+0x12>
     d78:	95 1b       	sub	r25, r21
     d7a:	55 0b       	sbc	r21, r21
     d7c:	bb 27       	eor	r27, r27
     d7e:	aa 27       	eor	r26, r26
     d80:	62 17       	cp	r22, r18
     d82:	73 07       	cpc	r23, r19
     d84:	84 07       	cpc	r24, r20
     d86:	38 f0       	brcs	.+14     	; 0xd96 <__divsf3_pse+0x26>
     d88:	9f 5f       	subi	r25, 0xFF	; 255
     d8a:	5f 4f       	sbci	r21, 0xFF	; 255
     d8c:	22 0f       	add	r18, r18
     d8e:	33 1f       	adc	r19, r19
     d90:	44 1f       	adc	r20, r20
     d92:	aa 1f       	adc	r26, r26
     d94:	a9 f3       	breq	.-22     	; 0xd80 <__divsf3_pse+0x10>
     d96:	33 d0       	rcall	.+102    	; 0xdfe <__divsf3_pse+0x8e>
     d98:	0e 2e       	mov	r0, r30
     d9a:	3a f0       	brmi	.+14     	; 0xdaa <__divsf3_pse+0x3a>
     d9c:	e0 e8       	ldi	r30, 0x80	; 128
     d9e:	30 d0       	rcall	.+96     	; 0xe00 <__divsf3_pse+0x90>
     da0:	91 50       	subi	r25, 0x01	; 1
     da2:	50 40       	sbci	r21, 0x00	; 0
     da4:	e6 95       	lsr	r30
     da6:	00 1c       	adc	r0, r0
     da8:	ca f7       	brpl	.-14     	; 0xd9c <__divsf3_pse+0x2c>
     daa:	29 d0       	rcall	.+82     	; 0xdfe <__divsf3_pse+0x8e>
     dac:	fe 2f       	mov	r31, r30
     dae:	27 d0       	rcall	.+78     	; 0xdfe <__divsf3_pse+0x8e>
     db0:	66 0f       	add	r22, r22
     db2:	77 1f       	adc	r23, r23
     db4:	88 1f       	adc	r24, r24
     db6:	bb 1f       	adc	r27, r27
     db8:	26 17       	cp	r18, r22
     dba:	37 07       	cpc	r19, r23
     dbc:	48 07       	cpc	r20, r24
     dbe:	ab 07       	cpc	r26, r27
     dc0:	b0 e8       	ldi	r27, 0x80	; 128
     dc2:	09 f0       	breq	.+2      	; 0xdc6 <__divsf3_pse+0x56>
     dc4:	bb 0b       	sbc	r27, r27
     dc6:	80 2d       	mov	r24, r0
     dc8:	bf 01       	movw	r22, r30
     dca:	ff 27       	eor	r31, r31
     dcc:	93 58       	subi	r25, 0x83	; 131
     dce:	5f 4f       	sbci	r21, 0xFF	; 255
     dd0:	2a f0       	brmi	.+10     	; 0xddc <__divsf3_pse+0x6c>
     dd2:	9e 3f       	cpi	r25, 0xFE	; 254
     dd4:	51 05       	cpc	r21, r1
     dd6:	68 f0       	brcs	.+26     	; 0xdf2 <__divsf3_pse+0x82>
     dd8:	b6 c0       	rjmp	.+364    	; 0xf46 <__fp_inf>
     dda:	00 c1       	rjmp	.+512    	; 0xfdc <__fp_szero>
     ddc:	5f 3f       	cpi	r21, 0xFF	; 255
     dde:	ec f3       	brlt	.-6      	; 0xdda <__divsf3_pse+0x6a>
     de0:	98 3e       	cpi	r25, 0xE8	; 232
     de2:	dc f3       	brlt	.-10     	; 0xdda <__divsf3_pse+0x6a>
     de4:	86 95       	lsr	r24
     de6:	77 95       	ror	r23
     de8:	67 95       	ror	r22
     dea:	b7 95       	ror	r27
     dec:	f7 95       	ror	r31
     dee:	9f 5f       	subi	r25, 0xFF	; 255
     df0:	c9 f7       	brne	.-14     	; 0xde4 <__divsf3_pse+0x74>
     df2:	88 0f       	add	r24, r24
     df4:	91 1d       	adc	r25, r1
     df6:	96 95       	lsr	r25
     df8:	87 95       	ror	r24
     dfa:	97 f9       	bld	r25, 7
     dfc:	08 95       	ret
     dfe:	e1 e0       	ldi	r30, 0x01	; 1
     e00:	66 0f       	add	r22, r22
     e02:	77 1f       	adc	r23, r23
     e04:	88 1f       	adc	r24, r24
     e06:	bb 1f       	adc	r27, r27
     e08:	62 17       	cp	r22, r18
     e0a:	73 07       	cpc	r23, r19
     e0c:	84 07       	cpc	r24, r20
     e0e:	ba 07       	cpc	r27, r26
     e10:	20 f0       	brcs	.+8      	; 0xe1a <__divsf3_pse+0xaa>
     e12:	62 1b       	sub	r22, r18
     e14:	73 0b       	sbc	r23, r19
     e16:	84 0b       	sbc	r24, r20
     e18:	ba 0b       	sbc	r27, r26
     e1a:	ee 1f       	adc	r30, r30
     e1c:	88 f7       	brcc	.-30     	; 0xe00 <__divsf3_pse+0x90>
     e1e:	e0 95       	com	r30
     e20:	08 95       	ret

00000e22 <__fixsfsi>:
     e22:	04 d0       	rcall	.+8      	; 0xe2c <__fixunssfsi>
     e24:	68 94       	set
     e26:	b1 11       	cpse	r27, r1
     e28:	d9 c0       	rjmp	.+434    	; 0xfdc <__fp_szero>
     e2a:	08 95       	ret

00000e2c <__fixunssfsi>:
     e2c:	bc d0       	rcall	.+376    	; 0xfa6 <__fp_splitA>
     e2e:	88 f0       	brcs	.+34     	; 0xe52 <__fixunssfsi+0x26>
     e30:	9f 57       	subi	r25, 0x7F	; 127
     e32:	90 f0       	brcs	.+36     	; 0xe58 <__fixunssfsi+0x2c>
     e34:	b9 2f       	mov	r27, r25
     e36:	99 27       	eor	r25, r25
     e38:	b7 51       	subi	r27, 0x17	; 23
     e3a:	a0 f0       	brcs	.+40     	; 0xe64 <__fixunssfsi+0x38>
     e3c:	d1 f0       	breq	.+52     	; 0xe72 <__fixunssfsi+0x46>
     e3e:	66 0f       	add	r22, r22
     e40:	77 1f       	adc	r23, r23
     e42:	88 1f       	adc	r24, r24
     e44:	99 1f       	adc	r25, r25
     e46:	1a f0       	brmi	.+6      	; 0xe4e <__fixunssfsi+0x22>
     e48:	ba 95       	dec	r27
     e4a:	c9 f7       	brne	.-14     	; 0xe3e <__fixunssfsi+0x12>
     e4c:	12 c0       	rjmp	.+36     	; 0xe72 <__fixunssfsi+0x46>
     e4e:	b1 30       	cpi	r27, 0x01	; 1
     e50:	81 f0       	breq	.+32     	; 0xe72 <__fixunssfsi+0x46>
     e52:	c3 d0       	rcall	.+390    	; 0xfda <__fp_zero>
     e54:	b1 e0       	ldi	r27, 0x01	; 1
     e56:	08 95       	ret
     e58:	c0 c0       	rjmp	.+384    	; 0xfda <__fp_zero>
     e5a:	67 2f       	mov	r22, r23
     e5c:	78 2f       	mov	r23, r24
     e5e:	88 27       	eor	r24, r24
     e60:	b8 5f       	subi	r27, 0xF8	; 248
     e62:	39 f0       	breq	.+14     	; 0xe72 <__fixunssfsi+0x46>
     e64:	b9 3f       	cpi	r27, 0xF9	; 249
     e66:	cc f3       	brlt	.-14     	; 0xe5a <__fixunssfsi+0x2e>
     e68:	86 95       	lsr	r24
     e6a:	77 95       	ror	r23
     e6c:	67 95       	ror	r22
     e6e:	b3 95       	inc	r27
     e70:	d9 f7       	brne	.-10     	; 0xe68 <__fixunssfsi+0x3c>
     e72:	3e f4       	brtc	.+14     	; 0xe82 <__fixunssfsi+0x56>
     e74:	90 95       	com	r25
     e76:	80 95       	com	r24
     e78:	70 95       	com	r23
     e7a:	61 95       	neg	r22
     e7c:	7f 4f       	sbci	r23, 0xFF	; 255
     e7e:	8f 4f       	sbci	r24, 0xFF	; 255
     e80:	9f 4f       	sbci	r25, 0xFF	; 255
     e82:	08 95       	ret

00000e84 <__floatunsisf>:
     e84:	e8 94       	clt
     e86:	09 c0       	rjmp	.+18     	; 0xe9a <__floatsisf+0x12>

00000e88 <__floatsisf>:
     e88:	97 fb       	bst	r25, 7
     e8a:	3e f4       	brtc	.+14     	; 0xe9a <__floatsisf+0x12>
     e8c:	90 95       	com	r25
     e8e:	80 95       	com	r24
     e90:	70 95       	com	r23
     e92:	61 95       	neg	r22
     e94:	7f 4f       	sbci	r23, 0xFF	; 255
     e96:	8f 4f       	sbci	r24, 0xFF	; 255
     e98:	9f 4f       	sbci	r25, 0xFF	; 255
     e9a:	99 23       	and	r25, r25
     e9c:	a9 f0       	breq	.+42     	; 0xec8 <__floatsisf+0x40>
     e9e:	f9 2f       	mov	r31, r25
     ea0:	96 e9       	ldi	r25, 0x96	; 150
     ea2:	bb 27       	eor	r27, r27
     ea4:	93 95       	inc	r25
     ea6:	f6 95       	lsr	r31
     ea8:	87 95       	ror	r24
     eaa:	77 95       	ror	r23
     eac:	67 95       	ror	r22
     eae:	b7 95       	ror	r27
     eb0:	f1 11       	cpse	r31, r1
     eb2:	f8 cf       	rjmp	.-16     	; 0xea4 <__floatsisf+0x1c>
     eb4:	fa f4       	brpl	.+62     	; 0xef4 <__floatsisf+0x6c>
     eb6:	bb 0f       	add	r27, r27
     eb8:	11 f4       	brne	.+4      	; 0xebe <__floatsisf+0x36>
     eba:	60 ff       	sbrs	r22, 0
     ebc:	1b c0       	rjmp	.+54     	; 0xef4 <__floatsisf+0x6c>
     ebe:	6f 5f       	subi	r22, 0xFF	; 255
     ec0:	7f 4f       	sbci	r23, 0xFF	; 255
     ec2:	8f 4f       	sbci	r24, 0xFF	; 255
     ec4:	9f 4f       	sbci	r25, 0xFF	; 255
     ec6:	16 c0       	rjmp	.+44     	; 0xef4 <__floatsisf+0x6c>
     ec8:	88 23       	and	r24, r24
     eca:	11 f0       	breq	.+4      	; 0xed0 <__floatsisf+0x48>
     ecc:	96 e9       	ldi	r25, 0x96	; 150
     ece:	11 c0       	rjmp	.+34     	; 0xef2 <__floatsisf+0x6a>
     ed0:	77 23       	and	r23, r23
     ed2:	21 f0       	breq	.+8      	; 0xedc <__floatsisf+0x54>
     ed4:	9e e8       	ldi	r25, 0x8E	; 142
     ed6:	87 2f       	mov	r24, r23
     ed8:	76 2f       	mov	r23, r22
     eda:	05 c0       	rjmp	.+10     	; 0xee6 <__floatsisf+0x5e>
     edc:	66 23       	and	r22, r22
     ede:	71 f0       	breq	.+28     	; 0xefc <__floatsisf+0x74>
     ee0:	96 e8       	ldi	r25, 0x86	; 134
     ee2:	86 2f       	mov	r24, r22
     ee4:	70 e0       	ldi	r23, 0x00	; 0
     ee6:	60 e0       	ldi	r22, 0x00	; 0
     ee8:	2a f0       	brmi	.+10     	; 0xef4 <__floatsisf+0x6c>
     eea:	9a 95       	dec	r25
     eec:	66 0f       	add	r22, r22
     eee:	77 1f       	adc	r23, r23
     ef0:	88 1f       	adc	r24, r24
     ef2:	da f7       	brpl	.-10     	; 0xeea <__floatsisf+0x62>
     ef4:	88 0f       	add	r24, r24
     ef6:	96 95       	lsr	r25
     ef8:	87 95       	ror	r24
     efa:	97 f9       	bld	r25, 7
     efc:	08 95       	ret

00000efe <__fp_cmp>:
     efe:	99 0f       	add	r25, r25
     f00:	00 08       	sbc	r0, r0
     f02:	55 0f       	add	r21, r21
     f04:	aa 0b       	sbc	r26, r26
     f06:	e0 e8       	ldi	r30, 0x80	; 128
     f08:	fe ef       	ldi	r31, 0xFE	; 254
     f0a:	16 16       	cp	r1, r22
     f0c:	17 06       	cpc	r1, r23
     f0e:	e8 07       	cpc	r30, r24
     f10:	f9 07       	cpc	r31, r25
     f12:	c0 f0       	brcs	.+48     	; 0xf44 <__fp_cmp+0x46>
     f14:	12 16       	cp	r1, r18
     f16:	13 06       	cpc	r1, r19
     f18:	e4 07       	cpc	r30, r20
     f1a:	f5 07       	cpc	r31, r21
     f1c:	98 f0       	brcs	.+38     	; 0xf44 <__fp_cmp+0x46>
     f1e:	62 1b       	sub	r22, r18
     f20:	73 0b       	sbc	r23, r19
     f22:	84 0b       	sbc	r24, r20
     f24:	95 0b       	sbc	r25, r21
     f26:	39 f4       	brne	.+14     	; 0xf36 <__fp_cmp+0x38>
     f28:	0a 26       	eor	r0, r26
     f2a:	61 f0       	breq	.+24     	; 0xf44 <__fp_cmp+0x46>
     f2c:	23 2b       	or	r18, r19
     f2e:	24 2b       	or	r18, r20
     f30:	25 2b       	or	r18, r21
     f32:	21 f4       	brne	.+8      	; 0xf3c <__fp_cmp+0x3e>
     f34:	08 95       	ret
     f36:	0a 26       	eor	r0, r26
     f38:	09 f4       	brne	.+2      	; 0xf3c <__fp_cmp+0x3e>
     f3a:	a1 40       	sbci	r26, 0x01	; 1
     f3c:	a6 95       	lsr	r26
     f3e:	8f ef       	ldi	r24, 0xFF	; 255
     f40:	81 1d       	adc	r24, r1
     f42:	81 1d       	adc	r24, r1
     f44:	08 95       	ret

00000f46 <__fp_inf>:
     f46:	97 f9       	bld	r25, 7
     f48:	9f 67       	ori	r25, 0x7F	; 127
     f4a:	80 e8       	ldi	r24, 0x80	; 128
     f4c:	70 e0       	ldi	r23, 0x00	; 0
     f4e:	60 e0       	ldi	r22, 0x00	; 0
     f50:	08 95       	ret

00000f52 <__fp_nan>:
     f52:	9f ef       	ldi	r25, 0xFF	; 255
     f54:	80 ec       	ldi	r24, 0xC0	; 192
     f56:	08 95       	ret

00000f58 <__fp_pscA>:
     f58:	00 24       	eor	r0, r0
     f5a:	0a 94       	dec	r0
     f5c:	16 16       	cp	r1, r22
     f5e:	17 06       	cpc	r1, r23
     f60:	18 06       	cpc	r1, r24
     f62:	09 06       	cpc	r0, r25
     f64:	08 95       	ret

00000f66 <__fp_pscB>:
     f66:	00 24       	eor	r0, r0
     f68:	0a 94       	dec	r0
     f6a:	12 16       	cp	r1, r18
     f6c:	13 06       	cpc	r1, r19
     f6e:	14 06       	cpc	r1, r20
     f70:	05 06       	cpc	r0, r21
     f72:	08 95       	ret

00000f74 <__fp_round>:
     f74:	09 2e       	mov	r0, r25
     f76:	03 94       	inc	r0
     f78:	00 0c       	add	r0, r0
     f7a:	11 f4       	brne	.+4      	; 0xf80 <__fp_round+0xc>
     f7c:	88 23       	and	r24, r24
     f7e:	52 f0       	brmi	.+20     	; 0xf94 <__fp_round+0x20>
     f80:	bb 0f       	add	r27, r27
     f82:	40 f4       	brcc	.+16     	; 0xf94 <__fp_round+0x20>
     f84:	bf 2b       	or	r27, r31
     f86:	11 f4       	brne	.+4      	; 0xf8c <__fp_round+0x18>
     f88:	60 ff       	sbrs	r22, 0
     f8a:	04 c0       	rjmp	.+8      	; 0xf94 <__fp_round+0x20>
     f8c:	6f 5f       	subi	r22, 0xFF	; 255
     f8e:	7f 4f       	sbci	r23, 0xFF	; 255
     f90:	8f 4f       	sbci	r24, 0xFF	; 255
     f92:	9f 4f       	sbci	r25, 0xFF	; 255
     f94:	08 95       	ret

00000f96 <__fp_split3>:
     f96:	57 fd       	sbrc	r21, 7
     f98:	90 58       	subi	r25, 0x80	; 128
     f9a:	44 0f       	add	r20, r20
     f9c:	55 1f       	adc	r21, r21
     f9e:	59 f0       	breq	.+22     	; 0xfb6 <__fp_splitA+0x10>
     fa0:	5f 3f       	cpi	r21, 0xFF	; 255
     fa2:	71 f0       	breq	.+28     	; 0xfc0 <__fp_splitA+0x1a>
     fa4:	47 95       	ror	r20

00000fa6 <__fp_splitA>:
     fa6:	88 0f       	add	r24, r24
     fa8:	97 fb       	bst	r25, 7
     faa:	99 1f       	adc	r25, r25
     fac:	61 f0       	breq	.+24     	; 0xfc6 <__fp_splitA+0x20>
     fae:	9f 3f       	cpi	r25, 0xFF	; 255
     fb0:	79 f0       	breq	.+30     	; 0xfd0 <__fp_splitA+0x2a>
     fb2:	87 95       	ror	r24
     fb4:	08 95       	ret
     fb6:	12 16       	cp	r1, r18
     fb8:	13 06       	cpc	r1, r19
     fba:	14 06       	cpc	r1, r20
     fbc:	55 1f       	adc	r21, r21
     fbe:	f2 cf       	rjmp	.-28     	; 0xfa4 <__fp_split3+0xe>
     fc0:	46 95       	lsr	r20
     fc2:	f1 df       	rcall	.-30     	; 0xfa6 <__fp_splitA>
     fc4:	08 c0       	rjmp	.+16     	; 0xfd6 <__fp_splitA+0x30>
     fc6:	16 16       	cp	r1, r22
     fc8:	17 06       	cpc	r1, r23
     fca:	18 06       	cpc	r1, r24
     fcc:	99 1f       	adc	r25, r25
     fce:	f1 cf       	rjmp	.-30     	; 0xfb2 <__fp_splitA+0xc>
     fd0:	86 95       	lsr	r24
     fd2:	71 05       	cpc	r23, r1
     fd4:	61 05       	cpc	r22, r1
     fd6:	08 94       	sec
     fd8:	08 95       	ret

00000fda <__fp_zero>:
     fda:	e8 94       	clt

00000fdc <__fp_szero>:
     fdc:	bb 27       	eor	r27, r27
     fde:	66 27       	eor	r22, r22
     fe0:	77 27       	eor	r23, r23
     fe2:	cb 01       	movw	r24, r22
     fe4:	97 f9       	bld	r25, 7
     fe6:	08 95       	ret

00000fe8 <__mulsf3>:
     fe8:	0b d0       	rcall	.+22     	; 0x1000 <__mulsf3x>
     fea:	c4 cf       	rjmp	.-120    	; 0xf74 <__fp_round>
     fec:	b5 df       	rcall	.-150    	; 0xf58 <__fp_pscA>
     fee:	28 f0       	brcs	.+10     	; 0xffa <__mulsf3+0x12>
     ff0:	ba df       	rcall	.-140    	; 0xf66 <__fp_pscB>
     ff2:	18 f0       	brcs	.+6      	; 0xffa <__mulsf3+0x12>
     ff4:	95 23       	and	r25, r21
     ff6:	09 f0       	breq	.+2      	; 0xffa <__mulsf3+0x12>
     ff8:	a6 cf       	rjmp	.-180    	; 0xf46 <__fp_inf>
     ffa:	ab cf       	rjmp	.-170    	; 0xf52 <__fp_nan>
     ffc:	11 24       	eor	r1, r1
     ffe:	ee cf       	rjmp	.-36     	; 0xfdc <__fp_szero>

00001000 <__mulsf3x>:
    1000:	ca df       	rcall	.-108    	; 0xf96 <__fp_split3>
    1002:	a0 f3       	brcs	.-24     	; 0xfec <__mulsf3+0x4>

00001004 <__mulsf3_pse>:
    1004:	95 9f       	mul	r25, r21
    1006:	d1 f3       	breq	.-12     	; 0xffc <__mulsf3+0x14>
    1008:	95 0f       	add	r25, r21
    100a:	50 e0       	ldi	r21, 0x00	; 0
    100c:	55 1f       	adc	r21, r21
    100e:	62 9f       	mul	r22, r18
    1010:	f0 01       	movw	r30, r0
    1012:	72 9f       	mul	r23, r18
    1014:	bb 27       	eor	r27, r27
    1016:	f0 0d       	add	r31, r0
    1018:	b1 1d       	adc	r27, r1
    101a:	63 9f       	mul	r22, r19
    101c:	aa 27       	eor	r26, r26
    101e:	f0 0d       	add	r31, r0
    1020:	b1 1d       	adc	r27, r1
    1022:	aa 1f       	adc	r26, r26
    1024:	64 9f       	mul	r22, r20
    1026:	66 27       	eor	r22, r22
    1028:	b0 0d       	add	r27, r0
    102a:	a1 1d       	adc	r26, r1
    102c:	66 1f       	adc	r22, r22
    102e:	82 9f       	mul	r24, r18
    1030:	22 27       	eor	r18, r18
    1032:	b0 0d       	add	r27, r0
    1034:	a1 1d       	adc	r26, r1
    1036:	62 1f       	adc	r22, r18
    1038:	73 9f       	mul	r23, r19
    103a:	b0 0d       	add	r27, r0
    103c:	a1 1d       	adc	r26, r1
    103e:	62 1f       	adc	r22, r18
    1040:	83 9f       	mul	r24, r19
    1042:	a0 0d       	add	r26, r0
    1044:	61 1d       	adc	r22, r1
    1046:	22 1f       	adc	r18, r18
    1048:	74 9f       	mul	r23, r20
    104a:	33 27       	eor	r19, r19
    104c:	a0 0d       	add	r26, r0
    104e:	61 1d       	adc	r22, r1
    1050:	23 1f       	adc	r18, r19
    1052:	84 9f       	mul	r24, r20
    1054:	60 0d       	add	r22, r0
    1056:	21 1d       	adc	r18, r1
    1058:	82 2f       	mov	r24, r18
    105a:	76 2f       	mov	r23, r22
    105c:	6a 2f       	mov	r22, r26
    105e:	11 24       	eor	r1, r1
    1060:	9f 57       	subi	r25, 0x7F	; 127
    1062:	50 40       	sbci	r21, 0x00	; 0
    1064:	8a f0       	brmi	.+34     	; 0x1088 <__mulsf3_pse+0x84>
    1066:	e1 f0       	breq	.+56     	; 0x10a0 <__mulsf3_pse+0x9c>
    1068:	88 23       	and	r24, r24
    106a:	4a f0       	brmi	.+18     	; 0x107e <__mulsf3_pse+0x7a>
    106c:	ee 0f       	add	r30, r30
    106e:	ff 1f       	adc	r31, r31
    1070:	bb 1f       	adc	r27, r27
    1072:	66 1f       	adc	r22, r22
    1074:	77 1f       	adc	r23, r23
    1076:	88 1f       	adc	r24, r24
    1078:	91 50       	subi	r25, 0x01	; 1
    107a:	50 40       	sbci	r21, 0x00	; 0
    107c:	a9 f7       	brne	.-22     	; 0x1068 <__mulsf3_pse+0x64>
    107e:	9e 3f       	cpi	r25, 0xFE	; 254
    1080:	51 05       	cpc	r21, r1
    1082:	70 f0       	brcs	.+28     	; 0x10a0 <__mulsf3_pse+0x9c>
    1084:	60 cf       	rjmp	.-320    	; 0xf46 <__fp_inf>
    1086:	aa cf       	rjmp	.-172    	; 0xfdc <__fp_szero>
    1088:	5f 3f       	cpi	r21, 0xFF	; 255
    108a:	ec f3       	brlt	.-6      	; 0x1086 <__mulsf3_pse+0x82>
    108c:	98 3e       	cpi	r25, 0xE8	; 232
    108e:	dc f3       	brlt	.-10     	; 0x1086 <__mulsf3_pse+0x82>
    1090:	86 95       	lsr	r24
    1092:	77 95       	ror	r23
    1094:	67 95       	ror	r22
    1096:	b7 95       	ror	r27
    1098:	f7 95       	ror	r31
    109a:	e7 95       	ror	r30
    109c:	9f 5f       	subi	r25, 0xFF	; 255
    109e:	c1 f7       	brne	.-16     	; 0x1090 <__mulsf3_pse+0x8c>
    10a0:	fe 2b       	or	r31, r30
    10a2:	88 0f       	add	r24, r24
    10a4:	91 1d       	adc	r25, r1
    10a6:	96 95       	lsr	r25
    10a8:	87 95       	ror	r24
    10aa:	97 f9       	bld	r25, 7
    10ac:	08 95       	ret

000010ae <vfprintf>:
    10ae:	2f 92       	push	r2
    10b0:	3f 92       	push	r3
    10b2:	4f 92       	push	r4
    10b4:	5f 92       	push	r5
    10b6:	6f 92       	push	r6
    10b8:	7f 92       	push	r7
    10ba:	8f 92       	push	r8
    10bc:	9f 92       	push	r9
    10be:	af 92       	push	r10
    10c0:	bf 92       	push	r11
    10c2:	cf 92       	push	r12
    10c4:	df 92       	push	r13
    10c6:	ef 92       	push	r14
    10c8:	ff 92       	push	r15
    10ca:	0f 93       	push	r16
    10cc:	1f 93       	push	r17
    10ce:	cf 93       	push	r28
    10d0:	df 93       	push	r29
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
    10d6:	63 97       	sbiw	r28, 0x13	; 19
    10d8:	0f b6       	in	r0, 0x3f	; 63
    10da:	f8 94       	cli
    10dc:	de bf       	out	0x3e, r29	; 62
    10de:	0f be       	out	0x3f, r0	; 63
    10e0:	cd bf       	out	0x3d, r28	; 61
    10e2:	7c 01       	movw	r14, r24
    10e4:	1b 01       	movw	r2, r22
    10e6:	6a 01       	movw	r12, r20
    10e8:	fc 01       	movw	r30, r24
    10ea:	17 82       	std	Z+7, r1	; 0x07
    10ec:	16 82       	std	Z+6, r1	; 0x06
    10ee:	83 81       	ldd	r24, Z+3	; 0x03
    10f0:	81 ff       	sbrs	r24, 1
    10f2:	49 c3       	rjmp	.+1682   	; 0x1786 <vfprintf+0x6d8>
    10f4:	be 01       	movw	r22, r28
    10f6:	6f 5f       	subi	r22, 0xFF	; 255
    10f8:	7f 4f       	sbci	r23, 0xFF	; 255
    10fa:	4b 01       	movw	r8, r22
    10fc:	f7 01       	movw	r30, r14
    10fe:	93 81       	ldd	r25, Z+3	; 0x03
    1100:	f1 01       	movw	r30, r2
    1102:	93 fd       	sbrc	r25, 3
    1104:	85 91       	lpm	r24, Z+
    1106:	93 ff       	sbrs	r25, 3
    1108:	81 91       	ld	r24, Z+
    110a:	1f 01       	movw	r2, r30
    110c:	88 23       	and	r24, r24
    110e:	09 f4       	brne	.+2      	; 0x1112 <vfprintf+0x64>
    1110:	36 c3       	rjmp	.+1644   	; 0x177e <vfprintf+0x6d0>
    1112:	85 32       	cpi	r24, 0x25	; 37
    1114:	39 f4       	brne	.+14     	; 0x1124 <vfprintf+0x76>
    1116:	93 fd       	sbrc	r25, 3
    1118:	85 91       	lpm	r24, Z+
    111a:	93 ff       	sbrs	r25, 3
    111c:	81 91       	ld	r24, Z+
    111e:	1f 01       	movw	r2, r30
    1120:	85 32       	cpi	r24, 0x25	; 37
    1122:	31 f4       	brne	.+12     	; 0x1130 <vfprintf+0x82>
    1124:	b7 01       	movw	r22, r14
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	b7 d4       	rcall	.+2414   	; 0x1a98 <fputc>
    112a:	56 01       	movw	r10, r12
    112c:	65 01       	movw	r12, r10
    112e:	e6 cf       	rjmp	.-52     	; 0x10fc <vfprintf+0x4e>
    1130:	10 e0       	ldi	r17, 0x00	; 0
    1132:	51 2c       	mov	r5, r1
    1134:	20 e0       	ldi	r18, 0x00	; 0
    1136:	20 32       	cpi	r18, 0x20	; 32
    1138:	a0 f4       	brcc	.+40     	; 0x1162 <vfprintf+0xb4>
    113a:	8b 32       	cpi	r24, 0x2B	; 43
    113c:	69 f0       	breq	.+26     	; 0x1158 <vfprintf+0xaa>
    113e:	30 f4       	brcc	.+12     	; 0x114c <vfprintf+0x9e>
    1140:	80 32       	cpi	r24, 0x20	; 32
    1142:	59 f0       	breq	.+22     	; 0x115a <vfprintf+0xac>
    1144:	83 32       	cpi	r24, 0x23	; 35
    1146:	69 f4       	brne	.+26     	; 0x1162 <vfprintf+0xb4>
    1148:	20 61       	ori	r18, 0x10	; 16
    114a:	2c c0       	rjmp	.+88     	; 0x11a4 <vfprintf+0xf6>
    114c:	8d 32       	cpi	r24, 0x2D	; 45
    114e:	39 f0       	breq	.+14     	; 0x115e <vfprintf+0xb0>
    1150:	80 33       	cpi	r24, 0x30	; 48
    1152:	39 f4       	brne	.+14     	; 0x1162 <vfprintf+0xb4>
    1154:	21 60       	ori	r18, 0x01	; 1
    1156:	26 c0       	rjmp	.+76     	; 0x11a4 <vfprintf+0xf6>
    1158:	22 60       	ori	r18, 0x02	; 2
    115a:	24 60       	ori	r18, 0x04	; 4
    115c:	23 c0       	rjmp	.+70     	; 0x11a4 <vfprintf+0xf6>
    115e:	28 60       	ori	r18, 0x08	; 8
    1160:	21 c0       	rjmp	.+66     	; 0x11a4 <vfprintf+0xf6>
    1162:	27 fd       	sbrc	r18, 7
    1164:	27 c0       	rjmp	.+78     	; 0x11b4 <vfprintf+0x106>
    1166:	30 ed       	ldi	r19, 0xD0	; 208
    1168:	38 0f       	add	r19, r24
    116a:	3a 30       	cpi	r19, 0x0A	; 10
    116c:	78 f4       	brcc	.+30     	; 0x118c <vfprintf+0xde>
    116e:	26 ff       	sbrs	r18, 6
    1170:	06 c0       	rjmp	.+12     	; 0x117e <vfprintf+0xd0>
    1172:	fa e0       	ldi	r31, 0x0A	; 10
    1174:	1f 9f       	mul	r17, r31
    1176:	30 0d       	add	r19, r0
    1178:	11 24       	eor	r1, r1
    117a:	13 2f       	mov	r17, r19
    117c:	13 c0       	rjmp	.+38     	; 0x11a4 <vfprintf+0xf6>
    117e:	6a e0       	ldi	r22, 0x0A	; 10
    1180:	56 9e       	mul	r5, r22
    1182:	30 0d       	add	r19, r0
    1184:	11 24       	eor	r1, r1
    1186:	53 2e       	mov	r5, r19
    1188:	20 62       	ori	r18, 0x20	; 32
    118a:	0c c0       	rjmp	.+24     	; 0x11a4 <vfprintf+0xf6>
    118c:	8e 32       	cpi	r24, 0x2E	; 46
    118e:	21 f4       	brne	.+8      	; 0x1198 <vfprintf+0xea>
    1190:	26 fd       	sbrc	r18, 6
    1192:	f5 c2       	rjmp	.+1514   	; 0x177e <vfprintf+0x6d0>
    1194:	20 64       	ori	r18, 0x40	; 64
    1196:	06 c0       	rjmp	.+12     	; 0x11a4 <vfprintf+0xf6>
    1198:	8c 36       	cpi	r24, 0x6C	; 108
    119a:	11 f4       	brne	.+4      	; 0x11a0 <vfprintf+0xf2>
    119c:	20 68       	ori	r18, 0x80	; 128
    119e:	02 c0       	rjmp	.+4      	; 0x11a4 <vfprintf+0xf6>
    11a0:	88 36       	cpi	r24, 0x68	; 104
    11a2:	41 f4       	brne	.+16     	; 0x11b4 <vfprintf+0x106>
    11a4:	f1 01       	movw	r30, r2
    11a6:	93 fd       	sbrc	r25, 3
    11a8:	85 91       	lpm	r24, Z+
    11aa:	93 ff       	sbrs	r25, 3
    11ac:	81 91       	ld	r24, Z+
    11ae:	1f 01       	movw	r2, r30
    11b0:	81 11       	cpse	r24, r1
    11b2:	c1 cf       	rjmp	.-126    	; 0x1136 <vfprintf+0x88>
    11b4:	9b eb       	ldi	r25, 0xBB	; 187
    11b6:	98 0f       	add	r25, r24
    11b8:	93 30       	cpi	r25, 0x03	; 3
    11ba:	18 f4       	brcc	.+6      	; 0x11c2 <vfprintf+0x114>
    11bc:	20 61       	ori	r18, 0x10	; 16
    11be:	80 5e       	subi	r24, 0xE0	; 224
    11c0:	06 c0       	rjmp	.+12     	; 0x11ce <vfprintf+0x120>
    11c2:	9b e9       	ldi	r25, 0x9B	; 155
    11c4:	98 0f       	add	r25, r24
    11c6:	93 30       	cpi	r25, 0x03	; 3
    11c8:	08 f0       	brcs	.+2      	; 0x11cc <vfprintf+0x11e>
    11ca:	9a c1       	rjmp	.+820    	; 0x1500 <vfprintf+0x452>
    11cc:	2f 7e       	andi	r18, 0xEF	; 239
    11ce:	26 ff       	sbrs	r18, 6
    11d0:	16 e0       	ldi	r17, 0x06	; 6
    11d2:	2f 73       	andi	r18, 0x3F	; 63
    11d4:	72 2e       	mov	r7, r18
    11d6:	85 36       	cpi	r24, 0x65	; 101
    11d8:	21 f4       	brne	.+8      	; 0x11e2 <vfprintf+0x134>
    11da:	f2 2f       	mov	r31, r18
    11dc:	f0 64       	ori	r31, 0x40	; 64
    11de:	7f 2e       	mov	r7, r31
    11e0:	08 c0       	rjmp	.+16     	; 0x11f2 <vfprintf+0x144>
    11e2:	86 36       	cpi	r24, 0x66	; 102
    11e4:	21 f4       	brne	.+8      	; 0x11ee <vfprintf+0x140>
    11e6:	62 2f       	mov	r22, r18
    11e8:	60 68       	ori	r22, 0x80	; 128
    11ea:	76 2e       	mov	r7, r22
    11ec:	02 c0       	rjmp	.+4      	; 0x11f2 <vfprintf+0x144>
    11ee:	11 11       	cpse	r17, r1
    11f0:	11 50       	subi	r17, 0x01	; 1
    11f2:	77 fe       	sbrs	r7, 7
    11f4:	07 c0       	rjmp	.+14     	; 0x1204 <vfprintf+0x156>
    11f6:	1c 33       	cpi	r17, 0x3C	; 60
    11f8:	48 f4       	brcc	.+18     	; 0x120c <vfprintf+0x15e>
    11fa:	44 24       	eor	r4, r4
    11fc:	43 94       	inc	r4
    11fe:	41 0e       	add	r4, r17
    1200:	27 e0       	ldi	r18, 0x07	; 7
    1202:	0b c0       	rjmp	.+22     	; 0x121a <vfprintf+0x16c>
    1204:	18 30       	cpi	r17, 0x08	; 8
    1206:	30 f4       	brcc	.+12     	; 0x1214 <vfprintf+0x166>
    1208:	21 2f       	mov	r18, r17
    120a:	06 c0       	rjmp	.+12     	; 0x1218 <vfprintf+0x16a>
    120c:	27 e0       	ldi	r18, 0x07	; 7
    120e:	4c e3       	ldi	r20, 0x3C	; 60
    1210:	44 2e       	mov	r4, r20
    1212:	03 c0       	rjmp	.+6      	; 0x121a <vfprintf+0x16c>
    1214:	27 e0       	ldi	r18, 0x07	; 7
    1216:	17 e0       	ldi	r17, 0x07	; 7
    1218:	41 2c       	mov	r4, r1
    121a:	56 01       	movw	r10, r12
    121c:	74 e0       	ldi	r23, 0x04	; 4
    121e:	a7 0e       	add	r10, r23
    1220:	b1 1c       	adc	r11, r1
    1222:	f6 01       	movw	r30, r12
    1224:	60 81       	ld	r22, Z
    1226:	71 81       	ldd	r23, Z+1	; 0x01
    1228:	82 81       	ldd	r24, Z+2	; 0x02
    122a:	93 81       	ldd	r25, Z+3	; 0x03
    122c:	04 2d       	mov	r16, r4
    122e:	a4 01       	movw	r20, r8
    1230:	fb d2       	rcall	.+1526   	; 0x1828 <__ftoa_engine>
    1232:	6c 01       	movw	r12, r24
    1234:	09 81       	ldd	r16, Y+1	; 0x01
    1236:	00 ff       	sbrs	r16, 0
    1238:	02 c0       	rjmp	.+4      	; 0x123e <vfprintf+0x190>
    123a:	03 ff       	sbrs	r16, 3
    123c:	06 c0       	rjmp	.+12     	; 0x124a <vfprintf+0x19c>
    123e:	71 fc       	sbrc	r7, 1
    1240:	07 c0       	rjmp	.+14     	; 0x1250 <vfprintf+0x1a2>
    1242:	72 fc       	sbrc	r7, 2
    1244:	08 c0       	rjmp	.+16     	; 0x1256 <vfprintf+0x1a8>
    1246:	61 2c       	mov	r6, r1
    1248:	08 c0       	rjmp	.+16     	; 0x125a <vfprintf+0x1ac>
    124a:	3d e2       	ldi	r19, 0x2D	; 45
    124c:	63 2e       	mov	r6, r19
    124e:	05 c0       	rjmp	.+10     	; 0x125a <vfprintf+0x1ac>
    1250:	2b e2       	ldi	r18, 0x2B	; 43
    1252:	62 2e       	mov	r6, r18
    1254:	02 c0       	rjmp	.+4      	; 0x125a <vfprintf+0x1ac>
    1256:	90 e2       	ldi	r25, 0x20	; 32
    1258:	69 2e       	mov	r6, r25
    125a:	80 2f       	mov	r24, r16
    125c:	8c 70       	andi	r24, 0x0C	; 12
    125e:	81 f1       	breq	.+96     	; 0x12c0 <vfprintf+0x212>
    1260:	66 20       	and	r6, r6
    1262:	11 f0       	breq	.+4      	; 0x1268 <vfprintf+0x1ba>
    1264:	84 e0       	ldi	r24, 0x04	; 4
    1266:	01 c0       	rjmp	.+2      	; 0x126a <vfprintf+0x1bc>
    1268:	83 e0       	ldi	r24, 0x03	; 3
    126a:	85 15       	cp	r24, r5
    126c:	10 f0       	brcs	.+4      	; 0x1272 <vfprintf+0x1c4>
    126e:	51 2c       	mov	r5, r1
    1270:	0a c0       	rjmp	.+20     	; 0x1286 <vfprintf+0x1d8>
    1272:	58 1a       	sub	r5, r24
    1274:	73 fc       	sbrc	r7, 3
    1276:	07 c0       	rjmp	.+14     	; 0x1286 <vfprintf+0x1d8>
    1278:	b7 01       	movw	r22, r14
    127a:	80 e2       	ldi	r24, 0x20	; 32
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	0c d4       	rcall	.+2072   	; 0x1a98 <fputc>
    1280:	5a 94       	dec	r5
    1282:	d1 f7       	brne	.-12     	; 0x1278 <vfprintf+0x1ca>
    1284:	f4 cf       	rjmp	.-24     	; 0x126e <vfprintf+0x1c0>
    1286:	66 20       	and	r6, r6
    1288:	21 f0       	breq	.+8      	; 0x1292 <vfprintf+0x1e4>
    128a:	b7 01       	movw	r22, r14
    128c:	86 2d       	mov	r24, r6
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	03 d4       	rcall	.+2054   	; 0x1a98 <fputc>
    1292:	03 fd       	sbrc	r16, 3
    1294:	03 c0       	rjmp	.+6      	; 0x129c <vfprintf+0x1ee>
    1296:	08 ee       	ldi	r16, 0xE8	; 232
    1298:	10 e0       	ldi	r17, 0x00	; 0
    129a:	02 c0       	rjmp	.+4      	; 0x12a0 <vfprintf+0x1f2>
    129c:	04 ee       	ldi	r16, 0xE4	; 228
    129e:	10 e0       	ldi	r17, 0x00	; 0
    12a0:	f7 2d       	mov	r31, r7
    12a2:	f0 71       	andi	r31, 0x10	; 16
    12a4:	7f 2e       	mov	r7, r31
    12a6:	f8 01       	movw	r30, r16
    12a8:	84 91       	lpm	r24, Z
    12aa:	88 23       	and	r24, r24
    12ac:	09 f4       	brne	.+2      	; 0x12b0 <vfprintf+0x202>
    12ae:	5e c2       	rjmp	.+1212   	; 0x176c <vfprintf+0x6be>
    12b0:	71 10       	cpse	r7, r1
    12b2:	80 52       	subi	r24, 0x20	; 32
    12b4:	b7 01       	movw	r22, r14
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	ef d3       	rcall	.+2014   	; 0x1a98 <fputc>
    12ba:	0f 5f       	subi	r16, 0xFF	; 255
    12bc:	1f 4f       	sbci	r17, 0xFF	; 255
    12be:	f3 cf       	rjmp	.-26     	; 0x12a6 <vfprintf+0x1f8>
    12c0:	77 fe       	sbrs	r7, 7
    12c2:	0f c0       	rjmp	.+30     	; 0x12e2 <vfprintf+0x234>
    12c4:	4c 0c       	add	r4, r12
    12c6:	04 ff       	sbrs	r16, 4
    12c8:	04 c0       	rjmp	.+8      	; 0x12d2 <vfprintf+0x224>
    12ca:	8a 81       	ldd	r24, Y+2	; 0x02
    12cc:	81 33       	cpi	r24, 0x31	; 49
    12ce:	09 f4       	brne	.+2      	; 0x12d2 <vfprintf+0x224>
    12d0:	4a 94       	dec	r4
    12d2:	14 14       	cp	r1, r4
    12d4:	74 f5       	brge	.+92     	; 0x1332 <vfprintf+0x284>
    12d6:	f8 e0       	ldi	r31, 0x08	; 8
    12d8:	f4 15       	cp	r31, r4
    12da:	78 f5       	brcc	.+94     	; 0x133a <vfprintf+0x28c>
    12dc:	88 e0       	ldi	r24, 0x08	; 8
    12de:	48 2e       	mov	r4, r24
    12e0:	2c c0       	rjmp	.+88     	; 0x133a <vfprintf+0x28c>
    12e2:	76 fc       	sbrc	r7, 6
    12e4:	2a c0       	rjmp	.+84     	; 0x133a <vfprintf+0x28c>
    12e6:	81 2f       	mov	r24, r17
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	8c 15       	cp	r24, r12
    12ec:	9d 05       	cpc	r25, r13
    12ee:	9c f0       	brlt	.+38     	; 0x1316 <vfprintf+0x268>
    12f0:	6c ef       	ldi	r22, 0xFC	; 252
    12f2:	c6 16       	cp	r12, r22
    12f4:	6f ef       	ldi	r22, 0xFF	; 255
    12f6:	d6 06       	cpc	r13, r22
    12f8:	74 f0       	brlt	.+28     	; 0x1316 <vfprintf+0x268>
    12fa:	77 2d       	mov	r23, r7
    12fc:	70 68       	ori	r23, 0x80	; 128
    12fe:	77 2e       	mov	r7, r23
    1300:	0a c0       	rjmp	.+20     	; 0x1316 <vfprintf+0x268>
    1302:	e2 e0       	ldi	r30, 0x02	; 2
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	ec 0f       	add	r30, r28
    1308:	fd 1f       	adc	r31, r29
    130a:	e1 0f       	add	r30, r17
    130c:	f1 1d       	adc	r31, r1
    130e:	80 81       	ld	r24, Z
    1310:	80 33       	cpi	r24, 0x30	; 48
    1312:	19 f4       	brne	.+6      	; 0x131a <vfprintf+0x26c>
    1314:	11 50       	subi	r17, 0x01	; 1
    1316:	11 11       	cpse	r17, r1
    1318:	f4 cf       	rjmp	.-24     	; 0x1302 <vfprintf+0x254>
    131a:	77 fe       	sbrs	r7, 7
    131c:	0e c0       	rjmp	.+28     	; 0x133a <vfprintf+0x28c>
    131e:	44 24       	eor	r4, r4
    1320:	43 94       	inc	r4
    1322:	41 0e       	add	r4, r17
    1324:	81 2f       	mov	r24, r17
    1326:	90 e0       	ldi	r25, 0x00	; 0
    1328:	c8 16       	cp	r12, r24
    132a:	d9 06       	cpc	r13, r25
    132c:	2c f4       	brge	.+10     	; 0x1338 <vfprintf+0x28a>
    132e:	1c 19       	sub	r17, r12
    1330:	04 c0       	rjmp	.+8      	; 0x133a <vfprintf+0x28c>
    1332:	44 24       	eor	r4, r4
    1334:	43 94       	inc	r4
    1336:	01 c0       	rjmp	.+2      	; 0x133a <vfprintf+0x28c>
    1338:	10 e0       	ldi	r17, 0x00	; 0
    133a:	77 fe       	sbrs	r7, 7
    133c:	07 c0       	rjmp	.+14     	; 0x134c <vfprintf+0x29e>
    133e:	1c 14       	cp	r1, r12
    1340:	1d 04       	cpc	r1, r13
    1342:	3c f4       	brge	.+14     	; 0x1352 <vfprintf+0x2a4>
    1344:	96 01       	movw	r18, r12
    1346:	2f 5f       	subi	r18, 0xFF	; 255
    1348:	3f 4f       	sbci	r19, 0xFF	; 255
    134a:	05 c0       	rjmp	.+10     	; 0x1356 <vfprintf+0x2a8>
    134c:	25 e0       	ldi	r18, 0x05	; 5
    134e:	30 e0       	ldi	r19, 0x00	; 0
    1350:	02 c0       	rjmp	.+4      	; 0x1356 <vfprintf+0x2a8>
    1352:	21 e0       	ldi	r18, 0x01	; 1
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	66 20       	and	r6, r6
    1358:	11 f0       	breq	.+4      	; 0x135e <vfprintf+0x2b0>
    135a:	2f 5f       	subi	r18, 0xFF	; 255
    135c:	3f 4f       	sbci	r19, 0xFF	; 255
    135e:	11 23       	and	r17, r17
    1360:	31 f0       	breq	.+12     	; 0x136e <vfprintf+0x2c0>
    1362:	41 2f       	mov	r20, r17
    1364:	50 e0       	ldi	r21, 0x00	; 0
    1366:	4f 5f       	subi	r20, 0xFF	; 255
    1368:	5f 4f       	sbci	r21, 0xFF	; 255
    136a:	24 0f       	add	r18, r20
    136c:	35 1f       	adc	r19, r21
    136e:	45 2d       	mov	r20, r5
    1370:	50 e0       	ldi	r21, 0x00	; 0
    1372:	24 17       	cp	r18, r20
    1374:	35 07       	cpc	r19, r21
    1376:	14 f4       	brge	.+4      	; 0x137c <vfprintf+0x2ce>
    1378:	52 1a       	sub	r5, r18
    137a:	01 c0       	rjmp	.+2      	; 0x137e <vfprintf+0x2d0>
    137c:	51 2c       	mov	r5, r1
    137e:	87 2d       	mov	r24, r7
    1380:	89 70       	andi	r24, 0x09	; 9
    1382:	41 f4       	brne	.+16     	; 0x1394 <vfprintf+0x2e6>
    1384:	55 20       	and	r5, r5
    1386:	31 f0       	breq	.+12     	; 0x1394 <vfprintf+0x2e6>
    1388:	b7 01       	movw	r22, r14
    138a:	80 e2       	ldi	r24, 0x20	; 32
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	84 d3       	rcall	.+1800   	; 0x1a98 <fputc>
    1390:	5a 94       	dec	r5
    1392:	f8 cf       	rjmp	.-16     	; 0x1384 <vfprintf+0x2d6>
    1394:	66 20       	and	r6, r6
    1396:	21 f0       	breq	.+8      	; 0x13a0 <vfprintf+0x2f2>
    1398:	b7 01       	movw	r22, r14
    139a:	86 2d       	mov	r24, r6
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	7c d3       	rcall	.+1784   	; 0x1a98 <fputc>
    13a0:	73 fc       	sbrc	r7, 3
    13a2:	08 c0       	rjmp	.+16     	; 0x13b4 <vfprintf+0x306>
    13a4:	55 20       	and	r5, r5
    13a6:	31 f0       	breq	.+12     	; 0x13b4 <vfprintf+0x306>
    13a8:	b7 01       	movw	r22, r14
    13aa:	80 e3       	ldi	r24, 0x30	; 48
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	74 d3       	rcall	.+1768   	; 0x1a98 <fputc>
    13b0:	5a 94       	dec	r5
    13b2:	f8 cf       	rjmp	.-16     	; 0x13a4 <vfprintf+0x2f6>
    13b4:	77 fe       	sbrs	r7, 7
    13b6:	5d c0       	rjmp	.+186    	; 0x1472 <vfprintf+0x3c4>
    13b8:	9c 2d       	mov	r25, r12
    13ba:	8d 2d       	mov	r24, r13
    13bc:	d7 fe       	sbrs	r13, 7
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <vfprintf+0x316>
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	80 e0       	ldi	r24, 0x00	; 0
    13c4:	69 2e       	mov	r6, r25
    13c6:	78 2e       	mov	r7, r24
    13c8:	40 e0       	ldi	r20, 0x00	; 0
    13ca:	50 e0       	ldi	r21, 0x00	; 0
    13cc:	c6 01       	movw	r24, r12
    13ce:	84 19       	sub	r24, r4
    13d0:	91 09       	sbc	r25, r1
    13d2:	9d 87       	std	Y+13, r25	; 0x0d
    13d4:	8c 87       	std	Y+12, r24	; 0x0c
    13d6:	96 01       	movw	r18, r12
    13d8:	26 19       	sub	r18, r6
    13da:	37 09       	sbc	r19, r7
    13dc:	28 0d       	add	r18, r8
    13de:	39 1d       	adc	r19, r9
    13e0:	81 2f       	mov	r24, r17
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	ee 27       	eor	r30, r30
    13e6:	ff 27       	eor	r31, r31
    13e8:	e8 1b       	sub	r30, r24
    13ea:	f9 0b       	sbc	r31, r25
    13ec:	ff 87       	std	Y+15, r31	; 0x0f
    13ee:	ee 87       	std	Y+14, r30	; 0x0e
    13f0:	ff ef       	ldi	r31, 0xFF	; 255
    13f2:	6f 16       	cp	r6, r31
    13f4:	7f 06       	cpc	r7, r31
    13f6:	61 f4       	brne	.+24     	; 0x1410 <vfprintf+0x362>
    13f8:	b7 01       	movw	r22, r14
    13fa:	8e e2       	ldi	r24, 0x2E	; 46
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	2b 8b       	std	Y+19, r18	; 0x13
    1400:	3a 8b       	std	Y+18, r19	; 0x12
    1402:	48 8b       	std	Y+16, r20	; 0x10
    1404:	59 8b       	std	Y+17, r21	; 0x11
    1406:	48 d3       	rcall	.+1680   	; 0x1a98 <fputc>
    1408:	59 89       	ldd	r21, Y+17	; 0x11
    140a:	48 89       	ldd	r20, Y+16	; 0x10
    140c:	3a 89       	ldd	r19, Y+18	; 0x12
    140e:	2b 89       	ldd	r18, Y+19	; 0x13
    1410:	c6 14       	cp	r12, r6
    1412:	d7 04       	cpc	r13, r7
    1414:	54 f0       	brlt	.+20     	; 0x142a <vfprintf+0x37c>
    1416:	6c 85       	ldd	r22, Y+12	; 0x0c
    1418:	7d 85       	ldd	r23, Y+13	; 0x0d
    141a:	66 15       	cp	r22, r6
    141c:	77 05       	cpc	r23, r7
    141e:	2c f4       	brge	.+10     	; 0x142a <vfprintf+0x37c>
    1420:	f9 01       	movw	r30, r18
    1422:	e4 0f       	add	r30, r20
    1424:	f5 1f       	adc	r31, r21
    1426:	81 81       	ldd	r24, Z+1	; 0x01
    1428:	01 c0       	rjmp	.+2      	; 0x142c <vfprintf+0x37e>
    142a:	80 e3       	ldi	r24, 0x30	; 48
    142c:	71 e0       	ldi	r23, 0x01	; 1
    142e:	67 1a       	sub	r6, r23
    1430:	71 08       	sbc	r7, r1
    1432:	4f 5f       	subi	r20, 0xFF	; 255
    1434:	5f 4f       	sbci	r21, 0xFF	; 255
    1436:	ee 85       	ldd	r30, Y+14	; 0x0e
    1438:	ff 85       	ldd	r31, Y+15	; 0x0f
    143a:	6e 16       	cp	r6, r30
    143c:	7f 06       	cpc	r7, r31
    143e:	64 f0       	brlt	.+24     	; 0x1458 <vfprintf+0x3aa>
    1440:	b7 01       	movw	r22, r14
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	2b 8b       	std	Y+19, r18	; 0x13
    1446:	3a 8b       	std	Y+18, r19	; 0x12
    1448:	48 8b       	std	Y+16, r20	; 0x10
    144a:	59 8b       	std	Y+17, r21	; 0x11
    144c:	25 d3       	rcall	.+1610   	; 0x1a98 <fputc>
    144e:	2b 89       	ldd	r18, Y+19	; 0x13
    1450:	3a 89       	ldd	r19, Y+18	; 0x12
    1452:	48 89       	ldd	r20, Y+16	; 0x10
    1454:	59 89       	ldd	r21, Y+17	; 0x11
    1456:	cc cf       	rjmp	.-104    	; 0x13f0 <vfprintf+0x342>
    1458:	6c 14       	cp	r6, r12
    145a:	7d 04       	cpc	r7, r13
    145c:	39 f4       	brne	.+14     	; 0x146c <vfprintf+0x3be>
    145e:	9a 81       	ldd	r25, Y+2	; 0x02
    1460:	96 33       	cpi	r25, 0x36	; 54
    1462:	18 f4       	brcc	.+6      	; 0x146a <vfprintf+0x3bc>
    1464:	95 33       	cpi	r25, 0x35	; 53
    1466:	11 f4       	brne	.+4      	; 0x146c <vfprintf+0x3be>
    1468:	04 ff       	sbrs	r16, 4
    146a:	81 e3       	ldi	r24, 0x31	; 49
    146c:	b7 01       	movw	r22, r14
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	45 c0       	rjmp	.+138    	; 0x14fc <vfprintf+0x44e>
    1472:	8a 81       	ldd	r24, Y+2	; 0x02
    1474:	81 33       	cpi	r24, 0x31	; 49
    1476:	09 f0       	breq	.+2      	; 0x147a <vfprintf+0x3cc>
    1478:	0f 7e       	andi	r16, 0xEF	; 239
    147a:	b7 01       	movw	r22, r14
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	0c d3       	rcall	.+1560   	; 0x1a98 <fputc>
    1480:	11 11       	cpse	r17, r1
    1482:	05 c0       	rjmp	.+10     	; 0x148e <vfprintf+0x3e0>
    1484:	74 fe       	sbrs	r7, 4
    1486:	16 c0       	rjmp	.+44     	; 0x14b4 <vfprintf+0x406>
    1488:	85 e4       	ldi	r24, 0x45	; 69
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	15 c0       	rjmp	.+42     	; 0x14b8 <vfprintf+0x40a>
    148e:	b7 01       	movw	r22, r14
    1490:	8e e2       	ldi	r24, 0x2E	; 46
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	01 d3       	rcall	.+1538   	; 0x1a98 <fputc>
    1496:	82 e0       	ldi	r24, 0x02	; 2
    1498:	66 24       	eor	r6, r6
    149a:	63 94       	inc	r6
    149c:	68 0e       	add	r6, r24
    149e:	f4 01       	movw	r30, r8
    14a0:	e8 0f       	add	r30, r24
    14a2:	f1 1d       	adc	r31, r1
    14a4:	80 81       	ld	r24, Z
    14a6:	b7 01       	movw	r22, r14
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	f6 d2       	rcall	.+1516   	; 0x1a98 <fputc>
    14ac:	11 50       	subi	r17, 0x01	; 1
    14ae:	51 f3       	breq	.-44     	; 0x1484 <vfprintf+0x3d6>
    14b0:	86 2d       	mov	r24, r6
    14b2:	f2 cf       	rjmp	.-28     	; 0x1498 <vfprintf+0x3ea>
    14b4:	85 e6       	ldi	r24, 0x65	; 101
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	b7 01       	movw	r22, r14
    14ba:	ee d2       	rcall	.+1500   	; 0x1a98 <fputc>
    14bc:	d7 fc       	sbrc	r13, 7
    14be:	05 c0       	rjmp	.+10     	; 0x14ca <vfprintf+0x41c>
    14c0:	c1 14       	cp	r12, r1
    14c2:	d1 04       	cpc	r13, r1
    14c4:	39 f4       	brne	.+14     	; 0x14d4 <vfprintf+0x426>
    14c6:	04 ff       	sbrs	r16, 4
    14c8:	05 c0       	rjmp	.+10     	; 0x14d4 <vfprintf+0x426>
    14ca:	d1 94       	neg	r13
    14cc:	c1 94       	neg	r12
    14ce:	d1 08       	sbc	r13, r1
    14d0:	8d e2       	ldi	r24, 0x2D	; 45
    14d2:	01 c0       	rjmp	.+2      	; 0x14d6 <vfprintf+0x428>
    14d4:	8b e2       	ldi	r24, 0x2B	; 43
    14d6:	b7 01       	movw	r22, r14
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	de d2       	rcall	.+1468   	; 0x1a98 <fputc>
    14dc:	80 e3       	ldi	r24, 0x30	; 48
    14de:	6a e0       	ldi	r22, 0x0A	; 10
    14e0:	c6 16       	cp	r12, r22
    14e2:	d1 04       	cpc	r13, r1
    14e4:	2c f0       	brlt	.+10     	; 0x14f0 <vfprintf+0x442>
    14e6:	8f 5f       	subi	r24, 0xFF	; 255
    14e8:	fa e0       	ldi	r31, 0x0A	; 10
    14ea:	cf 1a       	sub	r12, r31
    14ec:	d1 08       	sbc	r13, r1
    14ee:	f7 cf       	rjmp	.-18     	; 0x14de <vfprintf+0x430>
    14f0:	b7 01       	movw	r22, r14
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	d1 d2       	rcall	.+1442   	; 0x1a98 <fputc>
    14f6:	b7 01       	movw	r22, r14
    14f8:	c6 01       	movw	r24, r12
    14fa:	c0 96       	adiw	r24, 0x30	; 48
    14fc:	cd d2       	rcall	.+1434   	; 0x1a98 <fputc>
    14fe:	36 c1       	rjmp	.+620    	; 0x176c <vfprintf+0x6be>
    1500:	83 36       	cpi	r24, 0x63	; 99
    1502:	31 f0       	breq	.+12     	; 0x1510 <vfprintf+0x462>
    1504:	83 37       	cpi	r24, 0x73	; 115
    1506:	79 f0       	breq	.+30     	; 0x1526 <vfprintf+0x478>
    1508:	83 35       	cpi	r24, 0x53	; 83
    150a:	09 f0       	breq	.+2      	; 0x150e <vfprintf+0x460>
    150c:	54 c0       	rjmp	.+168    	; 0x15b6 <vfprintf+0x508>
    150e:	20 c0       	rjmp	.+64     	; 0x1550 <vfprintf+0x4a2>
    1510:	56 01       	movw	r10, r12
    1512:	72 e0       	ldi	r23, 0x02	; 2
    1514:	a7 0e       	add	r10, r23
    1516:	b1 1c       	adc	r11, r1
    1518:	f6 01       	movw	r30, r12
    151a:	80 81       	ld	r24, Z
    151c:	89 83       	std	Y+1, r24	; 0x01
    151e:	01 e0       	ldi	r16, 0x01	; 1
    1520:	10 e0       	ldi	r17, 0x00	; 0
    1522:	64 01       	movw	r12, r8
    1524:	13 c0       	rjmp	.+38     	; 0x154c <vfprintf+0x49e>
    1526:	56 01       	movw	r10, r12
    1528:	f2 e0       	ldi	r31, 0x02	; 2
    152a:	af 0e       	add	r10, r31
    152c:	b1 1c       	adc	r11, r1
    152e:	f6 01       	movw	r30, r12
    1530:	c0 80       	ld	r12, Z
    1532:	d1 80       	ldd	r13, Z+1	; 0x01
    1534:	26 ff       	sbrs	r18, 6
    1536:	03 c0       	rjmp	.+6      	; 0x153e <vfprintf+0x490>
    1538:	61 2f       	mov	r22, r17
    153a:	70 e0       	ldi	r23, 0x00	; 0
    153c:	02 c0       	rjmp	.+4      	; 0x1542 <vfprintf+0x494>
    153e:	6f ef       	ldi	r22, 0xFF	; 255
    1540:	7f ef       	ldi	r23, 0xFF	; 255
    1542:	c6 01       	movw	r24, r12
    1544:	2b 8b       	std	Y+19, r18	; 0x13
    1546:	53 d2       	rcall	.+1190   	; 0x19ee <strnlen>
    1548:	8c 01       	movw	r16, r24
    154a:	2b 89       	ldd	r18, Y+19	; 0x13
    154c:	2f 77       	andi	r18, 0x7F	; 127
    154e:	14 c0       	rjmp	.+40     	; 0x1578 <vfprintf+0x4ca>
    1550:	56 01       	movw	r10, r12
    1552:	f2 e0       	ldi	r31, 0x02	; 2
    1554:	af 0e       	add	r10, r31
    1556:	b1 1c       	adc	r11, r1
    1558:	f6 01       	movw	r30, r12
    155a:	c0 80       	ld	r12, Z
    155c:	d1 80       	ldd	r13, Z+1	; 0x01
    155e:	26 ff       	sbrs	r18, 6
    1560:	03 c0       	rjmp	.+6      	; 0x1568 <vfprintf+0x4ba>
    1562:	61 2f       	mov	r22, r17
    1564:	70 e0       	ldi	r23, 0x00	; 0
    1566:	02 c0       	rjmp	.+4      	; 0x156c <vfprintf+0x4be>
    1568:	6f ef       	ldi	r22, 0xFF	; 255
    156a:	7f ef       	ldi	r23, 0xFF	; 255
    156c:	c6 01       	movw	r24, r12
    156e:	2b 8b       	std	Y+19, r18	; 0x13
    1570:	33 d2       	rcall	.+1126   	; 0x19d8 <strnlen_P>
    1572:	8c 01       	movw	r16, r24
    1574:	2b 89       	ldd	r18, Y+19	; 0x13
    1576:	20 68       	ori	r18, 0x80	; 128
    1578:	72 2e       	mov	r7, r18
    157a:	23 fd       	sbrc	r18, 3
    157c:	18 c0       	rjmp	.+48     	; 0x15ae <vfprintf+0x500>
    157e:	85 2d       	mov	r24, r5
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	08 17       	cp	r16, r24
    1584:	19 07       	cpc	r17, r25
    1586:	98 f4       	brcc	.+38     	; 0x15ae <vfprintf+0x500>
    1588:	b7 01       	movw	r22, r14
    158a:	80 e2       	ldi	r24, 0x20	; 32
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	84 d2       	rcall	.+1288   	; 0x1a98 <fputc>
    1590:	5a 94       	dec	r5
    1592:	f5 cf       	rjmp	.-22     	; 0x157e <vfprintf+0x4d0>
    1594:	f6 01       	movw	r30, r12
    1596:	77 fc       	sbrc	r7, 7
    1598:	85 91       	lpm	r24, Z+
    159a:	77 fe       	sbrs	r7, 7
    159c:	81 91       	ld	r24, Z+
    159e:	6f 01       	movw	r12, r30
    15a0:	b7 01       	movw	r22, r14
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	79 d2       	rcall	.+1266   	; 0x1a98 <fputc>
    15a6:	51 10       	cpse	r5, r1
    15a8:	5a 94       	dec	r5
    15aa:	01 50       	subi	r16, 0x01	; 1
    15ac:	11 09       	sbc	r17, r1
    15ae:	01 15       	cp	r16, r1
    15b0:	11 05       	cpc	r17, r1
    15b2:	81 f7       	brne	.-32     	; 0x1594 <vfprintf+0x4e6>
    15b4:	db c0       	rjmp	.+438    	; 0x176c <vfprintf+0x6be>
    15b6:	84 36       	cpi	r24, 0x64	; 100
    15b8:	11 f0       	breq	.+4      	; 0x15be <vfprintf+0x510>
    15ba:	89 36       	cpi	r24, 0x69	; 105
    15bc:	49 f5       	brne	.+82     	; 0x1610 <vfprintf+0x562>
    15be:	56 01       	movw	r10, r12
    15c0:	27 ff       	sbrs	r18, 7
    15c2:	09 c0       	rjmp	.+18     	; 0x15d6 <vfprintf+0x528>
    15c4:	f4 e0       	ldi	r31, 0x04	; 4
    15c6:	af 0e       	add	r10, r31
    15c8:	b1 1c       	adc	r11, r1
    15ca:	f6 01       	movw	r30, r12
    15cc:	60 81       	ld	r22, Z
    15ce:	71 81       	ldd	r23, Z+1	; 0x01
    15d0:	82 81       	ldd	r24, Z+2	; 0x02
    15d2:	93 81       	ldd	r25, Z+3	; 0x03
    15d4:	0a c0       	rjmp	.+20     	; 0x15ea <vfprintf+0x53c>
    15d6:	f2 e0       	ldi	r31, 0x02	; 2
    15d8:	af 0e       	add	r10, r31
    15da:	b1 1c       	adc	r11, r1
    15dc:	f6 01       	movw	r30, r12
    15de:	60 81       	ld	r22, Z
    15e0:	71 81       	ldd	r23, Z+1	; 0x01
    15e2:	88 27       	eor	r24, r24
    15e4:	77 fd       	sbrc	r23, 7
    15e6:	80 95       	com	r24
    15e8:	98 2f       	mov	r25, r24
    15ea:	02 2f       	mov	r16, r18
    15ec:	0f 76       	andi	r16, 0x6F	; 111
    15ee:	97 ff       	sbrs	r25, 7
    15f0:	08 c0       	rjmp	.+16     	; 0x1602 <vfprintf+0x554>
    15f2:	90 95       	com	r25
    15f4:	80 95       	com	r24
    15f6:	70 95       	com	r23
    15f8:	61 95       	neg	r22
    15fa:	7f 4f       	sbci	r23, 0xFF	; 255
    15fc:	8f 4f       	sbci	r24, 0xFF	; 255
    15fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1600:	00 68       	ori	r16, 0x80	; 128
    1602:	2a e0       	ldi	r18, 0x0A	; 10
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	a4 01       	movw	r20, r8
    1608:	b7 d2       	rcall	.+1390   	; 0x1b78 <__ultoa_invert>
    160a:	c8 2e       	mov	r12, r24
    160c:	c8 18       	sub	r12, r8
    160e:	3d c0       	rjmp	.+122    	; 0x168a <vfprintf+0x5dc>
    1610:	02 2f       	mov	r16, r18
    1612:	85 37       	cpi	r24, 0x75	; 117
    1614:	21 f4       	brne	.+8      	; 0x161e <vfprintf+0x570>
    1616:	0f 7e       	andi	r16, 0xEF	; 239
    1618:	2a e0       	ldi	r18, 0x0A	; 10
    161a:	30 e0       	ldi	r19, 0x00	; 0
    161c:	1d c0       	rjmp	.+58     	; 0x1658 <vfprintf+0x5aa>
    161e:	09 7f       	andi	r16, 0xF9	; 249
    1620:	8f 36       	cpi	r24, 0x6F	; 111
    1622:	91 f0       	breq	.+36     	; 0x1648 <vfprintf+0x59a>
    1624:	18 f4       	brcc	.+6      	; 0x162c <vfprintf+0x57e>
    1626:	88 35       	cpi	r24, 0x58	; 88
    1628:	59 f0       	breq	.+22     	; 0x1640 <vfprintf+0x592>
    162a:	a9 c0       	rjmp	.+338    	; 0x177e <vfprintf+0x6d0>
    162c:	80 37       	cpi	r24, 0x70	; 112
    162e:	19 f0       	breq	.+6      	; 0x1636 <vfprintf+0x588>
    1630:	88 37       	cpi	r24, 0x78	; 120
    1632:	11 f0       	breq	.+4      	; 0x1638 <vfprintf+0x58a>
    1634:	a4 c0       	rjmp	.+328    	; 0x177e <vfprintf+0x6d0>
    1636:	00 61       	ori	r16, 0x10	; 16
    1638:	04 ff       	sbrs	r16, 4
    163a:	09 c0       	rjmp	.+18     	; 0x164e <vfprintf+0x5a0>
    163c:	04 60       	ori	r16, 0x04	; 4
    163e:	07 c0       	rjmp	.+14     	; 0x164e <vfprintf+0x5a0>
    1640:	24 ff       	sbrs	r18, 4
    1642:	08 c0       	rjmp	.+16     	; 0x1654 <vfprintf+0x5a6>
    1644:	06 60       	ori	r16, 0x06	; 6
    1646:	06 c0       	rjmp	.+12     	; 0x1654 <vfprintf+0x5a6>
    1648:	28 e0       	ldi	r18, 0x08	; 8
    164a:	30 e0       	ldi	r19, 0x00	; 0
    164c:	05 c0       	rjmp	.+10     	; 0x1658 <vfprintf+0x5aa>
    164e:	20 e1       	ldi	r18, 0x10	; 16
    1650:	30 e0       	ldi	r19, 0x00	; 0
    1652:	02 c0       	rjmp	.+4      	; 0x1658 <vfprintf+0x5aa>
    1654:	20 e1       	ldi	r18, 0x10	; 16
    1656:	32 e0       	ldi	r19, 0x02	; 2
    1658:	56 01       	movw	r10, r12
    165a:	07 ff       	sbrs	r16, 7
    165c:	09 c0       	rjmp	.+18     	; 0x1670 <vfprintf+0x5c2>
    165e:	f4 e0       	ldi	r31, 0x04	; 4
    1660:	af 0e       	add	r10, r31
    1662:	b1 1c       	adc	r11, r1
    1664:	f6 01       	movw	r30, r12
    1666:	60 81       	ld	r22, Z
    1668:	71 81       	ldd	r23, Z+1	; 0x01
    166a:	82 81       	ldd	r24, Z+2	; 0x02
    166c:	93 81       	ldd	r25, Z+3	; 0x03
    166e:	08 c0       	rjmp	.+16     	; 0x1680 <vfprintf+0x5d2>
    1670:	f2 e0       	ldi	r31, 0x02	; 2
    1672:	af 0e       	add	r10, r31
    1674:	b1 1c       	adc	r11, r1
    1676:	f6 01       	movw	r30, r12
    1678:	60 81       	ld	r22, Z
    167a:	71 81       	ldd	r23, Z+1	; 0x01
    167c:	80 e0       	ldi	r24, 0x00	; 0
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	a4 01       	movw	r20, r8
    1682:	7a d2       	rcall	.+1268   	; 0x1b78 <__ultoa_invert>
    1684:	c8 2e       	mov	r12, r24
    1686:	c8 18       	sub	r12, r8
    1688:	0f 77       	andi	r16, 0x7F	; 127
    168a:	06 ff       	sbrs	r16, 6
    168c:	0b c0       	rjmp	.+22     	; 0x16a4 <vfprintf+0x5f6>
    168e:	20 2f       	mov	r18, r16
    1690:	2e 7f       	andi	r18, 0xFE	; 254
    1692:	c1 16       	cp	r12, r17
    1694:	50 f4       	brcc	.+20     	; 0x16aa <vfprintf+0x5fc>
    1696:	04 ff       	sbrs	r16, 4
    1698:	0a c0       	rjmp	.+20     	; 0x16ae <vfprintf+0x600>
    169a:	02 fd       	sbrc	r16, 2
    169c:	08 c0       	rjmp	.+16     	; 0x16ae <vfprintf+0x600>
    169e:	20 2f       	mov	r18, r16
    16a0:	2e 7e       	andi	r18, 0xEE	; 238
    16a2:	05 c0       	rjmp	.+10     	; 0x16ae <vfprintf+0x600>
    16a4:	dc 2c       	mov	r13, r12
    16a6:	20 2f       	mov	r18, r16
    16a8:	03 c0       	rjmp	.+6      	; 0x16b0 <vfprintf+0x602>
    16aa:	dc 2c       	mov	r13, r12
    16ac:	01 c0       	rjmp	.+2      	; 0x16b0 <vfprintf+0x602>
    16ae:	d1 2e       	mov	r13, r17
    16b0:	24 ff       	sbrs	r18, 4
    16b2:	0d c0       	rjmp	.+26     	; 0x16ce <vfprintf+0x620>
    16b4:	fe 01       	movw	r30, r28
    16b6:	ec 0d       	add	r30, r12
    16b8:	f1 1d       	adc	r31, r1
    16ba:	80 81       	ld	r24, Z
    16bc:	80 33       	cpi	r24, 0x30	; 48
    16be:	11 f4       	brne	.+4      	; 0x16c4 <vfprintf+0x616>
    16c0:	29 7e       	andi	r18, 0xE9	; 233
    16c2:	09 c0       	rjmp	.+18     	; 0x16d6 <vfprintf+0x628>
    16c4:	22 ff       	sbrs	r18, 2
    16c6:	06 c0       	rjmp	.+12     	; 0x16d4 <vfprintf+0x626>
    16c8:	d3 94       	inc	r13
    16ca:	d3 94       	inc	r13
    16cc:	04 c0       	rjmp	.+8      	; 0x16d6 <vfprintf+0x628>
    16ce:	82 2f       	mov	r24, r18
    16d0:	86 78       	andi	r24, 0x86	; 134
    16d2:	09 f0       	breq	.+2      	; 0x16d6 <vfprintf+0x628>
    16d4:	d3 94       	inc	r13
    16d6:	23 fd       	sbrc	r18, 3
    16d8:	12 c0       	rjmp	.+36     	; 0x16fe <vfprintf+0x650>
    16da:	20 ff       	sbrs	r18, 0
    16dc:	06 c0       	rjmp	.+12     	; 0x16ea <vfprintf+0x63c>
    16de:	1c 2d       	mov	r17, r12
    16e0:	d5 14       	cp	r13, r5
    16e2:	18 f4       	brcc	.+6      	; 0x16ea <vfprintf+0x63c>
    16e4:	15 0d       	add	r17, r5
    16e6:	1d 19       	sub	r17, r13
    16e8:	d5 2c       	mov	r13, r5
    16ea:	d5 14       	cp	r13, r5
    16ec:	60 f4       	brcc	.+24     	; 0x1706 <vfprintf+0x658>
    16ee:	b7 01       	movw	r22, r14
    16f0:	80 e2       	ldi	r24, 0x20	; 32
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	2b 8b       	std	Y+19, r18	; 0x13
    16f6:	d0 d1       	rcall	.+928    	; 0x1a98 <fputc>
    16f8:	d3 94       	inc	r13
    16fa:	2b 89       	ldd	r18, Y+19	; 0x13
    16fc:	f6 cf       	rjmp	.-20     	; 0x16ea <vfprintf+0x63c>
    16fe:	d5 14       	cp	r13, r5
    1700:	10 f4       	brcc	.+4      	; 0x1706 <vfprintf+0x658>
    1702:	5d 18       	sub	r5, r13
    1704:	01 c0       	rjmp	.+2      	; 0x1708 <vfprintf+0x65a>
    1706:	51 2c       	mov	r5, r1
    1708:	24 ff       	sbrs	r18, 4
    170a:	11 c0       	rjmp	.+34     	; 0x172e <vfprintf+0x680>
    170c:	b7 01       	movw	r22, r14
    170e:	80 e3       	ldi	r24, 0x30	; 48
    1710:	90 e0       	ldi	r25, 0x00	; 0
    1712:	2b 8b       	std	Y+19, r18	; 0x13
    1714:	c1 d1       	rcall	.+898    	; 0x1a98 <fputc>
    1716:	2b 89       	ldd	r18, Y+19	; 0x13
    1718:	22 ff       	sbrs	r18, 2
    171a:	16 c0       	rjmp	.+44     	; 0x1748 <vfprintf+0x69a>
    171c:	21 ff       	sbrs	r18, 1
    171e:	03 c0       	rjmp	.+6      	; 0x1726 <vfprintf+0x678>
    1720:	88 e5       	ldi	r24, 0x58	; 88
    1722:	90 e0       	ldi	r25, 0x00	; 0
    1724:	02 c0       	rjmp	.+4      	; 0x172a <vfprintf+0x67c>
    1726:	88 e7       	ldi	r24, 0x78	; 120
    1728:	90 e0       	ldi	r25, 0x00	; 0
    172a:	b7 01       	movw	r22, r14
    172c:	0c c0       	rjmp	.+24     	; 0x1746 <vfprintf+0x698>
    172e:	82 2f       	mov	r24, r18
    1730:	86 78       	andi	r24, 0x86	; 134
    1732:	51 f0       	breq	.+20     	; 0x1748 <vfprintf+0x69a>
    1734:	21 fd       	sbrc	r18, 1
    1736:	02 c0       	rjmp	.+4      	; 0x173c <vfprintf+0x68e>
    1738:	80 e2       	ldi	r24, 0x20	; 32
    173a:	01 c0       	rjmp	.+2      	; 0x173e <vfprintf+0x690>
    173c:	8b e2       	ldi	r24, 0x2B	; 43
    173e:	27 fd       	sbrc	r18, 7
    1740:	8d e2       	ldi	r24, 0x2D	; 45
    1742:	b7 01       	movw	r22, r14
    1744:	90 e0       	ldi	r25, 0x00	; 0
    1746:	a8 d1       	rcall	.+848    	; 0x1a98 <fputc>
    1748:	c1 16       	cp	r12, r17
    174a:	30 f4       	brcc	.+12     	; 0x1758 <vfprintf+0x6aa>
    174c:	b7 01       	movw	r22, r14
    174e:	80 e3       	ldi	r24, 0x30	; 48
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	a2 d1       	rcall	.+836    	; 0x1a98 <fputc>
    1754:	11 50       	subi	r17, 0x01	; 1
    1756:	f8 cf       	rjmp	.-16     	; 0x1748 <vfprintf+0x69a>
    1758:	ca 94       	dec	r12
    175a:	f4 01       	movw	r30, r8
    175c:	ec 0d       	add	r30, r12
    175e:	f1 1d       	adc	r31, r1
    1760:	80 81       	ld	r24, Z
    1762:	b7 01       	movw	r22, r14
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	98 d1       	rcall	.+816    	; 0x1a98 <fputc>
    1768:	c1 10       	cpse	r12, r1
    176a:	f6 cf       	rjmp	.-20     	; 0x1758 <vfprintf+0x6aa>
    176c:	55 20       	and	r5, r5
    176e:	09 f4       	brne	.+2      	; 0x1772 <vfprintf+0x6c4>
    1770:	dd cc       	rjmp	.-1606   	; 0x112c <vfprintf+0x7e>
    1772:	b7 01       	movw	r22, r14
    1774:	80 e2       	ldi	r24, 0x20	; 32
    1776:	90 e0       	ldi	r25, 0x00	; 0
    1778:	8f d1       	rcall	.+798    	; 0x1a98 <fputc>
    177a:	5a 94       	dec	r5
    177c:	f7 cf       	rjmp	.-18     	; 0x176c <vfprintf+0x6be>
    177e:	f7 01       	movw	r30, r14
    1780:	86 81       	ldd	r24, Z+6	; 0x06
    1782:	97 81       	ldd	r25, Z+7	; 0x07
    1784:	02 c0       	rjmp	.+4      	; 0x178a <vfprintf+0x6dc>
    1786:	8f ef       	ldi	r24, 0xFF	; 255
    1788:	9f ef       	ldi	r25, 0xFF	; 255
    178a:	63 96       	adiw	r28, 0x13	; 19
    178c:	0f b6       	in	r0, 0x3f	; 63
    178e:	f8 94       	cli
    1790:	de bf       	out	0x3e, r29	; 62
    1792:	0f be       	out	0x3f, r0	; 63
    1794:	cd bf       	out	0x3d, r28	; 61
    1796:	df 91       	pop	r29
    1798:	cf 91       	pop	r28
    179a:	1f 91       	pop	r17
    179c:	0f 91       	pop	r16
    179e:	ff 90       	pop	r15
    17a0:	ef 90       	pop	r14
    17a2:	df 90       	pop	r13
    17a4:	cf 90       	pop	r12
    17a6:	bf 90       	pop	r11
    17a8:	af 90       	pop	r10
    17aa:	9f 90       	pop	r9
    17ac:	8f 90       	pop	r8
    17ae:	7f 90       	pop	r7
    17b0:	6f 90       	pop	r6
    17b2:	5f 90       	pop	r5
    17b4:	4f 90       	pop	r4
    17b6:	3f 90       	pop	r3
    17b8:	2f 90       	pop	r2
    17ba:	08 95       	ret

000017bc <__udivmodhi4>:
    17bc:	aa 1b       	sub	r26, r26
    17be:	bb 1b       	sub	r27, r27
    17c0:	51 e1       	ldi	r21, 0x11	; 17
    17c2:	07 c0       	rjmp	.+14     	; 0x17d2 <__udivmodhi4_ep>

000017c4 <__udivmodhi4_loop>:
    17c4:	aa 1f       	adc	r26, r26
    17c6:	bb 1f       	adc	r27, r27
    17c8:	a6 17       	cp	r26, r22
    17ca:	b7 07       	cpc	r27, r23
    17cc:	10 f0       	brcs	.+4      	; 0x17d2 <__udivmodhi4_ep>
    17ce:	a6 1b       	sub	r26, r22
    17d0:	b7 0b       	sbc	r27, r23

000017d2 <__udivmodhi4_ep>:
    17d2:	88 1f       	adc	r24, r24
    17d4:	99 1f       	adc	r25, r25
    17d6:	5a 95       	dec	r21
    17d8:	a9 f7       	brne	.-22     	; 0x17c4 <__udivmodhi4_loop>
    17da:	80 95       	com	r24
    17dc:	90 95       	com	r25
    17de:	bc 01       	movw	r22, r24
    17e0:	cd 01       	movw	r24, r26
    17e2:	08 95       	ret

000017e4 <__divmodhi4>:
    17e4:	97 fb       	bst	r25, 7
    17e6:	07 2e       	mov	r0, r23
    17e8:	16 f4       	brtc	.+4      	; 0x17ee <__divmodhi4+0xa>
    17ea:	00 94       	com	r0
    17ec:	06 d0       	rcall	.+12     	; 0x17fa <__divmodhi4_neg1>
    17ee:	77 fd       	sbrc	r23, 7
    17f0:	08 d0       	rcall	.+16     	; 0x1802 <__divmodhi4_neg2>
    17f2:	e4 df       	rcall	.-56     	; 0x17bc <__udivmodhi4>
    17f4:	07 fc       	sbrc	r0, 7
    17f6:	05 d0       	rcall	.+10     	; 0x1802 <__divmodhi4_neg2>
    17f8:	3e f4       	brtc	.+14     	; 0x1808 <__divmodhi4_exit>

000017fa <__divmodhi4_neg1>:
    17fa:	90 95       	com	r25
    17fc:	81 95       	neg	r24
    17fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1800:	08 95       	ret

00001802 <__divmodhi4_neg2>:
    1802:	70 95       	com	r23
    1804:	61 95       	neg	r22
    1806:	7f 4f       	sbci	r23, 0xFF	; 255

00001808 <__divmodhi4_exit>:
    1808:	08 95       	ret

0000180a <__umulhisi3>:
    180a:	a2 9f       	mul	r26, r18
    180c:	b0 01       	movw	r22, r0
    180e:	b3 9f       	mul	r27, r19
    1810:	c0 01       	movw	r24, r0
    1812:	a3 9f       	mul	r26, r19
    1814:	70 0d       	add	r23, r0
    1816:	81 1d       	adc	r24, r1
    1818:	11 24       	eor	r1, r1
    181a:	91 1d       	adc	r25, r1
    181c:	b2 9f       	mul	r27, r18
    181e:	70 0d       	add	r23, r0
    1820:	81 1d       	adc	r24, r1
    1822:	11 24       	eor	r1, r1
    1824:	91 1d       	adc	r25, r1
    1826:	08 95       	ret

00001828 <__ftoa_engine>:
    1828:	28 30       	cpi	r18, 0x08	; 8
    182a:	08 f0       	brcs	.+2      	; 0x182e <__ftoa_engine+0x6>
    182c:	27 e0       	ldi	r18, 0x07	; 7
    182e:	33 27       	eor	r19, r19
    1830:	da 01       	movw	r26, r20
    1832:	99 0f       	add	r25, r25
    1834:	31 1d       	adc	r19, r1
    1836:	87 fd       	sbrc	r24, 7
    1838:	91 60       	ori	r25, 0x01	; 1
    183a:	00 96       	adiw	r24, 0x00	; 0
    183c:	61 05       	cpc	r22, r1
    183e:	71 05       	cpc	r23, r1
    1840:	39 f4       	brne	.+14     	; 0x1850 <__ftoa_engine+0x28>
    1842:	32 60       	ori	r19, 0x02	; 2
    1844:	2e 5f       	subi	r18, 0xFE	; 254
    1846:	3d 93       	st	X+, r19
    1848:	30 e3       	ldi	r19, 0x30	; 48
    184a:	2a 95       	dec	r18
    184c:	e1 f7       	brne	.-8      	; 0x1846 <__ftoa_engine+0x1e>
    184e:	08 95       	ret
    1850:	9f 3f       	cpi	r25, 0xFF	; 255
    1852:	30 f0       	brcs	.+12     	; 0x1860 <__ftoa_engine+0x38>
    1854:	80 38       	cpi	r24, 0x80	; 128
    1856:	71 05       	cpc	r23, r1
    1858:	61 05       	cpc	r22, r1
    185a:	09 f0       	breq	.+2      	; 0x185e <__ftoa_engine+0x36>
    185c:	3c 5f       	subi	r19, 0xFC	; 252
    185e:	3c 5f       	subi	r19, 0xFC	; 252
    1860:	3d 93       	st	X+, r19
    1862:	91 30       	cpi	r25, 0x01	; 1
    1864:	08 f0       	brcs	.+2      	; 0x1868 <__ftoa_engine+0x40>
    1866:	80 68       	ori	r24, 0x80	; 128
    1868:	91 1d       	adc	r25, r1
    186a:	df 93       	push	r29
    186c:	cf 93       	push	r28
    186e:	1f 93       	push	r17
    1870:	0f 93       	push	r16
    1872:	ff 92       	push	r15
    1874:	ef 92       	push	r14
    1876:	19 2f       	mov	r17, r25
    1878:	98 7f       	andi	r25, 0xF8	; 248
    187a:	96 95       	lsr	r25
    187c:	e9 2f       	mov	r30, r25
    187e:	96 95       	lsr	r25
    1880:	96 95       	lsr	r25
    1882:	e9 0f       	add	r30, r25
    1884:	ff 27       	eor	r31, r31
    1886:	ea 5b       	subi	r30, 0xBA	; 186
    1888:	fe 4f       	sbci	r31, 0xFE	; 254
    188a:	99 27       	eor	r25, r25
    188c:	33 27       	eor	r19, r19
    188e:	ee 24       	eor	r14, r14
    1890:	ff 24       	eor	r15, r15
    1892:	a7 01       	movw	r20, r14
    1894:	e7 01       	movw	r28, r14
    1896:	05 90       	lpm	r0, Z+
    1898:	08 94       	sec
    189a:	07 94       	ror	r0
    189c:	28 f4       	brcc	.+10     	; 0x18a8 <__ftoa_engine+0x80>
    189e:	36 0f       	add	r19, r22
    18a0:	e7 1e       	adc	r14, r23
    18a2:	f8 1e       	adc	r15, r24
    18a4:	49 1f       	adc	r20, r25
    18a6:	51 1d       	adc	r21, r1
    18a8:	66 0f       	add	r22, r22
    18aa:	77 1f       	adc	r23, r23
    18ac:	88 1f       	adc	r24, r24
    18ae:	99 1f       	adc	r25, r25
    18b0:	06 94       	lsr	r0
    18b2:	a1 f7       	brne	.-24     	; 0x189c <__ftoa_engine+0x74>
    18b4:	05 90       	lpm	r0, Z+
    18b6:	07 94       	ror	r0
    18b8:	28 f4       	brcc	.+10     	; 0x18c4 <__ftoa_engine+0x9c>
    18ba:	e7 0e       	add	r14, r23
    18bc:	f8 1e       	adc	r15, r24
    18be:	49 1f       	adc	r20, r25
    18c0:	56 1f       	adc	r21, r22
    18c2:	c1 1d       	adc	r28, r1
    18c4:	77 0f       	add	r23, r23
    18c6:	88 1f       	adc	r24, r24
    18c8:	99 1f       	adc	r25, r25
    18ca:	66 1f       	adc	r22, r22
    18cc:	06 94       	lsr	r0
    18ce:	a1 f7       	brne	.-24     	; 0x18b8 <__ftoa_engine+0x90>
    18d0:	05 90       	lpm	r0, Z+
    18d2:	07 94       	ror	r0
    18d4:	28 f4       	brcc	.+10     	; 0x18e0 <__ftoa_engine+0xb8>
    18d6:	f8 0e       	add	r15, r24
    18d8:	49 1f       	adc	r20, r25
    18da:	56 1f       	adc	r21, r22
    18dc:	c7 1f       	adc	r28, r23
    18de:	d1 1d       	adc	r29, r1
    18e0:	88 0f       	add	r24, r24
    18e2:	99 1f       	adc	r25, r25
    18e4:	66 1f       	adc	r22, r22
    18e6:	77 1f       	adc	r23, r23
    18e8:	06 94       	lsr	r0
    18ea:	a1 f7       	brne	.-24     	; 0x18d4 <__ftoa_engine+0xac>
    18ec:	05 90       	lpm	r0, Z+
    18ee:	07 94       	ror	r0
    18f0:	20 f4       	brcc	.+8      	; 0x18fa <__ftoa_engine+0xd2>
    18f2:	49 0f       	add	r20, r25
    18f4:	56 1f       	adc	r21, r22
    18f6:	c7 1f       	adc	r28, r23
    18f8:	d8 1f       	adc	r29, r24
    18fa:	99 0f       	add	r25, r25
    18fc:	66 1f       	adc	r22, r22
    18fe:	77 1f       	adc	r23, r23
    1900:	88 1f       	adc	r24, r24
    1902:	06 94       	lsr	r0
    1904:	a9 f7       	brne	.-22     	; 0x18f0 <__ftoa_engine+0xc8>
    1906:	84 91       	lpm	r24, Z
    1908:	10 95       	com	r17
    190a:	17 70       	andi	r17, 0x07	; 7
    190c:	41 f0       	breq	.+16     	; 0x191e <__ftoa_engine+0xf6>
    190e:	d6 95       	lsr	r29
    1910:	c7 95       	ror	r28
    1912:	57 95       	ror	r21
    1914:	47 95       	ror	r20
    1916:	f7 94       	ror	r15
    1918:	e7 94       	ror	r14
    191a:	1a 95       	dec	r17
    191c:	c1 f7       	brne	.-16     	; 0x190e <__ftoa_engine+0xe6>
    191e:	ec ee       	ldi	r30, 0xEC	; 236
    1920:	f0 e0       	ldi	r31, 0x00	; 0
    1922:	68 94       	set
    1924:	15 90       	lpm	r1, Z+
    1926:	15 91       	lpm	r17, Z+
    1928:	35 91       	lpm	r19, Z+
    192a:	65 91       	lpm	r22, Z+
    192c:	95 91       	lpm	r25, Z+
    192e:	05 90       	lpm	r0, Z+
    1930:	7f e2       	ldi	r23, 0x2F	; 47
    1932:	73 95       	inc	r23
    1934:	e1 18       	sub	r14, r1
    1936:	f1 0a       	sbc	r15, r17
    1938:	43 0b       	sbc	r20, r19
    193a:	56 0b       	sbc	r21, r22
    193c:	c9 0b       	sbc	r28, r25
    193e:	d0 09       	sbc	r29, r0
    1940:	c0 f7       	brcc	.-16     	; 0x1932 <__ftoa_engine+0x10a>
    1942:	e1 0c       	add	r14, r1
    1944:	f1 1e       	adc	r15, r17
    1946:	43 1f       	adc	r20, r19
    1948:	56 1f       	adc	r21, r22
    194a:	c9 1f       	adc	r28, r25
    194c:	d0 1d       	adc	r29, r0
    194e:	7e f4       	brtc	.+30     	; 0x196e <__ftoa_engine+0x146>
    1950:	70 33       	cpi	r23, 0x30	; 48
    1952:	11 f4       	brne	.+4      	; 0x1958 <__ftoa_engine+0x130>
    1954:	8a 95       	dec	r24
    1956:	e6 cf       	rjmp	.-52     	; 0x1924 <__ftoa_engine+0xfc>
    1958:	e8 94       	clt
    195a:	01 50       	subi	r16, 0x01	; 1
    195c:	30 f0       	brcs	.+12     	; 0x196a <__ftoa_engine+0x142>
    195e:	08 0f       	add	r16, r24
    1960:	0a f4       	brpl	.+2      	; 0x1964 <__ftoa_engine+0x13c>
    1962:	00 27       	eor	r16, r16
    1964:	02 17       	cp	r16, r18
    1966:	08 f4       	brcc	.+2      	; 0x196a <__ftoa_engine+0x142>
    1968:	20 2f       	mov	r18, r16
    196a:	23 95       	inc	r18
    196c:	02 2f       	mov	r16, r18
    196e:	7a 33       	cpi	r23, 0x3A	; 58
    1970:	28 f0       	brcs	.+10     	; 0x197c <__ftoa_engine+0x154>
    1972:	79 e3       	ldi	r23, 0x39	; 57
    1974:	7d 93       	st	X+, r23
    1976:	2a 95       	dec	r18
    1978:	e9 f7       	brne	.-6      	; 0x1974 <__ftoa_engine+0x14c>
    197a:	10 c0       	rjmp	.+32     	; 0x199c <__ftoa_engine+0x174>
    197c:	7d 93       	st	X+, r23
    197e:	2a 95       	dec	r18
    1980:	89 f6       	brne	.-94     	; 0x1924 <__ftoa_engine+0xfc>
    1982:	06 94       	lsr	r0
    1984:	97 95       	ror	r25
    1986:	67 95       	ror	r22
    1988:	37 95       	ror	r19
    198a:	17 95       	ror	r17
    198c:	17 94       	ror	r1
    198e:	e1 18       	sub	r14, r1
    1990:	f1 0a       	sbc	r15, r17
    1992:	43 0b       	sbc	r20, r19
    1994:	56 0b       	sbc	r21, r22
    1996:	c9 0b       	sbc	r28, r25
    1998:	d0 09       	sbc	r29, r0
    199a:	98 f0       	brcs	.+38     	; 0x19c2 <__ftoa_engine+0x19a>
    199c:	23 95       	inc	r18
    199e:	7e 91       	ld	r23, -X
    19a0:	73 95       	inc	r23
    19a2:	7a 33       	cpi	r23, 0x3A	; 58
    19a4:	08 f0       	brcs	.+2      	; 0x19a8 <__ftoa_engine+0x180>
    19a6:	70 e3       	ldi	r23, 0x30	; 48
    19a8:	7c 93       	st	X, r23
    19aa:	20 13       	cpse	r18, r16
    19ac:	b8 f7       	brcc	.-18     	; 0x199c <__ftoa_engine+0x174>
    19ae:	7e 91       	ld	r23, -X
    19b0:	70 61       	ori	r23, 0x10	; 16
    19b2:	7d 93       	st	X+, r23
    19b4:	30 f0       	brcs	.+12     	; 0x19c2 <__ftoa_engine+0x19a>
    19b6:	83 95       	inc	r24
    19b8:	71 e3       	ldi	r23, 0x31	; 49
    19ba:	7d 93       	st	X+, r23
    19bc:	70 e3       	ldi	r23, 0x30	; 48
    19be:	2a 95       	dec	r18
    19c0:	e1 f7       	brne	.-8      	; 0x19ba <__ftoa_engine+0x192>
    19c2:	11 24       	eor	r1, r1
    19c4:	ef 90       	pop	r14
    19c6:	ff 90       	pop	r15
    19c8:	0f 91       	pop	r16
    19ca:	1f 91       	pop	r17
    19cc:	cf 91       	pop	r28
    19ce:	df 91       	pop	r29
    19d0:	99 27       	eor	r25, r25
    19d2:	87 fd       	sbrc	r24, 7
    19d4:	90 95       	com	r25
    19d6:	08 95       	ret

000019d8 <strnlen_P>:
    19d8:	fc 01       	movw	r30, r24
    19da:	05 90       	lpm	r0, Z+
    19dc:	61 50       	subi	r22, 0x01	; 1
    19de:	70 40       	sbci	r23, 0x00	; 0
    19e0:	01 10       	cpse	r0, r1
    19e2:	d8 f7       	brcc	.-10     	; 0x19da <strnlen_P+0x2>
    19e4:	80 95       	com	r24
    19e6:	90 95       	com	r25
    19e8:	8e 0f       	add	r24, r30
    19ea:	9f 1f       	adc	r25, r31
    19ec:	08 95       	ret

000019ee <strnlen>:
    19ee:	fc 01       	movw	r30, r24
    19f0:	61 50       	subi	r22, 0x01	; 1
    19f2:	70 40       	sbci	r23, 0x00	; 0
    19f4:	01 90       	ld	r0, Z+
    19f6:	01 10       	cpse	r0, r1
    19f8:	d8 f7       	brcc	.-10     	; 0x19f0 <strnlen+0x2>
    19fa:	80 95       	com	r24
    19fc:	90 95       	com	r25
    19fe:	8e 0f       	add	r24, r30
    1a00:	9f 1f       	adc	r25, r31
    1a02:	08 95       	ret

00001a04 <fdevopen>:
    1a04:	0f 93       	push	r16
    1a06:	1f 93       	push	r17
    1a08:	cf 93       	push	r28
    1a0a:	df 93       	push	r29
    1a0c:	ec 01       	movw	r28, r24
    1a0e:	8b 01       	movw	r16, r22
    1a10:	00 97       	sbiw	r24, 0x00	; 0
    1a12:	31 f4       	brne	.+12     	; 0x1a20 <fdevopen+0x1c>
    1a14:	61 15       	cp	r22, r1
    1a16:	71 05       	cpc	r23, r1
    1a18:	19 f4       	brne	.+6      	; 0x1a20 <fdevopen+0x1c>
    1a1a:	80 e0       	ldi	r24, 0x00	; 0
    1a1c:	90 e0       	ldi	r25, 0x00	; 0
    1a1e:	37 c0       	rjmp	.+110    	; 0x1a8e <fdevopen+0x8a>
    1a20:	6e e0       	ldi	r22, 0x0E	; 14
    1a22:	70 e0       	ldi	r23, 0x00	; 0
    1a24:	81 e0       	ldi	r24, 0x01	; 1
    1a26:	90 e0       	ldi	r25, 0x00	; 0
    1a28:	05 d1       	rcall	.+522    	; 0x1c34 <calloc>
    1a2a:	fc 01       	movw	r30, r24
    1a2c:	00 97       	sbiw	r24, 0x00	; 0
    1a2e:	a9 f3       	breq	.-22     	; 0x1a1a <fdevopen+0x16>
    1a30:	80 e8       	ldi	r24, 0x80	; 128
    1a32:	83 83       	std	Z+3, r24	; 0x03
    1a34:	01 15       	cp	r16, r1
    1a36:	11 05       	cpc	r17, r1
    1a38:	71 f0       	breq	.+28     	; 0x1a56 <fdevopen+0x52>
    1a3a:	13 87       	std	Z+11, r17	; 0x0b
    1a3c:	02 87       	std	Z+10, r16	; 0x0a
    1a3e:	81 e8       	ldi	r24, 0x81	; 129
    1a40:	83 83       	std	Z+3, r24	; 0x03
    1a42:	80 91 4e 02 	lds	r24, 0x024E
    1a46:	90 91 4f 02 	lds	r25, 0x024F
    1a4a:	89 2b       	or	r24, r25
    1a4c:	21 f4       	brne	.+8      	; 0x1a56 <fdevopen+0x52>
    1a4e:	f0 93 4f 02 	sts	0x024F, r31
    1a52:	e0 93 4e 02 	sts	0x024E, r30
    1a56:	20 97       	sbiw	r28, 0x00	; 0
    1a58:	c9 f0       	breq	.+50     	; 0x1a8c <fdevopen+0x88>
    1a5a:	d1 87       	std	Z+9, r29	; 0x09
    1a5c:	c0 87       	std	Z+8, r28	; 0x08
    1a5e:	83 81       	ldd	r24, Z+3	; 0x03
    1a60:	82 60       	ori	r24, 0x02	; 2
    1a62:	83 83       	std	Z+3, r24	; 0x03
    1a64:	80 91 50 02 	lds	r24, 0x0250
    1a68:	90 91 51 02 	lds	r25, 0x0251
    1a6c:	89 2b       	or	r24, r25
    1a6e:	71 f4       	brne	.+28     	; 0x1a8c <fdevopen+0x88>
    1a70:	f0 93 51 02 	sts	0x0251, r31
    1a74:	e0 93 50 02 	sts	0x0250, r30
    1a78:	80 91 52 02 	lds	r24, 0x0252
    1a7c:	90 91 53 02 	lds	r25, 0x0253
    1a80:	89 2b       	or	r24, r25
    1a82:	21 f4       	brne	.+8      	; 0x1a8c <fdevopen+0x88>
    1a84:	f0 93 53 02 	sts	0x0253, r31
    1a88:	e0 93 52 02 	sts	0x0252, r30
    1a8c:	cf 01       	movw	r24, r30
    1a8e:	df 91       	pop	r29
    1a90:	cf 91       	pop	r28
    1a92:	1f 91       	pop	r17
    1a94:	0f 91       	pop	r16
    1a96:	08 95       	ret

00001a98 <fputc>:
    1a98:	0f 93       	push	r16
    1a9a:	1f 93       	push	r17
    1a9c:	cf 93       	push	r28
    1a9e:	df 93       	push	r29
    1aa0:	18 2f       	mov	r17, r24
    1aa2:	09 2f       	mov	r16, r25
    1aa4:	eb 01       	movw	r28, r22
    1aa6:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa8:	81 fd       	sbrc	r24, 1
    1aaa:	03 c0       	rjmp	.+6      	; 0x1ab2 <fputc+0x1a>
    1aac:	8f ef       	ldi	r24, 0xFF	; 255
    1aae:	9f ef       	ldi	r25, 0xFF	; 255
    1ab0:	20 c0       	rjmp	.+64     	; 0x1af2 <fputc+0x5a>
    1ab2:	82 ff       	sbrs	r24, 2
    1ab4:	10 c0       	rjmp	.+32     	; 0x1ad6 <fputc+0x3e>
    1ab6:	4e 81       	ldd	r20, Y+6	; 0x06
    1ab8:	5f 81       	ldd	r21, Y+7	; 0x07
    1aba:	2c 81       	ldd	r18, Y+4	; 0x04
    1abc:	3d 81       	ldd	r19, Y+5	; 0x05
    1abe:	42 17       	cp	r20, r18
    1ac0:	53 07       	cpc	r21, r19
    1ac2:	7c f4       	brge	.+30     	; 0x1ae2 <fputc+0x4a>
    1ac4:	e8 81       	ld	r30, Y
    1ac6:	f9 81       	ldd	r31, Y+1	; 0x01
    1ac8:	9f 01       	movw	r18, r30
    1aca:	2f 5f       	subi	r18, 0xFF	; 255
    1acc:	3f 4f       	sbci	r19, 0xFF	; 255
    1ace:	39 83       	std	Y+1, r19	; 0x01
    1ad0:	28 83       	st	Y, r18
    1ad2:	10 83       	st	Z, r17
    1ad4:	06 c0       	rjmp	.+12     	; 0x1ae2 <fputc+0x4a>
    1ad6:	e8 85       	ldd	r30, Y+8	; 0x08
    1ad8:	f9 85       	ldd	r31, Y+9	; 0x09
    1ada:	81 2f       	mov	r24, r17
    1adc:	19 95       	eicall
    1ade:	89 2b       	or	r24, r25
    1ae0:	29 f7       	brne	.-54     	; 0x1aac <fputc+0x14>
    1ae2:	2e 81       	ldd	r18, Y+6	; 0x06
    1ae4:	3f 81       	ldd	r19, Y+7	; 0x07
    1ae6:	2f 5f       	subi	r18, 0xFF	; 255
    1ae8:	3f 4f       	sbci	r19, 0xFF	; 255
    1aea:	3f 83       	std	Y+7, r19	; 0x07
    1aec:	2e 83       	std	Y+6, r18	; 0x06
    1aee:	81 2f       	mov	r24, r17
    1af0:	90 2f       	mov	r25, r16
    1af2:	df 91       	pop	r29
    1af4:	cf 91       	pop	r28
    1af6:	1f 91       	pop	r17
    1af8:	0f 91       	pop	r16
    1afa:	08 95       	ret

00001afc <printf>:
    1afc:	cf 93       	push	r28
    1afe:	df 93       	push	r29
    1b00:	cd b7       	in	r28, 0x3d	; 61
    1b02:	de b7       	in	r29, 0x3e	; 62
    1b04:	fe 01       	movw	r30, r28
    1b06:	36 96       	adiw	r30, 0x06	; 6
    1b08:	61 91       	ld	r22, Z+
    1b0a:	71 91       	ld	r23, Z+
    1b0c:	af 01       	movw	r20, r30
    1b0e:	80 91 50 02 	lds	r24, 0x0250
    1b12:	90 91 51 02 	lds	r25, 0x0251
    1b16:	cb da       	rcall	.-2666   	; 0x10ae <vfprintf>
    1b18:	df 91       	pop	r29
    1b1a:	cf 91       	pop	r28
    1b1c:	08 95       	ret

00001b1e <puts>:
    1b1e:	0f 93       	push	r16
    1b20:	1f 93       	push	r17
    1b22:	cf 93       	push	r28
    1b24:	df 93       	push	r29
    1b26:	e0 91 50 02 	lds	r30, 0x0250
    1b2a:	f0 91 51 02 	lds	r31, 0x0251
    1b2e:	23 81       	ldd	r18, Z+3	; 0x03
    1b30:	21 ff       	sbrs	r18, 1
    1b32:	1b c0       	rjmp	.+54     	; 0x1b6a <puts+0x4c>
    1b34:	ec 01       	movw	r28, r24
    1b36:	00 e0       	ldi	r16, 0x00	; 0
    1b38:	10 e0       	ldi	r17, 0x00	; 0
    1b3a:	89 91       	ld	r24, Y+
    1b3c:	60 91 50 02 	lds	r22, 0x0250
    1b40:	70 91 51 02 	lds	r23, 0x0251
    1b44:	db 01       	movw	r26, r22
    1b46:	18 96       	adiw	r26, 0x08	; 8
    1b48:	ed 91       	ld	r30, X+
    1b4a:	fc 91       	ld	r31, X
    1b4c:	19 97       	sbiw	r26, 0x09	; 9
    1b4e:	88 23       	and	r24, r24
    1b50:	31 f0       	breq	.+12     	; 0x1b5e <puts+0x40>
    1b52:	19 95       	eicall
    1b54:	89 2b       	or	r24, r25
    1b56:	89 f3       	breq	.-30     	; 0x1b3a <puts+0x1c>
    1b58:	0f ef       	ldi	r16, 0xFF	; 255
    1b5a:	1f ef       	ldi	r17, 0xFF	; 255
    1b5c:	ee cf       	rjmp	.-36     	; 0x1b3a <puts+0x1c>
    1b5e:	8a e0       	ldi	r24, 0x0A	; 10
    1b60:	19 95       	eicall
    1b62:	89 2b       	or	r24, r25
    1b64:	11 f4       	brne	.+4      	; 0x1b6a <puts+0x4c>
    1b66:	c8 01       	movw	r24, r16
    1b68:	02 c0       	rjmp	.+4      	; 0x1b6e <puts+0x50>
    1b6a:	8f ef       	ldi	r24, 0xFF	; 255
    1b6c:	9f ef       	ldi	r25, 0xFF	; 255
    1b6e:	df 91       	pop	r29
    1b70:	cf 91       	pop	r28
    1b72:	1f 91       	pop	r17
    1b74:	0f 91       	pop	r16
    1b76:	08 95       	ret

00001b78 <__ultoa_invert>:
    1b78:	fa 01       	movw	r30, r20
    1b7a:	aa 27       	eor	r26, r26
    1b7c:	28 30       	cpi	r18, 0x08	; 8
    1b7e:	51 f1       	breq	.+84     	; 0x1bd4 <__ultoa_invert+0x5c>
    1b80:	20 31       	cpi	r18, 0x10	; 16
    1b82:	81 f1       	breq	.+96     	; 0x1be4 <__ultoa_invert+0x6c>
    1b84:	e8 94       	clt
    1b86:	6f 93       	push	r22
    1b88:	6e 7f       	andi	r22, 0xFE	; 254
    1b8a:	6e 5f       	subi	r22, 0xFE	; 254
    1b8c:	7f 4f       	sbci	r23, 0xFF	; 255
    1b8e:	8f 4f       	sbci	r24, 0xFF	; 255
    1b90:	9f 4f       	sbci	r25, 0xFF	; 255
    1b92:	af 4f       	sbci	r26, 0xFF	; 255
    1b94:	b1 e0       	ldi	r27, 0x01	; 1
    1b96:	3e d0       	rcall	.+124    	; 0x1c14 <__ultoa_invert+0x9c>
    1b98:	b4 e0       	ldi	r27, 0x04	; 4
    1b9a:	3c d0       	rcall	.+120    	; 0x1c14 <__ultoa_invert+0x9c>
    1b9c:	67 0f       	add	r22, r23
    1b9e:	78 1f       	adc	r23, r24
    1ba0:	89 1f       	adc	r24, r25
    1ba2:	9a 1f       	adc	r25, r26
    1ba4:	a1 1d       	adc	r26, r1
    1ba6:	68 0f       	add	r22, r24
    1ba8:	79 1f       	adc	r23, r25
    1baa:	8a 1f       	adc	r24, r26
    1bac:	91 1d       	adc	r25, r1
    1bae:	a1 1d       	adc	r26, r1
    1bb0:	6a 0f       	add	r22, r26
    1bb2:	71 1d       	adc	r23, r1
    1bb4:	81 1d       	adc	r24, r1
    1bb6:	91 1d       	adc	r25, r1
    1bb8:	a1 1d       	adc	r26, r1
    1bba:	20 d0       	rcall	.+64     	; 0x1bfc <__ultoa_invert+0x84>
    1bbc:	09 f4       	brne	.+2      	; 0x1bc0 <__ultoa_invert+0x48>
    1bbe:	68 94       	set
    1bc0:	3f 91       	pop	r19
    1bc2:	2a e0       	ldi	r18, 0x0A	; 10
    1bc4:	26 9f       	mul	r18, r22
    1bc6:	11 24       	eor	r1, r1
    1bc8:	30 19       	sub	r19, r0
    1bca:	30 5d       	subi	r19, 0xD0	; 208
    1bcc:	31 93       	st	Z+, r19
    1bce:	de f6       	brtc	.-74     	; 0x1b86 <__ultoa_invert+0xe>
    1bd0:	cf 01       	movw	r24, r30
    1bd2:	08 95       	ret
    1bd4:	46 2f       	mov	r20, r22
    1bd6:	47 70       	andi	r20, 0x07	; 7
    1bd8:	40 5d       	subi	r20, 0xD0	; 208
    1bda:	41 93       	st	Z+, r20
    1bdc:	b3 e0       	ldi	r27, 0x03	; 3
    1bde:	0f d0       	rcall	.+30     	; 0x1bfe <__ultoa_invert+0x86>
    1be0:	c9 f7       	brne	.-14     	; 0x1bd4 <__ultoa_invert+0x5c>
    1be2:	f6 cf       	rjmp	.-20     	; 0x1bd0 <__ultoa_invert+0x58>
    1be4:	46 2f       	mov	r20, r22
    1be6:	4f 70       	andi	r20, 0x0F	; 15
    1be8:	40 5d       	subi	r20, 0xD0	; 208
    1bea:	4a 33       	cpi	r20, 0x3A	; 58
    1bec:	18 f0       	brcs	.+6      	; 0x1bf4 <__ultoa_invert+0x7c>
    1bee:	49 5d       	subi	r20, 0xD9	; 217
    1bf0:	31 fd       	sbrc	r19, 1
    1bf2:	40 52       	subi	r20, 0x20	; 32
    1bf4:	41 93       	st	Z+, r20
    1bf6:	02 d0       	rcall	.+4      	; 0x1bfc <__ultoa_invert+0x84>
    1bf8:	a9 f7       	brne	.-22     	; 0x1be4 <__ultoa_invert+0x6c>
    1bfa:	ea cf       	rjmp	.-44     	; 0x1bd0 <__ultoa_invert+0x58>
    1bfc:	b4 e0       	ldi	r27, 0x04	; 4
    1bfe:	a6 95       	lsr	r26
    1c00:	97 95       	ror	r25
    1c02:	87 95       	ror	r24
    1c04:	77 95       	ror	r23
    1c06:	67 95       	ror	r22
    1c08:	ba 95       	dec	r27
    1c0a:	c9 f7       	brne	.-14     	; 0x1bfe <__ultoa_invert+0x86>
    1c0c:	00 97       	sbiw	r24, 0x00	; 0
    1c0e:	61 05       	cpc	r22, r1
    1c10:	71 05       	cpc	r23, r1
    1c12:	08 95       	ret
    1c14:	9b 01       	movw	r18, r22
    1c16:	ac 01       	movw	r20, r24
    1c18:	0a 2e       	mov	r0, r26
    1c1a:	06 94       	lsr	r0
    1c1c:	57 95       	ror	r21
    1c1e:	47 95       	ror	r20
    1c20:	37 95       	ror	r19
    1c22:	27 95       	ror	r18
    1c24:	ba 95       	dec	r27
    1c26:	c9 f7       	brne	.-14     	; 0x1c1a <__ultoa_invert+0xa2>
    1c28:	62 0f       	add	r22, r18
    1c2a:	73 1f       	adc	r23, r19
    1c2c:	84 1f       	adc	r24, r20
    1c2e:	95 1f       	adc	r25, r21
    1c30:	a0 1d       	adc	r26, r0
    1c32:	08 95       	ret

00001c34 <calloc>:
    1c34:	0f 93       	push	r16
    1c36:	1f 93       	push	r17
    1c38:	cf 93       	push	r28
    1c3a:	df 93       	push	r29
    1c3c:	86 9f       	mul	r24, r22
    1c3e:	80 01       	movw	r16, r0
    1c40:	87 9f       	mul	r24, r23
    1c42:	10 0d       	add	r17, r0
    1c44:	96 9f       	mul	r25, r22
    1c46:	10 0d       	add	r17, r0
    1c48:	11 24       	eor	r1, r1
    1c4a:	c8 01       	movw	r24, r16
    1c4c:	0d d0       	rcall	.+26     	; 0x1c68 <malloc>
    1c4e:	ec 01       	movw	r28, r24
    1c50:	00 97       	sbiw	r24, 0x00	; 0
    1c52:	21 f0       	breq	.+8      	; 0x1c5c <calloc+0x28>
    1c54:	a8 01       	movw	r20, r16
    1c56:	60 e0       	ldi	r22, 0x00	; 0
    1c58:	70 e0       	ldi	r23, 0x00	; 0
    1c5a:	2d d1       	rcall	.+602    	; 0x1eb6 <memset>
    1c5c:	ce 01       	movw	r24, r28
    1c5e:	df 91       	pop	r29
    1c60:	cf 91       	pop	r28
    1c62:	1f 91       	pop	r17
    1c64:	0f 91       	pop	r16
    1c66:	08 95       	ret

00001c68 <malloc>:
    1c68:	cf 93       	push	r28
    1c6a:	df 93       	push	r29
    1c6c:	82 30       	cpi	r24, 0x02	; 2
    1c6e:	91 05       	cpc	r25, r1
    1c70:	10 f4       	brcc	.+4      	; 0x1c76 <malloc+0xe>
    1c72:	82 e0       	ldi	r24, 0x02	; 2
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	e0 91 56 02 	lds	r30, 0x0256
    1c7a:	f0 91 57 02 	lds	r31, 0x0257
    1c7e:	20 e0       	ldi	r18, 0x00	; 0
    1c80:	30 e0       	ldi	r19, 0x00	; 0
    1c82:	a0 e0       	ldi	r26, 0x00	; 0
    1c84:	b0 e0       	ldi	r27, 0x00	; 0
    1c86:	30 97       	sbiw	r30, 0x00	; 0
    1c88:	39 f1       	breq	.+78     	; 0x1cd8 <malloc+0x70>
    1c8a:	40 81       	ld	r20, Z
    1c8c:	51 81       	ldd	r21, Z+1	; 0x01
    1c8e:	48 17       	cp	r20, r24
    1c90:	59 07       	cpc	r21, r25
    1c92:	b8 f0       	brcs	.+46     	; 0x1cc2 <malloc+0x5a>
    1c94:	48 17       	cp	r20, r24
    1c96:	59 07       	cpc	r21, r25
    1c98:	71 f4       	brne	.+28     	; 0x1cb6 <malloc+0x4e>
    1c9a:	82 81       	ldd	r24, Z+2	; 0x02
    1c9c:	93 81       	ldd	r25, Z+3	; 0x03
    1c9e:	10 97       	sbiw	r26, 0x00	; 0
    1ca0:	29 f0       	breq	.+10     	; 0x1cac <malloc+0x44>
    1ca2:	13 96       	adiw	r26, 0x03	; 3
    1ca4:	9c 93       	st	X, r25
    1ca6:	8e 93       	st	-X, r24
    1ca8:	12 97       	sbiw	r26, 0x02	; 2
    1caa:	2c c0       	rjmp	.+88     	; 0x1d04 <malloc+0x9c>
    1cac:	90 93 57 02 	sts	0x0257, r25
    1cb0:	80 93 56 02 	sts	0x0256, r24
    1cb4:	27 c0       	rjmp	.+78     	; 0x1d04 <malloc+0x9c>
    1cb6:	21 15       	cp	r18, r1
    1cb8:	31 05       	cpc	r19, r1
    1cba:	31 f0       	breq	.+12     	; 0x1cc8 <malloc+0x60>
    1cbc:	42 17       	cp	r20, r18
    1cbe:	53 07       	cpc	r21, r19
    1cc0:	18 f0       	brcs	.+6      	; 0x1cc8 <malloc+0x60>
    1cc2:	a9 01       	movw	r20, r18
    1cc4:	db 01       	movw	r26, r22
    1cc6:	01 c0       	rjmp	.+2      	; 0x1cca <malloc+0x62>
    1cc8:	ef 01       	movw	r28, r30
    1cca:	9a 01       	movw	r18, r20
    1ccc:	bd 01       	movw	r22, r26
    1cce:	df 01       	movw	r26, r30
    1cd0:	02 80       	ldd	r0, Z+2	; 0x02
    1cd2:	f3 81       	ldd	r31, Z+3	; 0x03
    1cd4:	e0 2d       	mov	r30, r0
    1cd6:	d7 cf       	rjmp	.-82     	; 0x1c86 <malloc+0x1e>
    1cd8:	21 15       	cp	r18, r1
    1cda:	31 05       	cpc	r19, r1
    1cdc:	f9 f0       	breq	.+62     	; 0x1d1c <malloc+0xb4>
    1cde:	28 1b       	sub	r18, r24
    1ce0:	39 0b       	sbc	r19, r25
    1ce2:	24 30       	cpi	r18, 0x04	; 4
    1ce4:	31 05       	cpc	r19, r1
    1ce6:	80 f4       	brcc	.+32     	; 0x1d08 <malloc+0xa0>
    1ce8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cea:	9b 81       	ldd	r25, Y+3	; 0x03
    1cec:	61 15       	cp	r22, r1
    1cee:	71 05       	cpc	r23, r1
    1cf0:	21 f0       	breq	.+8      	; 0x1cfa <malloc+0x92>
    1cf2:	fb 01       	movw	r30, r22
    1cf4:	93 83       	std	Z+3, r25	; 0x03
    1cf6:	82 83       	std	Z+2, r24	; 0x02
    1cf8:	04 c0       	rjmp	.+8      	; 0x1d02 <malloc+0x9a>
    1cfa:	90 93 57 02 	sts	0x0257, r25
    1cfe:	80 93 56 02 	sts	0x0256, r24
    1d02:	fe 01       	movw	r30, r28
    1d04:	32 96       	adiw	r30, 0x02	; 2
    1d06:	44 c0       	rjmp	.+136    	; 0x1d90 <malloc+0x128>
    1d08:	fe 01       	movw	r30, r28
    1d0a:	e2 0f       	add	r30, r18
    1d0c:	f3 1f       	adc	r31, r19
    1d0e:	81 93       	st	Z+, r24
    1d10:	91 93       	st	Z+, r25
    1d12:	22 50       	subi	r18, 0x02	; 2
    1d14:	31 09       	sbc	r19, r1
    1d16:	39 83       	std	Y+1, r19	; 0x01
    1d18:	28 83       	st	Y, r18
    1d1a:	3a c0       	rjmp	.+116    	; 0x1d90 <malloc+0x128>
    1d1c:	20 91 54 02 	lds	r18, 0x0254
    1d20:	30 91 55 02 	lds	r19, 0x0255
    1d24:	23 2b       	or	r18, r19
    1d26:	41 f4       	brne	.+16     	; 0x1d38 <malloc+0xd0>
    1d28:	20 91 02 02 	lds	r18, 0x0202
    1d2c:	30 91 03 02 	lds	r19, 0x0203
    1d30:	30 93 55 02 	sts	0x0255, r19
    1d34:	20 93 54 02 	sts	0x0254, r18
    1d38:	20 91 00 02 	lds	r18, 0x0200
    1d3c:	30 91 01 02 	lds	r19, 0x0201
    1d40:	21 15       	cp	r18, r1
    1d42:	31 05       	cpc	r19, r1
    1d44:	41 f4       	brne	.+16     	; 0x1d56 <malloc+0xee>
    1d46:	2d b7       	in	r18, 0x3d	; 61
    1d48:	3e b7       	in	r19, 0x3e	; 62
    1d4a:	40 91 04 02 	lds	r20, 0x0204
    1d4e:	50 91 05 02 	lds	r21, 0x0205
    1d52:	24 1b       	sub	r18, r20
    1d54:	35 0b       	sbc	r19, r21
    1d56:	e0 91 54 02 	lds	r30, 0x0254
    1d5a:	f0 91 55 02 	lds	r31, 0x0255
    1d5e:	e2 17       	cp	r30, r18
    1d60:	f3 07       	cpc	r31, r19
    1d62:	a0 f4       	brcc	.+40     	; 0x1d8c <malloc+0x124>
    1d64:	2e 1b       	sub	r18, r30
    1d66:	3f 0b       	sbc	r19, r31
    1d68:	28 17       	cp	r18, r24
    1d6a:	39 07       	cpc	r19, r25
    1d6c:	78 f0       	brcs	.+30     	; 0x1d8c <malloc+0x124>
    1d6e:	ac 01       	movw	r20, r24
    1d70:	4e 5f       	subi	r20, 0xFE	; 254
    1d72:	5f 4f       	sbci	r21, 0xFF	; 255
    1d74:	24 17       	cp	r18, r20
    1d76:	35 07       	cpc	r19, r21
    1d78:	48 f0       	brcs	.+18     	; 0x1d8c <malloc+0x124>
    1d7a:	4e 0f       	add	r20, r30
    1d7c:	5f 1f       	adc	r21, r31
    1d7e:	50 93 55 02 	sts	0x0255, r21
    1d82:	40 93 54 02 	sts	0x0254, r20
    1d86:	81 93       	st	Z+, r24
    1d88:	91 93       	st	Z+, r25
    1d8a:	02 c0       	rjmp	.+4      	; 0x1d90 <malloc+0x128>
    1d8c:	e0 e0       	ldi	r30, 0x00	; 0
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	cf 01       	movw	r24, r30
    1d92:	df 91       	pop	r29
    1d94:	cf 91       	pop	r28
    1d96:	08 95       	ret

00001d98 <free>:
    1d98:	cf 93       	push	r28
    1d9a:	df 93       	push	r29
    1d9c:	00 97       	sbiw	r24, 0x00	; 0
    1d9e:	09 f4       	brne	.+2      	; 0x1da2 <free+0xa>
    1da0:	87 c0       	rjmp	.+270    	; 0x1eb0 <free+0x118>
    1da2:	fc 01       	movw	r30, r24
    1da4:	32 97       	sbiw	r30, 0x02	; 2
    1da6:	13 82       	std	Z+3, r1	; 0x03
    1da8:	12 82       	std	Z+2, r1	; 0x02
    1daa:	c0 91 56 02 	lds	r28, 0x0256
    1dae:	d0 91 57 02 	lds	r29, 0x0257
    1db2:	20 97       	sbiw	r28, 0x00	; 0
    1db4:	81 f4       	brne	.+32     	; 0x1dd6 <free+0x3e>
    1db6:	20 81       	ld	r18, Z
    1db8:	31 81       	ldd	r19, Z+1	; 0x01
    1dba:	28 0f       	add	r18, r24
    1dbc:	39 1f       	adc	r19, r25
    1dbe:	80 91 54 02 	lds	r24, 0x0254
    1dc2:	90 91 55 02 	lds	r25, 0x0255
    1dc6:	82 17       	cp	r24, r18
    1dc8:	93 07       	cpc	r25, r19
    1dca:	79 f5       	brne	.+94     	; 0x1e2a <free+0x92>
    1dcc:	f0 93 55 02 	sts	0x0255, r31
    1dd0:	e0 93 54 02 	sts	0x0254, r30
    1dd4:	6d c0       	rjmp	.+218    	; 0x1eb0 <free+0x118>
    1dd6:	de 01       	movw	r26, r28
    1dd8:	20 e0       	ldi	r18, 0x00	; 0
    1dda:	30 e0       	ldi	r19, 0x00	; 0
    1ddc:	ae 17       	cp	r26, r30
    1dde:	bf 07       	cpc	r27, r31
    1de0:	50 f4       	brcc	.+20     	; 0x1df6 <free+0x5e>
    1de2:	12 96       	adiw	r26, 0x02	; 2
    1de4:	4d 91       	ld	r20, X+
    1de6:	5c 91       	ld	r21, X
    1de8:	13 97       	sbiw	r26, 0x03	; 3
    1dea:	9d 01       	movw	r18, r26
    1dec:	41 15       	cp	r20, r1
    1dee:	51 05       	cpc	r21, r1
    1df0:	09 f1       	breq	.+66     	; 0x1e34 <free+0x9c>
    1df2:	da 01       	movw	r26, r20
    1df4:	f3 cf       	rjmp	.-26     	; 0x1ddc <free+0x44>
    1df6:	b3 83       	std	Z+3, r27	; 0x03
    1df8:	a2 83       	std	Z+2, r26	; 0x02
    1dfa:	40 81       	ld	r20, Z
    1dfc:	51 81       	ldd	r21, Z+1	; 0x01
    1dfe:	84 0f       	add	r24, r20
    1e00:	95 1f       	adc	r25, r21
    1e02:	8a 17       	cp	r24, r26
    1e04:	9b 07       	cpc	r25, r27
    1e06:	71 f4       	brne	.+28     	; 0x1e24 <free+0x8c>
    1e08:	8d 91       	ld	r24, X+
    1e0a:	9c 91       	ld	r25, X
    1e0c:	11 97       	sbiw	r26, 0x01	; 1
    1e0e:	84 0f       	add	r24, r20
    1e10:	95 1f       	adc	r25, r21
    1e12:	02 96       	adiw	r24, 0x02	; 2
    1e14:	91 83       	std	Z+1, r25	; 0x01
    1e16:	80 83       	st	Z, r24
    1e18:	12 96       	adiw	r26, 0x02	; 2
    1e1a:	8d 91       	ld	r24, X+
    1e1c:	9c 91       	ld	r25, X
    1e1e:	13 97       	sbiw	r26, 0x03	; 3
    1e20:	93 83       	std	Z+3, r25	; 0x03
    1e22:	82 83       	std	Z+2, r24	; 0x02
    1e24:	21 15       	cp	r18, r1
    1e26:	31 05       	cpc	r19, r1
    1e28:	29 f4       	brne	.+10     	; 0x1e34 <free+0x9c>
    1e2a:	f0 93 57 02 	sts	0x0257, r31
    1e2e:	e0 93 56 02 	sts	0x0256, r30
    1e32:	3e c0       	rjmp	.+124    	; 0x1eb0 <free+0x118>
    1e34:	d9 01       	movw	r26, r18
    1e36:	13 96       	adiw	r26, 0x03	; 3
    1e38:	fc 93       	st	X, r31
    1e3a:	ee 93       	st	-X, r30
    1e3c:	12 97       	sbiw	r26, 0x02	; 2
    1e3e:	4d 91       	ld	r20, X+
    1e40:	5d 91       	ld	r21, X+
    1e42:	a4 0f       	add	r26, r20
    1e44:	b5 1f       	adc	r27, r21
    1e46:	ea 17       	cp	r30, r26
    1e48:	fb 07       	cpc	r31, r27
    1e4a:	79 f4       	brne	.+30     	; 0x1e6a <free+0xd2>
    1e4c:	80 81       	ld	r24, Z
    1e4e:	91 81       	ldd	r25, Z+1	; 0x01
    1e50:	84 0f       	add	r24, r20
    1e52:	95 1f       	adc	r25, r21
    1e54:	02 96       	adiw	r24, 0x02	; 2
    1e56:	d9 01       	movw	r26, r18
    1e58:	11 96       	adiw	r26, 0x01	; 1
    1e5a:	9c 93       	st	X, r25
    1e5c:	8e 93       	st	-X, r24
    1e5e:	82 81       	ldd	r24, Z+2	; 0x02
    1e60:	93 81       	ldd	r25, Z+3	; 0x03
    1e62:	13 96       	adiw	r26, 0x03	; 3
    1e64:	9c 93       	st	X, r25
    1e66:	8e 93       	st	-X, r24
    1e68:	12 97       	sbiw	r26, 0x02	; 2
    1e6a:	e0 e0       	ldi	r30, 0x00	; 0
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e70:	9b 81       	ldd	r25, Y+3	; 0x03
    1e72:	00 97       	sbiw	r24, 0x00	; 0
    1e74:	19 f0       	breq	.+6      	; 0x1e7c <free+0xe4>
    1e76:	fe 01       	movw	r30, r28
    1e78:	ec 01       	movw	r28, r24
    1e7a:	f9 cf       	rjmp	.-14     	; 0x1e6e <free+0xd6>
    1e7c:	ce 01       	movw	r24, r28
    1e7e:	02 96       	adiw	r24, 0x02	; 2
    1e80:	28 81       	ld	r18, Y
    1e82:	39 81       	ldd	r19, Y+1	; 0x01
    1e84:	82 0f       	add	r24, r18
    1e86:	93 1f       	adc	r25, r19
    1e88:	20 91 54 02 	lds	r18, 0x0254
    1e8c:	30 91 55 02 	lds	r19, 0x0255
    1e90:	28 17       	cp	r18, r24
    1e92:	39 07       	cpc	r19, r25
    1e94:	69 f4       	brne	.+26     	; 0x1eb0 <free+0x118>
    1e96:	30 97       	sbiw	r30, 0x00	; 0
    1e98:	29 f4       	brne	.+10     	; 0x1ea4 <free+0x10c>
    1e9a:	10 92 57 02 	sts	0x0257, r1
    1e9e:	10 92 56 02 	sts	0x0256, r1
    1ea2:	02 c0       	rjmp	.+4      	; 0x1ea8 <free+0x110>
    1ea4:	13 82       	std	Z+3, r1	; 0x03
    1ea6:	12 82       	std	Z+2, r1	; 0x02
    1ea8:	d0 93 55 02 	sts	0x0255, r29
    1eac:	c0 93 54 02 	sts	0x0254, r28
    1eb0:	df 91       	pop	r29
    1eb2:	cf 91       	pop	r28
    1eb4:	08 95       	ret

00001eb6 <memset>:
    1eb6:	dc 01       	movw	r26, r24
    1eb8:	01 c0       	rjmp	.+2      	; 0x1ebc <memset+0x6>
    1eba:	6d 93       	st	X+, r22
    1ebc:	41 50       	subi	r20, 0x01	; 1
    1ebe:	50 40       	sbci	r21, 0x00	; 0
    1ec0:	e0 f7       	brcc	.-8      	; 0x1eba <memset+0x4>
    1ec2:	08 95       	ret

00001ec4 <_exit>:
    1ec4:	f8 94       	cli

00001ec6 <__stop_program>:
    1ec6:	ff cf       	rjmp	.-2      	; 0x1ec6 <__stop_program>
