<stg><name>k2c_batch_norm</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="37">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="87">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="4" to="5">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="5" to="6">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="6" to="7">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="7" to="8">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="8" to="9">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="9" to="10">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="10" to="11">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="11" to="12">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="12" to="13">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="13" to="14">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="14" to="15">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="15" to="16">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="16" to="17">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="17" to="18">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="18" to="19">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="19" to="20">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="20" to="21">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="21" to="22">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="22" to="23">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="23" to="24">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="24" to="25">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="25" to="26">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="26" to="27">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="27" to="28">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="28" to="29">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="29" to="30">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="30" to="31">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="31" to="32">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="32" to="33">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="33" to="34">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="34" to="35">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="35" to="36">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="36" to="3">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inputs_shape_addr = getelementptr [5 x i64]* %inputs_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inputs_shape_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="3">
<![CDATA[
:2  %step = load i64* %inputs_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="step"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %inputs_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %inputs_numel_read)

]]></Node>
<StgValue><ssdm name="inputs_numel_read_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="3">
<![CDATA[
:2  %step = load i64* %inputs_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="step"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i = phi i12 [ 0, %0 ], [ %i_39, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="12">
<![CDATA[
:1  %i_cast = zext i12 %i to i64

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond = icmp eq i64 %i_cast, %inputs_numel_read_1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %i_39 = add i12 %i, 1

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="58" st_id="13" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="59" st_id="14" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="60" st_id="15" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="61" st_id="16" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="62" st_id="17" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="63" st_id="18" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %idx = urem i64 %i_cast, %step

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="64" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %inputs_array_addr = getelementptr [2622 x float]* %inputs_array, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="inputs_array_addr"/></StgValue>
</operation>

<operation id="65" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
:5  %inputs_array_load = load float* %inputs_array_addr, align 4

]]></Node>
<StgValue><ssdm name="inputs_array_load"/></StgValue>
</operation>

<operation id="66" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %mean_array_addr = getelementptr [2622 x float]* %mean_array, i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="mean_array_addr"/></StgValue>
</operation>

<operation id="67" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
:7  %mean_array_load = load float* %mean_array_addr, align 4

]]></Node>
<StgValue><ssdm name="mean_array_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="68" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
:5  %inputs_array_load = load float* %inputs_array_addr, align 4

]]></Node>
<StgValue><ssdm name="inputs_array_load"/></StgValue>
</operation>

<operation id="69" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
:7  %mean_array_load = load float* %mean_array_addr, align 4

]]></Node>
<StgValue><ssdm name="mean_array_load"/></StgValue>
</operation>

<operation id="70" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fsub float %inputs_array_load, %mean_array_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="71" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fsub float %inputs_array_load, %mean_array_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="72" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fsub float %inputs_array_load, %mean_array_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stdev_array_addr = getelementptr [2622 x float]* %stdev_array, i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="stdev_array_addr"/></StgValue>
</operation>

<operation id="74" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
:10  %stdev_array_load = load float* %stdev_array_addr, align 4

]]></Node>
<StgValue><ssdm name="stdev_array_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="75" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = fsub float %inputs_array_load, %mean_array_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
:10  %stdev_array_load = load float* %stdev_array_addr, align 4

]]></Node>
<StgValue><ssdm name="stdev_array_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="77" st_id="23" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="78" st_id="24" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="79" st_id="25" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="80" st_id="26" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="81" st_id="27" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="82" st_id="28" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="83" st_id="29" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="84" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %gamma_array_addr = getelementptr [2622 x float]* %gamma_array, i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="gamma_array_addr"/></StgValue>
</operation>

<operation id="85" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
:13  %gamma_array_load = load float* %gamma_array_addr, align 4

]]></Node>
<StgValue><ssdm name="gamma_array_load"/></StgValue>
</operation>

<operation id="86" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %beta_array_addr = getelementptr [2622 x float]* %beta_array, i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="beta_array_addr"/></StgValue>
</operation>

<operation id="87" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
:16  %beta_array_load = load float* %beta_array_addr, align 4

]]></Node>
<StgValue><ssdm name="beta_array_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="88" st_id="30" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fdiv float %tmp, %stdev_array_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="89" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
:13  %gamma_array_load = load float* %gamma_array_addr, align 4

]]></Node>
<StgValue><ssdm name="gamma_array_load"/></StgValue>
</operation>

<operation id="90" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
:16  %beta_array_load = load float* %beta_array_addr, align 4

]]></Node>
<StgValue><ssdm name="beta_array_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="91" st_id="31" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_s = fmul float %temp, %gamma_array_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="92" st_id="32" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_s = fmul float %temp, %gamma_array_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="93" st_id="33" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_52 = fadd float %tmp_s, %beta_array_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="94" st_id="34" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_52 = fadd float %tmp_s, %beta_array_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="95" st_id="35" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_52 = fadd float %tmp_s, %beta_array_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="96" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str85)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="97" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str186) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 100, i32 10, [1 x i8]* @p_str186) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="36" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_52 = fadd float %tmp_s, %beta_array_load

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="100" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %outputs_array_addr = getelementptr [2622 x float]* %outputs_array, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="outputs_array_addr"/></StgValue>
</operation>

<operation id="101" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:19  store float %tmp_52, float* %outputs_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:20  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str85, i32 %tmp_53)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="104" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
