Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun May 26 01:15:48 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.022        0.000                      0                  250        0.190        0.000                      0                  250        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              3.022        0.000                      0                  250        0.190        0.000                      0                  250        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        3.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 3.272ns (52.921%)  route 2.911ns (47.079%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.747    11.269    screenInteface_n_14
    SLICE_X8Y20          FDRE                                         r  x_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  x_reg[29]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.728    14.291    x_reg[29]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 3.272ns (52.921%)  route 2.911ns (47.079%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.747    11.269    screenInteface_n_14
    SLICE_X8Y20          FDRE                                         r  x_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  x_reg[30]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.728    14.291    x_reg[30]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 3.272ns (53.606%)  route 2.832ns (46.394%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.668    11.190    screenInteface_n_14
    SLICE_X8Y16          FDRE                                         r  x_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  x_reg[13]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X8Y16          FDRE (Setup_fdre_C_R)       -0.728    14.295    x_reg[13]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 3.272ns (53.606%)  route 2.832ns (46.394%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.668    11.190    screenInteface_n_14
    SLICE_X8Y16          FDRE                                         r  x_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  x_reg[14]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X8Y16          FDRE (Setup_fdre_C_R)       -0.728    14.295    x_reg[14]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 3.272ns (53.606%)  route 2.832ns (46.394%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.668    11.190    screenInteface_n_14
    SLICE_X8Y16          FDRE                                         r  x_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  x_reg[15]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X8Y16          FDRE (Setup_fdre_C_R)       -0.728    14.295    x_reg[15]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 3.272ns (53.606%)  route 2.832ns (46.394%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.668    11.190    screenInteface_n_14
    SLICE_X8Y16          FDRE                                         r  x_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  x_reg[16]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X8Y16          FDRE (Setup_fdre_C_R)       -0.728    14.295    x_reg[16]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 3.272ns (54.133%)  route 2.772ns (45.867%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.609    11.131    screenInteface_n_14
    SLICE_X8Y19          FDRE                                         r  x_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  x_reg[25]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.728    14.291    x_reg[25]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 3.272ns (54.133%)  route 2.772ns (45.867%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.609    11.131    screenInteface_n_14
    SLICE_X8Y19          FDRE                                         r  x_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  x_reg[26]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.728    14.291    x_reg[26]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 3.272ns (54.133%)  route 2.772ns (45.867%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.609    11.131    screenInteface_n_14
    SLICE_X8Y19          FDRE                                         r  x_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  x_reg[27]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.728    14.291    x_reg[27]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 3.272ns (54.133%)  route 2.772ns (45.867%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  x_reg[1]/Q
                         net (fo=5, routed)           0.681     6.285    screenInteface/S[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.941 r  screenInteface/x_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.941    screenInteface/x_reg[30]_i_38_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  screenInteface/x_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.055    screenInteface/x_reg[30]_i_37_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  screenInteface/x_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.169    screenInteface/x_reg[30]_i_36_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  screenInteface/x_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.283    screenInteface/x_reg[30]_i_35_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  screenInteface/x_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.397    screenInteface/x_reg[30]_i_34_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  screenInteface/x_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.511    screenInteface/x_reg[30]_i_26_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 f  screenInteface/x_reg[30]_i_25/O[3]
                         net (fo=1, routed)           0.581     8.406    screenInteface/x2[28]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.306     8.712 r  screenInteface/x[30]_i_9/O
                         net (fo=1, routed)           0.000     8.712    screenInteface/x[30]_i_9_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.282 r  screenInteface/x_reg[30]_i_4/CO[2]
                         net (fo=5, routed)           0.901    10.183    screenInteface/x1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.339    10.522 r  screenInteface/x[30]_i_1/O
                         net (fo=28, routed)          0.609    11.131    screenInteface_n_14
    SLICE_X8Y19          FDRE                                         r  x_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  x_reg[28]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.728    14.291    x_reg[28]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  3.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.856%)  route 0.159ns (46.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  screenInteface/lineCnt_reg[4]/Q
                         net (fo=27, routed)          0.159     1.745    screenInteface/lineAux[4]
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  screenInteface/lineCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    screenInteface/p_1_in[5]
    SLICE_X10Y15         FDRE                                         r  screenInteface/lineCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  screenInteface/lineCnt_reg[5]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.121     1.600    screenInteface/lineCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.376%)  route 0.175ns (45.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  screenInteface/lineCnt_reg[2]/Q
                         net (fo=22, routed)          0.175     1.784    screenInteface/lineAux[2]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  screenInteface/lineCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    screenInteface/p_1_in[4]
    SLICE_X9Y15          FDRE                                         r  screenInteface/lineCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.091     1.570    screenInteface/lineCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 x_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  x_reg[19]/Q
                         net (fo=4, routed)           0.127     1.734    x_reg_n_0_[19]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  x_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    data0[19]
    SLICE_X8Y17          FDRE                                         r  x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  x_reg[19]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.134     1.577    x_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 x_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  x_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  x_reg[27]/Q
                         net (fo=4, routed)           0.127     1.732    x_reg_n_0_[27]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  x_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    data0[27]
    SLICE_X8Y19          FDRE                                         r  x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  x_reg[27]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     1.575    x_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  x_reg[7]/Q
                         net (fo=4, routed)           0.127     1.736    x_reg_n_0_[7]
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    data0[7]
    SLICE_X8Y14          FDRE                                         r  x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  x_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.134     1.579    x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.257%)  route 0.192ns (50.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  screenInteface/lineCnt_reg[9]/Q
                         net (fo=16, routed)          0.192     1.778    screenInteface/lineAux[9]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  screenInteface/lineCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    screenInteface/p_1_in[7]
    SLICE_X11Y15         FDRE                                         r  screenInteface/lineCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  screenInteface/lineCnt_reg[7]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X11Y15         FDRE (Hold_fdre_C_D)         0.091     1.550    screenInteface/lineCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.757%)  route 0.180ns (49.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  screenInteface/lineCnt_reg[6]/Q
                         net (fo=12, routed)          0.180     1.767    screenInteface/lineAux[6]
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  screenInteface/lineCnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.812    screenInteface/p_1_in[9]
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.092     1.537    screenInteface/lineCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.658%)  route 0.196ns (51.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  screenInteface/lineCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  screenInteface/lineCnt_reg[7]/Q
                         net (fo=12, routed)          0.196     1.782    screenInteface/lineAux[7]
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  screenInteface/lineCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.827    screenInteface/p_1_in[6]
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[6]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.091     1.551    screenInteface/lineCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.531%)  route 0.197ns (51.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  screenInteface/lineCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  screenInteface/lineCnt_reg[7]/Q
                         net (fo=12, routed)          0.197     1.783    screenInteface/lineAux[7]
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  screenInteface/lineCnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    screenInteface/p_1_in[8]
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  screenInteface/lineCnt_reg[8]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.092     1.552    screenInteface/lineCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  x_reg[1]/Q
                         net (fo=5, routed)           0.187     1.798    screenInteface/S[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  screenInteface/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    screenInteface_n_11
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  x_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.120     1.566    x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y14    x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15    x_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15    x_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15    x_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y16    x_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y16    x_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y16    x_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y16    x_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    x_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    x_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    x_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y15    x_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    x_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    x_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 3.961ns (60.993%)  route 2.533ns (39.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  screenInteface/RGB_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.533     8.144    lopt_8
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.649 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.649    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.981ns (61.441%)  route 2.498ns (38.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.632     5.153    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           2.498     8.107    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.632 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.632    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 3.986ns (61.599%)  route 2.485ns (38.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.631     5.152    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           2.485     8.093    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.624 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.624    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.458ns  (logic 3.985ns (61.708%)  route 2.473ns (38.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           2.473     8.080    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.609 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.609    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 3.975ns (62.134%)  route 2.423ns (37.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           2.423     8.033    RGB_OBUF[5]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.552 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.552    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.338ns  (logic 3.980ns (62.789%)  route 2.359ns (37.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           2.359     7.962    RGB_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.486 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.486    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 3.980ns (62.980%)  route 2.339ns (37.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.339     7.947    lopt
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.471 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.471    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 3.951ns (62.857%)  route 2.335ns (37.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.632     5.153    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           2.335     7.944    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.439 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.439    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.958ns (63.392%)  route 2.286ns (36.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.631     5.152    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.286     7.894    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.397 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.397    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.959ns (63.397%)  route 2.286ns (36.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.627     5.148    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  screenInteface/RGB_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  screenInteface/RGB_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.286     7.890    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.394 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.394    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.345ns (72.426%)  route 0.512ns (27.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           0.512     2.122    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.327 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.327    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.363ns (71.359%)  route 0.547ns (28.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.587     1.470    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  screenInteface/RGB_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.547     2.158    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.380 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.380    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.361ns (70.973%)  route 0.557ns (29.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           0.557     2.169    RGB_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.388 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.388    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.346ns (68.773%)  route 0.611ns (31.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  screenInteface/RGB_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/RGB_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.611     2.223    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.428 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.428    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.339ns (68.523%)  route 0.615ns (31.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.475    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.615     2.231    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.429 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.429    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.345ns (68.759%)  route 0.611ns (31.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.474    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.611     2.226    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.430 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.430    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.338ns (67.606%)  route 0.641ns (32.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.474    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           0.641     2.256    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.453 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.453    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.361ns (68.341%)  route 0.631ns (31.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.474    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           0.631     2.246    RGB_OBUF[5]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.466 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.466    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.366ns (68.525%)  route 0.627ns (31.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.473    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.627     2.241    lopt
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.466 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.466    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.366ns (67.367%)  route 0.662ns (32.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.587     1.470    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           0.662     2.273    RGB_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.497 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.497    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





