$date
	Sun Apr 12 20:10:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfsubTB $end
$var wire 1 ! Borrow $end
$var wire 1 " Diff $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module DUT $end
$var wire 1 % A $end
$var wire 1 & B $end
$var reg 1 ' Borrow $end
$var reg 1 ( Diff $end
$upscope $end
$scope task initialize $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#30
1(
1"
1#
1%
#65
1'
1!
1$
1&
0#
0%
#70
0'
0!
0(
0"
1#
1%
#75
