<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-06-26T02:25:26Z</updated>
  <subtitle>Weekly Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>lowRISC/ibex</title>
    <updated>2022-06-26T02:25:26Z</updated>
    <id>tag:github.com,2022-06-26:/lowRISC/ibex</id>
    <link href="https://github.com/lowRISC/ibex" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>raulbehl/100DaysOfRTL</title>
    <updated>2022-06-26T02:25:26Z</updated>
    <id>tag:github.com,2022-06-26:/raulbehl/100DaysOfRTL</id>
    <link href="https://github.com/raulbehl/100DaysOfRTL" rel="alternate"></link>
    <summary type="html">&lt;p&gt;100 Days of RTL&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>openhwgroup/cv32e40p</title>
    <updated>2022-06-26T02:25:26Z</updated>
    <id>tag:github.com,2022-06-26:/openhwgroup/cv32e40p</id>
    <link href="https://github.com/openhwgroup/cv32e40p" rel="alternate"></link>
    <summary type="html">&lt;p&gt;CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>