#--------------------------------------------------------------
# CACE circuit characterization file
#--------------------------------------------------------------

name: comparator
description: Strong ARM latch with cascaded preamplifier
PDK: sky130A
cace_format: 5.2

authorship:
  designer: Refik Yalcin
  company: uwaterloo
  creation_date: January 5, 2024
  license: Apache 2.0

paths:
  root: ..
  schematic: xschem
  layout: gds
  netlist: netlist
  documentation: docs

pins:
  vn:
    description: comparator negative input
    type: signal
    direction: input
    Vmin: vss
    Vmax: vdd
  vp:
    description: comparator positive input
    type: signal
    direction: input
    Vmin: vss
    Vmax: vdd
  vb0:
    description: preamplifier bias voltage
    type: power
    direction: input
    Vmin: 0.9
    Vmax: 1.1
  q:
    description: amplifier voltage output
    type: signal
    direction: output
    Vmin: vss
    Vmax: vdd
  q_b:
    description: Analog power supply
    type: signal
    direction: output
    Vmin: vss
    Vmax: vdd
  clk_b:
    description: Comparator Clock
    type: signal
    direction: input
    Vmin: 0
    Vmax: 1.8
  vdd:
    description: Analog power supply
    type: power
    direction: inout
    Vmin: 1.7
    Vmax: 1.9
  vss:
    description: Analog ground
    type: ground
    direction: inout
    Vmin: -0.3
    Vmax: 0.3

default_conditions:
  vdd:
    description: Analog power supply voltage
    display: Vdd
    unit: V
    typical: 1.8
  vb0:
    description: Bias voltage
    display: vb0
    unit: V
    typical: 1
  cl:
    description: Output load capacitance
    display: CLoad
    unit: pF
    maximum: 1
  corner:
    description: Process corner
    display: Corner
    typical: tt
  temperature:
    description: Ambient temperature
    display: Temp
    unit: °C
    typical: 27


parameters:

  magic_area:
    spec:
      area:
        display: Area
        description: Total circuit layout area
        unit: µm²
        maximum:
          value: 600
      width:
        display: Width
        description: Total circuit layout width
        unit: µm
        maximum:
          value: any
      height:
        display: Height
        description: Total circuit layout height
        unit: µm
        maximum:
          value: any
    tool:
      magic_area

  magic_drc:
    description: Magic DRC
    display: Magic DRC
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
      magic_drc:
        gds_flatten: true

  netgen_lvs:
    description: Netgen LVS
    display: Netgen LVS
    spec:
      lvs_errors:
        maximum:
          value: 0
    tool:
      netgen_lvs:
        script: run_project_lvs.tcl

  klayout_drc_feol:
    description: KLayout DRC feol
    display: KLayout DRC feol
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            args: ['-rd', 'feol=true']

  klayout_drc_beol:
    description: KLayout DRC beol
    display: KLayout DRC beol
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            args: ['-rd', 'beol=true']

  klayout_drc_full:
    description: KLayout DRC full
    display: KLayout DRC full
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            args: ['-rd', 'feol=true', '-rd', 'beol=true', '-rd', 'offgrid=true']