
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005114  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80007200  80007200  00007600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000118  80007400  80007400  00007800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80007518  00007c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000230  00000008  8000751c  00007c08  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00007c08  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000d30  00000000  00000000  00007c38  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000020b0  00000000  00000000  00008968  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00018bb6  00000000  00000000  0000aa18  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ef6  00000000  00000000  000235ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000d7a4  00000000  00000000  000264c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002874  00000000  00000000  00033c68  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000061e2  00000000  00000000  000364dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004252  00000000  00000000  0003c6be  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 0134e679  00000000  00000000  00040910  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 18 .debug_ranges 00000cb0  00000000  00000000  0138ef90  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b5 e0 	sub	pc,pc,-18976

Disassembly of section .text:

80002004 <ast_is_busy>:
80002004:	eb cd 40 80 	pushm	r7,lr
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST is busy, false otherwise.
 */
static bool ast_is_busy(volatile avr32_ast_t *ast)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 1d       	sub	sp,4
8000200c:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_BUSY_MASK) != 0;
80002010:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002014:	70 28       	ld.w	r8,r8[0x8]
80002016:	e6 18 01 00 	andh	r8,0x100,COH
8000201a:	5f 18       	srne	r8
8000201c:	5c 58       	castu.b	r8
}
8000201e:	10 9c       	mov	r12,r8
80002020:	2f fd       	sub	sp,-4
80002022:	e3 cd 80 80 	ldm	sp++,r7,pc

80002026 <ast_is_clkbusy>:
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST clock is busy, false otherwise.
 */
static bool ast_is_clkbusy(volatile avr32_ast_t *ast)
{
80002026:	eb cd 40 80 	pushm	r7,lr
8000202a:	1a 97       	mov	r7,sp
8000202c:	20 1d       	sub	sp,4
8000202e:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_CLKBUSY_MASK) != 0;
80002032:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002036:	70 28       	ld.w	r8,r8[0x8]
80002038:	e6 18 10 00 	andh	r8,0x1000,COH
8000203c:	5f 18       	srne	r8
8000203e:	5c 58       	castu.b	r8
}
80002040:	10 9c       	mov	r12,r8
80002042:	2f fd       	sub	sp,-4
80002044:	e3 cd 80 80 	ldm	sp++,r7,pc

80002048 <ast_enable>:
 * \brief Enable the AST.
 *
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 */
void ast_enable(volatile avr32_ast_t *ast)
{
80002048:	eb cd 40 80 	pushm	r7,lr
8000204c:	1a 97       	mov	r7,sp
8000204e:	20 1d       	sub	sp,4
80002050:	ef 4c ff fc 	st.w	r7[-4],r12
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002054:	ee fc ff fc 	ld.w	r12,r7[-4]
80002058:	f0 1f 00 0c 	mcall	80002088 <ast_enable+0x40>
8000205c:	18 98       	mov	r8,r12
8000205e:	58 08       	cp.w	r8,0
80002060:	cf a1       	brne	80002054 <ast_enable+0xc>
	}

	/* Enable the AST */
	ast->cr |= AVR32_AST_CR_EN_MASK;
80002062:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002066:	70 08       	ld.w	r8,r8[0x0]
80002068:	10 99       	mov	r9,r8
8000206a:	a1 a9       	sbr	r9,0x0
8000206c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002070:	91 09       	st.w	r8[0x0],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
80002072:	ee fc ff fc 	ld.w	r12,r7[-4]
80002076:	f0 1f 00 05 	mcall	80002088 <ast_enable+0x40>
8000207a:	18 98       	mov	r8,r12
8000207c:	58 08       	cp.w	r8,0
8000207e:	cf a1       	brne	80002072 <ast_enable+0x2a>
	}
}
80002080:	2f fd       	sub	sp,-4
80002082:	e3 cd 80 80 	ldm	sp++,r7,pc
80002086:	00 00       	add	r0,r0
80002088:	80 00       	ld.sh	r0,r0[0x0]
8000208a:	20 04       	sub	r4,0

8000208c <ast_init_counter>:
 *
 * \return Boolean true if the initialization succeeds, false otherwise.
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
8000208c:	eb cd 40 80 	pushm	r7,lr
80002090:	1a 97       	mov	r7,sp
80002092:	20 5d       	sub	sp,20
80002094:	ef 4c ff f8 	st.w	r7[-8],r12
80002098:	14 98       	mov	r8,r10
8000209a:	ef 49 ff ec 	st.w	r7[-20],r9
8000209e:	16 99       	mov	r9,r11
800020a0:	ef 69 ff f4 	st.b	r7[-12],r9
800020a4:	ef 68 ff f0 	st.b	r7[-16],r8
	uint32_t time_out = AST_POLL_TIMEOUT;
800020a8:	e0 68 03 e8 	mov	r8,1000
800020ac:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020b0:	c0 c8       	rjmp	800020c8 <ast_init_counter+0x3c>
		if (--time_out == 0) {
800020b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020b6:	20 18       	sub	r8,1
800020b8:	ef 48 ff fc 	st.w	r7[-4],r8
800020bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020c0:	58 08       	cp.w	r8,0
800020c2:	c0 31       	brne	800020c8 <ast_init_counter+0x3c>
			return false;
800020c4:	30 08       	mov	r8,0
800020c6:	c5 c8       	rjmp	8000217e <ast_init_counter+0xf2>
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
	uint32_t time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
800020c8:	ee fc ff f8 	ld.w	r12,r7[-8]
800020cc:	f0 1f 00 2f 	mcall	80002188 <ast_init_counter+0xfc>
800020d0:	18 98       	mov	r8,r12
800020d2:	58 08       	cp.w	r8,0
800020d4:	ce f1       	brne	800020b2 <ast_init_counter+0x26>
		if (--time_out == 0) {
			return false;
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
800020d6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020da:	a9 68       	lsl	r8,0x8
800020dc:	10 99       	mov	r9,r8
800020de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800020e2:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
800020e6:	e0 68 03 e8 	mov	r8,1000
800020ea:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020ee:	c0 c8       	rjmp	80002106 <ast_init_counter+0x7a>
		if (--time_out == 0) {
800020f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020f4:	20 18       	sub	r8,1
800020f6:	ef 48 ff fc 	st.w	r7[-4],r8
800020fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020fe:	58 08       	cp.w	r8,0
80002100:	c0 31       	brne	80002106 <ast_init_counter+0x7a>
			return false;
80002102:	30 08       	mov	r8,0
80002104:	c3 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002106:	ee fc ff f8 	ld.w	r12,r7[-8]
8000210a:	f0 1f 00 20 	mcall	80002188 <ast_init_counter+0xfc>
8000210e:	18 98       	mov	r8,r12
80002110:	58 08       	cp.w	r8,0
80002112:	ce f1       	brne	800020f0 <ast_init_counter+0x64>
		if (--time_out == 0) {
			return false;
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
80002114:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002118:	71 08       	ld.w	r8,r8[0x40]
8000211a:	10 99       	mov	r9,r8
8000211c:	a1 a9       	sbr	r9,0x0
8000211e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002122:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
80002126:	e0 68 03 e8 	mov	r8,1000
8000212a:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
8000212e:	c0 c8       	rjmp	80002146 <ast_init_counter+0xba>
		if (--time_out == 0) {
80002130:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002134:	20 18       	sub	r8,1
80002136:	ef 48 ff fc 	st.w	r7[-4],r8
8000213a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000213e:	58 08       	cp.w	r8,0
80002140:	c0 31       	brne	80002146 <ast_init_counter+0xba>
			return false;
80002142:	30 08       	mov	r8,0
80002144:	c1 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002146:	ee fc ff f8 	ld.w	r12,r7[-8]
8000214a:	f0 1f 00 10 	mcall	80002188 <ast_init_counter+0xfc>
8000214e:	18 98       	mov	r8,r12
80002150:	58 08       	cp.w	r8,0
80002152:	ce f1       	brne	80002130 <ast_init_counter+0xa4>
			return false;
		}
	}

	/* Set the new AST configuration */
	ast->cr = (AST_MODE_COUNTER << AVR32_AST_CR_CAL_OFFSET) |
80002154:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002158:	b1 68       	lsl	r8,0x10
8000215a:	10 99       	mov	r9,r8
8000215c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002160:	91 09       	st.w	r8[0x0],r9
			(psel << AVR32_AST_CR_PSEL_OFFSET);

	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002162:	ee fc ff f8 	ld.w	r12,r7[-8]
80002166:	f0 1f 00 0a 	mcall	8000218c <ast_init_counter+0x100>
8000216a:	18 98       	mov	r8,r12
8000216c:	58 08       	cp.w	r8,0
8000216e:	cf a1       	brne	80002162 <ast_init_counter+0xd6>
	}

	/* Set the calendar */
	ast_set_counter_value(ast, ast_counter);
80002170:	ee fb ff ec 	ld.w	r11,r7[-20]
80002174:	ee fc ff f8 	ld.w	r12,r7[-8]
80002178:	f0 1f 00 06 	mcall	80002190 <ast_init_counter+0x104>

	return true;
8000217c:	30 18       	mov	r8,1
}
8000217e:	10 9c       	mov	r12,r8
80002180:	2f bd       	sub	sp,-20
80002182:	e3 cd 80 80 	ldm	sp++,r7,pc
80002186:	00 00       	add	r0,r0
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	20 26       	sub	r6,2
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	20 04       	sub	r4,0
80002190:	80 00       	ld.sh	r0,r0[0x0]
80002192:	21 94       	sub	r4,25

80002194 <ast_set_counter_value>:
 * \param ast         Base address of the AST (i.e. &AVR32_AST).
 * \param ast_counter Startup counter value
 */
void ast_set_counter_value(volatile avr32_ast_t *ast,
		uint32_t ast_counter)
{
80002194:	eb cd 40 80 	pushm	r7,lr
80002198:	1a 97       	mov	r7,sp
8000219a:	20 2d       	sub	sp,8
8000219c:	ef 4c ff fc 	st.w	r7[-4],r12
800021a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until we can write into the VAL register */
	while (ast_is_busy(ast)) {
800021a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021a8:	f0 1f 00 0a 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021ac:	18 98       	mov	r8,r12
800021ae:	58 08       	cp.w	r8,0
800021b0:	cf a1       	brne	800021a4 <ast_set_counter_value+0x10>
	}

	/* Set the new val value */
	ast->cv = ast_counter;
800021b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ba:	91 19       	st.w	r8[0x4],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021bc:	ee fc ff fc 	ld.w	r12,r7[-4]
800021c0:	f0 1f 00 04 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021c4:	18 98       	mov	r8,r12
800021c6:	58 08       	cp.w	r8,0
800021c8:	cf a1       	brne	800021bc <ast_set_counter_value+0x28>
	}
}
800021ca:	2f ed       	sub	sp,-8
800021cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	20 04       	sub	r4,0

800021d4 <ast_set_periodic0_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic0.
 */
void ast_set_periodic0_value(volatile avr32_ast_t *ast, avr32_ast_pir0_t pir)
{
800021d4:	eb cd 40 80 	pushm	r7,lr
800021d8:	1a 97       	mov	r7,sp
800021da:	20 2d       	sub	sp,8
800021dc:	ef 4c ff fc 	st.w	r7[-4],r12
800021e0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800021e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021e8:	f0 1f 00 0a 	mcall	80002210 <ast_set_periodic0_value+0x3c>
800021ec:	18 98       	mov	r8,r12
800021ee:	58 08       	cp.w	r8,0
800021f0:	cf a1       	brne	800021e4 <ast_set_periodic0_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR0 = pir;
800021f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021f6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021fa:	91 c9       	st.w	r8[0x30],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021fc:	ee fc ff fc 	ld.w	r12,r7[-4]
80002200:	f0 1f 00 04 	mcall	80002210 <ast_set_periodic0_value+0x3c>
80002204:	18 98       	mov	r8,r12
80002206:	58 08       	cp.w	r8,0
80002208:	cf a1       	brne	800021fc <ast_set_periodic0_value+0x28>
	}
}
8000220a:	2f ed       	sub	sp,-8
8000220c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	20 04       	sub	r4,0

80002214 <ast_set_periodic1_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic1.
 */
void ast_set_periodic1_value(volatile avr32_ast_t *ast, avr32_ast_pir1_t pir)
{
80002214:	eb cd 40 80 	pushm	r7,lr
80002218:	1a 97       	mov	r7,sp
8000221a:	20 2d       	sub	sp,8
8000221c:	ef 4c ff fc 	st.w	r7[-4],r12
80002220:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002224:	ee fc ff fc 	ld.w	r12,r7[-4]
80002228:	f0 1f 00 0a 	mcall	80002250 <ast_set_periodic1_value+0x3c>
8000222c:	18 98       	mov	r8,r12
8000222e:	58 08       	cp.w	r8,0
80002230:	cf a1       	brne	80002224 <ast_set_periodic1_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR1 = pir;
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000223a:	91 d9       	st.w	r8[0x34],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000223c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002240:	f0 1f 00 04 	mcall	80002250 <ast_set_periodic1_value+0x3c>
80002244:	18 98       	mov	r8,r12
80002246:	58 08       	cp.w	r8,0
80002248:	cf a1       	brne	8000223c <ast_set_periodic1_value+0x28>
	}
}
8000224a:	2f ed       	sub	sp,-8
8000224c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	20 04       	sub	r4,0

80002254 <ast_clear_status_flag>:
 * \param ast          Base address of the AST (i.e. &AVR32_AST).
 * \param status_mask  AST status flag to be cleared
 */
void ast_clear_status_flag(volatile avr32_ast_t *ast,
		uint32_t status_mask)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 2d       	sub	sp,8
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
80002260:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002264:	ee fc ff fc 	ld.w	r12,r7[-4]
80002268:	f0 1f 00 0a 	mcall	80002290 <ast_clear_status_flag+0x3c>
8000226c:	18 98       	mov	r8,r12
8000226e:	58 08       	cp.w	r8,0
80002270:	cf a1       	brne	80002264 <ast_clear_status_flag+0x10>
	}

	/* Clear the AST status flags */
	ast->scr = status_mask;
80002272:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002276:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000227a:	91 39       	st.w	r8[0xc],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000227c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002280:	f0 1f 00 04 	mcall	80002290 <ast_clear_status_flag+0x3c>
80002284:	18 98       	mov	r8,r12
80002286:	58 08       	cp.w	r8,0
80002288:	cf a1       	brne	8000227c <ast_clear_status_flag+0x28>
	}
}
8000228a:	2f ed       	sub	sp,-8
8000228c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	20 04       	sub	r4,0

80002294 <ast_enable_interrupt>:
 * \param ast             Base address of the AST (i.e. &AVR32_AST).
 * \param interrupt_mask  AST Interrupts to be enabled
 */
void ast_enable_interrupt(volatile avr32_ast_t *ast,
		uint32_t interrupt_mask)
{
80002294:	eb cd 40 80 	pushm	r7,lr
80002298:	1a 97       	mov	r7,sp
8000229a:	20 2d       	sub	sp,8
8000229c:	ef 4c ff fc 	st.w	r7[-4],r12
800022a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800022a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022a8:	f0 1f 00 0c 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022ac:	18 98       	mov	r8,r12
800022ae:	58 08       	cp.w	r8,0
800022b0:	cf a1       	brne	800022a4 <ast_enable_interrupt+0x10>
	}

	/* Enable the AST interrupt */
	ast->ier |= interrupt_mask;
800022b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022b6:	70 49       	ld.w	r9,r8[0x10]
800022b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800022bc:	10 49       	or	r9,r8
800022be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022c2:	91 49       	st.w	r8[0x10],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800022c4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022c8:	f0 1f 00 04 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022cc:	18 98       	mov	r8,r12
800022ce:	58 08       	cp.w	r8,0
800022d0:	cf a1       	brne	800022c4 <ast_enable_interrupt+0x30>
	}
}
800022d2:	2f ed       	sub	sp,-8
800022d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	20 04       	sub	r4,0

800022dc <ast_enable_periodic_interrupt>:
 * \param ast              Base address of the AST (i.e. &AVR32_AST).
 * \param periodic_channel AST Periodic Channel
 */
void ast_enable_periodic_interrupt(volatile avr32_ast_t *ast,
		uint8_t periodic_channel)
{
800022dc:	eb cd 40 80 	pushm	r7,lr
800022e0:	1a 97       	mov	r7,sp
800022e2:	20 2d       	sub	sp,8
800022e4:	ef 4c ff fc 	st.w	r7[-4],r12
800022e8:	16 98       	mov	r8,r11
800022ea:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Enable the AST Periodic Asynchronous Wake-up */
	if (periodic_channel) {
800022ee:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800022f2:	30 08       	mov	r8,0
800022f4:	f0 09 18 00 	cp.b	r9,r8
800022f8:	c0 80       	breq	80002308 <ast_enable_periodic_interrupt+0x2c>
		ast_enable_interrupt(ast, AVR32_AST_IER_PER1_MASK);
800022fa:	e2 6b 00 00 	mov	r11,131072
800022fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80002302:	f0 1f 00 07 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
80002306:	c0 78       	rjmp	80002314 <ast_enable_periodic_interrupt+0x38>
	} else {
		ast_enable_interrupt(ast, AVR32_AST_IER_PER0_MASK);
80002308:	e0 7b 00 00 	mov	r11,65536
8000230c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002310:	f0 1f 00 03 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
	}
}
80002314:	2f ed       	sub	sp,-8
80002316:	e3 cd 80 80 	ldm	sp++,r7,pc
8000231a:	00 00       	add	r0,r0
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	22 94       	sub	r4,41

80002320 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002320:	eb cd 40 80 	pushm	r7,lr
80002324:	1a 97       	mov	r7,sp
80002326:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002328:	e1 b8 00 00 	mfsr	r8,0x0
8000232c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002330:	d3 03       	ssrf	0x10

	return flags;
80002332:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002336:	10 9c       	mov	r12,r8
80002338:	2f fd       	sub	sp,-4
8000233a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000233e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000233e:	eb cd 40 80 	pushm	r7,lr
80002342:	1a 97       	mov	r7,sp
80002344:	20 1d       	sub	sp,4
80002346:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000234a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000234e:	e6 18 00 01 	andh	r8,0x1,COH
80002352:	5f 08       	sreq	r8
80002354:	5c 58       	castu.b	r8
}
80002356:	10 9c       	mov	r12,r8
80002358:	2f fd       	sub	sp,-4
8000235a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000235e:	d7 03       	nop

80002360 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002360:	eb cd 40 80 	pushm	r7,lr
80002364:	1a 97       	mov	r7,sp
80002366:	20 1d       	sub	sp,4
80002368:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000236c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002370:	f0 1f 00 05 	mcall	80002384 <cpu_irq_restore+0x24>
80002374:	18 98       	mov	r8,r12
80002376:	58 08       	cp.w	r8,0
80002378:	c0 20       	breq	8000237c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000237a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000237c:	2f fd       	sub	sp,-4
8000237e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	23 3e       	sub	lr,51

80002388 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002388:	eb cd 40 80 	pushm	r7,lr
8000238c:	1a 97       	mov	r7,sp
8000238e:	20 1d       	sub	sp,4
80002390:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002394:	ee fb ff fc 	ld.w	r11,r7[-4]
80002398:	30 1c       	mov	r12,1
8000239a:	f0 1f 00 03 	mcall	800023a4 <sysclk_enable_hsb_module+0x1c>
}
8000239e:	2f fd       	sub	sp,-4
800023a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	5f 18       	srne	r8

800023a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800023a8:	eb cd 40 80 	pushm	r7,lr
800023ac:	1a 97       	mov	r7,sp
800023ae:	20 1d       	sub	sp,4
800023b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800023b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023b8:	30 2c       	mov	r12,2
800023ba:	f0 1f 00 03 	mcall	800023c4 <sysclk_enable_pba_module+0x1c>
}
800023be:	2f fd       	sub	sp,-4
800023c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023c4:	80 00       	ld.sh	r0,r0[0x0]
800023c6:	5f 18       	srne	r8

800023c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800023c8:	eb cd 40 80 	pushm	r7,lr
800023cc:	1a 97       	mov	r7,sp
800023ce:	20 1d       	sub	sp,4
800023d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800023d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023d8:	30 3c       	mov	r12,3
800023da:	f0 1f 00 03 	mcall	800023e4 <sysclk_enable_pbb_module+0x1c>
}
800023de:	2f fd       	sub	sp,-4
800023e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023e4:	80 00       	ld.sh	r0,r0[0x0]
800023e6:	5f 18       	srne	r8

800023e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800023e8:	eb cd 40 80 	pushm	r7,lr
800023ec:	1a 97       	mov	r7,sp
800023ee:	20 1d       	sub	sp,4
800023f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800023f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023f8:	fe 58 38 00 	cp.w	r8,-51200
800023fc:	e0 80 00 8a 	breq	80002510 <sysclk_enable_peripheral_clock+0x128>
80002400:	e0 8b 00 33 	brhi	80002466 <sysclk_enable_peripheral_clock+0x7e>
80002404:	fe 58 14 00 	cp.w	r8,-60416
80002408:	c6 80       	breq	800024d8 <sysclk_enable_peripheral_clock+0xf0>
8000240a:	e0 8b 00 18 	brhi	8000243a <sysclk_enable_peripheral_clock+0x52>
8000240e:	fe 48 14 00 	cp.w	r8,-125952
80002412:	e0 80 00 be 	breq	8000258e <sysclk_enable_peripheral_clock+0x1a6>
80002416:	e0 8b 00 0b 	brhi	8000242c <sysclk_enable_peripheral_clock+0x44>
8000241a:	fe 48 00 00 	cp.w	r8,-131072
8000241e:	e0 80 00 ad 	breq	80002578 <sysclk_enable_peripheral_clock+0x190>
80002422:	fe 48 10 00 	cp.w	r8,-126976
80002426:	e0 80 00 b0 	breq	80002586 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000242a:	cb 98       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000242c:	fe 58 00 00 	cp.w	r8,-65536
80002430:	c4 90       	breq	800024c2 <sysclk_enable_peripheral_clock+0xda>
80002432:	fe 58 10 00 	cp.w	r8,-61440
80002436:	c4 d0       	breq	800024d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002438:	cb 28       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000243a:	fe 58 20 00 	cp.w	r8,-57344
8000243e:	c5 90       	breq	800024f0 <sysclk_enable_peripheral_clock+0x108>
80002440:	e0 8b 00 09 	brhi	80002452 <sysclk_enable_peripheral_clock+0x6a>
80002444:	fe 58 18 00 	cp.w	r8,-59392
80002448:	c4 c0       	breq	800024e0 <sysclk_enable_peripheral_clock+0xf8>
8000244a:	fe 58 1c 00 	cp.w	r8,-58368
8000244e:	c4 d0       	breq	800024e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002450:	ca 68       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002452:	fe 58 30 00 	cp.w	r8,-53248
80002456:	c5 50       	breq	80002500 <sysclk_enable_peripheral_clock+0x118>
80002458:	fe 58 34 00 	cp.w	r8,-52224
8000245c:	c5 60       	breq	80002508 <sysclk_enable_peripheral_clock+0x120>
8000245e:	fe 58 28 00 	cp.w	r8,-55296
80002462:	c4 b0       	breq	800024f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002464:	c9 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002466:	fe 58 50 00 	cp.w	r8,-45056
8000246a:	c6 b0       	breq	80002540 <sysclk_enable_peripheral_clock+0x158>
8000246c:	e0 8b 00 15 	brhi	80002496 <sysclk_enable_peripheral_clock+0xae>
80002470:	fe 58 44 00 	cp.w	r8,-48128
80002474:	c5 a0       	breq	80002528 <sysclk_enable_peripheral_clock+0x140>
80002476:	e0 8b 00 09 	brhi	80002488 <sysclk_enable_peripheral_clock+0xa0>
8000247a:	fe 58 3c 00 	cp.w	r8,-50176
8000247e:	c4 d0       	breq	80002518 <sysclk_enable_peripheral_clock+0x130>
80002480:	fe 58 40 00 	cp.w	r8,-49152
80002484:	c4 e0       	breq	80002520 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002486:	c8 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002488:	fe 58 48 00 	cp.w	r8,-47104
8000248c:	c5 20       	breq	80002530 <sysclk_enable_peripheral_clock+0x148>
8000248e:	fe 58 4c 00 	cp.w	r8,-46080
80002492:	c5 30       	breq	80002538 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002494:	c8 48       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002496:	fe 58 5c 00 	cp.w	r8,-41984
8000249a:	c5 f0       	breq	80002558 <sysclk_enable_peripheral_clock+0x170>
8000249c:	e0 8b 00 09 	brhi	800024ae <sysclk_enable_peripheral_clock+0xc6>
800024a0:	fe 58 54 00 	cp.w	r8,-44032
800024a4:	c5 20       	breq	80002548 <sysclk_enable_peripheral_clock+0x160>
800024a6:	fe 58 58 00 	cp.w	r8,-43008
800024aa:	c5 30       	breq	80002550 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024ac:	c7 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800024ae:	fe 58 64 00 	cp.w	r8,-39936
800024b2:	c5 b0       	breq	80002568 <sysclk_enable_peripheral_clock+0x180>
800024b4:	fe 58 68 00 	cp.w	r8,-38912
800024b8:	c5 c0       	breq	80002570 <sysclk_enable_peripheral_clock+0x188>
800024ba:	fe 58 60 00 	cp.w	r8,-40960
800024be:	c5 10       	breq	80002560 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024c0:	c6 e8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800024c2:	30 4c       	mov	r12,4
800024c4:	f0 1f 00 38 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800024c8:	30 0c       	mov	r12,0
800024ca:	f0 1f 00 38 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ce:	c6 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800024d0:	30 1c       	mov	r12,1
800024d2:	f0 1f 00 36 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024d6:	c6 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800024d8:	30 2c       	mov	r12,2
800024da:	f0 1f 00 34 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024de:	c5 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800024e0:	30 3c       	mov	r12,3
800024e2:	f0 1f 00 32 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024e6:	c5 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800024e8:	30 4c       	mov	r12,4
800024ea:	f0 1f 00 30 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ee:	c5 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800024f0:	30 5c       	mov	r12,5
800024f2:	f0 1f 00 2e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024f6:	c5 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800024f8:	30 6c       	mov	r12,6
800024fa:	f0 1f 00 2c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024fe:	c4 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002500:	30 7c       	mov	r12,7
80002502:	f0 1f 00 2a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002506:	c4 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002508:	30 8c       	mov	r12,8
8000250a:	f0 1f 00 28 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000250e:	c4 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002510:	30 9c       	mov	r12,9
80002512:	f0 1f 00 26 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002516:	c4 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002518:	30 ac       	mov	r12,10
8000251a:	f0 1f 00 24 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000251e:	c3 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002520:	30 bc       	mov	r12,11
80002522:	f0 1f 00 22 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002526:	c3 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002528:	30 cc       	mov	r12,12
8000252a:	f0 1f 00 20 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000252e:	c3 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002530:	30 dc       	mov	r12,13
80002532:	f0 1f 00 1e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002536:	c3 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002538:	30 ec       	mov	r12,14
8000253a:	f0 1f 00 1c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000253e:	c2 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002540:	30 fc       	mov	r12,15
80002542:	f0 1f 00 1a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002546:	c2 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002548:	31 0c       	mov	r12,16
8000254a:	f0 1f 00 18 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000254e:	c2 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002550:	31 1c       	mov	r12,17
80002552:	f0 1f 00 16 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002556:	c2 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002558:	31 2c       	mov	r12,18
8000255a:	f0 1f 00 14 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000255e:	c1 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002560:	31 3c       	mov	r12,19
80002562:	f0 1f 00 12 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002566:	c1 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002568:	31 4c       	mov	r12,20
8000256a:	f0 1f 00 10 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000256e:	c1 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002570:	31 5c       	mov	r12,21
80002572:	f0 1f 00 0e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002576:	c1 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002578:	30 3c       	mov	r12,3
8000257a:	f0 1f 00 0b 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000257e:	30 0c       	mov	r12,0
80002580:	f0 1f 00 0b 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002584:	c0 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002586:	30 1c       	mov	r12,1
80002588:	f0 1f 00 09 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000258c:	c0 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000258e:	30 0c       	mov	r12,0
80002590:	f0 1f 00 05 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002594:	30 2c       	mov	r12,2
80002596:	f0 1f 00 06 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000259a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000259c:	2f fd       	sub	sp,-4
8000259e:	e3 cd 80 80 	ldm	sp++,r7,pc
800025a2:	00 00       	add	r0,r0
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	23 88       	sub	r8,56
800025a8:	80 00       	ld.sh	r0,r0[0x0]
800025aa:	23 a8       	sub	r8,58
800025ac:	80 00       	ld.sh	r0,r0[0x0]
800025ae:	23 c8       	sub	r8,60

800025b0 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
800025b0:	eb cd 40 80 	pushm	r7,lr
800025b4:	1a 97       	mov	r7,sp
800025b6:	20 6d       	sub	sp,24
800025b8:	ef 4c ff e8 	st.w	r7[-24],r12
800025bc:	ee f8 ff e8 	ld.w	r8,r7[-24]
800025c0:	ef 48 ff ec 	st.w	r7[-20],r8
800025c4:	ee f8 ff ec 	ld.w	r8,r7[-20]
800025c8:	ef 48 ff f0 	st.w	r7[-16],r8
800025cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800025d0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800025d4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800025d8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800025da:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800025de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025e2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800025e4:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025e8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800025ec:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800025f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800025f4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800025f8:	30 1a       	mov	r10,1
800025fa:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025fe:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80002602:	2f ad       	sub	sp,-24
80002604:	e3 cd 80 80 	ldm	sp++,r7,pc

80002608 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80002608:	eb cd 40 80 	pushm	r7,lr
8000260c:	1a 97       	mov	r7,sp
8000260e:	20 2d       	sub	sp,8
80002610:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80002614:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002618:	48 f9       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
8000261a:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000261e:	3f f8       	mov	r8,-1
80002620:	f0 09 18 00 	cp.b	r9,r8
80002624:	c0 21       	brne	80002628 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80002626:	c0 08       	rjmp	80002626 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80002628:	f0 1f 00 0c 	mcall	80002658 <sleepmgr_lock_mode+0x50>
8000262c:	18 98       	mov	r8,r12
8000262e:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80002632:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002636:	48 89       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
80002638:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000263c:	2f f9       	sub	r9,-1
8000263e:	5c 59       	castu.b	r9
80002640:	48 5a       	lddpc	r10,80002654 <sleepmgr_lock_mode+0x4c>
80002642:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80002646:	ee fc ff fc 	ld.w	r12,r7[-4]
8000264a:	f0 1f 00 05 	mcall	8000265c <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
8000264e:	2f ed       	sub	sp,-8
80002650:	e3 cd 80 80 	ldm	sp++,r7,pc
80002654:	00 00       	add	r0,r0
80002656:	02 2c       	rsub	r12,r1
80002658:	80 00       	ld.sh	r0,r0[0x0]
8000265a:	23 20       	sub	r0,50
8000265c:	80 00       	ld.sh	r0,r0[0x0]
8000265e:	23 60       	sub	r0,54

80002660 <ast_init>:
#include "asf.h"
#include "ast_rtc.h"
#include "pid.h"

bool ast_init(void)
{
80002660:	eb cd 40 80 	pushm	r7,lr
80002664:	1a 97       	mov	r7,sp
80002666:	20 1d       	sub	sp,4
	sysclk_enable_peripheral_clock(AST_RTC);
80002668:	fe 7c 18 00 	mov	r12,-59392
8000266c:	f0 1f 00 0d 	mcall	800026a0 <ast_init+0x40>
	bool st = ast_init_counter(AST_RTC,AST_SELECTED_CLOCK,AST_PRESCALER,0);
80002670:	30 09       	mov	r9,0
80002672:	30 6a       	mov	r10,6
80002674:	30 0b       	mov	r11,0
80002676:	fe 7c 18 00 	mov	r12,-59392
8000267a:	f0 1f 00 0b 	mcall	800026a4 <ast_init+0x44>
8000267e:	18 98       	mov	r8,r12
80002680:	ef 68 ff ff 	st.b	r7[-1],r8
	ast_enable(AST_RTC);
80002684:	fe 7c 18 00 	mov	r12,-59392
80002688:	f0 1f 00 08 	mcall	800026a8 <ast_init+0x48>
#ifdef CONFIG_SLEEPMGR_ENABLE
	if (AST_SELECTED_CLOCK == AVR32_AST_CSSEL_SLOWCLOCK)
		sleepmgr_lock_mode(SLEEPMGR_STOP);
8000268c:	30 4c       	mov	r12,4
8000268e:	f0 1f 00 08 	mcall	800026ac <ast_init+0x4c>
	else
		sleepmgr_lock_mode(SLEEPMGR_FROZEN);
#endif
	return st;
80002692:	ef 38 ff ff 	ld.ub	r8,r7[-1]
};
80002696:	10 9c       	mov	r12,r8
80002698:	2f fd       	sub	sp,-4
8000269a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000269e:	00 00       	add	r0,r0
800026a0:	80 00       	ld.sh	r0,r0[0x0]
800026a2:	23 e8       	sub	r8,62
800026a4:	80 00       	ld.sh	r0,r0[0x0]
800026a6:	20 8c       	sub	r12,8
800026a8:	80 00       	ld.sh	r0,r0[0x0]
800026aa:	20 48       	sub	r8,4
800026ac:	80 00       	ld.sh	r0,r0[0x0]
800026ae:	26 08       	sub	r8,96

800026b0 <ast_get_per_time_ms>:

uint32_t ast_get_per_time_ms(uint8_t prescaler)
{
800026b0:	eb cd 40 8c 	pushm	r2-r3,r7,lr
800026b4:	1a 97       	mov	r7,sp
800026b6:	20 2d       	sub	sp,8
800026b8:	18 9a       	mov	r10,r12
800026ba:	ef 6a ff f8 	st.b	r7[-8],r10
	uint32_t clk;
	switch (AST_SELECTED_CLOCK)
	{
		case AVR32_AST_CSSEL_SLOWCLOCK:	//RCSYS 115kHz
			clk = 115000;
800026be:	e0 7a c1 38 	mov	r10,115000
800026c2:	ef 4a ff fc 	st.w	r7[-4],r10
			break;	
		case AVR32_AST_CSSEL_1KHZCLK:
			clk = 1000;
			break;
	}
	return (((uint_fast64_t) (1 << (prescaler + 1))) * 1000 ) / clk;
800026c6:	ef 3a ff f8 	ld.ub	r10,r7[-8]
800026ca:	2f fa       	sub	r10,-1
800026cc:	30 1b       	mov	r11,1
800026ce:	f6 0a 09 4a 	lsl	r10,r11,r10
800026d2:	14 98       	mov	r8,r10
800026d4:	bf 5a       	asr	r10,0x1f
800026d6:	14 99       	mov	r9,r10
800026d8:	e0 6a 03 e8 	mov	r10,1000
800026dc:	f2 0a 02 4c 	mul	r12,r9,r10
800026e0:	f0 0a 10 00 	mul	r10,r8,0
800026e4:	14 0c       	add	r12,r10
800026e6:	e0 6a 03 e8 	mov	r10,1000
800026ea:	f0 0a 06 4a 	mulu.d	r10,r8,r10
800026ee:	16 0c       	add	r12,r11
800026f0:	18 9b       	mov	r11,r12
800026f2:	ee f2 ff fc 	ld.w	r2,r7[-4]
800026f6:	30 03       	mov	r3,0
800026f8:	04 98       	mov	r8,r2
800026fa:	06 99       	mov	r9,r3
800026fc:	f0 1f 00 04 	mcall	8000270c <ast_get_per_time_ms+0x5c>
80002700:	14 98       	mov	r8,r10
80002702:	16 99       	mov	r9,r11
};
80002704:	10 9c       	mov	r12,r8
80002706:	2f ed       	sub	sp,-8
80002708:	e3 cd 80 8c 	ldm	sp++,r2-r3,r7,pc
8000270c:	80 00       	ld.sh	r0,r0[0x0]
8000270e:	6d 6c       	ld.w	r12,r6[0x58]

80002710 <ast_per0_interrupt_handler>:

ISR(ast_per0_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002710:	eb cd 40 80 	pushm	r7,lr
80002714:	1a 97       	mov	r7,sp
	pid_control();
80002716:	f0 1f 00 06 	mcall	8000272c <ast_per0_interrupt_handler+0x1c>
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER0_MASK);
8000271a:	e0 7b 00 00 	mov	r11,65536
8000271e:	fe 7c 18 00 	mov	r12,-59392
80002722:	f0 1f 00 04 	mcall	80002730 <ast_per0_interrupt_handler+0x20>
};
80002726:	e3 cd 40 80 	ldm	sp++,r7,lr
8000272a:	d6 03       	rete
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	43 ec       	lddsp	r12,sp[0xf8]
80002730:	80 00       	ld.sh	r0,r0[0x0]
80002732:	22 54       	sub	r4,37

80002734 <ast_per1_interrupt_handler>:

ISR(ast_per1_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002734:	eb cd 40 80 	pushm	r7,lr
80002738:	1a 97       	mov	r7,sp
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER1_MASK);
8000273a:	e2 6b 00 00 	mov	r11,131072
8000273e:	fe 7c 18 00 	mov	r12,-59392
80002742:	f0 1f 00 05 	mcall	80002754 <ast_per1_interrupt_handler+0x20>
	ioport_toggle_pin_level(LED_R_SENS);
80002746:	30 fc       	mov	r12,15
80002748:	f0 1f 00 04 	mcall	80002758 <ast_per1_interrupt_handler+0x24>
};
8000274c:	e3 cd 40 80 	ldm	sp++,r7,lr
80002750:	d6 03       	rete
80002752:	00 00       	add	r0,r0
80002754:	80 00       	ld.sh	r0,r0[0x0]
80002756:	22 54       	sub	r4,37
80002758:	80 00       	ld.sh	r0,r0[0x0]
8000275a:	25 b0       	sub	r0,91

8000275c <ast_set_periodic_interrupt>:

void ast_set_periodic_interrupt(volatile avr32_ast_t *ast, uint8_t prescaler, uint8_t periodic_channel)
{
8000275c:	eb cd 40 80 	pushm	r7,lr
80002760:	1a 97       	mov	r7,sp
80002762:	20 5d       	sub	sp,20
80002764:	ef 4c ff f4 	st.w	r7[-12],r12
80002768:	16 99       	mov	r9,r11
8000276a:	14 98       	mov	r8,r10
8000276c:	ef 69 ff f0 	st.b	r7[-16],r9
80002770:	ef 68 ff ec 	st.b	r7[-20],r8
	if (periodic_channel == 0)
80002774:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80002778:	30 08       	mov	r8,0
8000277a:	f0 09 18 00 	cp.b	r9,r8
8000277e:	c1 a1       	brne	800027b2 <ast_set_periodic_interrupt+0x56>
		{
			avr32_ast_pir0_t pre;
			pre.insel = prescaler;
80002780:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002784:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002788:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000278c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002790:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002794:	ef 48 ff fc 	st.w	r7[-4],r8
			ast_set_periodic0_value(AST_RTC, pre);
80002798:	ee fb ff fc 	ld.w	r11,r7[-4]
8000279c:	fe 7c 18 00 	mov	r12,-59392
800027a0:	f0 1f 00 16 	mcall	800027f8 <ast_set_periodic_interrupt+0x9c>
			irq_register_handler(ast_per0_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027a4:	30 1a       	mov	r10,1
800027a6:	e0 6b 02 82 	mov	r11,642
800027aa:	49 5c       	lddpc	r12,800027fc <ast_set_periodic_interrupt+0xa0>
800027ac:	f0 1f 00 15 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
800027b0:	c1 98       	rjmp	800027e2 <ast_set_periodic_interrupt+0x86>
		}
	else
		{
			avr32_ast_pir1_t pre;
			pre.insel = prescaler;
800027b2:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800027b6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800027ba:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800027be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027c2:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
800027c6:	ef 48 ff f8 	st.w	r7[-8],r8
			ast_set_periodic1_value(AST_RTC, pre);
800027ca:	ee fb ff f8 	ld.w	r11,r7[-8]
800027ce:	fe 7c 18 00 	mov	r12,-59392
800027d2:	f0 1f 00 0d 	mcall	80002804 <ast_set_periodic_interrupt+0xa8>
			irq_register_handler(ast_per1_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027d6:	30 1a       	mov	r10,1
800027d8:	e0 6b 02 82 	mov	r11,642
800027dc:	48 bc       	lddpc	r12,80002808 <ast_set_periodic_interrupt+0xac>
800027de:	f0 1f 00 09 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
		}
	ast_enable_periodic_interrupt(AST_RTC,periodic_channel);
800027e2:	ef 38 ff ec 	ld.ub	r8,r7[-20]
800027e6:	10 9b       	mov	r11,r8
800027e8:	fe 7c 18 00 	mov	r12,-59392
800027ec:	f0 1f 00 08 	mcall	8000280c <ast_set_periodic_interrupt+0xb0>
};
800027f0:	2f bd       	sub	sp,-20
800027f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800027f6:	00 00       	add	r0,r0
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	21 d4       	sub	r4,29
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	27 10       	sub	r0,113
80002800:	80 00       	ld.sh	r0,r0[0x0]
80002802:	69 4c       	ld.w	r12,r4[0x50]
80002804:	80 00       	ld.sh	r0,r0[0x0]
80002806:	22 14       	sub	r4,33
80002808:	80 00       	ld.sh	r0,r0[0x0]
8000280a:	27 34       	sub	r4,115
8000280c:	80 00       	ld.sh	r0,r0[0x0]
8000280e:	22 dc       	sub	r12,45

80002810 <flashcdw_set_wait_state>:
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
80002810:	eb cd 40 80 	pushm	r7,lr
80002814:	1a 97       	mov	r7,sp
80002816:	20 2d       	sub	sp,8
80002818:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
8000281c:	fe 68 14 00 	mov	r8,-125952
80002820:	70 08       	ld.w	r8,r8[0x0]
80002822:	30 09       	mov	r9,0
80002824:	ef 49 ff fc 	st.w	r7[-4],r9
80002828:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
8000282c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002830:	5c 58       	castu.b	r8
80002832:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002836:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000283a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000283e:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002842:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
80002846:	fe 68 14 00 	mov	r8,-125952
8000284a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000284e:	91 09       	st.w	r8[0x0],r9
}
80002850:	2f ed       	sub	sp,-8
80002852:	e3 cd 80 80 	ldm	sp++,r7,pc
80002856:	d7 03       	nop

80002858 <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
80002858:	eb cd 40 80 	pushm	r7,lr
8000285c:	1a 97       	mov	r7,sp
8000285e:	20 1d       	sub	sp,4
80002860:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002864:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002868:	e0 69 e1 c0 	mov	r9,57792
8000286c:	ea 19 00 e4 	orh	r9,0xe4
80002870:	12 38       	cp.w	r8,r9
80002872:	e0 88 00 1b 	brls	800028a8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002876:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000287a:	e0 69 c3 80 	mov	r9,50048
8000287e:	ea 19 01 c9 	orh	r9,0x1c9
80002882:	12 38       	cp.w	r8,r9
80002884:	e0 8b 00 0a 	brhi	80002898 <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002888:	30 1c       	mov	r12,1
8000288a:	f0 1f 00 0d 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000288e:	3f fb       	mov	r11,-1
80002890:	31 1c       	mov	r12,17
80002892:	f0 1f 00 0c 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002896:	c1 08       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002898:	30 1c       	mov	r12,1
8000289a:	f0 1f 00 09 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
8000289e:	3f fb       	mov	r11,-1
800028a0:	31 0c       	mov	r12,16
800028a2:	f0 1f 00 08 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
800028a6:	c0 88       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
800028a8:	30 0c       	mov	r12,0
800028aa:	f0 1f 00 05 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800028ae:	3f fb       	mov	r11,-1
800028b0:	31 1c       	mov	r12,17
800028b2:	f0 1f 00 04 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
800028b6:	2f fd       	sub	sp,-4
800028b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	28 10       	sub	r0,-127
800028c0:	80 00       	ld.sh	r0,r0[0x0]
800028c2:	29 10       	sub	r0,-111

800028c4 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
800028c4:	eb cd 40 80 	pushm	r7,lr
800028c8:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
800028ca:	fe 68 14 00 	mov	r8,-125952
800028ce:	70 28       	ld.w	r8,r8[0x8]
800028d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800028d4:	5c 58       	castu.b	r8
}
800028d6:	10 9c       	mov	r12,r8
800028d8:	e3 cd 80 80 	ldm	sp++,r7,pc

800028dc <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
800028dc:	eb cd 40 80 	pushm	r7,lr
800028e0:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
800028e2:	f0 1f 00 05 	mcall	800028f4 <flashcdw_default_wait_until_ready+0x18>
800028e6:	18 98       	mov	r8,r12
800028e8:	ec 18 00 01 	eorl	r8,0x1
800028ec:	5c 58       	castu.b	r8
800028ee:	cf a1       	brne	800028e2 <flashcdw_default_wait_until_ready+0x6>
}
800028f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	28 c4       	sub	r4,-116

800028f8 <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
800028f8:	eb cd 40 80 	pushm	r7,lr
800028fc:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
800028fe:	fe 68 14 00 	mov	r8,-125952
80002902:	70 28       	ld.w	r8,r8[0x8]
80002904:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
80002908:	10 9c       	mov	r12,r8
8000290a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000290e:	d7 03       	nop

80002910 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002910:	eb cd 40 80 	pushm	r7,lr
80002914:	1a 97       	mov	r7,sp
80002916:	20 3d       	sub	sp,12
80002918:	ef 4c ff f8 	st.w	r7[-8],r12
8000291c:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002920:	49 b8       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002922:	70 08       	ld.w	r8,r8[0x0]
80002924:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
80002926:	fe 68 14 00 	mov	r8,-125952
8000292a:	70 18       	ld.w	r8,r8[0x4]
8000292c:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002930:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002934:	5c 58       	castu.b	r8
80002936:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
8000293a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000293e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002942:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
80002946:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
8000294a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000294e:	58 08       	cp.w	r8,0
80002950:	c0 b5       	brlt	80002966 <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
80002952:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002956:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000295a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000295e:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80002962:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
80002966:	3a 58       	mov	r8,-91
80002968:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
8000296c:	fe 68 14 00 	mov	r8,-125952
80002970:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002974:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
80002976:	f0 1f 00 07 	mcall	80002990 <flashcdw_issue_command+0x80>
8000297a:	18 99       	mov	r9,r12
8000297c:	48 68       	lddpc	r8,80002994 <flashcdw_issue_command+0x84>
8000297e:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002980:	48 38       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002982:	70 08       	ld.w	r8,r8[0x0]
80002984:	5d 18       	icall	r8
}
80002986:	2f dd       	sub	sp,-12
80002988:	e3 cd 80 80 	ldm	sp++,r7,pc
8000298c:	00 00       	add	r0,r0
8000298e:	00 04       	add	r4,r0
80002990:	80 00       	ld.sh	r0,r0[0x0]
80002992:	28 f8       	sub	r8,-113
80002994:	00 00       	add	r0,r0
80002996:	00 08       	add	r8,r0

80002998 <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
80002998:	eb cd 40 80 	pushm	r7,lr
8000299c:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
8000299e:	3f fb       	mov	r11,-1
800029a0:	30 3c       	mov	r12,3
800029a2:	f0 1f 00 03 	mcall	800029ac <flashcdw_clear_page_buffer+0x14>
}
800029a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029aa:	00 00       	add	r0,r0
800029ac:	80 00       	ld.sh	r0,r0[0x0]
800029ae:	29 10       	sub	r0,-111

800029b0 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
800029b0:	eb cd 40 80 	pushm	r7,lr
800029b4:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
800029b6:	fe 68 14 00 	mov	r8,-125952
800029ba:	70 28       	ld.w	r8,r8[0x8]
800029bc:	e2 18 00 20 	andl	r8,0x20,COH
800029c0:	5f 18       	srne	r8
800029c2:	5c 58       	castu.b	r8
}
800029c4:	10 9c       	mov	r12,r8
800029c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029ca:	d7 03       	nop

800029cc <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
800029cc:	eb cd 40 80 	pushm	r7,lr
800029d0:	1a 97       	mov	r7,sp
800029d2:	20 1d       	sub	sp,4
800029d4:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
800029d8:	ee fb ff fc 	ld.w	r11,r7[-4]
800029dc:	30 cc       	mov	r12,12
800029de:	f0 1f 00 05 	mcall	800029f0 <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
800029e2:	f0 1f 00 05 	mcall	800029f4 <flashcdw_quick_page_read+0x28>
800029e6:	18 98       	mov	r8,r12
}
800029e8:	10 9c       	mov	r12,r8
800029ea:	2f fd       	sub	sp,-4
800029ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 10       	sub	r0,-111
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	29 b0       	sub	r0,-101

800029f8 <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
800029f8:	eb cd 40 80 	pushm	r7,lr
800029fc:	1a 97       	mov	r7,sp
800029fe:	20 4d       	sub	sp,16
80002a00:	ef 4c ff f4 	st.w	r7[-12],r12
80002a04:	16 98       	mov	r8,r11
80002a06:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
80002a0a:	30 18       	mov	r8,1
80002a0c:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
80002a10:	ee fb ff f4 	ld.w	r11,r7[-12]
80002a14:	30 2c       	mov	r12,2
80002a16:	f0 1f 00 10 	mcall	80002a54 <flashcdw_erase_page+0x5c>

	if (check) {
80002a1a:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80002a1e:	30 08       	mov	r8,0
80002a20:	f0 09 18 00 	cp.b	r9,r8
80002a24:	c1 20       	breq	80002a48 <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
80002a26:	48 d8       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a28:	70 08       	ld.w	r8,r8[0x0]
80002a2a:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
80002a2e:	3f fc       	mov	r12,-1
80002a30:	f0 1f 00 0b 	mcall	80002a5c <flashcdw_erase_page+0x64>
80002a34:	18 98       	mov	r8,r12
80002a36:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
80002a3a:	48 88       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a3c:	70 09       	ld.w	r9,r8[0x0]
80002a3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a42:	10 49       	or	r9,r8
80002a44:	48 58       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a46:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
80002a48:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80002a4c:	10 9c       	mov	r12,r8
80002a4e:	2f cd       	sub	sp,-16
80002a50:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a54:	80 00       	ld.sh	r0,r0[0x0]
80002a56:	29 10       	sub	r0,-111
80002a58:	00 00       	add	r0,r0
80002a5a:	00 08       	add	r8,r0
80002a5c:	80 00       	ld.sh	r0,r0[0x0]
80002a5e:	29 cc       	sub	r12,-100

80002a60 <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
80002a60:	eb cd 40 80 	pushm	r7,lr
80002a64:	1a 97       	mov	r7,sp
80002a66:	20 1d       	sub	sp,4
80002a68:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002a6c:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a70:	30 1c       	mov	r12,1
80002a72:	f0 1f 00 03 	mcall	80002a7c <flashcdw_write_page+0x1c>
}
80002a76:	2f fd       	sub	sp,-4
80002a78:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a7c:	80 00       	ld.sh	r0,r0[0x0]
80002a7e:	29 10       	sub	r0,-111

80002a80 <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002a80:	eb cd 40 80 	pushm	r7,lr
80002a84:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
80002a86:	3f fb       	mov	r11,-1
80002a88:	30 fc       	mov	r12,15
80002a8a:	f0 1f 00 05 	mcall	80002a9c <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002a8e:	f0 1f 00 05 	mcall	80002aa0 <flashcdw_quick_user_page_read+0x20>
80002a92:	18 98       	mov	r8,r12
}
80002a94:	10 9c       	mov	r12,r8
80002a96:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a9a:	00 00       	add	r0,r0
80002a9c:	80 00       	ld.sh	r0,r0[0x0]
80002a9e:	29 10       	sub	r0,-111
80002aa0:	80 00       	ld.sh	r0,r0[0x0]
80002aa2:	29 b0       	sub	r0,-101

80002aa4 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002aa4:	eb cd 40 80 	pushm	r7,lr
80002aa8:	1a 97       	mov	r7,sp
80002aaa:	20 1d       	sub	sp,4
80002aac:	18 98       	mov	r8,r12
80002aae:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
80002ab2:	3f fb       	mov	r11,-1
80002ab4:	30 ec       	mov	r12,14
80002ab6:	f0 1f 00 09 	mcall	80002ad8 <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
80002aba:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80002abe:	30 08       	mov	r8,0
80002ac0:	f0 09 18 00 	cp.b	r9,r8
80002ac4:	c0 50       	breq	80002ace <flashcdw_erase_user_page+0x2a>
80002ac6:	f0 1f 00 06 	mcall	80002adc <flashcdw_erase_user_page+0x38>
80002aca:	18 98       	mov	r8,r12
80002acc:	c0 28       	rjmp	80002ad0 <flashcdw_erase_user_page+0x2c>
80002ace:	30 18       	mov	r8,1
}
80002ad0:	10 9c       	mov	r12,r8
80002ad2:	2f fd       	sub	sp,-4
80002ad4:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ad8:	80 00       	ld.sh	r0,r0[0x0]
80002ada:	29 10       	sub	r0,-111
80002adc:	80 00       	ld.sh	r0,r0[0x0]
80002ade:	2a 80       	sub	r0,-88

80002ae0 <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
80002ae0:	eb cd 40 80 	pushm	r7,lr
80002ae4:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
80002ae6:	3f fb       	mov	r11,-1
80002ae8:	30 dc       	mov	r12,13
80002aea:	f0 1f 00 03 	mcall	80002af4 <flashcdw_write_user_page+0x14>
}
80002aee:	e3 cd 80 80 	ldm	sp++,r7,pc
80002af2:	00 00       	add	r0,r0
80002af4:	80 00       	ld.sh	r0,r0[0x0]
80002af6:	29 10       	sub	r0,-111

80002af8 <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80002af8:	eb cd 40 80 	pushm	r7,lr
80002afc:	1a 97       	mov	r7,sp
80002afe:	20 bd       	sub	sp,44
80002b00:	ef 4c ff e0 	st.w	r7[-32],r12
80002b04:	ef 4b ff dc 	st.w	r7[-36],r11
80002b08:	ef 4a ff d8 	st.w	r7[-40],r10
80002b0c:	12 98       	mov	r8,r9
80002b0e:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002b12:	30 08       	mov	r8,0
80002b14:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
80002b18:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b1c:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002b20:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002b24:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
80002b28:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b2c:	e0 69 ff ff 	mov	r9,65535
80002b30:	ea 19 80 7f 	orh	r9,0x807f
80002b34:	12 38       	cp.w	r8,r9
80002b36:	5f b8       	srhi	r8
80002b38:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002b3c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002b40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b44:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80002b48:	f2 08 01 08 	sub	r8,r9,r8
80002b4c:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002b50:	c9 18       	rjmp	80002c72 <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002b52:	f0 1f 00 50 	mcall	80002c90 <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
80002b56:	4d 08       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002b58:	70 08       	ld.w	r8,r8[0x0]
80002b5a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002b5e:	f3 e8 10 08 	or	r8,r9,r8
80002b62:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002b66:	30 08       	mov	r8,0
80002b68:	ef 58 ff ec 	st.h	r7[-20],r8
80002b6c:	c4 b8       	rjmp	80002c02 <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002b6e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b72:	f0 e8 00 00 	ld.d	r8,r8[0]
80002b76:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002b7a:	30 08       	mov	r8,0
80002b7c:	ef 68 ff ee 	st.b	r7[-18],r8
80002b80:	c2 d8       	rjmp	80002bda <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002b82:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b86:	58 08       	cp.w	r8,0
80002b88:	c1 f0       	breq	80002bc6 <flashcdw_memcpy+0xce>
80002b8a:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002b8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b92:	10 39       	cp.w	r9,r8
80002b94:	c1 91       	brne	80002bc6 <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80002b96:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b9a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b9e:	11 88       	ld.ub	r8,r8[0x0]
80002ba0:	ee 09 00 09 	add	r9,r7,r9
80002ba4:	f3 68 ff e4 	st.b	r9[-28],r8
80002ba8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002bac:	2f f8       	sub	r8,-1
80002bae:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80002bb2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002bb6:	2f f8       	sub	r8,-1
80002bb8:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
80002bbc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002bc0:	20 18       	sub	r8,1
80002bc2:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80002bc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bca:	2f f8       	sub	r8,-1
80002bcc:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002bd0:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80002bd4:	2f f8       	sub	r8,-1
80002bd6:	ef 68 ff ee 	st.b	r7[-18],r8
80002bda:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002bde:	30 78       	mov	r8,7
80002be0:	f0 09 18 00 	cp.b	r9,r8
80002be4:	fe 98 ff cf 	brls	80002b82 <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80002be8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bec:	20 88       	sub	r8,8
80002bee:	10 9a       	mov	r10,r8
80002bf0:	ee e8 ff e4 	ld.d	r8,r7[-28]
80002bf4:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002bf8:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80002bfc:	2f 88       	sub	r8,-8
80002bfe:	ef 58 ff ec 	st.h	r7[-20],r8
80002c02:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80002c06:	e0 68 00 ff 	mov	r8,255
80002c0a:	f0 09 19 00 	cp.h	r9,r8
80002c0e:	fe 98 ff b0 	brls	80002b6e <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002c12:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80002c16:	30 08       	mov	r8,0
80002c18:	f0 09 18 00 	cp.b	r9,r8
80002c1c:	c1 70       	breq	80002c4a <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002c1e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c22:	30 08       	mov	r8,0
80002c24:	f0 09 18 00 	cp.b	r9,r8
80002c28:	c0 50       	breq	80002c32 <flashcdw_memcpy+0x13a>
80002c2a:	30 0c       	mov	r12,0
80002c2c:	f0 1f 00 1b 	mcall	80002c98 <flashcdw_memcpy+0x1a0>
80002c30:	c0 58       	rjmp	80002c3a <flashcdw_memcpy+0x142>
80002c32:	30 0b       	mov	r11,0
80002c34:	3f fc       	mov	r12,-1
80002c36:	f0 1f 00 1a 	mcall	80002c9c <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
80002c3a:	49 78       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c3c:	70 08       	ld.w	r8,r8[0x0]
80002c3e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c42:	f3 e8 10 08 	or	r8,r9,r8
80002c46:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
80002c4a:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c4e:	30 08       	mov	r8,0
80002c50:	f0 09 18 00 	cp.b	r9,r8
80002c54:	c0 40       	breq	80002c5c <flashcdw_memcpy+0x164>
80002c56:	f0 1f 00 13 	mcall	80002ca0 <flashcdw_memcpy+0x1a8>
80002c5a:	c0 48       	rjmp	80002c62 <flashcdw_memcpy+0x16a>
80002c5c:	3f fc       	mov	r12,-1
80002c5e:	f0 1f 00 12 	mcall	80002ca4 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002c62:	48 d8       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c64:	70 08       	ld.w	r8,r8[0x0]
80002c66:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c6a:	f3 e8 10 08 	or	r8,r9,r8
80002c6e:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002c72:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c76:	58 08       	cp.w	r8,0
80002c78:	fe 91 ff 6d 	brne	80002b52 <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002c7c:	48 68       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c7e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c82:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002c84:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
80002c88:	10 9c       	mov	r12,r8
80002c8a:	2f 5d       	sub	sp,-44
80002c8c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c90:	80 00       	ld.sh	r0,r0[0x0]
80002c92:	29 98       	sub	r8,-103
80002c94:	00 00       	add	r0,r0
80002c96:	00 08       	add	r8,r0
80002c98:	80 00       	ld.sh	r0,r0[0x0]
80002c9a:	2a a4       	sub	r4,-86
80002c9c:	80 00       	ld.sh	r0,r0[0x0]
80002c9e:	29 f8       	sub	r8,-97
80002ca0:	80 00       	ld.sh	r0,r0[0x0]
80002ca2:	2a e0       	sub	r0,-82
80002ca4:	80 00       	ld.sh	r0,r0[0x0]
80002ca6:	2a 60       	sub	r0,-90

80002ca8 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002ca8:	eb cd 40 80 	pushm	r7,lr
80002cac:	1a 97       	mov	r7,sp
80002cae:	20 4d       	sub	sp,16
80002cb0:	ef 4c ff f4 	st.w	r7[-12],r12
80002cb4:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
80002cb8:	30 08       	mov	r8,0
80002cba:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
80002cbe:	30 08       	mov	r8,0
80002cc0:	ef 48 ff fc 	st.w	r7[-4],r8
80002cc4:	c1 c8       	rjmp	80002cfc <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002cc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cca:	70 19       	ld.w	r9,r8[0x4]
80002ccc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cd0:	70 08       	ld.w	r8,r8[0x0]
80002cd2:	12 9b       	mov	r11,r9
80002cd4:	10 9c       	mov	r12,r8
80002cd6:	f0 1f 00 10 	mcall	80002d14 <gpio_enable_module+0x6c>
80002cda:	18 98       	mov	r8,r12
80002cdc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002ce0:	f3 e8 10 08 	or	r8,r9,r8
80002ce4:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
80002ce8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cec:	2f 88       	sub	r8,-8
80002cee:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002cf2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cf6:	2f f8       	sub	r8,-1
80002cf8:	ef 48 ff fc 	st.w	r7[-4],r8
80002cfc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d00:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d04:	10 39       	cp.w	r9,r8
80002d06:	ce 03       	brcs	80002cc6 <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
80002d08:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002d0c:	10 9c       	mov	r12,r8
80002d0e:	2f cd       	sub	sp,-16
80002d10:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d14:	80 00       	ld.sh	r0,r0[0x0]
80002d16:	2d 18       	sub	r8,-47

80002d18 <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
80002d18:	eb cd 40 80 	pushm	r7,lr
80002d1c:	1a 97       	mov	r7,sp
80002d1e:	20 3d       	sub	sp,12
80002d20:	ef 4c ff f8 	st.w	r7[-8],r12
80002d24:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002d28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d2c:	a5 98       	lsr	r8,0x5
80002d2e:	a9 78       	lsl	r8,0x9
80002d30:	e0 28 d8 00 	sub	r8,55296
80002d34:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
80002d38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002d3c:	58 78       	cp.w	r8,7
80002d3e:	e0 8b 01 16 	brhi	80002f6a <gpio_enable_module_pin+0x252>
80002d42:	fe f9 02 4e 	ld.w	r9,pc[590]
80002d46:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002d4a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d4e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d52:	30 19       	mov	r9,1
80002d54:	f2 08 09 48 	lsl	r8,r9,r8
80002d58:	10 99       	mov	r9,r8
80002d5a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d5e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002d60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d64:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d68:	30 19       	mov	r9,1
80002d6a:	f2 08 09 48 	lsl	r8,r9,r8
80002d6e:	10 99       	mov	r9,r8
80002d70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d74:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d7a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d7e:	30 19       	mov	r9,1
80002d80:	f2 08 09 48 	lsl	r8,r9,r8
80002d84:	10 99       	mov	r9,r8
80002d86:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d8a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002d8c:	cf 18       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002d8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d92:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d96:	30 19       	mov	r9,1
80002d98:	f2 08 09 48 	lsl	r8,r9,r8
80002d9c:	10 99       	mov	r9,r8
80002d9e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002da2:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002da4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002da8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dac:	30 19       	mov	r9,1
80002dae:	f2 08 09 48 	lsl	r8,r9,r8
80002db2:	10 99       	mov	r9,r8
80002db4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002db8:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dbe:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dc2:	30 19       	mov	r9,1
80002dc4:	f2 08 09 48 	lsl	r8,r9,r8
80002dc8:	10 99       	mov	r9,r8
80002dca:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dce:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002dd0:	cc f8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002dd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dd6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dda:	30 19       	mov	r9,1
80002ddc:	f2 08 09 48 	lsl	r8,r9,r8
80002de0:	10 99       	mov	r9,r8
80002de2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002de6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002de8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dec:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002df0:	30 19       	mov	r9,1
80002df2:	f2 08 09 48 	lsl	r8,r9,r8
80002df6:	10 99       	mov	r9,r8
80002df8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dfc:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e02:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e06:	30 19       	mov	r9,1
80002e08:	f2 08 09 48 	lsl	r8,r9,r8
80002e0c:	10 99       	mov	r9,r8
80002e0e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e12:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002e14:	ca d8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e1a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e1e:	30 19       	mov	r9,1
80002e20:	f2 08 09 48 	lsl	r8,r9,r8
80002e24:	10 99       	mov	r9,r8
80002e26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e2a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002e2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e30:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e34:	30 19       	mov	r9,1
80002e36:	f2 08 09 48 	lsl	r8,r9,r8
80002e3a:	10 99       	mov	r9,r8
80002e3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e40:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002e42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e46:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e4a:	30 19       	mov	r9,1
80002e4c:	f2 08 09 48 	lsl	r8,r9,r8
80002e50:	10 99       	mov	r9,r8
80002e52:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e56:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002e58:	c8 b8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002e5a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e5e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e62:	30 19       	mov	r9,1
80002e64:	f2 08 09 48 	lsl	r8,r9,r8
80002e68:	10 99       	mov	r9,r8
80002e6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e6e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e74:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e78:	30 19       	mov	r9,1
80002e7a:	f2 08 09 48 	lsl	r8,r9,r8
80002e7e:	10 99       	mov	r9,r8
80002e80:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e84:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002e86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e8a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e8e:	30 19       	mov	r9,1
80002e90:	f2 08 09 48 	lsl	r8,r9,r8
80002e94:	10 99       	mov	r9,r8
80002e96:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e9a:	91 d9       	st.w	r8[0x34],r9
		break;
80002e9c:	c6 98       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ea2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ea6:	30 19       	mov	r9,1
80002ea8:	f2 08 09 48 	lsl	r8,r9,r8
80002eac:	10 99       	mov	r9,r8
80002eae:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002eb2:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002eb4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002eb8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ebc:	30 19       	mov	r9,1
80002ebe:	f2 08 09 48 	lsl	r8,r9,r8
80002ec2:	10 99       	mov	r9,r8
80002ec4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ec8:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002eca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ece:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ed2:	30 19       	mov	r9,1
80002ed4:	f2 08 09 48 	lsl	r8,r9,r8
80002ed8:	10 99       	mov	r9,r8
80002eda:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ede:	91 d9       	st.w	r8[0x34],r9
		break;
80002ee0:	c4 78       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002ee2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ee6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eea:	30 19       	mov	r9,1
80002eec:	f2 08 09 48 	lsl	r8,r9,r8
80002ef0:	10 99       	mov	r9,r8
80002ef2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ef6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002ef8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002efc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f00:	30 19       	mov	r9,1
80002f02:	f2 08 09 48 	lsl	r8,r9,r8
80002f06:	10 99       	mov	r9,r8
80002f08:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f0c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f12:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f16:	30 19       	mov	r9,1
80002f18:	f2 08 09 48 	lsl	r8,r9,r8
80002f1c:	10 99       	mov	r9,r8
80002f1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f22:	91 d9       	st.w	r8[0x34],r9
		break;
80002f24:	c2 58       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f2a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f2e:	30 19       	mov	r9,1
80002f30:	f2 08 09 48 	lsl	r8,r9,r8
80002f34:	10 99       	mov	r9,r8
80002f36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f3a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f40:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f44:	30 19       	mov	r9,1
80002f46:	f2 08 09 48 	lsl	r8,r9,r8
80002f4a:	10 99       	mov	r9,r8
80002f4c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f50:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f56:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f5a:	30 19       	mov	r9,1
80002f5c:	f2 08 09 48 	lsl	r8,r9,r8
80002f60:	10 99       	mov	r9,r8
80002f62:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f66:	91 d9       	st.w	r8[0x34],r9
		break;
80002f68:	c0 38       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
80002f6a:	30 18       	mov	r8,1
80002f6c:	c0 d8       	rjmp	80002f86 <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f72:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f76:	30 19       	mov	r9,1
80002f78:	f2 08 09 48 	lsl	r8,r9,r8
80002f7c:	10 99       	mov	r9,r8
80002f7e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f82:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002f84:	30 08       	mov	r8,0
}
80002f86:	10 9c       	mov	r12,r8
80002f88:	2f dd       	sub	sp,-12
80002f8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f8e:	00 00       	add	r0,r0
80002f90:	80 00       	ld.sh	r0,r0[0x0]
80002f92:	74 00       	ld.w	r0,r10[0x0]

80002f94 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002f94:	eb cd 40 80 	pushm	r7,lr
80002f98:	1a 97       	mov	r7,sp
80002f9a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f9c:	e1 b8 00 00 	mfsr	r8,0x0
80002fa0:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002fa4:	d3 03       	ssrf	0x10

	return flags;
80002fa6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002faa:	10 9c       	mov	r12,r8
80002fac:	2f fd       	sub	sp,-4
80002fae:	e3 cd 80 80 	ldm	sp++,r7,pc

80002fb2 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002fb2:	eb cd 40 80 	pushm	r7,lr
80002fb6:	1a 97       	mov	r7,sp
80002fb8:	20 1d       	sub	sp,4
80002fba:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002fbe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002fc2:	e6 18 00 01 	andh	r8,0x1,COH
80002fc6:	5f 08       	sreq	r8
80002fc8:	5c 58       	castu.b	r8
}
80002fca:	10 9c       	mov	r12,r8
80002fcc:	2f fd       	sub	sp,-4
80002fce:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fd2:	d7 03       	nop

80002fd4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002fd4:	eb cd 40 80 	pushm	r7,lr
80002fd8:	1a 97       	mov	r7,sp
80002fda:	20 1d       	sub	sp,4
80002fdc:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002fe0:	ee fc ff fc 	ld.w	r12,r7[-4]
80002fe4:	f0 1f 00 05 	mcall	80002ff8 <cpu_irq_restore+0x24>
80002fe8:	18 98       	mov	r8,r12
80002fea:	58 08       	cp.w	r8,0
80002fec:	c0 20       	breq	80002ff0 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80002fee:	d5 03       	csrf	0x10
   }

	barrier();
}
80002ff0:	2f fd       	sub	sp,-4
80002ff2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ff6:	00 00       	add	r0,r0
80002ff8:	80 00       	ld.sh	r0,r0[0x0]
80002ffa:	2f b2       	sub	r2,-5

80002ffc <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
80002ffc:	eb cd 40 80 	pushm	r7,lr
80003000:	1a 97       	mov	r7,sp
80003002:	20 2d       	sub	sp,8
80003004:	18 98       	mov	r8,r12
80003006:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
8000300a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000300e:	a7 68       	lsl	r8,0x6
80003010:	e0 38 00 00 	sub	r8,65536
80003014:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80003018:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000301c:	30 68       	mov	r8,6
8000301e:	f0 09 18 00 	cp.b	r9,r8
80003022:	e0 88 00 04 	brls	8000302a <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
80003026:	3f f8       	mov	r8,-1
80003028:	c0 38       	rjmp	8000302e <pdca_get_handler+0x32>
	}

	return pdca_channel;
8000302a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000302e:	10 9c       	mov	r12,r8
80003030:	2f ed       	sub	sp,-8
80003032:	e3 cd 80 80 	ldm	sp++,r7,pc
80003036:	d7 03       	nop

80003038 <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003038:	eb cd 40 80 	pushm	r7,lr
8000303c:	1a 97       	mov	r7,sp
8000303e:	20 4d       	sub	sp,16
80003040:	18 98       	mov	r8,r12
80003042:	ef 4b ff f0 	st.w	r7[-16],r11
80003046:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000304a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000304e:	10 9c       	mov	r12,r8
80003050:	f0 1f 00 29 	mcall	800030f4 <pdca_init_channel+0xbc>
80003054:	18 98       	mov	r8,r12
			pdca_ch_number);
80003056:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
8000305a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000305e:	10 9c       	mov	r12,r8
80003060:	f0 1f 00 26 	mcall	800030f8 <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80003064:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003068:	10 9c       	mov	r12,r8
8000306a:	f0 1f 00 25 	mcall	800030fc <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
8000306e:	f0 1f 00 25 	mcall	80003100 <pdca_init_channel+0xc8>
80003072:	18 98       	mov	r8,r12
80003074:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
80003078:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000307c:	70 08       	ld.w	r8,r8[0x0]
8000307e:	10 99       	mov	r9,r8
80003080:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003084:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
80003086:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000308a:	70 19       	ld.w	r9,r8[0x4]
8000308c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003090:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
80003092:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003096:	70 49       	ld.w	r9,r8[0x10]
80003098:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000309c:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
8000309e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030a2:	70 28       	ld.w	r8,r8[0x8]
800030a4:	10 99       	mov	r9,r8
800030a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030aa:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800030ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030b0:	70 39       	ld.w	r9,r8[0xc]
800030b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030b6:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
800030b8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030bc:	f1 38 00 18 	ld.ub	r8,r8[24]
800030c0:	a3 68       	lsl	r8,0x2
800030c2:	10 99       	mov	r9,r8
800030c4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030c8:	70 58       	ld.w	r8,r8[0x14]
800030ca:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
800030cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030d0:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800030d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030d6:	e0 69 01 00 	mov	r9,256
800030da:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
800030dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030e0:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
800030e2:	ee fc ff fc 	ld.w	r12,r7[-4]
800030e6:	f0 1f 00 08 	mcall	80003104 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
800030ea:	30 08       	mov	r8,0
}
800030ec:	10 9c       	mov	r12,r8
800030ee:	2f cd       	sub	sp,-16
800030f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800030f4:	80 00       	ld.sh	r0,r0[0x0]
800030f6:	2f fc       	sub	r12,-1
800030f8:	80 00       	ld.sh	r0,r0[0x0]
800030fa:	31 68       	mov	r8,22
800030fc:	80 00       	ld.sh	r0,r0[0x0]
800030fe:	31 e8       	mov	r8,30
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	2f 94       	sub	r4,-7
80003104:	80 00       	ld.sh	r0,r0[0x0]
80003106:	2f d4       	sub	r4,-3

80003108 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80003108:	eb cd 40 80 	pushm	r7,lr
8000310c:	1a 97       	mov	r7,sp
8000310e:	20 2d       	sub	sp,8
80003110:	18 98       	mov	r8,r12
80003112:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003116:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000311a:	10 9c       	mov	r12,r8
8000311c:	f0 1f 00 06 	mcall	80003134 <pdca_disable+0x2c>
80003120:	18 98       	mov	r8,r12
			pdca_ch_number);
80003122:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80003126:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000312a:	30 29       	mov	r9,2
8000312c:	91 59       	st.w	r8[0x14],r9
}
8000312e:	2f ed       	sub	sp,-8
80003130:	e3 cd 80 80 	ldm	sp++,r7,pc
80003134:	80 00       	ld.sh	r0,r0[0x0]
80003136:	2f fc       	sub	r12,-1

80003138 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80003138:	eb cd 40 80 	pushm	r7,lr
8000313c:	1a 97       	mov	r7,sp
8000313e:	20 2d       	sub	sp,8
80003140:	18 98       	mov	r8,r12
80003142:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003146:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000314a:	10 9c       	mov	r12,r8
8000314c:	f0 1f 00 06 	mcall	80003164 <pdca_enable+0x2c>
80003150:	18 98       	mov	r8,r12
			pdca_ch_number);
80003152:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80003156:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000315a:	30 19       	mov	r9,1
8000315c:	91 59       	st.w	r8[0x14],r9
}
8000315e:	2f ed       	sub	sp,-8
80003160:	e3 cd 80 80 	ldm	sp++,r7,pc
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	2f fc       	sub	r12,-1

80003168 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003168:	eb cd 40 80 	pushm	r7,lr
8000316c:	1a 97       	mov	r7,sp
8000316e:	20 3d       	sub	sp,12
80003170:	18 98       	mov	r8,r12
80003172:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003176:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000317a:	10 9c       	mov	r12,r8
8000317c:	f0 1f 00 0c 	mcall	800031ac <pdca_disable_interrupt_transfer_complete+0x44>
80003180:	18 98       	mov	r8,r12
			pdca_ch_number);
80003182:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003186:	f0 1f 00 0b 	mcall	800031b0 <pdca_disable_interrupt_transfer_complete+0x48>
8000318a:	18 98       	mov	r8,r12
8000318c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80003190:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003194:	30 29       	mov	r9,2
80003196:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003198:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000319c:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000319e:	ee fc ff fc 	ld.w	r12,r7[-4]
800031a2:	f0 1f 00 05 	mcall	800031b4 <pdca_disable_interrupt_transfer_complete+0x4c>
}
800031a6:	2f dd       	sub	sp,-12
800031a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800031ac:	80 00       	ld.sh	r0,r0[0x0]
800031ae:	2f fc       	sub	r12,-1
800031b0:	80 00       	ld.sh	r0,r0[0x0]
800031b2:	2f 94       	sub	r4,-7
800031b4:	80 00       	ld.sh	r0,r0[0x0]
800031b6:	2f d4       	sub	r4,-3

800031b8 <pdca_enable_interrupt_transfer_complete>:

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
800031b8:	eb cd 40 80 	pushm	r7,lr
800031bc:	1a 97       	mov	r7,sp
800031be:	20 2d       	sub	sp,8
800031c0:	18 98       	mov	r8,r12
800031c2:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800031c6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800031ca:	10 9c       	mov	r12,r8
800031cc:	f0 1f 00 06 	mcall	800031e4 <pdca_enable_interrupt_transfer_complete+0x2c>
800031d0:	18 98       	mov	r8,r12
			pdca_ch_number);
800031d2:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
800031d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800031da:	30 29       	mov	r9,2
800031dc:	91 89       	st.w	r8[0x20],r9
}
800031de:	2f ed       	sub	sp,-8
800031e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800031e4:	80 00       	ld.sh	r0,r0[0x0]
800031e6:	2f fc       	sub	r12,-1

800031e8 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
800031e8:	eb cd 40 80 	pushm	r7,lr
800031ec:	1a 97       	mov	r7,sp
800031ee:	20 3d       	sub	sp,12
800031f0:	18 98       	mov	r8,r12
800031f2:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800031f6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800031fa:	10 9c       	mov	r12,r8
800031fc:	f0 1f 00 0c 	mcall	8000322c <pdca_disable_interrupt_reload_counter_zero+0x44>
80003200:	18 98       	mov	r8,r12
			pdca_ch_number);
80003202:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003206:	f0 1f 00 0b 	mcall	80003230 <pdca_disable_interrupt_reload_counter_zero+0x48>
8000320a:	18 98       	mov	r8,r12
8000320c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80003210:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003214:	30 19       	mov	r9,1
80003216:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003218:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000321c:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000321e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003222:	f0 1f 00 05 	mcall	80003234 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
80003226:	2f dd       	sub	sp,-12
80003228:	e3 cd 80 80 	ldm	sp++,r7,pc
8000322c:	80 00       	ld.sh	r0,r0[0x0]
8000322e:	2f fc       	sub	r12,-1
80003230:	80 00       	ld.sh	r0,r0[0x0]
80003232:	2f 94       	sub	r4,-7
80003234:	80 00       	ld.sh	r0,r0[0x0]
80003236:	2f d4       	sub	r4,-3

80003238 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003238:	eb cd 40 80 	pushm	r7,lr
8000323c:	1a 97       	mov	r7,sp
8000323e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003240:	e1 b8 00 00 	mfsr	r8,0x0
80003244:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80003248:	d3 03       	ssrf	0x10

	return flags;
8000324a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000324e:	10 9c       	mov	r12,r8
80003250:	2f fd       	sub	sp,-4
80003252:	e3 cd 80 80 	ldm	sp++,r7,pc

80003256 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80003256:	eb cd 40 80 	pushm	r7,lr
8000325a:	1a 97       	mov	r7,sp
8000325c:	20 1d       	sub	sp,4
8000325e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80003262:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003266:	e6 18 00 01 	andh	r8,0x1,COH
8000326a:	5f 08       	sreq	r8
8000326c:	5c 58       	castu.b	r8
}
8000326e:	10 9c       	mov	r12,r8
80003270:	2f fd       	sub	sp,-4
80003272:	e3 cd 80 80 	ldm	sp++,r7,pc
80003276:	d7 03       	nop

80003278 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003278:	eb cd 40 80 	pushm	r7,lr
8000327c:	1a 97       	mov	r7,sp
8000327e:	20 1d       	sub	sp,4
80003280:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003284:	ee fc ff fc 	ld.w	r12,r7[-4]
80003288:	f0 1f 00 05 	mcall	8000329c <cpu_irq_restore+0x24>
8000328c:	18 98       	mov	r8,r12
8000328e:	58 08       	cp.w	r8,0
80003290:	c0 20       	breq	80003294 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80003292:	d5 03       	csrf	0x10
   }

	barrier();
}
80003294:	2f fd       	sub	sp,-4
80003296:	e3 cd 80 80 	ldm	sp++,r7,pc
8000329a:	00 00       	add	r0,r0
8000329c:	80 00       	ld.sh	r0,r0[0x0]
8000329e:	32 56       	mov	r6,37

800032a0 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
800032a0:	eb cd 40 80 	pushm	r7,lr
800032a4:	1a 97       	mov	r7,sp
800032a6:	20 1d       	sub	sp,4
800032a8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800032ac:	ee fb ff fc 	ld.w	r11,r7[-4]
800032b0:	30 1c       	mov	r12,1
800032b2:	f0 1f 00 03 	mcall	800032bc <sysclk_enable_hsb_module+0x1c>
}
800032b6:	2f fd       	sub	sp,-4
800032b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800032bc:	80 00       	ld.sh	r0,r0[0x0]
800032be:	5f 18       	srne	r8

800032c0 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800032c0:	eb cd 40 80 	pushm	r7,lr
800032c4:	1a 97       	mov	r7,sp
800032c6:	20 1d       	sub	sp,4
800032c8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800032cc:	ee fb ff fc 	ld.w	r11,r7[-4]
800032d0:	30 2c       	mov	r12,2
800032d2:	f0 1f 00 03 	mcall	800032dc <sysclk_enable_pba_module+0x1c>
}
800032d6:	2f fd       	sub	sp,-4
800032d8:	e3 cd 80 80 	ldm	sp++,r7,pc
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	5f 18       	srne	r8

800032e0 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800032e0:	eb cd 40 80 	pushm	r7,lr
800032e4:	1a 97       	mov	r7,sp
800032e6:	20 1d       	sub	sp,4
800032e8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800032ec:	ee fb ff fc 	ld.w	r11,r7[-4]
800032f0:	30 3c       	mov	r12,3
800032f2:	f0 1f 00 03 	mcall	800032fc <sysclk_enable_pbb_module+0x1c>
}
800032f6:	2f fd       	sub	sp,-4
800032f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800032fc:	80 00       	ld.sh	r0,r0[0x0]
800032fe:	5f 18       	srne	r8

80003300 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003300:	eb cd 40 80 	pushm	r7,lr
80003304:	1a 97       	mov	r7,sp
80003306:	20 1d       	sub	sp,4
80003308:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
8000330c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003310:	fe 58 38 00 	cp.w	r8,-51200
80003314:	e0 80 00 8a 	breq	80003428 <sysclk_enable_peripheral_clock+0x128>
80003318:	e0 8b 00 33 	brhi	8000337e <sysclk_enable_peripheral_clock+0x7e>
8000331c:	fe 58 14 00 	cp.w	r8,-60416
80003320:	c6 80       	breq	800033f0 <sysclk_enable_peripheral_clock+0xf0>
80003322:	e0 8b 00 18 	brhi	80003352 <sysclk_enable_peripheral_clock+0x52>
80003326:	fe 48 14 00 	cp.w	r8,-125952
8000332a:	e0 80 00 be 	breq	800034a6 <sysclk_enable_peripheral_clock+0x1a6>
8000332e:	e0 8b 00 0b 	brhi	80003344 <sysclk_enable_peripheral_clock+0x44>
80003332:	fe 48 00 00 	cp.w	r8,-131072
80003336:	e0 80 00 ad 	breq	80003490 <sysclk_enable_peripheral_clock+0x190>
8000333a:	fe 48 10 00 	cp.w	r8,-126976
8000333e:	e0 80 00 b0 	breq	8000349e <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003342:	cb 98       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003344:	fe 58 00 00 	cp.w	r8,-65536
80003348:	c4 90       	breq	800033da <sysclk_enable_peripheral_clock+0xda>
8000334a:	fe 58 10 00 	cp.w	r8,-61440
8000334e:	c4 d0       	breq	800033e8 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003350:	cb 28       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003352:	fe 58 20 00 	cp.w	r8,-57344
80003356:	c5 90       	breq	80003408 <sysclk_enable_peripheral_clock+0x108>
80003358:	e0 8b 00 09 	brhi	8000336a <sysclk_enable_peripheral_clock+0x6a>
8000335c:	fe 58 18 00 	cp.w	r8,-59392
80003360:	c4 c0       	breq	800033f8 <sysclk_enable_peripheral_clock+0xf8>
80003362:	fe 58 1c 00 	cp.w	r8,-58368
80003366:	c4 d0       	breq	80003400 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003368:	ca 68       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000336a:	fe 58 30 00 	cp.w	r8,-53248
8000336e:	c5 50       	breq	80003418 <sysclk_enable_peripheral_clock+0x118>
80003370:	fe 58 34 00 	cp.w	r8,-52224
80003374:	c5 60       	breq	80003420 <sysclk_enable_peripheral_clock+0x120>
80003376:	fe 58 28 00 	cp.w	r8,-55296
8000337a:	c4 b0       	breq	80003410 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000337c:	c9 c8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000337e:	fe 58 50 00 	cp.w	r8,-45056
80003382:	c6 b0       	breq	80003458 <sysclk_enable_peripheral_clock+0x158>
80003384:	e0 8b 00 15 	brhi	800033ae <sysclk_enable_peripheral_clock+0xae>
80003388:	fe 58 44 00 	cp.w	r8,-48128
8000338c:	c5 a0       	breq	80003440 <sysclk_enable_peripheral_clock+0x140>
8000338e:	e0 8b 00 09 	brhi	800033a0 <sysclk_enable_peripheral_clock+0xa0>
80003392:	fe 58 3c 00 	cp.w	r8,-50176
80003396:	c4 d0       	breq	80003430 <sysclk_enable_peripheral_clock+0x130>
80003398:	fe 58 40 00 	cp.w	r8,-49152
8000339c:	c4 e0       	breq	80003438 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000339e:	c8 b8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033a0:	fe 58 48 00 	cp.w	r8,-47104
800033a4:	c5 20       	breq	80003448 <sysclk_enable_peripheral_clock+0x148>
800033a6:	fe 58 4c 00 	cp.w	r8,-46080
800033aa:	c5 30       	breq	80003450 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033ac:	c8 48       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033ae:	fe 58 5c 00 	cp.w	r8,-41984
800033b2:	c5 f0       	breq	80003470 <sysclk_enable_peripheral_clock+0x170>
800033b4:	e0 8b 00 09 	brhi	800033c6 <sysclk_enable_peripheral_clock+0xc6>
800033b8:	fe 58 54 00 	cp.w	r8,-44032
800033bc:	c5 20       	breq	80003460 <sysclk_enable_peripheral_clock+0x160>
800033be:	fe 58 58 00 	cp.w	r8,-43008
800033c2:	c5 30       	breq	80003468 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033c4:	c7 88       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033c6:	fe 58 64 00 	cp.w	r8,-39936
800033ca:	c5 b0       	breq	80003480 <sysclk_enable_peripheral_clock+0x180>
800033cc:	fe 58 68 00 	cp.w	r8,-38912
800033d0:	c5 c0       	breq	80003488 <sysclk_enable_peripheral_clock+0x188>
800033d2:	fe 58 60 00 	cp.w	r8,-40960
800033d6:	c5 10       	breq	80003478 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033d8:	c6 e8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800033da:	30 4c       	mov	r12,4
800033dc:	f0 1f 00 38 	mcall	800034bc <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800033e0:	30 0c       	mov	r12,0
800033e2:	f0 1f 00 38 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033e6:	c6 78       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800033e8:	30 1c       	mov	r12,1
800033ea:	f0 1f 00 36 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033ee:	c6 38       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800033f0:	30 2c       	mov	r12,2
800033f2:	f0 1f 00 34 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033f6:	c5 f8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800033f8:	30 3c       	mov	r12,3
800033fa:	f0 1f 00 32 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033fe:	c5 b8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003400:	30 4c       	mov	r12,4
80003402:	f0 1f 00 30 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003406:	c5 78       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003408:	30 5c       	mov	r12,5
8000340a:	f0 1f 00 2e 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000340e:	c5 38       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003410:	30 6c       	mov	r12,6
80003412:	f0 1f 00 2c 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003416:	c4 f8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003418:	30 7c       	mov	r12,7
8000341a:	f0 1f 00 2a 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000341e:	c4 b8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003420:	30 8c       	mov	r12,8
80003422:	f0 1f 00 28 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003426:	c4 78       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003428:	30 9c       	mov	r12,9
8000342a:	f0 1f 00 26 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000342e:	c4 38       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003430:	30 ac       	mov	r12,10
80003432:	f0 1f 00 24 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003436:	c3 f8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003438:	30 bc       	mov	r12,11
8000343a:	f0 1f 00 22 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000343e:	c3 b8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003440:	30 cc       	mov	r12,12
80003442:	f0 1f 00 20 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003446:	c3 78       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003448:	30 dc       	mov	r12,13
8000344a:	f0 1f 00 1e 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000344e:	c3 38       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003450:	30 ec       	mov	r12,14
80003452:	f0 1f 00 1c 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003456:	c2 f8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003458:	30 fc       	mov	r12,15
8000345a:	f0 1f 00 1a 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000345e:	c2 b8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003460:	31 0c       	mov	r12,16
80003462:	f0 1f 00 18 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003466:	c2 78       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003468:	31 1c       	mov	r12,17
8000346a:	f0 1f 00 16 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000346e:	c2 38       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003470:	31 2c       	mov	r12,18
80003472:	f0 1f 00 14 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003476:	c1 f8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003478:	31 3c       	mov	r12,19
8000347a:	f0 1f 00 12 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000347e:	c1 b8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003480:	31 4c       	mov	r12,20
80003482:	f0 1f 00 10 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003486:	c1 78       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003488:	31 5c       	mov	r12,21
8000348a:	f0 1f 00 0e 	mcall	800034c0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000348e:	c1 38       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003490:	30 3c       	mov	r12,3
80003492:	f0 1f 00 0b 	mcall	800034bc <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003496:	30 0c       	mov	r12,0
80003498:	f0 1f 00 0b 	mcall	800034c4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000349c:	c0 c8       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
8000349e:	30 1c       	mov	r12,1
800034a0:	f0 1f 00 09 	mcall	800034c4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034a4:	c0 88       	rjmp	800034b4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
800034a6:	30 0c       	mov	r12,0
800034a8:	f0 1f 00 05 	mcall	800034bc <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
800034ac:	30 2c       	mov	r12,2
800034ae:	f0 1f 00 06 	mcall	800034c4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034b2:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
800034b4:	2f fd       	sub	sp,-4
800034b6:	e3 cd 80 80 	ldm	sp++,r7,pc
800034ba:	00 00       	add	r0,r0
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	32 a0       	mov	r0,42
800034c0:	80 00       	ld.sh	r0,r0[0x0]
800034c2:	32 c0       	mov	r0,44
800034c4:	80 00       	ld.sh	r0,r0[0x0]
800034c6:	32 e0       	mov	r0,46

800034c8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800034c8:	eb cd 40 80 	pushm	r7,lr
800034cc:	1a 97       	mov	r7,sp
800034ce:	20 cd       	sub	sp,48
800034d0:	ef 4c ff d4 	st.w	r7[-44],r12
800034d4:	ef 4b ff d0 	st.w	r7[-48],r11
800034d8:	ee f8 ff d4 	ld.w	r8,r7[-44]
800034dc:	ef 48 ff dc 	st.w	r7[-36],r8
800034e0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800034e4:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800034e8:	ee f8 ff d8 	ld.w	r8,r7[-40]
800034ec:	58 18       	cp.w	r8,1
800034ee:	c2 11       	brne	80003530 <ioport_set_pin_dir+0x68>
800034f0:	ee f8 ff dc 	ld.w	r8,r7[-36]
800034f4:	ef 48 ff e0 	st.w	r7[-32],r8
800034f8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800034fc:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003500:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003504:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003506:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000350a:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000350e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003510:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003514:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003518:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000351c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003520:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003524:	30 1a       	mov	r10,1
80003526:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000352a:	f1 49 00 44 	st.w	r8[68],r9
8000352e:	c2 48       	rjmp	80003576 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003530:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003534:	58 08       	cp.w	r8,0
80003536:	c2 01       	brne	80003576 <ioport_set_pin_dir+0xae>
80003538:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000353c:	ef 48 ff f0 	st.w	r7[-16],r8
80003540:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003544:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003548:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000354c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000354e:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003552:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003556:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003558:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000355c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003560:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003564:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003568:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000356c:	30 1a       	mov	r10,1
8000356e:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003572:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003576:	2f 4d       	sub	sp,-48
80003578:	e3 cd 80 80 	ldm	sp++,r7,pc

8000357c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
8000357c:	eb cd 40 80 	pushm	r7,lr
80003580:	1a 97       	mov	r7,sp
80003582:	20 cd       	sub	sp,48
80003584:	ef 4c ff d4 	st.w	r7[-44],r12
80003588:	16 98       	mov	r8,r11
8000358a:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
8000358e:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80003592:	ee f9 ff d4 	ld.w	r9,r7[-44]
80003596:	ef 49 ff dc 	st.w	r7[-36],r9
8000359a:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
8000359e:	ef 39 ff db 	ld.ub	r9,r7[-37]
800035a2:	30 08       	mov	r8,0
800035a4:	f0 09 18 00 	cp.b	r9,r8
800035a8:	c2 10       	breq	800035ea <ioport_set_pin_level+0x6e>
800035aa:	ee f8 ff dc 	ld.w	r8,r7[-36]
800035ae:	ef 48 ff e0 	st.w	r7[-32],r8
800035b2:	ee f8 ff e0 	ld.w	r8,r7[-32]
800035b6:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800035ba:	ee f8 ff e4 	ld.w	r8,r7[-28]
800035be:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800035c0:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800035c4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800035c8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800035ca:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800035ce:	ee f9 ff dc 	ld.w	r9,r7[-36]
800035d2:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800035d6:	ee f9 ff ec 	ld.w	r9,r7[-20]
800035da:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800035de:	30 1a       	mov	r10,1
800035e0:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800035e4:	f1 49 00 54 	st.w	r8[84],r9
800035e8:	c2 08       	rjmp	80003628 <ioport_set_pin_level+0xac>
800035ea:	ee f8 ff dc 	ld.w	r8,r7[-36]
800035ee:	ef 48 ff f0 	st.w	r7[-16],r8
800035f2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800035f6:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800035fa:	ee f8 ff f4 	ld.w	r8,r7[-12]
800035fe:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003600:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003604:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003608:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000360a:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000360e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003612:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003616:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000361a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000361e:	30 1a       	mov	r10,1
80003620:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003624:	f1 49 00 58 	st.w	r8[88],r9
}
80003628:	2f 4d       	sub	sp,-48
8000362a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000362e <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
8000362e:	eb cd 40 80 	pushm	r7,lr
80003632:	1a 97       	mov	r7,sp
80003634:	20 1d       	sub	sp,4
80003636:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
8000363a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000363e:	70 28       	ld.w	r8,r8[0x8]
80003640:	5c 88       	casts.h	r8
}
80003642:	10 9c       	mov	r12,r8
80003644:	2f fd       	sub	sp,-4
80003646:	e3 cd 80 80 	ldm	sp++,r7,pc
8000364a:	d7 03       	nop

8000364c <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
8000364c:	eb cd 40 80 	pushm	r7,lr
80003650:	1a 97       	mov	r7,sp
80003652:	20 2d       	sub	sp,8
80003654:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003658:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000365c:	48 f9       	lddpc	r9,80003698 <sleepmgr_lock_mode+0x4c>
8000365e:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003662:	3f f8       	mov	r8,-1
80003664:	f0 09 18 00 	cp.b	r9,r8
80003668:	c0 21       	brne	8000366c <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
8000366a:	c0 08       	rjmp	8000366a <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
8000366c:	f0 1f 00 0c 	mcall	8000369c <sleepmgr_lock_mode+0x50>
80003670:	18 98       	mov	r8,r12
80003672:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80003676:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000367a:	48 89       	lddpc	r9,80003698 <sleepmgr_lock_mode+0x4c>
8000367c:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003680:	2f f9       	sub	r9,-1
80003682:	5c 59       	castu.b	r9
80003684:	48 5a       	lddpc	r10,80003698 <sleepmgr_lock_mode+0x4c>
80003686:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
8000368a:	ee fc ff fc 	ld.w	r12,r7[-4]
8000368e:	f0 1f 00 05 	mcall	800036a0 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003692:	2f ed       	sub	sp,-8
80003694:	e3 cd 80 80 	ldm	sp++,r7,pc
80003698:	00 00       	add	r0,r0
8000369a:	02 2c       	rsub	r12,r1
8000369c:	80 00       	ld.sh	r0,r0[0x0]
8000369e:	32 38       	mov	r8,35
800036a0:	80 00       	ld.sh	r0,r0[0x0]
800036a2:	32 78       	mov	r8,39

800036a4 <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
800036a4:	eb cd 40 80 	pushm	r7,lr
800036a8:	1a 97       	mov	r7,sp
800036aa:	20 8d       	sub	sp,32
	pdca_disable(PDCA_CHANNEL_SPI_RX);
800036ac:	30 0c       	mov	r12,0
800036ae:	f0 1f 00 3f 	mcall	800037a8 <com_spi_interrupt_handler+0x104>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800036b2:	30 1c       	mov	r12,1
800036b4:	f0 1f 00 3d 	mcall	800037a8 <com_spi_interrupt_handler+0x104>
	pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
800036b8:	30 08       	mov	r8,0
800036ba:	ef 48 ff f4 	st.w	r7[-12],r8
	pdca_opt.etrig			= false;
800036be:	30 08       	mov	r8,0
800036c0:	ef 68 ff f8 	st.b	r7[-8],r8
	pdca_opt.r_addr			= NULL;
800036c4:	30 08       	mov	r8,0
800036c6:	ef 48 ff e8 	st.w	r7[-24],r8
	pdca_opt.r_size			= 0;
800036ca:	30 08       	mov	r8,0
800036cc:	ef 48 ff ec 	st.w	r7[-20],r8

	uint8_t cmd = spi_get(SPI_ARDU);
800036d0:	fe 7c 3c 00 	mov	r12,-50176
800036d4:	f0 1f 00 36 	mcall	800037ac <com_spi_interrupt_handler+0x108>
800036d8:	18 98       	mov	r8,r12
800036da:	5c 88       	casts.h	r8
800036dc:	ef 68 ff ff 	st.b	r7[-1],r8
	switch (cmd)
800036e0:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800036e4:	58 18       	cp.w	r8,1
800036e6:	c0 50       	breq	800036f0 <com_spi_interrupt_handler+0x4c>
800036e8:	e0 48 00 99 	cp.w	r8,153
800036ec:	c2 e0       	breq	80003748 <com_spi_interrupt_handler+0xa4>
800036ee:	c5 88       	rjmp	8000379e <com_spi_interrupt_handler+0xfa>
	{
		case SPI_CMD_EULER_COORD:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
800036f0:	30 38       	mov	r8,3
800036f2:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&app_euler;
800036f6:	4a f8       	lddpc	r8,800037b0 <com_spi_interrupt_handler+0x10c>
800036f8:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES - 1;
800036fc:	30 58       	mov	r8,5
800036fe:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003702:	ee c8 00 20 	sub	r8,r7,32
80003706:	10 9b       	mov	r11,r8
80003708:	30 0c       	mov	r12,0
8000370a:	f0 1f 00 2b 	mcall	800037b4 <com_spi_interrupt_handler+0x110>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
8000370e:	30 f8       	mov	r8,15
80003710:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&sensor_euler;
80003714:	4a 98       	lddpc	r8,800037b8 <com_spi_interrupt_handler+0x114>
80003716:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES - 1;
8000371a:	30 58       	mov	r8,5
8000371c:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003720:	ee c8 00 20 	sub	r8,r7,32
80003724:	10 9b       	mov	r11,r8
80003726:	30 1c       	mov	r12,1
80003728:	f0 1f 00 23 	mcall	800037b4 <com_spi_interrupt_handler+0x110>
			
			MACRO_DIS_SPI_RX_INTR;
8000372c:	fe 78 3c 00 	mov	r8,-50176
80003730:	30 19       	mov	r9,1
80003732:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
80003734:	30 1c       	mov	r12,1
80003736:	f0 1f 00 22 	mcall	800037bc <com_spi_interrupt_handler+0x118>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
8000373a:	30 0c       	mov	r12,0
8000373c:	f0 1f 00 21 	mcall	800037c0 <com_spi_interrupt_handler+0x11c>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003740:	30 1c       	mov	r12,1
80003742:	f0 1f 00 20 	mcall	800037c0 <com_spi_interrupt_handler+0x11c>
			break;
80003746:	c2 c8       	rjmp	8000379e <com_spi_interrupt_handler+0xfa>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003748:	30 38       	mov	r8,3
8000374a:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&speed_1;
8000374e:	49 e8       	lddpc	r8,800037c4 <com_spi_interrupt_handler+0x120>
80003750:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80003754:	30 88       	mov	r8,8
80003756:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
8000375a:	ee c8 00 20 	sub	r8,r7,32
8000375e:	10 9b       	mov	r11,r8
80003760:	30 0c       	mov	r12,0
80003762:	f0 1f 00 15 	mcall	800037b4 <com_spi_interrupt_handler+0x110>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003766:	30 f8       	mov	r8,15
80003768:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
8000376c:	49 78       	lddpc	r8,800037c8 <com_spi_interrupt_handler+0x124>
8000376e:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80003772:	30 88       	mov	r8,8
80003774:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003778:	ee c8 00 20 	sub	r8,r7,32
8000377c:	10 9b       	mov	r11,r8
8000377e:	30 1c       	mov	r12,1
80003780:	f0 1f 00 0d 	mcall	800037b4 <com_spi_interrupt_handler+0x110>
			
			MACRO_DIS_SPI_RX_INTR;
80003784:	fe 78 3c 00 	mov	r8,-50176
80003788:	30 19       	mov	r9,1
8000378a:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
8000378c:	30 1c       	mov	r12,1
8000378e:	f0 1f 00 0c 	mcall	800037bc <com_spi_interrupt_handler+0x118>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003792:	30 0c       	mov	r12,0
80003794:	f0 1f 00 0b 	mcall	800037c0 <com_spi_interrupt_handler+0x11c>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003798:	30 1c       	mov	r12,1
8000379a:	f0 1f 00 0a 	mcall	800037c0 <com_spi_interrupt_handler+0x11c>
		case SPI_CMD_SET_WRITE:
			break;
		default:
			break;
	}
};
8000379e:	2f 8d       	sub	sp,-32
800037a0:	e3 cd 40 80 	ldm	sp++,r7,lr
800037a4:	d6 03       	rete
800037a6:	00 00       	add	r0,r0
800037a8:	80 00       	ld.sh	r0,r0[0x0]
800037aa:	31 08       	mov	r8,16
800037ac:	80 00       	ld.sh	r0,r0[0x0]
800037ae:	36 2e       	mov	lr,98
800037b0:	00 00       	add	r0,r0
800037b2:	01 28       	ld.uh	r8,r0++
800037b4:	80 00       	ld.sh	r0,r0[0x0]
800037b6:	30 38       	mov	r8,3
800037b8:	00 00       	add	r0,r0
800037ba:	01 2e       	ld.uh	lr,r0++
800037bc:	80 00       	ld.sh	r0,r0[0x0]
800037be:	31 b8       	mov	r8,27
800037c0:	80 00       	ld.sh	r0,r0[0x0]
800037c2:	31 38       	mov	r8,19
800037c4:	00 00       	add	r0,r0
800037c6:	01 60       	ld.uh	r0,--r0
800037c8:	00 00       	add	r0,r0
800037ca:	01 58       	ld.sh	r8,--r0

800037cc <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
800037cc:	eb cd 40 80 	pushm	r7,lr
800037d0:	1a 97       	mov	r7,sp
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
800037d2:	30 1c       	mov	r12,1
800037d4:	f0 1f 00 08 	mcall	800037f4 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
800037d8:	30 0c       	mov	r12,0
800037da:	f0 1f 00 08 	mcall	800037f8 <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800037de:	30 1c       	mov	r12,1
800037e0:	f0 1f 00 06 	mcall	800037f8 <com_pdca_interrupt_handler+0x2c>
	MACRO_EN_SPI_RX_INTR;
800037e4:	fe 78 3c 00 	mov	r8,-50176
800037e8:	30 19       	mov	r9,1
800037ea:	91 59       	st.w	r8[0x14],r9
};
800037ec:	e3 cd 40 80 	ldm	sp++,r7,lr
800037f0:	d6 03       	rete
800037f2:	00 00       	add	r0,r0
800037f4:	80 00       	ld.sh	r0,r0[0x0]
800037f6:	31 68       	mov	r8,22
800037f8:	80 00       	ld.sh	r0,r0[0x0]
800037fa:	31 08       	mov	r8,16

800037fc <com_spi_init>:

spi_status_t com_spi_init(void)
{
800037fc:	eb cd 40 80 	pushm	r7,lr
80003800:	1a 97       	mov	r7,sp
80003802:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
80003804:	30 1b       	mov	r11,1
80003806:	30 0c       	mov	r12,0
80003808:	f0 1f 00 26 	mcall	800038a0 <com_spi_init+0xa4>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
8000380c:	30 0b       	mov	r11,0
8000380e:	30 1c       	mov	r12,1
80003810:	f0 1f 00 24 	mcall	800038a0 <com_spi_init+0xa4>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80003814:	30 0b       	mov	r11,0
80003816:	30 2c       	mov	r12,2
80003818:	f0 1f 00 22 	mcall	800038a0 <com_spi_init+0xa4>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
8000381c:	30 0b       	mov	r11,0
8000381e:	30 0c       	mov	r12,0
80003820:	f0 1f 00 21 	mcall	800038a4 <com_spi_init+0xa8>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80003824:	30 3b       	mov	r11,3
80003826:	4a 1c       	lddpc	r12,800038a8 <com_spi_init+0xac>
80003828:	f0 1f 00 21 	mcall	800038ac <com_spi_init+0xb0>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
8000382c:	fe 7c 3c 00 	mov	r12,-50176
80003830:	f0 1f 00 20 	mcall	800038b0 <com_spi_init+0xb4>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80003834:	30 0a       	mov	r10,0
80003836:	30 8b       	mov	r11,8
80003838:	fe 7c 3c 00 	mov	r12,-50176
8000383c:	f0 1f 00 1e 	mcall	800038b4 <com_spi_init+0xb8>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003840:	e1 b8 00 00 	mfsr	r8,0x0
80003844:	10 9c       	mov	r12,r8
80003846:	f0 1f 00 1d 	mcall	800038b8 <com_spi_init+0xbc>
8000384a:	18 98       	mov	r8,r12
8000384c:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
80003850:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003854:	30 08       	mov	r8,0
80003856:	f0 09 18 00 	cp.b	r9,r8
8000385a:	c0 20       	breq	8000385e <com_spi_init+0x62>
8000385c:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
8000385e:	30 3a       	mov	r10,3
80003860:	e0 6b 01 20 	mov	r11,288
80003864:	49 6c       	lddpc	r12,800038bc <com_spi_init+0xc0>
80003866:	f0 1f 00 17 	mcall	800038c0 <com_spi_init+0xc4>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
8000386a:	fe 7c 00 00 	mov	r12,-65536
8000386e:	f0 1f 00 11 	mcall	800038b0 <com_spi_init+0xb4>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
80003872:	30 3a       	mov	r10,3
80003874:	36 1b       	mov	r11,97
80003876:	49 4c       	lddpc	r12,800038c4 <com_spi_init+0xc8>
80003878:	f0 1f 00 12 	mcall	800038c0 <com_spi_init+0xc4>
	
	MACRO_EN_SPI_RX_INTR;
8000387c:	fe 78 3c 00 	mov	r8,-50176
80003880:	30 19       	mov	r9,1
80003882:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
80003884:	fe 7c 3c 00 	mov	r12,-50176
80003888:	f0 1f 00 10 	mcall	800038c8 <com_spi_init+0xcc>
	cpu_irq_enable();
8000388c:	d5 03       	csrf	0x10
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_IDLE);	//PDCA needs HSBClock
8000388e:	30 1c       	mov	r12,1
80003890:	f0 1f 00 0f 	mcall	800038cc <com_spi_init+0xd0>
#endif
	
	return SPI_OK;
80003894:	30 08       	mov	r8,0
}
80003896:	10 9c       	mov	r12,r8
80003898:	2f fd       	sub	sp,-4
8000389a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000389e:	00 00       	add	r0,r0
800038a0:	80 00       	ld.sh	r0,r0[0x0]
800038a2:	34 c8       	mov	r8,76
800038a4:	80 00       	ld.sh	r0,r0[0x0]
800038a6:	35 7c       	mov	r12,87
800038a8:	80 00       	ld.sh	r0,r0[0x0]
800038aa:	74 20       	ld.w	r0,r10[0x8]
800038ac:	80 00       	ld.sh	r0,r0[0x0]
800038ae:	2c a8       	sub	r8,-54
800038b0:	80 00       	ld.sh	r0,r0[0x0]
800038b2:	33 00       	mov	r0,48
800038b4:	80 00       	ld.sh	r0,r0[0x0]
800038b6:	60 f4       	ld.w	r4,r0[0x3c]
800038b8:	80 00       	ld.sh	r0,r0[0x0]
800038ba:	32 56       	mov	r6,37
800038bc:	80 00       	ld.sh	r0,r0[0x0]
800038be:	36 a4       	mov	r4,106
800038c0:	80 00       	ld.sh	r0,r0[0x0]
800038c2:	69 4c       	ld.w	r12,r4[0x50]
800038c4:	80 00       	ld.sh	r0,r0[0x0]
800038c6:	37 cc       	mov	r12,124
800038c8:	80 00       	ld.sh	r0,r0[0x0]
800038ca:	61 7e       	ld.w	lr,r0[0x5c]
800038cc:	80 00       	ld.sh	r0,r0[0x0]
800038ce:	36 4c       	mov	r12,100

800038d0 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800038d0:	eb cd 40 80 	pushm	r7,lr
800038d4:	1a 97       	mov	r7,sp
800038d6:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800038d8:	e1 b8 00 00 	mfsr	r8,0x0
800038dc:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800038e0:	d3 03       	ssrf	0x10

	return flags;
800038e2:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800038e6:	10 9c       	mov	r12,r8
800038e8:	2f fd       	sub	sp,-4
800038ea:	e3 cd 80 80 	ldm	sp++,r7,pc

800038ee <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800038ee:	eb cd 40 80 	pushm	r7,lr
800038f2:	1a 97       	mov	r7,sp
800038f4:	20 1d       	sub	sp,4
800038f6:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800038fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800038fe:	e6 18 00 01 	andh	r8,0x1,COH
80003902:	5f 08       	sreq	r8
80003904:	5c 58       	castu.b	r8
}
80003906:	10 9c       	mov	r12,r8
80003908:	2f fd       	sub	sp,-4
8000390a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000390e:	d7 03       	nop

80003910 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003910:	eb cd 40 80 	pushm	r7,lr
80003914:	1a 97       	mov	r7,sp
80003916:	20 1d       	sub	sp,4
80003918:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000391c:	ee fc ff fc 	ld.w	r12,r7[-4]
80003920:	f0 1f 00 05 	mcall	80003934 <cpu_irq_restore+0x24>
80003924:	18 98       	mov	r8,r12
80003926:	58 08       	cp.w	r8,0
80003928:	c0 20       	breq	8000392c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000392a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000392c:	2f fd       	sub	sp,-4
8000392e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003932:	00 00       	add	r0,r0
80003934:	80 00       	ld.sh	r0,r0[0x0]
80003936:	38 ee       	mov	lr,-114

80003938 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003938:	eb cd 40 80 	pushm	r7,lr
8000393c:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
8000393e:	e0 68 0e 00 	mov	r8,3584
80003942:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003946:	10 9c       	mov	r12,r8
80003948:	e3 cd 80 80 	ldm	sp++,r7,pc

8000394c <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
8000394c:	eb cd 40 80 	pushm	r7,lr
80003950:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003952:	f0 1f 00 04 	mcall	80003960 <sysclk_get_pba_hz+0x14>
80003956:	18 98       	mov	r8,r12
80003958:	a3 88       	lsr	r8,0x2
}
8000395a:	10 9c       	mov	r12,r8
8000395c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003960:	80 00       	ld.sh	r0,r0[0x0]
80003962:	39 38       	mov	r8,-109

80003964 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003964:	eb cd 40 80 	pushm	r7,lr
80003968:	1a 97       	mov	r7,sp
8000396a:	20 1d       	sub	sp,4
8000396c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003970:	ee fb ff fc 	ld.w	r11,r7[-4]
80003974:	30 1c       	mov	r12,1
80003976:	f0 1f 00 03 	mcall	80003980 <sysclk_enable_hsb_module+0x1c>
}
8000397a:	2f fd       	sub	sp,-4
8000397c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003980:	80 00       	ld.sh	r0,r0[0x0]
80003982:	5f 18       	srne	r8

80003984 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003984:	eb cd 40 80 	pushm	r7,lr
80003988:	1a 97       	mov	r7,sp
8000398a:	20 1d       	sub	sp,4
8000398c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003990:	ee fb ff fc 	ld.w	r11,r7[-4]
80003994:	30 2c       	mov	r12,2
80003996:	f0 1f 00 03 	mcall	800039a0 <sysclk_enable_pba_module+0x1c>
}
8000399a:	2f fd       	sub	sp,-4
8000399c:	e3 cd 80 80 	ldm	sp++,r7,pc
800039a0:	80 00       	ld.sh	r0,r0[0x0]
800039a2:	5f 18       	srne	r8

800039a4 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800039a4:	eb cd 40 80 	pushm	r7,lr
800039a8:	1a 97       	mov	r7,sp
800039aa:	20 1d       	sub	sp,4
800039ac:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800039b0:	ee fb ff fc 	ld.w	r11,r7[-4]
800039b4:	30 3c       	mov	r12,3
800039b6:	f0 1f 00 03 	mcall	800039c0 <sysclk_enable_pbb_module+0x1c>
}
800039ba:	2f fd       	sub	sp,-4
800039bc:	e3 cd 80 80 	ldm	sp++,r7,pc
800039c0:	80 00       	ld.sh	r0,r0[0x0]
800039c2:	5f 18       	srne	r8

800039c4 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800039c4:	eb cd 40 80 	pushm	r7,lr
800039c8:	1a 97       	mov	r7,sp
800039ca:	20 1d       	sub	sp,4
800039cc:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800039d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800039d4:	fe 58 38 00 	cp.w	r8,-51200
800039d8:	e0 80 00 8a 	breq	80003aec <sysclk_enable_peripheral_clock+0x128>
800039dc:	e0 8b 00 33 	brhi	80003a42 <sysclk_enable_peripheral_clock+0x7e>
800039e0:	fe 58 14 00 	cp.w	r8,-60416
800039e4:	c6 80       	breq	80003ab4 <sysclk_enable_peripheral_clock+0xf0>
800039e6:	e0 8b 00 18 	brhi	80003a16 <sysclk_enable_peripheral_clock+0x52>
800039ea:	fe 48 14 00 	cp.w	r8,-125952
800039ee:	e0 80 00 be 	breq	80003b6a <sysclk_enable_peripheral_clock+0x1a6>
800039f2:	e0 8b 00 0b 	brhi	80003a08 <sysclk_enable_peripheral_clock+0x44>
800039f6:	fe 48 00 00 	cp.w	r8,-131072
800039fa:	e0 80 00 ad 	breq	80003b54 <sysclk_enable_peripheral_clock+0x190>
800039fe:	fe 48 10 00 	cp.w	r8,-126976
80003a02:	e0 80 00 b0 	breq	80003b62 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a06:	cb 98       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a08:	fe 58 00 00 	cp.w	r8,-65536
80003a0c:	c4 90       	breq	80003a9e <sysclk_enable_peripheral_clock+0xda>
80003a0e:	fe 58 10 00 	cp.w	r8,-61440
80003a12:	c4 d0       	breq	80003aac <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a14:	cb 28       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a16:	fe 58 20 00 	cp.w	r8,-57344
80003a1a:	c5 90       	breq	80003acc <sysclk_enable_peripheral_clock+0x108>
80003a1c:	e0 8b 00 09 	brhi	80003a2e <sysclk_enable_peripheral_clock+0x6a>
80003a20:	fe 58 18 00 	cp.w	r8,-59392
80003a24:	c4 c0       	breq	80003abc <sysclk_enable_peripheral_clock+0xf8>
80003a26:	fe 58 1c 00 	cp.w	r8,-58368
80003a2a:	c4 d0       	breq	80003ac4 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a2c:	ca 68       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a2e:	fe 58 30 00 	cp.w	r8,-53248
80003a32:	c5 50       	breq	80003adc <sysclk_enable_peripheral_clock+0x118>
80003a34:	fe 58 34 00 	cp.w	r8,-52224
80003a38:	c5 60       	breq	80003ae4 <sysclk_enable_peripheral_clock+0x120>
80003a3a:	fe 58 28 00 	cp.w	r8,-55296
80003a3e:	c4 b0       	breq	80003ad4 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a40:	c9 c8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a42:	fe 58 50 00 	cp.w	r8,-45056
80003a46:	c6 b0       	breq	80003b1c <sysclk_enable_peripheral_clock+0x158>
80003a48:	e0 8b 00 15 	brhi	80003a72 <sysclk_enable_peripheral_clock+0xae>
80003a4c:	fe 58 44 00 	cp.w	r8,-48128
80003a50:	c5 a0       	breq	80003b04 <sysclk_enable_peripheral_clock+0x140>
80003a52:	e0 8b 00 09 	brhi	80003a64 <sysclk_enable_peripheral_clock+0xa0>
80003a56:	fe 58 3c 00 	cp.w	r8,-50176
80003a5a:	c4 d0       	breq	80003af4 <sysclk_enable_peripheral_clock+0x130>
80003a5c:	fe 58 40 00 	cp.w	r8,-49152
80003a60:	c4 e0       	breq	80003afc <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a62:	c8 b8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a64:	fe 58 48 00 	cp.w	r8,-47104
80003a68:	c5 20       	breq	80003b0c <sysclk_enable_peripheral_clock+0x148>
80003a6a:	fe 58 4c 00 	cp.w	r8,-46080
80003a6e:	c5 30       	breq	80003b14 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a70:	c8 48       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a72:	fe 58 5c 00 	cp.w	r8,-41984
80003a76:	c5 f0       	breq	80003b34 <sysclk_enable_peripheral_clock+0x170>
80003a78:	e0 8b 00 09 	brhi	80003a8a <sysclk_enable_peripheral_clock+0xc6>
80003a7c:	fe 58 54 00 	cp.w	r8,-44032
80003a80:	c5 20       	breq	80003b24 <sysclk_enable_peripheral_clock+0x160>
80003a82:	fe 58 58 00 	cp.w	r8,-43008
80003a86:	c5 30       	breq	80003b2c <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a88:	c7 88       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a8a:	fe 58 64 00 	cp.w	r8,-39936
80003a8e:	c5 b0       	breq	80003b44 <sysclk_enable_peripheral_clock+0x180>
80003a90:	fe 58 68 00 	cp.w	r8,-38912
80003a94:	c5 c0       	breq	80003b4c <sysclk_enable_peripheral_clock+0x188>
80003a96:	fe 58 60 00 	cp.w	r8,-40960
80003a9a:	c5 10       	breq	80003b3c <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a9c:	c6 e8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003a9e:	30 4c       	mov	r12,4
80003aa0:	f0 1f 00 38 	mcall	80003b80 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003aa4:	30 0c       	mov	r12,0
80003aa6:	f0 1f 00 38 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003aaa:	c6 78       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003aac:	30 1c       	mov	r12,1
80003aae:	f0 1f 00 36 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ab2:	c6 38       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003ab4:	30 2c       	mov	r12,2
80003ab6:	f0 1f 00 34 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003aba:	c5 f8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003abc:	30 3c       	mov	r12,3
80003abe:	f0 1f 00 32 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ac2:	c5 b8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003ac4:	30 4c       	mov	r12,4
80003ac6:	f0 1f 00 30 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003aca:	c5 78       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003acc:	30 5c       	mov	r12,5
80003ace:	f0 1f 00 2e 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ad2:	c5 38       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003ad4:	30 6c       	mov	r12,6
80003ad6:	f0 1f 00 2c 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ada:	c4 f8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003adc:	30 7c       	mov	r12,7
80003ade:	f0 1f 00 2a 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ae2:	c4 b8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003ae4:	30 8c       	mov	r12,8
80003ae6:	f0 1f 00 28 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003aea:	c4 78       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003aec:	30 9c       	mov	r12,9
80003aee:	f0 1f 00 26 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003af2:	c4 38       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003af4:	30 ac       	mov	r12,10
80003af6:	f0 1f 00 24 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003afa:	c3 f8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003afc:	30 bc       	mov	r12,11
80003afe:	f0 1f 00 22 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b02:	c3 b8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003b04:	30 cc       	mov	r12,12
80003b06:	f0 1f 00 20 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b0a:	c3 78       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003b0c:	30 dc       	mov	r12,13
80003b0e:	f0 1f 00 1e 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b12:	c3 38       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003b14:	30 ec       	mov	r12,14
80003b16:	f0 1f 00 1c 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b1a:	c2 f8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003b1c:	30 fc       	mov	r12,15
80003b1e:	f0 1f 00 1a 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b22:	c2 b8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003b24:	31 0c       	mov	r12,16
80003b26:	f0 1f 00 18 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b2a:	c2 78       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003b2c:	31 1c       	mov	r12,17
80003b2e:	f0 1f 00 16 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b32:	c2 38       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003b34:	31 2c       	mov	r12,18
80003b36:	f0 1f 00 14 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b3a:	c1 f8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003b3c:	31 3c       	mov	r12,19
80003b3e:	f0 1f 00 12 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b42:	c1 b8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003b44:	31 4c       	mov	r12,20
80003b46:	f0 1f 00 10 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b4a:	c1 78       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003b4c:	31 5c       	mov	r12,21
80003b4e:	f0 1f 00 0e 	mcall	80003b84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b52:	c1 38       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003b54:	30 3c       	mov	r12,3
80003b56:	f0 1f 00 0b 	mcall	80003b80 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003b5a:	30 0c       	mov	r12,0
80003b5c:	f0 1f 00 0b 	mcall	80003b88 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003b60:	c0 c8       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003b62:	30 1c       	mov	r12,1
80003b64:	f0 1f 00 09 	mcall	80003b88 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003b68:	c0 88       	rjmp	80003b78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003b6a:	30 0c       	mov	r12,0
80003b6c:	f0 1f 00 05 	mcall	80003b80 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003b70:	30 2c       	mov	r12,2
80003b72:	f0 1f 00 06 	mcall	80003b88 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003b76:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003b78:	2f fd       	sub	sp,-4
80003b7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b7e:	00 00       	add	r0,r0
80003b80:	80 00       	ld.sh	r0,r0[0x0]
80003b82:	39 64       	mov	r4,-106
80003b84:	80 00       	ld.sh	r0,r0[0x0]
80003b86:	39 84       	mov	r4,-104
80003b88:	80 00       	ld.sh	r0,r0[0x0]
80003b8a:	39 a4       	mov	r4,-102

80003b8c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003b8c:	eb cd 40 80 	pushm	r7,lr
80003b90:	1a 97       	mov	r7,sp
80003b92:	20 cd       	sub	sp,48
80003b94:	ef 4c ff d4 	st.w	r7[-44],r12
80003b98:	ef 4b ff d0 	st.w	r7[-48],r11
80003b9c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003ba0:	ef 48 ff dc 	st.w	r7[-36],r8
80003ba4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003ba8:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003bac:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003bb0:	58 18       	cp.w	r8,1
80003bb2:	c2 11       	brne	80003bf4 <ioport_set_pin_dir+0x68>
80003bb4:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003bb8:	ef 48 ff e0 	st.w	r7[-32],r8
80003bbc:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003bc0:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003bc4:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003bc8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003bca:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003bce:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003bd2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003bd4:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003bd8:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003bdc:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003be0:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003be4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003be8:	30 1a       	mov	r10,1
80003bea:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003bee:	f1 49 00 44 	st.w	r8[68],r9
80003bf2:	c2 48       	rjmp	80003c3a <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003bf4:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003bf8:	58 08       	cp.w	r8,0
80003bfa:	c2 01       	brne	80003c3a <ioport_set_pin_dir+0xae>
80003bfc:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003c00:	ef 48 ff f0 	st.w	r7[-16],r8
80003c04:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003c08:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003c0c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003c10:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003c12:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003c16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003c1a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003c1c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003c20:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003c24:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003c28:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003c2c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003c30:	30 1a       	mov	r10,1
80003c32:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003c36:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003c3a:	2f 4d       	sub	sp,-48
80003c3c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003c40 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003c40:	eb cd 40 80 	pushm	r7,lr
80003c44:	1a 97       	mov	r7,sp
80003c46:	20 2d       	sub	sp,8
80003c48:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003c4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003c50:	48 f9       	lddpc	r9,80003c8c <sleepmgr_lock_mode+0x4c>
80003c52:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003c56:	3f f8       	mov	r8,-1
80003c58:	f0 09 18 00 	cp.b	r9,r8
80003c5c:	c0 21       	brne	80003c60 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003c5e:	c0 08       	rjmp	80003c5e <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003c60:	f0 1f 00 0c 	mcall	80003c90 <sleepmgr_lock_mode+0x50>
80003c64:	18 98       	mov	r8,r12
80003c66:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80003c6a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003c6e:	48 89       	lddpc	r9,80003c8c <sleepmgr_lock_mode+0x4c>
80003c70:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003c74:	2f f9       	sub	r9,-1
80003c76:	5c 59       	castu.b	r9
80003c78:	48 5a       	lddpc	r10,80003c8c <sleepmgr_lock_mode+0x4c>
80003c7a:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80003c7e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003c82:	f0 1f 00 05 	mcall	80003c94 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003c86:	2f ed       	sub	sp,-8
80003c88:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c8c:	00 00       	add	r0,r0
80003c8e:	02 2c       	rsub	r12,r1
80003c90:	80 00       	ld.sh	r0,r0[0x0]
80003c92:	38 d0       	mov	r0,-115
80003c94:	80 00       	ld.sh	r0,r0[0x0]
80003c96:	39 10       	mov	r0,-111

80003c98 <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003c98:	eb cd 40 80 	pushm	r7,lr
80003c9c:	1a 97       	mov	r7,sp
80003c9e:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003ca0:	30 1b       	mov	r11,1
80003ca2:	31 bc       	mov	r12,27
80003ca4:	f0 1f 00 c1 	mcall	80003fa8 <motor_init+0x310>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003ca8:	30 1b       	mov	r11,1
80003caa:	31 ac       	mov	r12,26
80003cac:	f0 1f 00 bf 	mcall	80003fa8 <motor_init+0x310>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003cb0:	30 1b       	mov	r11,1
80003cb2:	31 6c       	mov	r12,22
80003cb4:	f0 1f 00 bd 	mcall	80003fa8 <motor_init+0x310>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003cb8:	30 1b       	mov	r11,1
80003cba:	31 5c       	mov	r12,21
80003cbc:	f0 1f 00 bb 	mcall	80003fa8 <motor_init+0x310>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003cc0:	fe 7c 50 00 	mov	r12,-45056
80003cc4:	f0 1f 00 ba 	mcall	80003fac <motor_init+0x314>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003cc8:	30 4b       	mov	r11,4
80003cca:	fe fc 02 e6 	ld.w	r12,pc[742]
80003cce:	f0 1f 00 ba 	mcall	80003fb4 <motor_init+0x31c>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80003cd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cd6:	30 29       	mov	r9,2
80003cd8:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003cdc:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003ce0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ce4:	30 19       	mov	r9,1
80003ce6:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80003cea:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003cee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cf2:	30 09       	mov	r9,0
80003cf4:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003cf8:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003cfc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d00:	30 09       	mov	r9,0
80003d02:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
80003d06:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80003d0a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d0e:	30 29       	mov	r9,2
80003d10:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80003d14:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80003d18:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d1c:	30 19       	mov	r9,1
80003d1e:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80003d22:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
80003d26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d2a:	30 09       	mov	r9,0
80003d2c:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80003d30:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80003d34:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d38:	30 09       	mov	r9,0
80003d3a:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80003d3e:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80003d42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d46:	30 09       	mov	r9,0
80003d48:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80003d4c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80003d50:	30 08       	mov	r8,0
80003d52:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
80003d56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d5a:	30 09       	mov	r9,0
80003d5c:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003d60:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003d64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d68:	30 09       	mov	r9,0
80003d6a:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003d6e:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003d72:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d76:	30 09       	mov	r9,0
80003d78:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003d7c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003d80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d84:	30 19       	mov	r9,1
80003d86:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80003d8a:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80003d8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d92:	30 09       	mov	r9,0
80003d94:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003d98:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80003d9c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003da0:	30 09       	mov	r9,0
80003da2:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80003da6:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80003daa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dae:	30 29       	mov	r9,2
80003db0:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80003db4:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003db8:	f0 1f 00 80 	mcall	80003fb8 <motor_init+0x320>
80003dbc:	18 99       	mov	r9,r12
80003dbe:	e0 68 4d d3 	mov	r8,19923
80003dc2:	ea 18 10 62 	orh	r8,0x1062
80003dc6:	f2 08 06 48 	mulu.d	r8,r9,r8
80003dca:	f2 08 16 07 	lsr	r8,r9,0x7
80003dce:	10 99       	mov	r9,r8
80003dd0:	4f b8       	lddpc	r8,80003fbc <motor_init+0x324>
80003dd2:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80003dd4:	4f a8       	lddpc	r8,80003fbc <motor_init+0x324>
80003dd6:	70 08       	ld.w	r8,r8[0x0]
80003dd8:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003ddc:	f2 08 00 08 	add	r8,r9,r8
80003de0:	a1 58       	asr	r8,0x1
80003de2:	10 99       	mov	r9,r8
80003de4:	4f 68       	lddpc	r8,80003fbc <motor_init+0x324>
80003de6:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003de8:	4f 58       	lddpc	r8,80003fbc <motor_init+0x324>
80003dea:	70 08       	ld.w	r8,r8[0x0]
80003dec:	f0 c9 ff fd 	sub	r9,r8,-3
80003df0:	58 08       	cp.w	r8,0
80003df2:	f2 08 17 50 	movlt	r8,r9
80003df6:	a3 48       	asr	r8,0x2
80003df8:	10 99       	mov	r9,r8
80003dfa:	4f 18       	lddpc	r8,80003fbc <motor_init+0x324>
80003dfc:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003dfe:	4f 08       	lddpc	r8,80003fbc <motor_init+0x324>
80003e00:	70 29       	ld.w	r9,r8[0x8]
80003e02:	4e f8       	lddpc	r8,80003fbc <motor_init+0x324>
80003e04:	70 18       	ld.w	r8,r8[0x4]
80003e06:	10 19       	sub	r9,r8
80003e08:	4e d8       	lddpc	r8,80003fbc <motor_init+0x324>
80003e0a:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003e0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e10:	30 29       	mov	r9,2
80003e12:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
80003e16:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
80003e1a:	ee c8 00 0c 	sub	r8,r7,12
80003e1e:	10 9b       	mov	r11,r8
80003e20:	fe 7c 50 00 	mov	r12,-45056
80003e24:	f0 1f 00 67 	mcall	80003fc0 <motor_init+0x328>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80003e28:	30 18       	mov	r8,1
80003e2a:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003e2e:	ee c8 00 0c 	sub	r8,r7,12
80003e32:	10 9b       	mov	r11,r8
80003e34:	fe 7c 50 00 	mov	r12,-45056
80003e38:	f0 1f 00 62 	mcall	80003fc0 <motor_init+0x328>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003e3c:	30 08       	mov	r8,0
80003e3e:	ef 48 ff fc 	st.w	r7[-4],r8
80003e42:	c0 e8       	rjmp	80003e5e <motor_init+0x1c6>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80003e44:	ee fa ff fc 	ld.w	r10,r7[-4]
80003e48:	4d d8       	lddpc	r8,80003fbc <motor_init+0x324>
80003e4a:	70 18       	ld.w	r8,r8[0x4]
80003e4c:	5c 88       	casts.h	r8
80003e4e:	4d e9       	lddpc	r9,80003fc4 <motor_init+0x32c>
80003e50:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003e54:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003e58:	2f f8       	sub	r8,-1
80003e5a:	ef 48 ff fc 	st.w	r7[-4],r8
80003e5e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003e62:	58 38       	cp.w	r8,3
80003e64:	fe 98 ff f0 	brls	80003e44 <motor_init+0x1ac>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003e68:	4d 58       	lddpc	r8,80003fbc <motor_init+0x324>
80003e6a:	70 08       	ld.w	r8,r8[0x0]
80003e6c:	5c 88       	casts.h	r8
80003e6e:	5c 78       	castu.h	r8
80003e70:	10 9a       	mov	r10,r8
80003e72:	30 0b       	mov	r11,0
80003e74:	fe 7c 50 00 	mov	r12,-45056
80003e78:	f0 1f 00 54 	mcall	80003fc8 <motor_init+0x330>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003e7c:	4d 08       	lddpc	r8,80003fbc <motor_init+0x324>
80003e7e:	70 08       	ld.w	r8,r8[0x0]
80003e80:	5c 88       	casts.h	r8
80003e82:	5c 78       	castu.h	r8
80003e84:	10 9a       	mov	r10,r8
80003e86:	30 1b       	mov	r11,1
80003e88:	fe 7c 50 00 	mov	r12,-45056
80003e8c:	f0 1f 00 4f 	mcall	80003fc8 <motor_init+0x330>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003e90:	4c b8       	lddpc	r8,80003fbc <motor_init+0x324>
80003e92:	70 18       	ld.w	r8,r8[0x4]
80003e94:	5c 88       	casts.h	r8
80003e96:	5c 78       	castu.h	r8
80003e98:	10 9a       	mov	r10,r8
80003e9a:	30 0b       	mov	r11,0
80003e9c:	fe 7c 50 00 	mov	r12,-45056
80003ea0:	f0 1f 00 4b 	mcall	80003fcc <motor_init+0x334>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003ea4:	4c 68       	lddpc	r8,80003fbc <motor_init+0x324>
80003ea6:	70 18       	ld.w	r8,r8[0x4]
80003ea8:	5c 88       	casts.h	r8
80003eaa:	5c 78       	castu.h	r8
80003eac:	10 9a       	mov	r10,r8
80003eae:	30 1b       	mov	r11,1
80003eb0:	fe 7c 50 00 	mov	r12,-45056
80003eb4:	f0 1f 00 46 	mcall	80003fcc <motor_init+0x334>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003eb8:	4c 18       	lddpc	r8,80003fbc <motor_init+0x324>
80003eba:	70 18       	ld.w	r8,r8[0x4]
80003ebc:	5c 88       	casts.h	r8
80003ebe:	5c 78       	castu.h	r8
80003ec0:	10 9a       	mov	r10,r8
80003ec2:	30 0b       	mov	r11,0
80003ec4:	fe 7c 50 00 	mov	r12,-45056
80003ec8:	f0 1f 00 42 	mcall	80003fd0 <motor_init+0x338>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003ecc:	4b c8       	lddpc	r8,80003fbc <motor_init+0x324>
80003ece:	70 18       	ld.w	r8,r8[0x4]
80003ed0:	5c 88       	casts.h	r8
80003ed2:	5c 78       	castu.h	r8
80003ed4:	10 9a       	mov	r10,r8
80003ed6:	30 1b       	mov	r11,1
80003ed8:	fe 7c 50 00 	mov	r12,-45056
80003edc:	f0 1f 00 3d 	mcall	80003fd0 <motor_init+0x338>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80003ee0:	30 0b       	mov	r11,0
80003ee2:	fe 7c 50 00 	mov	r12,-45056
80003ee6:	f0 1f 00 3c 	mcall	80003fd4 <motor_init+0x33c>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80003eea:	30 1b       	mov	r11,1
80003eec:	fe 7c 50 00 	mov	r12,-45056
80003ef0:	f0 1f 00 39 	mcall	80003fd4 <motor_init+0x33c>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80003ef4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003ef8:	30 09       	mov	r9,0
80003efa:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003efe:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
80003f02:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f06:	30 09       	mov	r9,0
80003f08:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
80003f0c:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80003f10:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f14:	30 09       	mov	r9,0
80003f16:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003f1a:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
80003f1e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f22:	30 19       	mov	r9,1
80003f24:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003f28:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
80003f2c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f30:	30 09       	mov	r9,0
80003f32:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003f36:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
80003f3a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f3e:	30 09       	mov	r9,0
80003f40:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
80003f44:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
80003f48:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f4c:	30 09       	mov	r9,0
80003f4e:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003f52:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
80003f56:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f5a:	30 09       	mov	r9,0
80003f5c:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80003f60:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
80003f64:	ee c8 00 10 	sub	r8,r7,16
80003f68:	10 9a       	mov	r10,r8
80003f6a:	30 0b       	mov	r11,0
80003f6c:	fe 7c 50 00 	mov	r12,-45056
80003f70:	f0 1f 00 1a 	mcall	80003fd8 <motor_init+0x340>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
80003f74:	ee c8 00 10 	sub	r8,r7,16
80003f78:	10 9a       	mov	r10,r8
80003f7a:	30 1b       	mov	r11,1
80003f7c:	fe 7c 50 00 	mov	r12,-45056
80003f80:	f0 1f 00 16 	mcall	80003fd8 <motor_init+0x340>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80003f84:	30 0a       	mov	r10,0
80003f86:	e0 6b 01 c0 	mov	r11,448
80003f8a:	49 5c       	lddpc	r12,80003fdc <motor_init+0x344>
80003f8c:	f0 1f 00 15 	mcall	80003fe0 <motor_init+0x348>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80003f90:	30 0a       	mov	r10,0
80003f92:	e0 6b 01 c1 	mov	r11,449
80003f96:	49 4c       	lddpc	r12,80003fe4 <motor_init+0x34c>
80003f98:	f0 1f 00 12 	mcall	80003fe0 <motor_init+0x348>
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_STDBY);
80003f9c:	30 3c       	mov	r12,3
80003f9e:	f0 1f 00 13 	mcall	80003fe8 <motor_init+0x350>
#endif
};
80003fa2:	2f cd       	sub	sp,-16
80003fa4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003fa8:	80 00       	ld.sh	r0,r0[0x0]
80003faa:	3b 8c       	mov	r12,-72
80003fac:	80 00       	ld.sh	r0,r0[0x0]
80003fae:	39 c4       	mov	r4,-100
80003fb0:	80 00       	ld.sh	r0,r0[0x0]
80003fb2:	74 38       	ld.w	r8,r10[0xc]
80003fb4:	80 00       	ld.sh	r0,r0[0x0]
80003fb6:	2c a8       	sub	r8,-54
80003fb8:	80 00       	ld.sh	r0,r0[0x0]
80003fba:	39 4c       	mov	r12,-108
80003fbc:	00 00       	add	r0,r0
80003fbe:	01 48       	ld.w	r8,--r0
80003fc0:	80 00       	ld.sh	r0,r0[0x0]
80003fc2:	5a 20       	cp.w	r0,-30
80003fc4:	00 00       	add	r0,r0
80003fc6:	01 58       	ld.sh	r8,--r0
80003fc8:	80 00       	ld.sh	r0,r0[0x0]
80003fca:	5c d8       	com	r8
80003fcc:	80 00       	ld.sh	r0,r0[0x0]
80003fce:	5b e8       	cp.w	r8,-2
80003fd0:	80 00       	ld.sh	r0,r0[0x0]
80003fd2:	5c 60       	casts.b	r0
80003fd4:	80 00       	ld.sh	r0,r0[0x0]
80003fd6:	5b 74       	cp.w	r4,-9
80003fd8:	80 00       	ld.sh	r0,r0[0x0]
80003fda:	58 38       	cp.w	r8,3
80003fdc:	80 00       	ld.sh	r0,r0[0x0]
80003fde:	3f ec       	mov	r12,-2
80003fe0:	80 00       	ld.sh	r0,r0[0x0]
80003fe2:	69 4c       	ld.w	r12,r4[0x50]
80003fe4:	80 00       	ld.sh	r0,r0[0x0]
80003fe6:	40 3c       	lddsp	r12,sp[0xc]
80003fe8:	80 00       	ld.sh	r0,r0[0x0]
80003fea:	3c 40       	mov	r0,-60

80003fec <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
80003fec:	eb cd 40 80 	pushm	r7,lr
80003ff0:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80003ff2:	48 f8       	lddpc	r8,8000402c <t_c1_rc_isr+0x40>
80003ff4:	90 38       	ld.sh	r8,r8[0x6]
80003ff6:	5c 88       	casts.h	r8
80003ff8:	5c 78       	castu.h	r8
80003ffa:	10 9a       	mov	r10,r8
80003ffc:	30 0b       	mov	r11,0
80003ffe:	fe 7c 50 00 	mov	r12,-45056
80004002:	f0 1f 00 0c 	mcall	80004030 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
80004006:	48 a8       	lddpc	r8,8000402c <t_c1_rc_isr+0x40>
80004008:	90 28       	ld.sh	r8,r8[0x4]
8000400a:	5c 88       	casts.h	r8
8000400c:	5c 78       	castu.h	r8
8000400e:	10 9a       	mov	r10,r8
80004010:	30 0b       	mov	r11,0
80004012:	fe 7c 50 00 	mov	r12,-45056
80004016:	f0 1f 00 08 	mcall	80004034 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
8000401a:	30 0b       	mov	r11,0
8000401c:	fe 7c 50 00 	mov	r12,-45056
80004020:	f0 1f 00 06 	mcall	80004038 <t_c1_rc_isr+0x4c>
}
80004024:	e3 cd 40 80 	ldm	sp++,r7,lr
80004028:	d6 03       	rete
8000402a:	00 00       	add	r0,r0
8000402c:	00 00       	add	r0,r0
8000402e:	01 58       	ld.sh	r8,--r0
80004030:	80 00       	ld.sh	r0,r0[0x0]
80004032:	5b e8       	cp.w	r8,-2
80004034:	80 00       	ld.sh	r0,r0[0x0]
80004036:	5c 60       	casts.b	r0
80004038:	80 00       	ld.sh	r0,r0[0x0]
8000403a:	5b ae       	cp.w	lr,-6

8000403c <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
8000403c:	eb cd 40 80 	pushm	r7,lr
80004040:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
80004042:	48 f8       	lddpc	r8,8000407c <t_c2_rc_isr+0x40>
80004044:	90 18       	ld.sh	r8,r8[0x2]
80004046:	5c 88       	casts.h	r8
80004048:	5c 78       	castu.h	r8
8000404a:	10 9a       	mov	r10,r8
8000404c:	30 1b       	mov	r11,1
8000404e:	fe 7c 50 00 	mov	r12,-45056
80004052:	f0 1f 00 0c 	mcall	80004080 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
80004056:	48 a8       	lddpc	r8,8000407c <t_c2_rc_isr+0x40>
80004058:	90 08       	ld.sh	r8,r8[0x0]
8000405a:	5c 88       	casts.h	r8
8000405c:	5c 78       	castu.h	r8
8000405e:	10 9a       	mov	r10,r8
80004060:	30 1b       	mov	r11,1
80004062:	fe 7c 50 00 	mov	r12,-45056
80004066:	f0 1f 00 08 	mcall	80004084 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000406a:	30 1b       	mov	r11,1
8000406c:	fe 7c 50 00 	mov	r12,-45056
80004070:	f0 1f 00 06 	mcall	80004088 <t_c2_rc_isr+0x4c>
}
80004074:	e3 cd 40 80 	ldm	sp++,r7,lr
80004078:	d6 03       	rete
8000407a:	00 00       	add	r0,r0
8000407c:	00 00       	add	r0,r0
8000407e:	01 58       	ld.sh	r8,--r0
80004080:	80 00       	ld.sh	r0,r0[0x0]
80004082:	5b e8       	cp.w	r8,-2
80004084:	80 00       	ld.sh	r0,r0[0x0]
80004086:	5c 60       	casts.b	r0
80004088:	80 00       	ld.sh	r0,r0[0x0]
8000408a:	5b ae       	cp.w	lr,-6

8000408c <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
8000408c:	eb cd 40 80 	pushm	r7,lr
80004090:	1a 97       	mov	r7,sp
80004092:	20 1d       	sub	sp,4
80004094:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
80004098:	30 09       	mov	r9,0
8000409a:	ef 49 ff fc 	st.w	r7[-4],r9
8000409e:	c3 e8       	rjmp	8000411a <set_motor_speeds+0x8e>
	{
		if (motor_speeds.position[i] != -1)
800040a0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040a4:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800040a8:	5b f9       	cp.w	r9,-1
800040aa:	c3 30       	breq	80004110 <set_motor_speeds+0x84>
		{
			if (motor_speeds.position[i] < 0) // check underflow
800040ac:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040b0:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800040b4:	58 09       	cp.w	r9,0
800040b6:	c0 a4       	brge	800040ca <set_motor_speeds+0x3e>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
800040b8:	ee fb ff fc 	ld.w	r11,r7[-4]
800040bc:	49 c9       	lddpc	r9,8000412c <set_motor_speeds+0xa0>
800040be:	72 19       	ld.w	r9,r9[0x4]
800040c0:	5c 89       	casts.h	r9
800040c2:	49 ca       	lddpc	r10,80004130 <set_motor_speeds+0xa4>
800040c4:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
800040c8:	c2 48       	rjmp	80004110 <set_motor_speeds+0x84>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
800040ca:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040ce:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800040d2:	49 79       	lddpc	r9,8000412c <set_motor_speeds+0xa0>
800040d4:	72 39       	ld.w	r9,r9[0xc]
800040d6:	12 3a       	cp.w	r10,r9
800040d8:	e0 8a 00 0b 	brle	800040ee <set_motor_speeds+0x62>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
800040dc:	ee fb ff fc 	ld.w	r11,r7[-4]
800040e0:	49 39       	lddpc	r9,8000412c <set_motor_speeds+0xa0>
800040e2:	72 29       	ld.w	r9,r9[0x8]
800040e4:	5c 89       	casts.h	r9
800040e6:	49 3a       	lddpc	r10,80004130 <set_motor_speeds+0xa4>
800040e8:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
800040ec:	c1 28       	rjmp	80004110 <set_motor_speeds+0x84>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
800040ee:	ee fb ff fc 	ld.w	r11,r7[-4]
800040f2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040f6:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800040fa:	f5 d9 b0 10 	bfexts	r10,r9,0x0,0x10
800040fe:	48 c9       	lddpc	r9,8000412c <set_motor_speeds+0xa0>
80004100:	72 19       	ld.w	r9,r9[0x4]
80004102:	5c 89       	casts.h	r9
80004104:	f4 09 00 09 	add	r9,r10,r9
80004108:	5c 89       	casts.h	r9
8000410a:	48 aa       	lddpc	r10,80004130 <set_motor_speeds+0xa4>
8000410c:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
80004110:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004114:	2f f9       	sub	r9,-1
80004116:	ef 49 ff fc 	st.w	r7[-4],r9
8000411a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000411e:	58 39       	cp.w	r9,3
80004120:	fe 98 ff c0 	brls	800040a0 <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
80004124:	2f fd       	sub	sp,-4
80004126:	e3 cd 80 80 	ldm	sp++,r7,pc
8000412a:	00 00       	add	r0,r0
8000412c:	00 00       	add	r0,r0
8000412e:	01 48       	ld.w	r8,--r0
80004130:	00 00       	add	r0,r0
80004132:	01 58       	ld.sh	r8,--r0

80004134 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80004134:	eb cd 40 80 	pushm	r7,lr
80004138:	1a 97       	mov	r7,sp
8000413a:	20 cd       	sub	sp,48
8000413c:	ef 4c ff d4 	st.w	r7[-44],r12
80004140:	16 98       	mov	r8,r11
80004142:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80004146:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000414a:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000414e:	ef 49 ff dc 	st.w	r7[-36],r9
80004152:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80004156:	ef 39 ff db 	ld.ub	r9,r7[-37]
8000415a:	30 08       	mov	r8,0
8000415c:	f0 09 18 00 	cp.b	r9,r8
80004160:	c2 10       	breq	800041a2 <ioport_set_pin_level+0x6e>
80004162:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004166:	ef 48 ff e0 	st.w	r7[-32],r8
8000416a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000416e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004172:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004176:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004178:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000417c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004180:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004182:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004186:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000418a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000418e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004192:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004196:	30 1a       	mov	r10,1
80004198:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000419c:	f1 49 00 54 	st.w	r8[84],r9
800041a0:	c2 08       	rjmp	800041e0 <ioport_set_pin_level+0xac>
800041a2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800041a6:	ef 48 ff f0 	st.w	r7[-16],r8
800041aa:	ee f8 ff f0 	ld.w	r8,r7[-16]
800041ae:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800041b2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800041b6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800041b8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800041bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800041c0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800041c2:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800041c6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800041ca:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800041ce:	ee f9 ff fc 	ld.w	r9,r7[-4]
800041d2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800041d6:	30 1a       	mov	r10,1
800041d8:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800041dc:	f1 49 00 58 	st.w	r8[88],r9
}
800041e0:	2f 4d       	sub	sp,-48
800041e2:	e3 cd 80 80 	ldm	sp++,r7,pc

800041e6 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
800041e6:	eb cd 40 80 	pushm	r7,lr
800041ea:	1a 97       	mov	r7,sp
800041ec:	20 6d       	sub	sp,24
800041ee:	ef 4c ff e8 	st.w	r7[-24],r12
800041f2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800041f6:	ef 48 ff ec 	st.w	r7[-20],r8
800041fa:	ee f8 ff ec 	ld.w	r8,r7[-20]
800041fe:	ef 48 ff f0 	st.w	r7[-16],r8
80004202:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004206:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000420a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000420e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004210:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004214:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004218:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000421a:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
8000421e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004222:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004226:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000422a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000422e:	30 1a       	mov	r10,1
80004230:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80004234:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80004238:	2f ad       	sub	sp,-24
8000423a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000423e:	d7 03       	nop

80004240 <pid_init>:
#endif	

int_fast32_t volatile act_time = 0;

void pid_init(void)
{
80004240:	eb cd 40 80 	pushm	r7,lr
80004244:	1a 97       	mov	r7,sp
		test_set.p = 1;
		test_set.i = 1000;
		test_set.d = 10;
		ioport_set_pin_mode(GPIO_PB18,IOPORT_MODE_PULLUP);
	#endif
	act_time = (int_fast32_t) ast_get_per_time_ms(AST_PIR_PID_PRESCALSER);
80004246:	30 ac       	mov	r12,10
80004248:	f0 1f 00 07 	mcall	80004264 <pid_init+0x24>
8000424c:	18 98       	mov	r8,r12
8000424e:	10 99       	mov	r9,r8
80004250:	48 68       	lddpc	r8,80004268 <pid_init+0x28>
80004252:	91 09       	st.w	r8[0x0],r9
	ast_set_periodic_interrupt(AST_RTC,AST_PIR_PID_PRESCALSER,AST_PIR_PID);
80004254:	30 0a       	mov	r10,0
80004256:	30 ab       	mov	r11,10
80004258:	fe 7c 18 00 	mov	r12,-59392
8000425c:	f0 1f 00 04 	mcall	8000426c <pid_init+0x2c>
}
80004260:	e3 cd 80 80 	ldm	sp++,r7,pc
80004264:	80 00       	ld.sh	r0,r0[0x0]
80004266:	26 b0       	sub	r0,107
80004268:	00 00       	add	r0,r0
8000426a:	00 0c       	add	r12,r0
8000426c:	80 00       	ld.sh	r0,r0[0x0]
8000426e:	27 5c       	sub	r12,117

80004270 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80004270:	eb cd 40 80 	pushm	r7,lr
80004274:	1a 97       	mov	r7,sp
80004276:	20 6d       	sub	sp,24
80004278:	ee c8 ff f8 	sub	r8,r7,-8
8000427c:	ef 4c ff f0 	st.w	r7[-16],r12
80004280:	ef 4b ff ec 	st.w	r7[-20],r11
80004284:	ef 4a ff e8 	st.w	r7[-24],r10
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
80004288:	ee fa ff f0 	ld.w	r10,r7[-16]
8000428c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004290:	f4 09 01 09 	sub	r9,r10,r9
80004294:	ef 49 ff f4 	st.w	r7[-12],r9
	
	if(abs(e) > 180*16)
80004298:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000429c:	ef 49 ff fc 	st.w	r7[-4],r9
800042a0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042a4:	5c 49       	abs	r9
800042a6:	ef 49 ff fc 	st.w	r7[-4],r9
800042aa:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042ae:	e0 49 0b 40 	cp.w	r9,2880
800042b2:	e0 8a 00 14 	brle	800042da <calculate_actuating_variable+0x6a>
	{
		e += (w>x)?(-360*16):(360*16);
800042b6:	ee fa ff f0 	ld.w	r10,r7[-16]
800042ba:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042be:	12 3a       	cp.w	r10,r9
800042c0:	e0 8a 00 05 	brle	800042ca <calculate_actuating_variable+0x5a>
800042c4:	fe 79 e9 80 	mov	r9,-5760
800042c8:	c0 38       	rjmp	800042ce <calculate_actuating_variable+0x5e>
800042ca:	e0 69 16 80 	mov	r9,5760
800042ce:	ee fa ff f4 	ld.w	r10,r7[-12]
800042d2:	f4 09 00 09 	add	r9,r10,r9
800042d6:	ef 49 ff f4 	st.w	r7[-12],r9
	}

	//e = e << PID_SHIFT_AMOUNT;
	
	if(_tmp->wind_up == WIND_UP_OFF) _tmp->e_int += e;
800042da:	ee f9 ff e8 	ld.w	r9,r7[-24]
800042de:	72 29       	ld.w	r9,r9[0x8]
800042e0:	58 09       	cp.w	r9,0
800042e2:	c0 b1       	brne	800042f8 <calculate_actuating_variable+0x88>
800042e4:	ee f9 ff e8 	ld.w	r9,r7[-24]
800042e8:	72 1a       	ld.w	r10,r9[0x4]
800042ea:	ee f9 ff f4 	ld.w	r9,r7[-12]
800042ee:	12 0a       	add	r10,r9
800042f0:	ee f9 ff e8 	ld.w	r9,r7[-24]
800042f4:	93 1a       	st.w	r9[0x4],r10
800042f6:	c2 78       	rjmp	80004344 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_NEG && e > 0) _tmp->e_int += e;
800042f8:	ee f9 ff e8 	ld.w	r9,r7[-24]
800042fc:	72 29       	ld.w	r9,r9[0x8]
800042fe:	58 29       	cp.w	r9,2
80004300:	c1 01       	brne	80004320 <calculate_actuating_variable+0xb0>
80004302:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004306:	58 09       	cp.w	r9,0
80004308:	e0 8a 00 0c 	brle	80004320 <calculate_actuating_variable+0xb0>
8000430c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004310:	72 1a       	ld.w	r10,r9[0x4]
80004312:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004316:	12 0a       	add	r10,r9
80004318:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000431c:	93 1a       	st.w	r9[0x4],r10
8000431e:	c1 38       	rjmp	80004344 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_POS && e < 0) _tmp->e_int += e;
80004320:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004324:	72 29       	ld.w	r9,r9[0x8]
80004326:	58 19       	cp.w	r9,1
80004328:	c0 e1       	brne	80004344 <calculate_actuating_variable+0xd4>
8000432a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000432e:	58 09       	cp.w	r9,0
80004330:	c0 a4       	brge	80004344 <calculate_actuating_variable+0xd4>
80004332:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004336:	72 1a       	ld.w	r10,r9[0x4]
80004338:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000433c:	12 0a       	add	r10,r9
8000433e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004342:	93 1a       	st.w	r9[0x4],r10
	
		
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
80004344:	70 0a       	ld.w	r10,r8[0x0]
80004346:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000434a:	f4 09 02 49 	mul	r9,r10,r9
8000434e:	ef 49 ff f8 	st.w	r7[-8],r9
	if (_set.i != 0) y += (_tmp->e_int * act_time) / _set.i;
80004352:	70 19       	ld.w	r9,r8[0x4]
80004354:	58 09       	cp.w	r9,0
80004356:	c1 30       	breq	8000437c <calculate_actuating_variable+0x10c>
80004358:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000435c:	72 1a       	ld.w	r10,r9[0x4]
8000435e:	4a 29       	lddpc	r9,800043e4 <calculate_actuating_variable+0x174>
80004360:	72 09       	ld.w	r9,r9[0x0]
80004362:	f4 09 02 49 	mul	r9,r10,r9
80004366:	70 1a       	ld.w	r10,r8[0x4]
80004368:	f2 0a 0d 0a 	divu	r10,r9,r10
8000436c:	14 99       	mov	r9,r10
8000436e:	12 9a       	mov	r10,r9
80004370:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004374:	f4 09 00 09 	add	r9,r10,r9
80004378:	ef 49 ff f8 	st.w	r7[-8],r9
	y += _set.d *(e - _tmp->e_old)/act_time;
8000437c:	70 29       	ld.w	r9,r8[0x8]
8000437e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004382:	70 08       	ld.w	r8,r8[0x0]
80004384:	ee fa ff f4 	ld.w	r10,r7[-12]
80004388:	f4 08 01 08 	sub	r8,r10,r8
8000438c:	f2 08 02 48 	mul	r8,r9,r8
80004390:	49 59       	lddpc	r9,800043e4 <calculate_actuating_variable+0x174>
80004392:	72 09       	ld.w	r9,r9[0x0]
80004394:	f0 09 0d 08 	divu	r8,r8,r9
80004398:	10 99       	mov	r9,r8
8000439a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000439e:	f2 08 00 08 	add	r8,r9,r8
800043a2:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->wind_up = (y >= esc_timer_values.max_motorspeed)?WIND_UP_POS:(y <= 0)?WIND_UP_NEG:WIND_UP_OFF;
800043a6:	49 18       	lddpc	r8,800043e8 <calculate_actuating_variable+0x178>
800043a8:	70 39       	ld.w	r9,r8[0xc]
800043aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043ae:	10 39       	cp.w	r9,r8
800043b0:	e0 8a 00 0b 	brle	800043c6 <calculate_actuating_variable+0x156>
800043b4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043b8:	58 08       	cp.w	r8,0
800043ba:	e0 89 00 04 	brgt	800043c2 <calculate_actuating_variable+0x152>
800043be:	30 28       	mov	r8,2
800043c0:	c0 28       	rjmp	800043c4 <calculate_actuating_variable+0x154>
800043c2:	30 08       	mov	r8,0
800043c4:	c0 28       	rjmp	800043c8 <calculate_actuating_variable+0x158>
800043c6:	30 18       	mov	r8,1
800043c8:	ee f9 ff e8 	ld.w	r9,r7[-24]
800043cc:	93 28       	st.w	r9[0x8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
800043ce:	ee f8 ff e8 	ld.w	r8,r7[-24]
800043d2:	ee f9 ff f4 	ld.w	r9,r7[-12]
800043d6:	91 09       	st.w	r8[0x0],r9

	return y; // >> PID_SHIFT_AMOUNT;
800043d8:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
800043dc:	10 9c       	mov	r12,r8
800043de:	2f ad       	sub	sp,-24
800043e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800043e4:	00 00       	add	r0,r0
800043e6:	00 0c       	add	r12,r0
800043e8:	00 00       	add	r0,r0
800043ea:	01 48       	ld.w	r8,--r0

800043ec <pid_control>:
	
void pid_control()
{
800043ec:	eb cd 40 c0 	pushm	r6-r7,lr
800043f0:	1a 97       	mov	r7,sp
800043f2:	20 9d       	sub	sp,36
	ioport_toggle_pin_level(LED_B_SENS);
800043f4:	30 ec       	mov	r12,14
800043f6:	f0 1f 00 86 	mcall	8000460c <pid_control+0x220>
	ioport_set_pin_level(GPIO_PA25, HIGH);
800043fa:	30 1b       	mov	r11,1
800043fc:	31 9c       	mov	r12,25
800043fe:	f0 1f 00 85 	mcall	80004610 <pid_control+0x224>
		speed.position[MOTOR_POS_FL] = test_tmp.wind_up;
		speed.position[MOTOR_POS_FR] = test_w;
		speed.position[MOTOR_POS_BL] = a;
		speed.position[MOTOR_POS_BR] = test_tmp.e_int;
	#else
		sensor_euler =  sensor_read_euler();
80004402:	fe f6 02 12 	ld.w	r6,pc[530]
80004406:	ee c8 00 24 	sub	r8,r7,36
8000440a:	10 9c       	mov	r12,r8
8000440c:	f0 1f 00 83 	mcall	80004618 <pid_control+0x22c>
80004410:	0c 98       	mov	r8,r6
80004412:	ee c9 00 24 	sub	r9,r7,36
80004416:	30 6a       	mov	r10,6
80004418:	12 9b       	mov	r11,r9
8000441a:	10 9c       	mov	r12,r8
8000441c:	f0 1f 00 80 	mcall	8000461c <pid_control+0x230>
		struct bno055_euler_t volatile y = {0,0,0};
80004420:	30 08       	mov	r8,0
80004422:	ef 58 ff ea 	st.h	r7[-22],r8
80004426:	30 08       	mov	r8,0
80004428:	ef 58 ff ec 	st.h	r7[-20],r8
8000442c:	30 08       	mov	r8,0
8000442e:	ef 58 ff ee 	st.h	r7[-18],r8
		
		//throttle constant for the controller
		uint_fast32_t volatile _thr = 0;
80004432:	30 08       	mov	r8,0
80004434:	ef 48 ff e4 	st.w	r7[-28],r8
		static volatile pid_tmp r_tmp = {0,0,false};
	//	static pid_tmp thr_tmp = {0,0};
	
	
		//calculate all actuating variables 
		y.p = calculate_actuating_variable(set.pid_pitch, (app_euler.p<0)?app_euler.p+360*16:app_euler.p, (sensor_euler.p<0)?sensor_euler.p+360*16:sensor_euler.p, &p_tmp);
80004438:	4f 78       	lddpc	r8,80004614 <pid_control+0x228>
8000443a:	90 28       	ld.sh	r8,r8[0x4]
8000443c:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004440:	30 08       	mov	r8,0
80004442:	f0 09 19 00 	cp.h	r9,r8
80004446:	c0 74       	brge	80004454 <pid_control+0x68>
80004448:	4f 38       	lddpc	r8,80004614 <pid_control+0x228>
8000444a:	90 28       	ld.sh	r8,r8[0x4]
8000444c:	5c 88       	casts.h	r8
8000444e:	f0 cb e9 80 	sub	r11,r8,-5760
80004452:	c0 58       	rjmp	8000445c <pid_control+0x70>
80004454:	4f 08       	lddpc	r8,80004614 <pid_control+0x228>
80004456:	90 28       	ld.sh	r8,r8[0x4]
80004458:	5c 88       	casts.h	r8
8000445a:	10 9b       	mov	r11,r8
8000445c:	4f 18       	lddpc	r8,80004620 <pid_control+0x234>
8000445e:	90 28       	ld.sh	r8,r8[0x4]
80004460:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004464:	30 08       	mov	r8,0
80004466:	f0 09 19 00 	cp.h	r9,r8
8000446a:	c0 74       	brge	80004478 <pid_control+0x8c>
8000446c:	4e d8       	lddpc	r8,80004620 <pid_control+0x234>
8000446e:	90 28       	ld.sh	r8,r8[0x4]
80004470:	5c 88       	casts.h	r8
80004472:	f0 cc e9 80 	sub	r12,r8,-5760
80004476:	c0 58       	rjmp	80004480 <pid_control+0x94>
80004478:	4e a8       	lddpc	r8,80004620 <pid_control+0x234>
8000447a:	90 28       	ld.sh	r8,r8[0x4]
8000447c:	5c 88       	casts.h	r8
8000447e:	10 9c       	mov	r12,r8
80004480:	4e 98       	lddpc	r8,80004624 <pid_control+0x238>
80004482:	20 3d       	sub	sp,12
80004484:	1a 99       	mov	r9,sp
80004486:	12 9a       	mov	r10,r9
80004488:	f0 ce ff f0 	sub	lr,r8,-16
8000448c:	fc e8 00 00 	ld.d	r8,lr[0]
80004490:	f4 e9 00 00 	st.d	r10[0],r8
80004494:	7c 28       	ld.w	r8,lr[0x8]
80004496:	95 28       	st.w	r10[0x8],r8
80004498:	4e 4a       	lddpc	r10,80004628 <pid_control+0x23c>
8000449a:	f0 1f 00 65 	mcall	8000462c <pid_control+0x240>
8000449e:	2f dd       	sub	sp,-12
800044a0:	18 98       	mov	r8,r12
800044a2:	5c 88       	casts.h	r8
800044a4:	ef 58 ff ee 	st.h	r7[-18],r8
		y.r = calculate_actuating_variable(set.pid_roll, app_euler.r, sensor_euler.r, &r_tmp);
800044a8:	4d b8       	lddpc	r8,80004614 <pid_control+0x228>
800044aa:	90 18       	ld.sh	r8,r8[0x2]
800044ac:	5c 88       	casts.h	r8
800044ae:	10 9e       	mov	lr,r8
800044b0:	4d c8       	lddpc	r8,80004620 <pid_control+0x234>
800044b2:	90 18       	ld.sh	r8,r8[0x2]
800044b4:	5c 88       	casts.h	r8
800044b6:	10 9c       	mov	r12,r8
800044b8:	4d b8       	lddpc	r8,80004624 <pid_control+0x238>
800044ba:	20 3d       	sub	sp,12
800044bc:	1a 99       	mov	r9,sp
800044be:	12 9a       	mov	r10,r9
800044c0:	f0 cb ff e4 	sub	r11,r8,-28
800044c4:	f6 e8 00 00 	ld.d	r8,r11[0]
800044c8:	f4 e9 00 00 	st.d	r10[0],r8
800044cc:	76 28       	ld.w	r8,r11[0x8]
800044ce:	95 28       	st.w	r10[0x8],r8
800044d0:	4d 8a       	lddpc	r10,80004630 <pid_control+0x244>
800044d2:	1c 9b       	mov	r11,lr
800044d4:	f0 1f 00 56 	mcall	8000462c <pid_control+0x240>
800044d8:	2f dd       	sub	sp,-12
800044da:	18 98       	mov	r8,r12
800044dc:	5c 88       	casts.h	r8
800044de:	ef 58 ff ec 	st.h	r7[-20],r8
		y.h = calculate_actuating_variable(set.pid_yaw, app_euler.h, sensor_euler.h, &h_tmp);
800044e2:	4c d8       	lddpc	r8,80004614 <pid_control+0x228>
800044e4:	90 08       	ld.sh	r8,r8[0x0]
800044e6:	5c 88       	casts.h	r8
800044e8:	10 9e       	mov	lr,r8
800044ea:	4c e8       	lddpc	r8,80004620 <pid_control+0x234>
800044ec:	90 08       	ld.sh	r8,r8[0x0]
800044ee:	5c 88       	casts.h	r8
800044f0:	10 9c       	mov	r12,r8
800044f2:	4c d8       	lddpc	r8,80004624 <pid_control+0x238>
800044f4:	20 3d       	sub	sp,12
800044f6:	1a 99       	mov	r9,sp
800044f8:	12 9a       	mov	r10,r9
800044fa:	f0 cb ff fc 	sub	r11,r8,-4
800044fe:	f6 e8 00 00 	ld.d	r8,r11[0]
80004502:	f4 e9 00 00 	st.d	r10[0],r8
80004506:	76 28       	ld.w	r8,r11[0x8]
80004508:	95 28       	st.w	r10[0x8],r8
8000450a:	4c ba       	lddpc	r10,80004634 <pid_control+0x248>
8000450c:	1c 9b       	mov	r11,lr
8000450e:	f0 1f 00 48 	mcall	8000462c <pid_control+0x240>
80004512:	2f dd       	sub	sp,-12
80004514:	18 98       	mov	r8,r12
80004516:	5c 88       	casts.h	r8
80004518:	ef 58 ff ea 	st.h	r7[-22],r8
		//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	
		//Add all actuating variables to the motor speeds
		int_fast32_t _esc0 =	 y.r	+	 y.h	+	-y.p	+	throotle;
8000451c:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004520:	5c 88       	casts.h	r8
80004522:	10 99       	mov	r9,r8
80004524:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80004528:	5c 88       	casts.h	r8
8000452a:	10 09       	add	r9,r8
8000452c:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004530:	5c 88       	casts.h	r8
80004532:	f2 08 01 08 	sub	r8,r9,r8
80004536:	10 99       	mov	r9,r8
80004538:	4c 08       	lddpc	r8,80004638 <pid_control+0x24c>
8000453a:	70 08       	ld.w	r8,r8[0x0]
8000453c:	f2 08 00 08 	add	r8,r9,r8
80004540:	ef 48 ff f0 	st.w	r7[-16],r8
		int_fast32_t _esc1 =	-y.r	+	-y.h	+	-y.p	+	throotle;
80004544:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004548:	5c 88       	casts.h	r8
8000454a:	f0 09 11 00 	rsub	r9,r8,0
8000454e:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80004552:	5c 88       	casts.h	r8
80004554:	10 19       	sub	r9,r8
80004556:	ef 08 ff ee 	ld.sh	r8,r7[-18]
8000455a:	5c 88       	casts.h	r8
8000455c:	f2 08 01 08 	sub	r8,r9,r8
80004560:	10 99       	mov	r9,r8
80004562:	4b 68       	lddpc	r8,80004638 <pid_control+0x24c>
80004564:	70 08       	ld.w	r8,r8[0x0]
80004566:	f2 08 00 08 	add	r8,r9,r8
8000456a:	ef 48 ff f4 	st.w	r7[-12],r8
		int_fast32_t _esc2 =	 y.r	+	-y.h	+	 y.p	+	throotle;
8000456e:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004572:	5c 88       	casts.h	r8
80004574:	10 99       	mov	r9,r8
80004576:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000457a:	5c 88       	casts.h	r8
8000457c:	10 19       	sub	r9,r8
8000457e:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004582:	5c 88       	casts.h	r8
80004584:	f2 08 00 08 	add	r8,r9,r8
80004588:	10 99       	mov	r9,r8
8000458a:	4a c8       	lddpc	r8,80004638 <pid_control+0x24c>
8000458c:	70 08       	ld.w	r8,r8[0x0]
8000458e:	f2 08 00 08 	add	r8,r9,r8
80004592:	ef 48 ff f8 	st.w	r7[-8],r8
		int_fast32_t _esc3 =	-y.r	+	 y.h	+	 y.p	+	throotle;
80004596:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000459a:	5c 88       	casts.h	r8
8000459c:	10 99       	mov	r9,r8
8000459e:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800045a2:	5c 88       	casts.h	r8
800045a4:	10 19       	sub	r9,r8
800045a6:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800045aa:	5c 88       	casts.h	r8
800045ac:	f2 08 00 08 	add	r8,r9,r8
800045b0:	10 99       	mov	r9,r8
800045b2:	4a 28       	lddpc	r8,80004638 <pid_control+0x24c>
800045b4:	70 08       	ld.w	r8,r8[0x0]
800045b6:	f2 08 00 08 	add	r8,r9,r8
800045ba:	ef 48 ff fc 	st.w	r7[-4],r8
	
		//TODO: check
	
		speed.position[MOTOR_POS_FL] = _esc0;
800045be:	4a 08       	lddpc	r8,8000463c <pid_control+0x250>
800045c0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800045c4:	91 09       	st.w	r8[0x0],r9
		speed.position[MOTOR_POS_FR] = _esc1;
800045c6:	49 e8       	lddpc	r8,8000463c <pid_control+0x250>
800045c8:	ee f9 ff f4 	ld.w	r9,r7[-12]
800045cc:	91 19       	st.w	r8[0x4],r9
		speed.position[MOTOR_POS_BL] = _esc2;
800045ce:	49 c8       	lddpc	r8,8000463c <pid_control+0x250>
800045d0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800045d4:	91 29       	st.w	r8[0x8],r9
		speed.position[MOTOR_POS_BR] = _esc3;
800045d6:	49 a8       	lddpc	r8,8000463c <pid_control+0x250>
800045d8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800045dc:	91 39       	st.w	r8[0xc],r9
		
	#endif
	set_motor_speeds(speed);
800045de:	49 89       	lddpc	r9,8000463c <pid_control+0x250>
800045e0:	20 4d       	sub	sp,16
800045e2:	1a 98       	mov	r8,sp
800045e4:	20 08       	sub	r8,0
800045e6:	20 09       	sub	r9,0
800045e8:	72 0a       	ld.w	r10,r9[0x0]
800045ea:	91 0a       	st.w	r8[0x0],r10
800045ec:	72 1a       	ld.w	r10,r9[0x4]
800045ee:	91 1a       	st.w	r8[0x4],r10
800045f0:	72 2a       	ld.w	r10,r9[0x8]
800045f2:	91 2a       	st.w	r8[0x8],r10
800045f4:	72 39       	ld.w	r9,r9[0xc]
800045f6:	91 39       	st.w	r8[0xc],r9
800045f8:	f0 1f 00 12 	mcall	80004640 <pid_control+0x254>
800045fc:	2f cd       	sub	sp,-16
	ioport_set_pin_level(GPIO_PA25, LOW);
800045fe:	30 0b       	mov	r11,0
80004600:	31 9c       	mov	r12,25
80004602:	f0 1f 00 04 	mcall	80004610 <pid_control+0x224>
}
80004606:	2f 7d       	sub	sp,-36
80004608:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000460c:	80 00       	ld.sh	r0,r0[0x0]
8000460e:	41 e6       	lddsp	r6,sp[0x78]
80004610:	80 00       	ld.sh	r0,r0[0x0]
80004612:	41 34       	lddsp	r4,sp[0x4c]
80004614:	00 00       	add	r0,r0
80004616:	01 2e       	ld.uh	lr,r0++
80004618:	80 00       	ld.sh	r0,r0[0x0]
8000461a:	52 dc       	stdsp	sp[0xb4],r12
8000461c:	80 00       	ld.sh	r0,r0[0x0]
8000461e:	6f d0       	ld.w	r0,r7[0x74]
80004620:	00 00       	add	r0,r0
80004622:	01 28       	ld.uh	r8,r0++
80004624:	00 00       	add	r0,r0
80004626:	01 e0       	ld.ub	r0,r0[0x6]
80004628:	00 00       	add	r0,r0
8000462a:	00 10       	sub	r0,r0
8000462c:	80 00       	ld.sh	r0,r0[0x0]
8000462e:	42 70       	lddsp	r0,sp[0x9c]
80004630:	00 00       	add	r0,r0
80004632:	00 1c       	sub	r12,r0
80004634:	00 00       	add	r0,r0
80004636:	00 28       	rsub	r8,r0
80004638:	00 00       	add	r0,r0
8000463a:	01 34       	ld.ub	r4,r0++
8000463c:	00 00       	add	r0,r0
8000463e:	01 38       	ld.ub	r8,r0++
80004640:	80 00       	ld.sh	r0,r0[0x0]
80004642:	40 8c       	lddsp	r12,sp[0x20]

80004644 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80004644:	eb cd 40 80 	pushm	r7,lr
80004648:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
8000464a:	e0 68 0e 00 	mov	r8,3584
8000464e:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80004652:	10 9c       	mov	r12,r8
80004654:	e3 cd 80 80 	ldm	sp++,r7,pc

80004658 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80004658:	eb cd 40 80 	pushm	r7,lr
8000465c:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
8000465e:	f0 1f 00 04 	mcall	8000466c <sysclk_get_cpu_hz+0x14>
80004662:	18 98       	mov	r8,r12
80004664:	a3 88       	lsr	r8,0x2
}
80004666:	10 9c       	mov	r12,r8
80004668:	e3 cd 80 80 	ldm	sp++,r7,pc
8000466c:	80 00       	ld.sh	r0,r0[0x0]
8000466e:	46 44       	lddsp	r4,sp[0x190]

80004670 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80004670:	eb cd 40 80 	pushm	r7,lr
80004674:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80004676:	f0 1f 00 04 	mcall	80004684 <sysclk_get_pba_hz+0x14>
8000467a:	18 98       	mov	r8,r12
8000467c:	a3 88       	lsr	r8,0x2
}
8000467e:	10 9c       	mov	r12,r8
80004680:	e3 cd 80 80 	ldm	sp++,r7,pc
80004684:	80 00       	ld.sh	r0,r0[0x0]
80004686:	46 44       	lddsp	r4,sp[0x190]

80004688 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80004688:	eb cd 40 80 	pushm	r7,lr
8000468c:	1a 97       	mov	r7,sp
8000468e:	20 1d       	sub	sp,4
80004690:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80004694:	ee fb ff fc 	ld.w	r11,r7[-4]
80004698:	30 1c       	mov	r12,1
8000469a:	f0 1f 00 03 	mcall	800046a4 <sysclk_enable_hsb_module+0x1c>
}
8000469e:	2f fd       	sub	sp,-4
800046a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800046a4:	80 00       	ld.sh	r0,r0[0x0]
800046a6:	5f 18       	srne	r8

800046a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800046a8:	eb cd 40 80 	pushm	r7,lr
800046ac:	1a 97       	mov	r7,sp
800046ae:	20 1d       	sub	sp,4
800046b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800046b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800046b8:	30 2c       	mov	r12,2
800046ba:	f0 1f 00 03 	mcall	800046c4 <sysclk_enable_pba_module+0x1c>
}
800046be:	2f fd       	sub	sp,-4
800046c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800046c4:	80 00       	ld.sh	r0,r0[0x0]
800046c6:	5f 18       	srne	r8

800046c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800046c8:	eb cd 40 80 	pushm	r7,lr
800046cc:	1a 97       	mov	r7,sp
800046ce:	20 1d       	sub	sp,4
800046d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800046d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800046d8:	30 3c       	mov	r12,3
800046da:	f0 1f 00 03 	mcall	800046e4 <sysclk_enable_pbb_module+0x1c>
}
800046de:	2f fd       	sub	sp,-4
800046e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800046e4:	80 00       	ld.sh	r0,r0[0x0]
800046e6:	5f 18       	srne	r8

800046e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800046e8:	eb cd 40 80 	pushm	r7,lr
800046ec:	1a 97       	mov	r7,sp
800046ee:	20 1d       	sub	sp,4
800046f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800046f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046f8:	fe 58 38 00 	cp.w	r8,-51200
800046fc:	e0 80 00 8a 	breq	80004810 <sysclk_enable_peripheral_clock+0x128>
80004700:	e0 8b 00 33 	brhi	80004766 <sysclk_enable_peripheral_clock+0x7e>
80004704:	fe 58 14 00 	cp.w	r8,-60416
80004708:	c6 80       	breq	800047d8 <sysclk_enable_peripheral_clock+0xf0>
8000470a:	e0 8b 00 18 	brhi	8000473a <sysclk_enable_peripheral_clock+0x52>
8000470e:	fe 48 14 00 	cp.w	r8,-125952
80004712:	e0 80 00 be 	breq	8000488e <sysclk_enable_peripheral_clock+0x1a6>
80004716:	e0 8b 00 0b 	brhi	8000472c <sysclk_enable_peripheral_clock+0x44>
8000471a:	fe 48 00 00 	cp.w	r8,-131072
8000471e:	e0 80 00 ad 	breq	80004878 <sysclk_enable_peripheral_clock+0x190>
80004722:	fe 48 10 00 	cp.w	r8,-126976
80004726:	e0 80 00 b0 	breq	80004886 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000472a:	cb 98       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000472c:	fe 58 00 00 	cp.w	r8,-65536
80004730:	c4 90       	breq	800047c2 <sysclk_enable_peripheral_clock+0xda>
80004732:	fe 58 10 00 	cp.w	r8,-61440
80004736:	c4 d0       	breq	800047d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004738:	cb 28       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000473a:	fe 58 20 00 	cp.w	r8,-57344
8000473e:	c5 90       	breq	800047f0 <sysclk_enable_peripheral_clock+0x108>
80004740:	e0 8b 00 09 	brhi	80004752 <sysclk_enable_peripheral_clock+0x6a>
80004744:	fe 58 18 00 	cp.w	r8,-59392
80004748:	c4 c0       	breq	800047e0 <sysclk_enable_peripheral_clock+0xf8>
8000474a:	fe 58 1c 00 	cp.w	r8,-58368
8000474e:	c4 d0       	breq	800047e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004750:	ca 68       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004752:	fe 58 30 00 	cp.w	r8,-53248
80004756:	c5 50       	breq	80004800 <sysclk_enable_peripheral_clock+0x118>
80004758:	fe 58 34 00 	cp.w	r8,-52224
8000475c:	c5 60       	breq	80004808 <sysclk_enable_peripheral_clock+0x120>
8000475e:	fe 58 28 00 	cp.w	r8,-55296
80004762:	c4 b0       	breq	800047f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004764:	c9 c8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004766:	fe 58 50 00 	cp.w	r8,-45056
8000476a:	c6 b0       	breq	80004840 <sysclk_enable_peripheral_clock+0x158>
8000476c:	e0 8b 00 15 	brhi	80004796 <sysclk_enable_peripheral_clock+0xae>
80004770:	fe 58 44 00 	cp.w	r8,-48128
80004774:	c5 a0       	breq	80004828 <sysclk_enable_peripheral_clock+0x140>
80004776:	e0 8b 00 09 	brhi	80004788 <sysclk_enable_peripheral_clock+0xa0>
8000477a:	fe 58 3c 00 	cp.w	r8,-50176
8000477e:	c4 d0       	breq	80004818 <sysclk_enable_peripheral_clock+0x130>
80004780:	fe 58 40 00 	cp.w	r8,-49152
80004784:	c4 e0       	breq	80004820 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004786:	c8 b8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004788:	fe 58 48 00 	cp.w	r8,-47104
8000478c:	c5 20       	breq	80004830 <sysclk_enable_peripheral_clock+0x148>
8000478e:	fe 58 4c 00 	cp.w	r8,-46080
80004792:	c5 30       	breq	80004838 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004794:	c8 48       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004796:	fe 58 5c 00 	cp.w	r8,-41984
8000479a:	c5 f0       	breq	80004858 <sysclk_enable_peripheral_clock+0x170>
8000479c:	e0 8b 00 09 	brhi	800047ae <sysclk_enable_peripheral_clock+0xc6>
800047a0:	fe 58 54 00 	cp.w	r8,-44032
800047a4:	c5 20       	breq	80004848 <sysclk_enable_peripheral_clock+0x160>
800047a6:	fe 58 58 00 	cp.w	r8,-43008
800047aa:	c5 30       	breq	80004850 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800047ac:	c7 88       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800047ae:	fe 58 64 00 	cp.w	r8,-39936
800047b2:	c5 b0       	breq	80004868 <sysclk_enable_peripheral_clock+0x180>
800047b4:	fe 58 68 00 	cp.w	r8,-38912
800047b8:	c5 c0       	breq	80004870 <sysclk_enable_peripheral_clock+0x188>
800047ba:	fe 58 60 00 	cp.w	r8,-40960
800047be:	c5 10       	breq	80004860 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800047c0:	c6 e8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800047c2:	30 4c       	mov	r12,4
800047c4:	f0 1f 00 38 	mcall	800048a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800047c8:	30 0c       	mov	r12,0
800047ca:	f0 1f 00 38 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800047ce:	c6 78       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800047d0:	30 1c       	mov	r12,1
800047d2:	f0 1f 00 36 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800047d6:	c6 38       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800047d8:	30 2c       	mov	r12,2
800047da:	f0 1f 00 34 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800047de:	c5 f8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800047e0:	30 3c       	mov	r12,3
800047e2:	f0 1f 00 32 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800047e6:	c5 b8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800047e8:	30 4c       	mov	r12,4
800047ea:	f0 1f 00 30 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800047ee:	c5 78       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800047f0:	30 5c       	mov	r12,5
800047f2:	f0 1f 00 2e 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800047f6:	c5 38       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800047f8:	30 6c       	mov	r12,6
800047fa:	f0 1f 00 2c 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800047fe:	c4 f8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80004800:	30 7c       	mov	r12,7
80004802:	f0 1f 00 2a 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004806:	c4 b8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80004808:	30 8c       	mov	r12,8
8000480a:	f0 1f 00 28 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000480e:	c4 78       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80004810:	30 9c       	mov	r12,9
80004812:	f0 1f 00 26 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004816:	c4 38       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80004818:	30 ac       	mov	r12,10
8000481a:	f0 1f 00 24 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000481e:	c3 f8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80004820:	30 bc       	mov	r12,11
80004822:	f0 1f 00 22 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004826:	c3 b8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80004828:	30 cc       	mov	r12,12
8000482a:	f0 1f 00 20 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000482e:	c3 78       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80004830:	30 dc       	mov	r12,13
80004832:	f0 1f 00 1e 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004836:	c3 38       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80004838:	30 ec       	mov	r12,14
8000483a:	f0 1f 00 1c 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000483e:	c2 f8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80004840:	30 fc       	mov	r12,15
80004842:	f0 1f 00 1a 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004846:	c2 b8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80004848:	31 0c       	mov	r12,16
8000484a:	f0 1f 00 18 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000484e:	c2 78       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80004850:	31 1c       	mov	r12,17
80004852:	f0 1f 00 16 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004856:	c2 38       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80004858:	31 2c       	mov	r12,18
8000485a:	f0 1f 00 14 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000485e:	c1 f8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80004860:	31 3c       	mov	r12,19
80004862:	f0 1f 00 12 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004866:	c1 b8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80004868:	31 4c       	mov	r12,20
8000486a:	f0 1f 00 10 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000486e:	c1 78       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80004870:	31 5c       	mov	r12,21
80004872:	f0 1f 00 0e 	mcall	800048a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004876:	c1 38       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80004878:	30 3c       	mov	r12,3
8000487a:	f0 1f 00 0b 	mcall	800048a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000487e:	30 0c       	mov	r12,0
80004880:	f0 1f 00 0b 	mcall	800048ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004884:	c0 c8       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80004886:	30 1c       	mov	r12,1
80004888:	f0 1f 00 09 	mcall	800048ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000488c:	c0 88       	rjmp	8000489c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000488e:	30 0c       	mov	r12,0
80004890:	f0 1f 00 05 	mcall	800048a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80004894:	30 2c       	mov	r12,2
80004896:	f0 1f 00 06 	mcall	800048ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000489a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000489c:	2f fd       	sub	sp,-4
8000489e:	e3 cd 80 80 	ldm	sp++,r7,pc
800048a2:	00 00       	add	r0,r0
800048a4:	80 00       	ld.sh	r0,r0[0x0]
800048a6:	46 88       	lddsp	r8,sp[0x1a0]
800048a8:	80 00       	ld.sh	r0,r0[0x0]
800048aa:	46 a8       	lddsp	r8,sp[0x1a8]
800048ac:	80 00       	ld.sh	r0,r0[0x0]
800048ae:	46 c8       	lddsp	r8,sp[0x1b0]

800048b0 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800048b0:	eb cd 40 80 	pushm	r7,lr
800048b4:	1a 97       	mov	r7,sp
800048b6:	20 cd       	sub	sp,48
800048b8:	ef 4c ff d4 	st.w	r7[-44],r12
800048bc:	ef 4b ff d0 	st.w	r7[-48],r11
800048c0:	ee f8 ff d4 	ld.w	r8,r7[-44]
800048c4:	ef 48 ff dc 	st.w	r7[-36],r8
800048c8:	ee f8 ff d0 	ld.w	r8,r7[-48]
800048cc:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800048d0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800048d4:	58 18       	cp.w	r8,1
800048d6:	c2 11       	brne	80004918 <ioport_set_pin_dir+0x68>
800048d8:	ee f8 ff dc 	ld.w	r8,r7[-36]
800048dc:	ef 48 ff e0 	st.w	r7[-32],r8
800048e0:	ee f8 ff e0 	ld.w	r8,r7[-32]
800048e4:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800048e8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800048ec:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800048ee:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800048f2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800048f6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800048f8:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800048fc:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004900:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004904:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004908:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000490c:	30 1a       	mov	r10,1
8000490e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004912:	f1 49 00 44 	st.w	r8[68],r9
80004916:	c2 48       	rjmp	8000495e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80004918:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000491c:	58 08       	cp.w	r8,0
8000491e:	c2 01       	brne	8000495e <ioport_set_pin_dir+0xae>
80004920:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004924:	ef 48 ff f0 	st.w	r7[-16],r8
80004928:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000492c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004930:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004934:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004936:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000493a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000493e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004940:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004944:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004948:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000494c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004950:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004954:	30 1a       	mov	r10,1
80004956:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000495a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
8000495e:	2f 4d       	sub	sp,-48
80004960:	e3 cd 80 80 	ldm	sp++,r7,pc

80004964 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80004964:	eb cd 40 80 	pushm	r7,lr
80004968:	1a 97       	mov	r7,sp
8000496a:	20 cd       	sub	sp,48
8000496c:	ef 4c ff d4 	st.w	r7[-44],r12
80004970:	16 98       	mov	r8,r11
80004972:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80004976:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000497a:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000497e:	ef 49 ff dc 	st.w	r7[-36],r9
80004982:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80004986:	ef 39 ff db 	ld.ub	r9,r7[-37]
8000498a:	30 08       	mov	r8,0
8000498c:	f0 09 18 00 	cp.b	r9,r8
80004990:	c2 10       	breq	800049d2 <ioport_set_pin_level+0x6e>
80004992:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004996:	ef 48 ff e0 	st.w	r7[-32],r8
8000499a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000499e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800049a2:	ee f8 ff e4 	ld.w	r8,r7[-28]
800049a6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800049a8:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800049ac:	ee f8 ff e8 	ld.w	r8,r7[-24]
800049b0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800049b2:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800049b6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800049ba:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800049be:	ee f9 ff ec 	ld.w	r9,r7[-20]
800049c2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800049c6:	30 1a       	mov	r10,1
800049c8:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800049cc:	f1 49 00 54 	st.w	r8[84],r9
800049d0:	c2 08       	rjmp	80004a10 <ioport_set_pin_level+0xac>
800049d2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800049d6:	ef 48 ff f0 	st.w	r7[-16],r8
800049da:	ee f8 ff f0 	ld.w	r8,r7[-16]
800049de:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800049e2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800049e6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800049e8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800049ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049f0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800049f2:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800049f6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800049fa:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800049fe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004a02:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004a06:	30 1a       	mov	r10,1
80004a08:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004a0c:	f1 49 00 58 	st.w	r8[88],r9
}
80004a10:	2f 4d       	sub	sp,-48
80004a12:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a16:	d7 03       	nop

80004a18 <sensor_init>:
#include "settings_t.h"

volatile bno055_reg_page0_t sensor_reg_page0;
volatile bno055_reg_page1_t sensor_reg_page1;

void sensor_init(void){
80004a18:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004a1c:	1a 97       	mov	r7,sp
80004a1e:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80004a22:	30 1b       	mov	r11,1
80004a24:	31 0c       	mov	r12,16
80004a26:	f0 1f 01 41 	mcall	80004f28 <sensor_init+0x510>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80004a2a:	30 1b       	mov	r11,1
80004a2c:	30 8c       	mov	r12,8
80004a2e:	f0 1f 01 3f 	mcall	80004f28 <sensor_init+0x510>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80004a32:	30 0b       	mov	r11,0
80004a34:	30 dc       	mov	r12,13
80004a36:	f0 1f 01 3d 	mcall	80004f28 <sensor_init+0x510>
	
	sensor_led_init();
80004a3a:	f0 1f 01 3d 	mcall	80004f2c <sensor_init+0x514>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80004a3e:	30 0b       	mov	r11,0
80004a40:	31 0c       	mov	r12,16
80004a42:	f0 1f 01 3c 	mcall	80004f30 <sensor_init+0x518>
	ioport_set_pin_level(RST_SENS, LOW);
80004a46:	30 0b       	mov	r11,0
80004a48:	30 8c       	mov	r12,8
80004a4a:	f0 1f 01 3a 	mcall	80004f30 <sensor_init+0x518>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80004a4e:	fe 7c 40 00 	mov	r12,-49152
80004a52:	f0 1f 01 39 	mcall	80004f34 <sensor_init+0x51c>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
80004a56:	30 2b       	mov	r11,2
80004a58:	fe fc 04 e0 	ld.w	r12,pc[1248]
80004a5c:	f0 1f 01 38 	mcall	80004f3c <sensor_init+0x524>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80004a60:	32 88       	mov	r8,40
80004a62:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
80004a66:	f0 1f 01 37 	mcall	80004f40 <sensor_init+0x528>
80004a6a:	18 98       	mov	r8,r12
80004a6c:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80004a70:	30 08       	mov	r8,0
80004a72:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80004a76:	e6 68 1a 80 	mov	r8,400000
80004a7a:	ef 48 ff 94 	st.w	r7[-108],r8
	
	cpu_delay_ms(5,sysclk_get_cpu_hz());
80004a7e:	f0 1f 01 32 	mcall	80004f44 <sensor_init+0x52c>
80004a82:	18 98       	mov	r8,r12
80004a84:	30 59       	mov	r9,5
80004a86:	ef 49 ff a4 	st.w	r7[-92],r9
80004a8a:	ef 48 ff a0 	st.w	r7[-96],r8
80004a8e:	ee f8 ff a4 	ld.w	r8,r7[-92]
80004a92:	ef 48 ff ac 	st.w	r7[-84],r8
80004a96:	ee f8 ff a0 	ld.w	r8,r7[-96]
80004a9a:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004a9e:	ee fc ff ac 	ld.w	r12,r7[-84]
80004aa2:	ef 4c ff 54 	st.w	r7[-172],r12
80004aa6:	30 0b       	mov	r11,0
80004aa8:	ef 4b ff 50 	st.w	r7[-176],r11
80004aac:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004ab0:	ef 49 ff 4c 	st.w	r7[-180],r9
80004ab4:	30 08       	mov	r8,0
80004ab6:	ef 48 ff 48 	st.w	r7[-184],r8
80004aba:	ee fa ff 50 	ld.w	r10,r7[-176]
80004abe:	ee fc ff 4c 	ld.w	r12,r7[-180]
80004ac2:	b9 3a       	mul	r10,r12
80004ac4:	ee f8 ff 48 	ld.w	r8,r7[-184]
80004ac8:	ee fb ff 54 	ld.w	r11,r7[-172]
80004acc:	b7 38       	mul	r8,r11
80004ace:	10 0a       	add	r10,r8
80004ad0:	ee fc ff 54 	ld.w	r12,r7[-172]
80004ad4:	ee fb ff 4c 	ld.w	r11,r7[-180]
80004ad8:	f8 0b 06 48 	mulu.d	r8,r12,r11
80004adc:	12 0a       	add	r10,r9
80004ade:	14 99       	mov	r9,r10
80004ae0:	e0 6a 03 e7 	mov	r10,999
80004ae4:	30 0b       	mov	r11,0
80004ae6:	f0 0a 00 0a 	add	r10,r8,r10
80004aea:	f2 0b 00 4b 	adc	r11,r9,r11
80004aee:	e0 68 03 e8 	mov	r8,1000
80004af2:	30 09       	mov	r9,0
80004af4:	f0 1f 01 15 	mcall	80004f48 <sensor_init+0x530>
80004af8:	14 98       	mov	r8,r10
80004afa:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004afc:	ef 48 ff b4 	st.w	r7[-76],r8
80004b00:	ee c8 00 98 	sub	r8,r7,152
80004b04:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004b08:	e1 b8 00 42 	mfsr	r8,0x108
80004b0c:	10 99       	mov	r9,r8
80004b0e:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004b12:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004b14:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004b18:	70 09       	ld.w	r9,r8[0x0]
80004b1a:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004b1e:	10 09       	add	r9,r8
80004b20:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004b24:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004b26:	ee f9 ff b0 	ld.w	r9,r7[-80]
80004b2a:	30 08       	mov	r8,0
80004b2c:	f3 68 00 08 	st.b	r9[8],r8
80004b30:	ee c8 00 98 	sub	r8,r7,152
80004b34:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004b38:	e1 b8 00 42 	mfsr	r8,0x108
80004b3c:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004b40:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b44:	f1 39 00 08 	ld.ub	r9,r8[8]
80004b48:	30 28       	mov	r8,2
80004b4a:	f0 09 18 00 	cp.b	r9,r8
80004b4e:	c0 31       	brne	80004b54 <sensor_init+0x13c>
    return false;
80004b50:	30 08       	mov	r8,0
80004b52:	c4 38       	rjmp	80004bd8 <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004b54:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b58:	f1 39 00 08 	ld.ub	r9,r8[8]
80004b5c:	30 18       	mov	r8,1
80004b5e:	f0 09 18 00 	cp.b	r9,r8
80004b62:	c0 31       	brne	80004b68 <sensor_init+0x150>
    return true;
80004b64:	30 18       	mov	r8,1
80004b66:	c3 98       	rjmp	80004bd8 <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004b68:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b6c:	70 09       	ld.w	r9,r8[0x0]
80004b6e:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b72:	70 18       	ld.w	r8,r8[0x4]
80004b74:	10 39       	cp.w	r9,r8
80004b76:	e0 88 00 1a 	brls	80004baa <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004b7a:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b7e:	70 08       	ld.w	r8,r8[0x0]
80004b80:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004b84:	10 39       	cp.w	r9,r8
80004b86:	c1 02       	brcc	80004ba6 <sensor_init+0x18e>
80004b88:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b8c:	70 18       	ld.w	r8,r8[0x4]
80004b8e:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004b92:	10 39       	cp.w	r9,r8
80004b94:	e0 88 00 09 	brls	80004ba6 <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004b98:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004b9c:	30 18       	mov	r8,1
80004b9e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004ba2:	30 18       	mov	r8,1
80004ba4:	c1 a8       	rjmp	80004bd8 <sensor_init+0x1c0>
    }
    return false;
80004ba6:	30 08       	mov	r8,0
80004ba8:	c1 88       	rjmp	80004bd8 <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004baa:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bae:	70 08       	ld.w	r8,r8[0x0]
80004bb0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004bb4:	10 39       	cp.w	r9,r8
80004bb6:	c0 93       	brcs	80004bc8 <sensor_init+0x1b0>
80004bb8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bbc:	70 18       	ld.w	r8,r8[0x4]
80004bbe:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004bc2:	10 39       	cp.w	r9,r8
80004bc4:	e0 88 00 09 	brls	80004bd6 <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004bc8:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004bcc:	30 18       	mov	r8,1
80004bce:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004bd2:	30 18       	mov	r8,1
80004bd4:	c0 28       	rjmp	80004bd8 <sensor_init+0x1c0>
    }
    return false;
80004bd6:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004bd8:	58 08       	cp.w	r8,0
80004bda:	ca b0       	breq	80004b30 <sensor_init+0x118>
	
	ioport_set_pin_level(RST_SENS, HIGH);
80004bdc:	30 1b       	mov	r11,1
80004bde:	30 8c       	mov	r12,8
80004be0:	f0 1f 00 d4 	mcall	80004f30 <sensor_init+0x518>
	cpu_delay_ms(BNO055_STARTUP_TIME_MS,sysclk_get_cpu_hz());							//SENSOR STARTUP TIME
80004be4:	f0 1f 00 d8 	mcall	80004f44 <sensor_init+0x52c>
80004be8:	18 98       	mov	r8,r12
80004bea:	e0 69 02 bc 	mov	r9,700
80004bee:	ef 49 ff c4 	st.w	r7[-60],r9
80004bf2:	ef 48 ff c0 	st.w	r7[-64],r8
80004bf6:	ee f8 ff c4 	ld.w	r8,r7[-60]
80004bfa:	ef 48 ff cc 	st.w	r7[-52],r8
80004bfe:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004c02:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004c06:	ee f9 ff cc 	ld.w	r9,r7[-52]
80004c0a:	ef 49 ff 64 	st.w	r7[-156],r9
80004c0e:	30 08       	mov	r8,0
80004c10:	ef 48 ff 60 	st.w	r7[-160],r8
80004c14:	ee fc ff c8 	ld.w	r12,r7[-56]
80004c18:	ef 4c ff 5c 	st.w	r7[-164],r12
80004c1c:	30 0b       	mov	r11,0
80004c1e:	ef 4b ff 58 	st.w	r7[-168],r11
80004c22:	ee fa ff 60 	ld.w	r10,r7[-160]
80004c26:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80004c2a:	b3 3a       	mul	r10,r9
80004c2c:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004c30:	ee fc ff 64 	ld.w	r12,r7[-156]
80004c34:	b9 38       	mul	r8,r12
80004c36:	10 0a       	add	r10,r8
80004c38:	ee fb ff 64 	ld.w	r11,r7[-156]
80004c3c:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004c40:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004c44:	12 0a       	add	r10,r9
80004c46:	14 99       	mov	r9,r10
80004c48:	e0 6a 03 e7 	mov	r10,999
80004c4c:	30 0b       	mov	r11,0
80004c4e:	f0 0a 00 0a 	add	r10,r8,r10
80004c52:	f2 0b 00 4b 	adc	r11,r9,r11
80004c56:	e0 68 03 e8 	mov	r8,1000
80004c5a:	30 09       	mov	r9,0
80004c5c:	f0 1f 00 bb 	mcall	80004f48 <sensor_init+0x530>
80004c60:	14 98       	mov	r8,r10
80004c62:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004c64:	ef 48 ff d4 	st.w	r7[-44],r8
80004c68:	ee c8 00 8c 	sub	r8,r7,140
80004c6c:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004c70:	e1 b8 00 42 	mfsr	r8,0x108
80004c74:	10 99       	mov	r9,r8
80004c76:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004c7a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004c7c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004c80:	70 09       	ld.w	r9,r8[0x0]
80004c82:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004c86:	10 09       	add	r9,r8
80004c88:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004c8c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004c8e:	ee f9 ff d0 	ld.w	r9,r7[-48]
80004c92:	30 08       	mov	r8,0
80004c94:	f3 68 00 08 	st.b	r9[8],r8
80004c98:	ee c8 00 8c 	sub	r8,r7,140
80004c9c:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004ca0:	e1 b8 00 42 	mfsr	r8,0x108
80004ca4:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004ca8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004cac:	f1 39 00 08 	ld.ub	r9,r8[8]
80004cb0:	30 28       	mov	r8,2
80004cb2:	f0 09 18 00 	cp.b	r9,r8
80004cb6:	c0 31       	brne	80004cbc <sensor_init+0x2a4>
    return false;
80004cb8:	30 08       	mov	r8,0
80004cba:	c4 38       	rjmp	80004d40 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004cbc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004cc0:	f1 39 00 08 	ld.ub	r9,r8[8]
80004cc4:	30 18       	mov	r8,1
80004cc6:	f0 09 18 00 	cp.b	r9,r8
80004cca:	c0 31       	brne	80004cd0 <sensor_init+0x2b8>
    return true;
80004ccc:	30 18       	mov	r8,1
80004cce:	c3 98       	rjmp	80004d40 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004cd0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004cd4:	70 09       	ld.w	r9,r8[0x0]
80004cd6:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004cda:	70 18       	ld.w	r8,r8[0x4]
80004cdc:	10 39       	cp.w	r9,r8
80004cde:	e0 88 00 1a 	brls	80004d12 <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004ce2:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004ce6:	70 08       	ld.w	r8,r8[0x0]
80004ce8:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004cec:	10 39       	cp.w	r9,r8
80004cee:	c1 02       	brcc	80004d0e <sensor_init+0x2f6>
80004cf0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004cf4:	70 18       	ld.w	r8,r8[0x4]
80004cf6:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004cfa:	10 39       	cp.w	r9,r8
80004cfc:	e0 88 00 09 	brls	80004d0e <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004d00:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004d04:	30 18       	mov	r8,1
80004d06:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004d0a:	30 18       	mov	r8,1
80004d0c:	c1 a8       	rjmp	80004d40 <sensor_init+0x328>
    }
    return false;
80004d0e:	30 08       	mov	r8,0
80004d10:	c1 88       	rjmp	80004d40 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004d12:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d16:	70 08       	ld.w	r8,r8[0x0]
80004d18:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d1c:	10 39       	cp.w	r9,r8
80004d1e:	c0 93       	brcs	80004d30 <sensor_init+0x318>
80004d20:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d24:	70 18       	ld.w	r8,r8[0x4]
80004d26:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d2a:	10 39       	cp.w	r9,r8
80004d2c:	e0 88 00 09 	brls	80004d3e <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004d30:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004d34:	30 18       	mov	r8,1
80004d36:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004d3a:	30 18       	mov	r8,1
80004d3c:	c0 28       	rjmp	80004d40 <sensor_init+0x328>
    }
    return false;
80004d3e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004d40:	58 08       	cp.w	r8,0
80004d42:	ca b0       	breq	80004c98 <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
80004d44:	ee c8 00 70 	sub	r8,r7,112
80004d48:	10 9b       	mov	r11,r8
80004d4a:	fe 7c 40 00 	mov	r12,-49152
80004d4e:	f0 1f 00 80 	mcall	80004f4c <sensor_init+0x534>
	
	//Konfigurieren des Sensores
	
	uint8_t val;
	
	sensor_reg_page0.page_id = BNO055_PAGE_ZERO;
80004d52:	fe f9 01 fe 	ld.w	r9,pc[510]
80004d56:	30 08       	mov	r8,0
80004d58:	b2 f8       	st.b	r9[0x7],r8
		
	sensor_read_page0();
80004d5a:	f0 1f 00 7f 	mcall	80004f54 <sensor_init+0x53c>
	
	//Set normal power mode
	val = BNO055_POWER_MODE_NORMAL_MODE;
80004d5e:	30 08       	mov	r8,0
80004d60:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_POWER_MODE_REG, &val, 1);
80004d64:	ee c8 00 71 	sub	r8,r7,113
80004d68:	30 1a       	mov	r10,1
80004d6a:	10 9b       	mov	r11,r8
80004d6c:	33 ec       	mov	r12,62
80004d6e:	f0 1f 00 7b 	mcall	80004f58 <sensor_init+0x540>
	
	val = BNO055_CLK_SRC_EXTERNAL << BNO055_CLK_SRC_POS;
80004d72:	38 08       	mov	r8,-128
80004d74:	ef 68 ff 8f 	st.b	r7[-113],r8
 	sensor_write_data(BNO055_CLK_SRC_REG, &val,1);
80004d78:	ee c8 00 71 	sub	r8,r7,113
80004d7c:	30 1a       	mov	r10,1
80004d7e:	10 9b       	mov	r11,r8
80004d80:	33 fc       	mov	r12,63
80004d82:	f0 1f 00 76 	mcall	80004f58 <sensor_init+0x540>
	 
	cpu_delay_ms(20,sysclk_get_cpu_hz());
80004d86:	f0 1f 00 70 	mcall	80004f44 <sensor_init+0x52c>
80004d8a:	18 98       	mov	r8,r12
80004d8c:	31 49       	mov	r9,20
80004d8e:	ef 49 ff e4 	st.w	r7[-28],r9
80004d92:	ef 48 ff e0 	st.w	r7[-32],r8
80004d96:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004d9a:	ef 48 ff ec 	st.w	r7[-20],r8
80004d9e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004da2:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004da6:	ee f0 ff ec 	ld.w	r0,r7[-20]
80004daa:	30 01       	mov	r1,0
80004dac:	ee f2 ff e8 	ld.w	r2,r7[-24]
80004db0:	30 03       	mov	r3,0
80004db2:	e2 02 02 4a 	mul	r10,r1,r2
80004db6:	e6 00 02 48 	mul	r8,r3,r0
80004dba:	10 0a       	add	r10,r8
80004dbc:	e0 02 06 48 	mulu.d	r8,r0,r2
80004dc0:	12 0a       	add	r10,r9
80004dc2:	14 99       	mov	r9,r10
80004dc4:	e0 6a 03 e7 	mov	r10,999
80004dc8:	30 0b       	mov	r11,0
80004dca:	f0 0a 00 0a 	add	r10,r8,r10
80004dce:	f2 0b 00 4b 	adc	r11,r9,r11
80004dd2:	e0 68 03 e8 	mov	r8,1000
80004dd6:	30 09       	mov	r9,0
80004dd8:	f0 1f 00 5c 	mcall	80004f48 <sensor_init+0x530>
80004ddc:	14 98       	mov	r8,r10
80004dde:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004de0:	ef 48 ff f4 	st.w	r7[-12],r8
80004de4:	ee c8 00 80 	sub	r8,r7,128
80004de8:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004dec:	e1 b8 00 42 	mfsr	r8,0x108
80004df0:	10 99       	mov	r9,r8
80004df2:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004df6:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004df8:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004dfc:	70 09       	ld.w	r9,r8[0x0]
80004dfe:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004e02:	10 09       	add	r9,r8
80004e04:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004e08:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004e0a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004e0e:	30 08       	mov	r8,0
80004e10:	f3 68 00 08 	st.b	r9[8],r8
80004e14:	ee c8 00 80 	sub	r8,r7,128
80004e18:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004e1c:	e1 b8 00 42 	mfsr	r8,0x108
80004e20:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004e24:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e28:	f1 39 00 08 	ld.ub	r9,r8[8]
80004e2c:	30 28       	mov	r8,2
80004e2e:	f0 09 18 00 	cp.b	r9,r8
80004e32:	c0 31       	brne	80004e38 <sensor_init+0x420>
    return false;
80004e34:	30 08       	mov	r8,0
80004e36:	c4 38       	rjmp	80004ebc <sensor_init+0x4a4>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004e38:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e3c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004e40:	30 18       	mov	r8,1
80004e42:	f0 09 18 00 	cp.b	r9,r8
80004e46:	c0 31       	brne	80004e4c <sensor_init+0x434>
    return true;
80004e48:	30 18       	mov	r8,1
80004e4a:	c3 98       	rjmp	80004ebc <sensor_init+0x4a4>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004e4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e50:	70 09       	ld.w	r9,r8[0x0]
80004e52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e56:	70 18       	ld.w	r8,r8[0x4]
80004e58:	10 39       	cp.w	r9,r8
80004e5a:	e0 88 00 1a 	brls	80004e8e <sensor_init+0x476>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004e5e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e62:	70 08       	ld.w	r8,r8[0x0]
80004e64:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004e68:	10 39       	cp.w	r9,r8
80004e6a:	c1 02       	brcc	80004e8a <sensor_init+0x472>
80004e6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e70:	70 18       	ld.w	r8,r8[0x4]
80004e72:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004e76:	10 39       	cp.w	r9,r8
80004e78:	e0 88 00 09 	brls	80004e8a <sensor_init+0x472>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004e7c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004e80:	30 18       	mov	r8,1
80004e82:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004e86:	30 18       	mov	r8,1
80004e88:	c1 a8       	rjmp	80004ebc <sensor_init+0x4a4>
    }
    return false;
80004e8a:	30 08       	mov	r8,0
80004e8c:	c1 88       	rjmp	80004ebc <sensor_init+0x4a4>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004e8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e92:	70 08       	ld.w	r8,r8[0x0]
80004e94:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004e98:	10 39       	cp.w	r9,r8
80004e9a:	c0 93       	brcs	80004eac <sensor_init+0x494>
80004e9c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ea0:	70 18       	ld.w	r8,r8[0x4]
80004ea2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004ea6:	10 39       	cp.w	r9,r8
80004ea8:	e0 88 00 09 	brls	80004eba <sensor_init+0x4a2>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004eac:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004eb0:	30 18       	mov	r8,1
80004eb2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004eb6:	30 18       	mov	r8,1
80004eb8:	c0 28       	rjmp	80004ebc <sensor_init+0x4a4>
    }
    return false;
80004eba:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004ebc:	58 08       	cp.w	r8,0
80004ebe:	ca b0       	breq	80004e14 <sensor_init+0x3fc>
	 
	//Remap Axes
 	val = BNO055_REMAP_X_Y_Z_TYPE0;
80004ec0:	31 28       	mov	r8,18
80004ec2:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
80004ec6:	ee c8 00 71 	sub	r8,r7,113
80004eca:	30 1a       	mov	r10,1
80004ecc:	10 9b       	mov	r11,r8
80004ece:	34 1c       	mov	r12,65
80004ed0:	f0 1f 00 22 	mcall	80004f58 <sensor_init+0x540>
	
	val =	(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_Z_SIGN_POS)| \
80004ed4:	30 28       	mov	r8,2
80004ed6:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_REMAP_AXIS_NEGATIVE << BNO055_REMAP_Y_SIGN_POS )| \
			(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_X_SIGN_POS);
	sensor_write_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);											//AXIS REMAPPING SIGN
80004eda:	ee c8 00 71 	sub	r8,r7,113
80004ede:	30 1a       	mov	r10,1
80004ee0:	10 9b       	mov	r11,r8
80004ee2:	34 2c       	mov	r12,66
80004ee4:	f0 1f 00 1d 	mcall	80004f58 <sensor_init+0x540>
	
	//Output Data Format
	val =	(BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) | \
80004ee8:	30 28       	mov	r8,2
80004eea:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) | \
			(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) | \
			(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	sensor_write_data(BNO055_UNIT_SEL_ADDR, &val, 1);
80004eee:	ee c8 00 71 	sub	r8,r7,113
80004ef2:	30 1a       	mov	r10,1
80004ef4:	10 9b       	mov	r11,r8
80004ef6:	33 bc       	mov	r12,59
80004ef8:	f0 1f 00 18 	mcall	80004f58 <sensor_init+0x540>
		//if (sensor_reg_page0.sys_stat != BNO055_SYS_STAT_EXECUTING_SELFTEST) break;
	//}
	//
	//sensor_read_page0();
	
	sensor_switch_mode(BNO055_OPERATION_MODE_NDOF);
80004efc:	30 cc       	mov	r12,12
80004efe:	f0 1f 00 18 	mcall	80004f5c <sensor_init+0x544>
	
	sensor_read_status();
80004f02:	f0 1f 00 18 	mcall	80004f60 <sensor_init+0x548>
	ioport_set_pin_level(LED_G_SENS,sensor_reg_page0.sys_stat == BNO055_SYS_STAT_SENSOR_FUSION_ALGORITHM_RUNNING?LED_SENS_ON:LED_SENS_OFF);
80004f06:	49 38       	lddpc	r8,80004f50 <sensor_init+0x538>
80004f08:	f1 38 00 39 	ld.ub	r8,r8[57]
80004f0c:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80004f10:	30 58       	mov	r8,5
80004f12:	f0 09 18 00 	cp.b	r9,r8
80004f16:	5f 18       	srne	r8
80004f18:	10 9b       	mov	r11,r8
80004f1a:	31 1c       	mov	r12,17
80004f1c:	f0 1f 00 05 	mcall	80004f30 <sensor_init+0x518>
}
80004f20:	2d 2d       	sub	sp,-184
80004f22:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80004f26:	00 00       	add	r0,r0
80004f28:	80 00       	ld.sh	r0,r0[0x0]
80004f2a:	48 b0       	lddpc	r0,80004f54 <sensor_init+0x53c>
80004f2c:	80 00       	ld.sh	r0,r0[0x0]
80004f2e:	50 e4       	stdsp	sp[0x38],r4
80004f30:	80 00       	ld.sh	r0,r0[0x0]
80004f32:	49 64       	lddpc	r4,80004f88 <sensor_switch_mode+0x24>
80004f34:	80 00       	ld.sh	r0,r0[0x0]
80004f36:	46 e8       	lddsp	r8,sp[0x1b8]
80004f38:	80 00       	ld.sh	r0,r0[0x0]
80004f3a:	74 58       	ld.w	r8,r10[0x14]
80004f3c:	80 00       	ld.sh	r0,r0[0x0]
80004f3e:	2c a8       	sub	r8,-54
80004f40:	80 00       	ld.sh	r0,r0[0x0]
80004f42:	46 70       	lddsp	r0,sp[0x19c]
80004f44:	80 00       	ld.sh	r0,r0[0x0]
80004f46:	46 58       	lddsp	r8,sp[0x194]
80004f48:	80 00       	ld.sh	r0,r0[0x0]
80004f4a:	6d 6c       	ld.w	r12,r6[0x58]
80004f4c:	80 00       	ld.sh	r0,r0[0x0]
80004f4e:	63 ec       	ld.w	r12,r1[0x78]
80004f50:	00 00       	add	r0,r0
80004f52:	01 70       	ld.ub	r0,--r0
80004f54:	80 00       	ld.sh	r0,r0[0x0]
80004f56:	53 88       	stdsp	sp[0xe0],r8
80004f58:	80 00       	ld.sh	r0,r0[0x0]
80004f5a:	51 a0       	stdsp	sp[0x68],r0
80004f5c:	80 00       	ld.sh	r0,r0[0x0]
80004f5e:	4f 64       	lddpc	r4,80005134 <sensor_read_data+0xc>
80004f60:	80 00       	ld.sh	r0,r0[0x0]
80004f62:	53 cc       	stdsp	sp[0xf0],r12

80004f64 <sensor_switch_mode>:

void sensor_switch_mode(bno055_opr_mode_t mode)
{
80004f64:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004f68:	1a 97       	mov	r7,sp
80004f6a:	20 cd       	sub	sp,48
80004f6c:	18 98       	mov	r8,r12
80004f6e:	ef 68 ff d0 	st.b	r7[-48],r8
	if (sensor_write_data(BNO055_OPR_MODE_ADDR, &mode,1) == TWI_SUCCESS)
80004f72:	ee c8 00 30 	sub	r8,r7,48
80004f76:	30 1a       	mov	r10,1
80004f78:	10 9b       	mov	r11,r8
80004f7a:	33 dc       	mov	r12,61
80004f7c:	f0 1f 00 56 	mcall	800050d4 <sensor_switch_mode+0x170>
80004f80:	18 98       	mov	r8,r12
80004f82:	58 08       	cp.w	r8,0
80004f84:	c0 61       	brne	80004f90 <sensor_switch_mode+0x2c>
		sensor_reg_page0.opr_mode = mode;
80004f86:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80004f8a:	4d 49       	lddpc	r9,800050d8 <sensor_switch_mode+0x174>
80004f8c:	f3 68 00 3c 	st.b	r9[60],r8
		
	cpu_delay_ms(BNO055_MODE_SWITCHING_DELAY,sysclk_get_cpu_hz());					//SENSOR SWITCHING OPERATION MODE TIME
80004f90:	f0 1f 00 53 	mcall	800050dc <sensor_switch_mode+0x178>
80004f94:	18 98       	mov	r8,r12
80004f96:	e0 69 02 58 	mov	r9,600
80004f9a:	ef 49 ff e4 	st.w	r7[-28],r9
80004f9e:	ef 48 ff e0 	st.w	r7[-32],r8
80004fa2:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004fa6:	ef 48 ff ec 	st.w	r7[-20],r8
80004faa:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004fae:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004fb2:	ee f0 ff ec 	ld.w	r0,r7[-20]
80004fb6:	30 01       	mov	r1,0
80004fb8:	ee f2 ff e8 	ld.w	r2,r7[-24]
80004fbc:	30 03       	mov	r3,0
80004fbe:	e2 02 02 4a 	mul	r10,r1,r2
80004fc2:	e6 00 02 48 	mul	r8,r3,r0
80004fc6:	10 0a       	add	r10,r8
80004fc8:	e0 02 06 48 	mulu.d	r8,r0,r2
80004fcc:	12 0a       	add	r10,r9
80004fce:	14 99       	mov	r9,r10
80004fd0:	e0 6a 03 e7 	mov	r10,999
80004fd4:	30 0b       	mov	r11,0
80004fd6:	f0 0a 00 0a 	add	r10,r8,r10
80004fda:	f2 0b 00 4b 	adc	r11,r9,r11
80004fde:	e0 68 03 e8 	mov	r8,1000
80004fe2:	30 09       	mov	r9,0
80004fe4:	f0 1f 00 3f 	mcall	800050e0 <sensor_switch_mode+0x17c>
80004fe8:	14 98       	mov	r8,r10
80004fea:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004fec:	ef 48 ff f4 	st.w	r7[-12],r8
80004ff0:	ee c8 00 2c 	sub	r8,r7,44
80004ff4:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004ff8:	e1 b8 00 42 	mfsr	r8,0x108
80004ffc:	10 99       	mov	r9,r8
80004ffe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005002:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005004:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005008:	70 09       	ld.w	r9,r8[0x0]
8000500a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000500e:	10 09       	add	r9,r8
80005010:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005014:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80005016:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000501a:	30 08       	mov	r8,0
8000501c:	f3 68 00 08 	st.b	r9[8],r8
80005020:	ee c8 00 2c 	sub	r8,r7,44
80005024:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005028:	e1 b8 00 42 	mfsr	r8,0x108
8000502c:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80005030:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005034:	f1 39 00 08 	ld.ub	r9,r8[8]
80005038:	30 28       	mov	r8,2
8000503a:	f0 09 18 00 	cp.b	r9,r8
8000503e:	c0 31       	brne	80005044 <sensor_switch_mode+0xe0>
    return false;
80005040:	30 08       	mov	r8,0
80005042:	c4 38       	rjmp	800050c8 <sensor_switch_mode+0x164>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80005044:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005048:	f1 39 00 08 	ld.ub	r9,r8[8]
8000504c:	30 18       	mov	r8,1
8000504e:	f0 09 18 00 	cp.b	r9,r8
80005052:	c0 31       	brne	80005058 <sensor_switch_mode+0xf4>
    return true;
80005054:	30 18       	mov	r8,1
80005056:	c3 98       	rjmp	800050c8 <sensor_switch_mode+0x164>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005058:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000505c:	70 09       	ld.w	r9,r8[0x0]
8000505e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005062:	70 18       	ld.w	r8,r8[0x4]
80005064:	10 39       	cp.w	r9,r8
80005066:	e0 88 00 1a 	brls	8000509a <sensor_switch_mode+0x136>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000506a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000506e:	70 08       	ld.w	r8,r8[0x0]
80005070:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005074:	10 39       	cp.w	r9,r8
80005076:	c1 02       	brcc	80005096 <sensor_switch_mode+0x132>
80005078:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000507c:	70 18       	ld.w	r8,r8[0x4]
8000507e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005082:	10 39       	cp.w	r9,r8
80005084:	e0 88 00 09 	brls	80005096 <sensor_switch_mode+0x132>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005088:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000508c:	30 18       	mov	r8,1
8000508e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80005092:	30 18       	mov	r8,1
80005094:	c1 a8       	rjmp	800050c8 <sensor_switch_mode+0x164>
    }
    return false;
80005096:	30 08       	mov	r8,0
80005098:	c1 88       	rjmp	800050c8 <sensor_switch_mode+0x164>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000509a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000509e:	70 08       	ld.w	r8,r8[0x0]
800050a0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050a4:	10 39       	cp.w	r9,r8
800050a6:	c0 93       	brcs	800050b8 <sensor_switch_mode+0x154>
800050a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050ac:	70 18       	ld.w	r8,r8[0x4]
800050ae:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050b2:	10 39       	cp.w	r9,r8
800050b4:	e0 88 00 09 	brls	800050c6 <sensor_switch_mode+0x162>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800050b8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800050bc:	30 18       	mov	r8,1
800050be:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800050c2:	30 18       	mov	r8,1
800050c4:	c0 28       	rjmp	800050c8 <sensor_switch_mode+0x164>
    }
    return false;
800050c6:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800050c8:	58 08       	cp.w	r8,0
800050ca:	ca b0       	breq	80005020 <sensor_switch_mode+0xbc>
}
800050cc:	2f 4d       	sub	sp,-48
800050ce:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800050d2:	00 00       	add	r0,r0
800050d4:	80 00       	ld.sh	r0,r0[0x0]
800050d6:	51 a0       	stdsp	sp[0x68],r0
800050d8:	00 00       	add	r0,r0
800050da:	01 70       	ld.ub	r0,--r0
800050dc:	80 00       	ld.sh	r0,r0[0x0]
800050de:	46 58       	lddsp	r8,sp[0x194]
800050e0:	80 00       	ld.sh	r0,r0[0x0]
800050e2:	6d 6c       	ld.w	r12,r6[0x58]

800050e4 <sensor_led_init>:
	sensor_switch_mode(old_mode);
	return true;
}

void sensor_led_init(void)
{
800050e4:	eb cd 40 80 	pushm	r7,lr
800050e8:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
800050ea:	30 1b       	mov	r11,1
800050ec:	30 ec       	mov	r12,14
800050ee:	f0 1f 00 0d 	mcall	80005120 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
800050f2:	30 1b       	mov	r11,1
800050f4:	31 1c       	mov	r12,17
800050f6:	f0 1f 00 0b 	mcall	80005120 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
800050fa:	30 1b       	mov	r11,1
800050fc:	30 fc       	mov	r12,15
800050fe:	f0 1f 00 09 	mcall	80005120 <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
80005102:	30 1b       	mov	r11,1
80005104:	30 fc       	mov	r12,15
80005106:	f0 1f 00 08 	mcall	80005124 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
8000510a:	30 1b       	mov	r11,1
8000510c:	31 1c       	mov	r12,17
8000510e:	f0 1f 00 06 	mcall	80005124 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
80005112:	30 1b       	mov	r11,1
80005114:	30 ec       	mov	r12,14
80005116:	f0 1f 00 04 	mcall	80005124 <sensor_led_init+0x40>
}
8000511a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000511e:	00 00       	add	r0,r0
80005120:	80 00       	ld.sh	r0,r0[0x0]
80005122:	49 64       	lddpc	r4,80005178 <sensor_read_data+0x50>
80005124:	80 00       	ld.sh	r0,r0[0x0]
80005126:	48 b0       	lddpc	r0,80005150 <sensor_read_data+0x28>

80005128 <sensor_read_data>:

status_code_t sensor_read_data(bno055_register_addr_t _addr, void* values, uint32_t count){
80005128:	eb cd 40 80 	pushm	r7,lr
8000512c:	1a 97       	mov	r7,sp
8000512e:	20 9d       	sub	sp,36
80005130:	ef 4c ff e4 	st.w	r7[-28],r12
80005134:	ef 4b ff e0 	st.w	r7[-32],r11
80005138:	ef 4a ff dc 	st.w	r7[-36],r10
	
	ioport_set_pin_level(LED_TRANS,HIGH);
8000513c:	30 1b       	mov	r11,1
8000513e:	31 7c       	mov	r12,23
80005140:	f0 1f 00 16 	mcall	80005198 <sensor_read_data+0x70>
	twim_package_t pack;
	pack.addr[0] = _addr;
80005144:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005148:	5c 58       	castu.b	r8
8000514a:	ef 68 ff ec 	st.b	r7[-20],r8
	pack.addr_length = 1;
8000514e:	30 18       	mov	r8,1
80005150:	ef 68 ff ef 	st.b	r7[-17],r8
	pack.buffer = values;
80005154:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005158:	ef 48 ff f0 	st.w	r7[-16],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
8000515c:	32 88       	mov	r8,40
8000515e:	ef 48 ff e8 	st.w	r7[-24],r8
	pack.length = count;
80005162:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005166:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.no_wait = false;
8000516a:	30 08       	mov	r8,0
8000516c:	ef 68 ff f8 	st.b	r7[-8],r8
	
	status_code_t rt = twim_read_packet(TWI_SENS, &pack);
80005170:	ee c8 00 18 	sub	r8,r7,24
80005174:	10 9b       	mov	r11,r8
80005176:	fe 7c 40 00 	mov	r12,-49152
8000517a:	f0 1f 00 09 	mcall	8000519c <sensor_read_data+0x74>
8000517e:	18 98       	mov	r8,r12
80005180:	ef 48 ff fc 	st.w	r7[-4],r8
	ioport_set_pin_level(LED_TRANS,LOW);
80005184:	30 0b       	mov	r11,0
80005186:	31 7c       	mov	r12,23
80005188:	f0 1f 00 04 	mcall	80005198 <sensor_read_data+0x70>
	return rt;
8000518c:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005190:	10 9c       	mov	r12,r8
80005192:	2f 7d       	sub	sp,-36
80005194:	e3 cd 80 80 	ldm	sp++,r7,pc
80005198:	80 00       	ld.sh	r0,r0[0x0]
8000519a:	49 64       	lddpc	r4,800051f0 <sensor_write_data+0x50>
8000519c:	80 00       	ld.sh	r0,r0[0x0]
8000519e:	65 78       	ld.w	r8,r2[0x5c]

800051a0 <sensor_write_data>:

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800051a0:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
800051a4:	1a 97       	mov	r7,sp
800051a6:	20 bd       	sub	sp,44
800051a8:	ef 4c ff ec 	st.w	r7[-20],r12
800051ac:	ef 4b ff e8 	st.w	r7[-24],r11
800051b0:	ef 4a ff e4 	st.w	r7[-28],r10
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
};
800051b4:	1a 96       	mov	r6,sp
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
}

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800051b6:	1a 98       	mov	r8,sp
800051b8:	10 95       	mov	r5,r8
	ioport_set_pin_level(LED_TRANS,HIGH);
800051ba:	30 1b       	mov	r11,1
800051bc:	31 7c       	mov	r12,23
800051be:	f0 1f 00 46 	mcall	800052d4 <sensor_write_data+0x134>
	uint8_t volatile _values[count + 1];
800051c2:	ee f8 ff e4 	ld.w	r8,r7[-28]
800051c6:	2f f8       	sub	r8,-1
800051c8:	10 99       	mov	r9,r8
800051ca:	20 19       	sub	r9,1
800051cc:	ef 49 ff f0 	st.w	r7[-16],r9
800051d0:	10 90       	mov	r0,r8
800051d2:	30 01       	mov	r1,0
800051d4:	3f fa       	mov	r10,-1
800051d6:	30 fb       	mov	r11,15
800051d8:	14 60       	and	r0,r10
800051da:	16 61       	and	r1,r11
800051dc:	e0 09 16 1d 	lsr	r9,r0,0x1d
800051e0:	e2 0a 15 03 	lsl	r10,r1,0x3
800051e4:	ef 4a ff d4 	st.w	r7[-44],r10
800051e8:	ee f3 ff d4 	ld.w	r3,r7[-44]
800051ec:	f3 e3 10 03 	or	r3,r9,r3
800051f0:	ef 43 ff d4 	st.w	r7[-44],r3
800051f4:	e0 02 15 03 	lsl	r2,r0,0x3
800051f8:	ef 42 ff d8 	st.w	r7[-40],r2
800051fc:	3f fa       	mov	r10,-1
800051fe:	30 fb       	mov	r11,15
80005200:	ee e2 ff d4 	ld.d	r2,r7[-44]
80005204:	14 62       	and	r2,r10
80005206:	16 63       	and	r3,r11
80005208:	10 92       	mov	r2,r8
8000520a:	30 03       	mov	r3,0
8000520c:	3f fa       	mov	r10,-1
8000520e:	30 fb       	mov	r11,15
80005210:	14 62       	and	r2,r10
80005212:	16 63       	and	r3,r11
80005214:	e4 09 16 1d 	lsr	r9,r2,0x1d
80005218:	e6 0a 15 03 	lsl	r10,r3,0x3
8000521c:	ef 4a ff dc 	st.w	r7[-36],r10
80005220:	ee fa ff dc 	ld.w	r10,r7[-36]
80005224:	f3 ea 10 0a 	or	r10,r9,r10
80005228:	ef 4a ff dc 	st.w	r7[-36],r10
8000522c:	e4 09 15 03 	lsl	r9,r2,0x3
80005230:	ef 49 ff e0 	st.w	r7[-32],r9
80005234:	3f fa       	mov	r10,-1
80005236:	30 fb       	mov	r11,15
80005238:	ee e2 ff dc 	ld.d	r2,r7[-36]
8000523c:	14 62       	and	r2,r10
8000523e:	16 63       	and	r3,r11
80005240:	2f d8       	sub	r8,-3
80005242:	2f d8       	sub	r8,-3
80005244:	a3 88       	lsr	r8,0x2
80005246:	a3 68       	lsl	r8,0x2
80005248:	10 1d       	sub	sp,r8
8000524a:	1a 98       	mov	r8,sp
8000524c:	2f d8       	sub	r8,-3
8000524e:	a3 88       	lsr	r8,0x2
80005250:	a3 68       	lsl	r8,0x2
80005252:	ef 48 ff f4 	st.w	r7[-12],r8
	_values[0] = _addr;
80005256:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000525a:	5c 58       	castu.b	r8
8000525c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005260:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
80005262:	30 08       	mov	r8,0
80005264:	ef 48 ff fc 	st.w	r7[-4],r8
80005268:	c1 58       	rjmp	80005292 <sensor_write_data+0xf2>
8000526a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000526e:	f0 c9 ff ff 	sub	r9,r8,-1
80005272:	ee fa ff e8 	ld.w	r10,r7[-24]
80005276:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000527a:	f4 08 00 08 	add	r8,r10,r8
8000527e:	11 88       	ld.ub	r8,r8[0x0]
80005280:	ee fa ff f4 	ld.w	r10,r7[-12]
80005284:	f4 09 0b 08 	st.b	r10[r9],r8
80005288:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000528c:	2f f8       	sub	r8,-1
8000528e:	ef 48 ff fc 	st.w	r7[-4],r8
80005292:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005296:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000529a:	10 39       	cp.w	r9,r8
8000529c:	ce 73       	brcs	8000526a <sensor_write_data+0xca>
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
8000529e:	ee f8 ff e4 	ld.w	r8,r7[-28]
800052a2:	f0 ca ff ff 	sub	r10,r8,-1
800052a6:	ee fb ff f4 	ld.w	r11,r7[-12]
800052aa:	30 08       	mov	r8,0
800052ac:	32 89       	mov	r9,40
800052ae:	fe 7c 40 00 	mov	r12,-49152
800052b2:	f0 1f 00 0a 	mcall	800052d8 <sensor_write_data+0x138>
800052b6:	18 98       	mov	r8,r12
800052b8:	ef 48 ff f8 	st.w	r7[-8],r8
	ioport_set_pin_level(LED_TRANS,LOW);
800052bc:	30 0b       	mov	r11,0
800052be:	31 7c       	mov	r12,23
800052c0:	f0 1f 00 05 	mcall	800052d4 <sensor_write_data+0x134>
	return rt;
800052c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052c8:	0a 9d       	mov	sp,r5
};
800052ca:	10 9c       	mov	r12,r8
800052cc:	0c 9d       	mov	sp,r6
800052ce:	2f 5d       	sub	sp,-44
800052d0:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
800052d4:	80 00       	ld.sh	r0,r0[0x0]
800052d6:	49 64       	lddpc	r4,8000532c <sensor_read_euler+0x50>
800052d8:	80 00       	ld.sh	r0,r0[0x0]
800052da:	66 f4       	ld.w	r4,r3[0x3c]

800052dc <sensor_read_euler>:
	_mag.z = (((int16_t) sensor_reg_page0.mag_data_z_msb) << 8) + ((int16_t) sensor_reg_page0.mag_data_z_lsb);
	return _mag;
};

struct bno055_euler_t sensor_read_euler(void)
{
800052dc:	eb cd 40 c0 	pushm	r6-r7,lr
800052e0:	1a 97       	mov	r7,sp
800052e2:	20 2d       	sub	sp,8
800052e4:	18 96       	mov	r6,r12
	sensor_switch_page(BNO055_PAGE_ZERO);
800052e6:	30 0c       	mov	r12,0
800052e8:	f0 1f 00 24 	mcall	80005378 <sensor_read_euler+0x9c>
	struct bno055_euler_t _eul;
	sensor_read_data(BNO055_EULER_H_LSB_ADDR, &sensor_reg_page0.euler_h_lsb,6);
800052ec:	4a 48       	lddpc	r8,8000537c <sensor_read_euler+0xa0>
800052ee:	2e 68       	sub	r8,-26
800052f0:	30 6a       	mov	r10,6
800052f2:	10 9b       	mov	r11,r8
800052f4:	31 ac       	mov	r12,26
800052f6:	f0 1f 00 23 	mcall	80005380 <sensor_read_euler+0xa4>
	_eul.h = (((int16_t) sensor_reg_page0.euler_h_msb) << 8) + ((int16_t) sensor_reg_page0.euler_h_lsb);
800052fa:	4a 18       	lddpc	r8,8000537c <sensor_read_euler+0xa0>
800052fc:	f1 38 00 1b 	ld.ub	r8,r8[27]
80005300:	5c 58       	castu.b	r8
80005302:	a9 68       	lsl	r8,0x8
80005304:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005308:	49 d8       	lddpc	r8,8000537c <sensor_read_euler+0xa0>
8000530a:	f1 38 00 1a 	ld.ub	r8,r8[26]
8000530e:	5c 58       	castu.b	r8
80005310:	f2 08 00 08 	add	r8,r9,r8
80005314:	5c 88       	casts.h	r8
80005316:	5c 88       	casts.h	r8
80005318:	ef 58 ff fa 	st.h	r7[-6],r8
	_eul.r = (((int16_t) sensor_reg_page0.euler_r_msb) << 8) + ((int16_t) sensor_reg_page0.euler_r_lsb);
8000531c:	49 88       	lddpc	r8,8000537c <sensor_read_euler+0xa0>
8000531e:	f1 38 00 1d 	ld.ub	r8,r8[29]
80005322:	5c 58       	castu.b	r8
80005324:	a9 68       	lsl	r8,0x8
80005326:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000532a:	49 58       	lddpc	r8,8000537c <sensor_read_euler+0xa0>
8000532c:	f1 38 00 1c 	ld.ub	r8,r8[28]
80005330:	5c 58       	castu.b	r8
80005332:	f2 08 00 08 	add	r8,r9,r8
80005336:	5c 88       	casts.h	r8
80005338:	5c 88       	casts.h	r8
8000533a:	ef 58 ff fc 	st.h	r7[-4],r8
	_eul.p = (((int16_t) sensor_reg_page0.euler_p_msb) << 8) + ((int16_t) sensor_reg_page0.euler_p_lsb);
8000533e:	49 08       	lddpc	r8,8000537c <sensor_read_euler+0xa0>
80005340:	f1 38 00 1f 	ld.ub	r8,r8[31]
80005344:	5c 58       	castu.b	r8
80005346:	a9 68       	lsl	r8,0x8
80005348:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000534c:	48 c8       	lddpc	r8,8000537c <sensor_read_euler+0xa0>
8000534e:	f1 38 00 1e 	ld.ub	r8,r8[30]
80005352:	5c 58       	castu.b	r8
80005354:	f2 08 00 08 	add	r8,r9,r8
80005358:	5c 88       	casts.h	r8
8000535a:	5c 88       	casts.h	r8
8000535c:	ef 58 ff fe 	st.h	r7[-2],r8
	return _eul;
80005360:	0c 98       	mov	r8,r6
80005362:	ee c9 00 06 	sub	r9,r7,6
80005366:	30 6a       	mov	r10,6
80005368:	12 9b       	mov	r11,r9
8000536a:	10 9c       	mov	r12,r8
8000536c:	f0 1f 00 06 	mcall	80005384 <sensor_read_euler+0xa8>
};
80005370:	0c 9c       	mov	r12,r6
80005372:	2f ed       	sub	sp,-8
80005374:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005378:	80 00       	ld.sh	r0,r0[0x0]
8000537a:	53 f8       	stdsp	sp[0xfc],r8
8000537c:	00 00       	add	r0,r0
8000537e:	01 70       	ld.ub	r0,--r0
80005380:	80 00       	ld.sh	r0,r0[0x0]
80005382:	51 28       	stdsp	sp[0x48],r8
80005384:	80 00       	ld.sh	r0,r0[0x0]
80005386:	6f d0       	ld.w	r0,r7[0x74]

80005388 <sensor_read_page0>:

void sensor_read_page0(void)
{
80005388:	eb cd 40 80 	pushm	r7,lr
8000538c:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
8000538e:	30 0c       	mov	r12,0
80005390:	f0 1f 00 0c 	mcall	800053c0 <sensor_read_page0+0x38>
	sensor_read_data(BNO055_CHIP_ID_ADDR,&sensor_reg_page0.chip_id,BNO055_REGISTER_PAGE0_COUNT_BYTES_0);	//TODO: ERR_ADRESS_OUT_OF_RANGE
80005394:	33 ca       	mov	r10,60
80005396:	48 cb       	lddpc	r11,800053c4 <sensor_read_page0+0x3c>
80005398:	30 0c       	mov	r12,0
8000539a:	f0 1f 00 0c 	mcall	800053c8 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_OPR_MODE_ADDR,&sensor_reg_page0.opr_mode,BNO055_REGISTER_PAGE0_COUNT_BYTES_1);
8000539e:	48 a8       	lddpc	r8,800053c4 <sensor_read_page0+0x3c>
800053a0:	2c 48       	sub	r8,-60
800053a2:	30 6a       	mov	r10,6
800053a4:	10 9b       	mov	r11,r8
800053a6:	33 dc       	mov	r12,61
800053a8:	f0 1f 00 08 	mcall	800053c8 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_ACCEL_OFFSET_X_LSB_ADDR,&sensor_reg_page0.accel_offset_x_lsb,BNO055_REGISTER_PAGE0_COUNT_BYTES_2);
800053ac:	48 68       	lddpc	r8,800053c4 <sensor_read_page0+0x3c>
800053ae:	2b e8       	sub	r8,-66
800053b0:	31 6a       	mov	r10,22
800053b2:	10 9b       	mov	r11,r8
800053b4:	35 5c       	mov	r12,85
800053b6:	f0 1f 00 05 	mcall	800053c8 <sensor_read_page0+0x40>
}
800053ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800053be:	00 00       	add	r0,r0
800053c0:	80 00       	ld.sh	r0,r0[0x0]
800053c2:	53 f8       	stdsp	sp[0xfc],r8
800053c4:	00 00       	add	r0,r0
800053c6:	01 70       	ld.ub	r0,--r0
800053c8:	80 00       	ld.sh	r0,r0[0x0]
800053ca:	51 28       	stdsp	sp[0x48],r8

800053cc <sensor_read_status>:
	sensor_read_data(BNO055_ACCEL_CONFIG_ADDR,&sensor_reg_page1.accel_config,BNO055_REGISTER_PAGE1_COUNT_BYTES_0);
	sensor_read_data(BNO055_INT_MASK_ADDR,&sensor_reg_page1.int_mask,BNO055_REGISTER_PAGE1_COUNT_BYTES_1);
}

void sensor_read_status(void)
{
800053cc:	eb cd 40 80 	pushm	r7,lr
800053d0:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
800053d2:	30 0c       	mov	r12,0
800053d4:	f0 1f 00 06 	mcall	800053ec <sensor_read_status+0x20>
	sensor_read_data(BNO055_SYS_STAT_ADDR, &sensor_reg_page0.sys_stat,2);
800053d8:	48 68       	lddpc	r8,800053f0 <sensor_read_status+0x24>
800053da:	2c 78       	sub	r8,-57
800053dc:	30 2a       	mov	r10,2
800053de:	10 9b       	mov	r11,r8
800053e0:	33 9c       	mov	r12,57
800053e2:	f0 1f 00 05 	mcall	800053f4 <sensor_read_status+0x28>
}
800053e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800053ea:	00 00       	add	r0,r0
800053ec:	80 00       	ld.sh	r0,r0[0x0]
800053ee:	53 f8       	stdsp	sp[0xfc],r8
800053f0:	00 00       	add	r0,r0
800053f2:	01 70       	ld.ub	r0,--r0
800053f4:	80 00       	ld.sh	r0,r0[0x0]
800053f6:	51 28       	stdsp	sp[0x48],r8

800053f8 <sensor_switch_page>:
	sensor_read_page0();
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
800053f8:	eb cd 40 80 	pushm	r7,lr
800053fc:	1a 97       	mov	r7,sp
800053fe:	20 1d       	sub	sp,4
80005400:	18 98       	mov	r8,r12
80005402:	ef 68 ff fc 	st.b	r7[-4],r8
	if (page == sensor_reg_page0.page_id) return;
80005406:	48 f8       	lddpc	r8,80005440 <sensor_switch_page+0x48>
80005408:	11 f8       	ld.ub	r8,r8[0x7]
8000540a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000540e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005412:	f0 09 18 00 	cp.b	r9,r8
80005416:	c1 00       	breq	80005436 <sensor_switch_page+0x3e>
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
80005418:	ee c8 00 04 	sub	r8,r7,4
8000541c:	30 1a       	mov	r10,1
8000541e:	10 9b       	mov	r11,r8
80005420:	30 7c       	mov	r12,7
80005422:	f0 1f 00 09 	mcall	80005444 <sensor_switch_page+0x4c>
80005426:	18 98       	mov	r8,r12
80005428:	58 08       	cp.w	r8,0
8000542a:	c0 71       	brne	80005438 <sensor_switch_page+0x40>
8000542c:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005430:	48 49       	lddpc	r9,80005440 <sensor_switch_page+0x48>
80005432:	b2 f8       	st.b	r9[0x7],r8
80005434:	c0 28       	rjmp	80005438 <sensor_switch_page+0x40>
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
	if (page == sensor_reg_page0.page_id) return;
80005436:	d7 03       	nop
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
	//TODO: If TWI_ERROR -> do something
};
80005438:	2f fd       	sub	sp,-4
8000543a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000543e:	00 00       	add	r0,r0
80005440:	00 00       	add	r0,r0
80005442:	01 70       	ld.ub	r0,--r0
80005444:	80 00       	ld.sh	r0,r0[0x0]
80005446:	51 a0       	stdsp	sp[0x68],r0

80005448 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80005448:	eb cd 40 80 	pushm	r7,lr
8000544c:	1a 97       	mov	r7,sp
8000544e:	20 bd       	sub	sp,44
80005450:	ef 4c ff d8 	st.w	r7[-40],r12
80005454:	ef 4b ff d4 	st.w	r7[-44],r11
80005458:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000545c:	ef 48 ff e0 	st.w	r7[-32],r8
80005460:	ee f8 ff d4 	ld.w	r8,r7[-44]
80005464:	ef 48 ff dc 	st.w	r7[-36],r8
80005468:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000546c:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005470:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005474:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005478:	30 19       	mov	r9,1
8000547a:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
8000547e:	ee f9 ff e0 	ld.w	r9,r7[-32]
80005482:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005486:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000548a:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
8000548c:	ef 49 ff f4 	st.w	r7[-12],r9
80005490:	ef 48 ff f0 	st.w	r7[-16],r8
80005494:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005498:	ef 48 ff ec 	st.w	r7[-20],r8
8000549c:	ee f8 ff f4 	ld.w	r8,r7[-12]
800054a0:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800054a4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054a8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800054aa:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
800054ae:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
800054b2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800054b6:	e2 18 00 08 	andl	r8,0x8,COH
800054ba:	c0 80       	breq	800054ca <ioport_set_pin_mode+0x82>
		base->puers = mask;
800054bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054c0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800054c4:	f1 49 00 74 	st.w	r8[116],r9
800054c8:	c0 78       	rjmp	800054d6 <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
800054ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054ce:	ee f9 ff f0 	ld.w	r9,r7[-16]
800054d2:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
800054d6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800054da:	e2 18 00 40 	andl	r8,0x40,COH
800054de:	c0 80       	breq	800054ee <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
800054e0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054e4:	ee f9 ff f0 	ld.w	r9,r7[-16]
800054e8:	f1 49 00 c4 	st.w	r8[196],r9
800054ec:	c0 78       	rjmp	800054fa <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
800054ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054f2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800054f6:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
800054fa:	ee f8 ff ec 	ld.w	r8,r7[-20]
800054fe:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005502:	5c 58       	castu.b	r8
80005504:	c0 70       	breq	80005512 <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
80005506:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000550a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000550e:	91 59       	st.w	r8[0x14],r9
80005510:	c0 68       	rjmp	8000551c <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
80005512:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005516:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000551a:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
8000551c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005520:	e2 18 00 02 	andl	r8,0x2,COH
80005524:	c0 70       	breq	80005532 <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
80005526:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000552a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000552e:	91 99       	st.w	r8[0x24],r9
80005530:	c0 68       	rjmp	8000553c <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
80005532:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005536:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000553a:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
8000553c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005540:	e2 18 00 04 	andl	r8,0x4,COH
80005544:	c0 70       	breq	80005552 <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
80005546:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000554a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000554e:	91 d9       	st.w	r8[0x34],r9
80005550:	c0 68       	rjmp	8000555c <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
80005552:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005556:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000555a:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
8000555c:	2f 5d       	sub	sp,-44
8000555e:	e3 cd 80 80 	ldm	sp++,r7,pc

80005562 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80005562:	eb cd 40 80 	pushm	r7,lr
80005566:	1a 97       	mov	r7,sp
80005568:	20 cd       	sub	sp,48
8000556a:	ef 4c ff d4 	st.w	r7[-44],r12
8000556e:	ef 4b ff d0 	st.w	r7[-48],r11
80005572:	ee f8 ff d4 	ld.w	r8,r7[-44]
80005576:	ef 48 ff dc 	st.w	r7[-36],r8
8000557a:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000557e:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80005582:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005586:	58 18       	cp.w	r8,1
80005588:	c2 11       	brne	800055ca <ioport_set_pin_dir+0x68>
8000558a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000558e:	ef 48 ff e0 	st.w	r7[-32],r8
80005592:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005596:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000559a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000559e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800055a0:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800055a4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800055a8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800055aa:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800055ae:	ee f9 ff dc 	ld.w	r9,r7[-36]
800055b2:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800055b6:	ee f9 ff ec 	ld.w	r9,r7[-20]
800055ba:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800055be:	30 1a       	mov	r10,1
800055c0:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800055c4:	f1 49 00 44 	st.w	r8[68],r9
800055c8:	c2 48       	rjmp	80005610 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800055ca:	ee f8 ff d8 	ld.w	r8,r7[-40]
800055ce:	58 08       	cp.w	r8,0
800055d0:	c2 01       	brne	80005610 <ioport_set_pin_dir+0xae>
800055d2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800055d6:	ef 48 ff f0 	st.w	r7[-16],r8
800055da:	ee f8 ff f0 	ld.w	r8,r7[-16]
800055de:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800055e2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800055e6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800055e8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800055ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800055f0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800055f2:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800055f6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800055fa:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800055fe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005602:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005606:	30 1a       	mov	r10,1
80005608:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000560c:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80005610:	2f 4d       	sub	sp,-48
80005612:	e3 cd 80 80 	ldm	sp++,r7,pc

80005616 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
80005616:	eb cd 40 80 	pushm	r7,lr
8000561a:	1a 97       	mov	r7,sp
8000561c:	20 6d       	sub	sp,24
8000561e:	ef 4c ff e8 	st.w	r7[-24],r12
80005622:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005626:	ef 48 ff ec 	st.w	r7[-20],r8
8000562a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000562e:	ef 48 ff f0 	st.w	r7[-16],r8
80005632:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005636:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000563a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000563e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005640:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005644:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005648:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000564a:	e0 28 d8 00 	sub	r8,55296
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
8000564e:	71 89       	ld.w	r9,r8[0x60]
80005650:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005654:	ef 48 ff fc 	st.w	r7[-4],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005658:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000565c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005660:	30 1a       	mov	r10,1
80005662:	f4 08 09 48 	lsl	r8,r10,r8
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
80005666:	f3 e8 00 08 	and	r8,r9,r8
8000566a:	5f 18       	srne	r8
8000566c:	5c 58       	castu.b	r8
	return arch_ioport_get_pin_level(pin);
}
8000566e:	10 9c       	mov	r12,r8
80005670:	2f ad       	sub	sp,-24
80005672:	e3 cd 80 80 	ldm	sp++,r7,pc
80005676:	d7 03       	nop

80005678 <settings_init>:
volatile settings_t set;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
80005678:	eb cd 40 80 	pushm	r7,lr
8000567c:	1a 97       	mov	r7,sp
8000567e:	20 1d       	sub	sp,4
80005680:	18 98       	mov	r8,r12
80005682:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
80005686:	f0 1f 00 18 	mcall	800056e4 <settings_init+0x6c>
8000568a:	18 98       	mov	r8,r12
8000568c:	58 08       	cp.w	r8,0
8000568e:	c0 40       	breq	80005696 <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
80005690:	f0 1f 00 16 	mcall	800056e8 <settings_init+0x70>
80005694:	c1 68       	rjmp	800056c0 <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
80005696:	30 09       	mov	r9,0
80005698:	34 ca       	mov	r10,76
8000569a:	e0 6b 00 80 	mov	r11,128
8000569e:	ea 1b 80 80 	orh	r11,0x8080
800056a2:	49 3c       	lddpc	r12,800056ec <settings_init+0x74>
800056a4:	f0 1f 00 13 	mcall	800056f0 <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
800056a8:	49 18       	lddpc	r8,800056ec <settings_init+0x74>
800056aa:	90 08       	ld.sh	r8,r8[0x0]
800056ac:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800056b0:	30 b8       	mov	r8,11
800056b2:	f0 09 19 00 	cp.h	r9,r8
800056b6:	c0 50       	breq	800056c0 <settings_init+0x48>
		{
			set_default_values();
800056b8:	f0 1f 00 0c 	mcall	800056e8 <settings_init+0x70>
			settings_save();
800056bc:	f0 1f 00 0e 	mcall	800056f4 <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
800056c0:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800056c4:	30 08       	mov	r8,0
800056c6:	f0 09 18 00 	cp.b	r9,r8
800056ca:	c0 90       	breq	800056dc <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
800056cc:	30 0b       	mov	r11,0
800056ce:	33 1c       	mov	r12,49
800056d0:	f0 1f 00 0a 	mcall	800056f8 <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
800056d4:	30 8b       	mov	r11,8
800056d6:	33 1c       	mov	r12,49
800056d8:	f0 1f 00 09 	mcall	800056fc <settings_init+0x84>
	}
};
800056dc:	2f fd       	sub	sp,-4
800056de:	e3 cd 80 80 	ldm	sp++,r7,pc
800056e2:	00 00       	add	r0,r0
800056e4:	80 00       	ld.sh	r0,r0[0x0]
800056e6:	2a 80       	sub	r0,-88
800056e8:	80 00       	ld.sh	r0,r0[0x0]
800056ea:	57 6c       	stdsp	sp[0x1d8],r12
800056ec:	00 00       	add	r0,r0
800056ee:	01 e0       	ld.ub	r0,r0[0x6]
800056f0:	80 00       	ld.sh	r0,r0[0x0]
800056f2:	2a f8       	sub	r8,-81
800056f4:	80 00       	ld.sh	r0,r0[0x0]
800056f6:	57 00       	stdsp	sp[0x1c0],r0
800056f8:	80 00       	ld.sh	r0,r0[0x0]
800056fa:	55 62       	stdsp	sp[0x158],r2
800056fc:	80 00       	ld.sh	r0,r0[0x0]
800056fe:	54 48       	stdsp	sp[0x110],r8

80005700 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
80005700:	eb cd 40 80 	pushm	r7,lr
80005704:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
80005706:	30 19       	mov	r9,1
80005708:	34 ca       	mov	r10,76
8000570a:	48 5b       	lddpc	r11,8000571c <settings_save+0x1c>
8000570c:	e0 6c 00 80 	mov	r12,128
80005710:	ea 1c 80 80 	orh	r12,0x8080
80005714:	f0 1f 00 03 	mcall	80005720 <settings_save+0x20>
};
80005718:	e3 cd 80 80 	ldm	sp++,r7,pc
8000571c:	00 00       	add	r0,r0
8000571e:	01 e0       	ld.ub	r0,r0[0x6]
80005720:	80 00       	ld.sh	r0,r0[0x0]
80005722:	2a f8       	sub	r8,-81

80005724 <check_save>:

void check_save(void)
{
80005724:	eb cd 40 80 	pushm	r7,lr
80005728:	1a 97       	mov	r7,sp
8000572a:	20 1d       	sub	sp,4
	static bool pin_old = LOW;
	bool pin = ioport_get_pin_level(PIN_SAVE) ;
8000572c:	33 1c       	mov	r12,49
8000572e:	f0 1f 00 0d 	mcall	80005760 <check_save+0x3c>
80005732:	18 98       	mov	r8,r12
80005734:	ef 68 ff ff 	st.b	r7[-1],r8
	if(pin == LOW && pin_old == HIGH)
80005738:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000573c:	ec 18 00 01 	eorl	r8,0x1
80005740:	5c 58       	castu.b	r8
80005742:	c0 70       	breq	80005750 <check_save+0x2c>
80005744:	48 88       	lddpc	r8,80005764 <check_save+0x40>
80005746:	11 88       	ld.ub	r8,r8[0x0]
80005748:	58 08       	cp.w	r8,0
8000574a:	c0 30       	breq	80005750 <check_save+0x2c>
	{
		settings_save();
8000574c:	f0 1f 00 07 	mcall	80005768 <check_save+0x44>
		//TODO: check and add status LED blink
	}
	pin_old = pin;
80005750:	48 59       	lddpc	r9,80005764 <check_save+0x40>
80005752:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80005756:	b2 88       	st.b	r9[0x0],r8
};
80005758:	2f fd       	sub	sp,-4
8000575a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000575e:	00 00       	add	r0,r0
80005760:	80 00       	ld.sh	r0,r0[0x0]
80005762:	56 16       	stdsp	sp[0x184],r6
80005764:	00 00       	add	r0,r0
80005766:	00 34       	cp.w	r4,r0
80005768:	80 00       	ld.sh	r0,r0[0x0]
8000576a:	57 00       	stdsp	sp[0x1c0],r0

8000576c <set_default_values>:

void set_default_values(void)
{
8000576c:	eb cd 40 80 	pushm	r7,lr
80005770:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
80005772:	4a 99       	lddpc	r9,80005814 <set_default_values+0xa8>
80005774:	30 b8       	mov	r8,11
80005776:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
80005778:	4a 78       	lddpc	r8,80005814 <set_default_values+0xa8>
8000577a:	30 29       	mov	r9,2
8000577c:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
8000577e:	4a 68       	lddpc	r8,80005814 <set_default_values+0xa8>
80005780:	30 09       	mov	r9,0
80005782:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
80005784:	4a 48       	lddpc	r8,80005814 <set_default_values+0xa8>
80005786:	30 09       	mov	r9,0
80005788:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
8000578a:	4a 38       	lddpc	r8,80005814 <set_default_values+0xa8>
8000578c:	30 29       	mov	r9,2
8000578e:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
80005790:	4a 18       	lddpc	r8,80005814 <set_default_values+0xa8>
80005792:	30 09       	mov	r9,0
80005794:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
80005796:	4a 08       	lddpc	r8,80005814 <set_default_values+0xa8>
80005798:	30 09       	mov	r9,0
8000579a:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
8000579c:	49 e8       	lddpc	r8,80005814 <set_default_values+0xa8>
8000579e:	30 29       	mov	r9,2
800057a0:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
800057a2:	49 d8       	lddpc	r8,80005814 <set_default_values+0xa8>
800057a4:	30 09       	mov	r9,0
800057a6:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
800057a8:	49 b8       	lddpc	r8,80005814 <set_default_values+0xa8>
800057aa:	30 09       	mov	r9,0
800057ac:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
800057ae:	49 a9       	lddpc	r9,80005814 <set_default_values+0xa8>
800057b0:	30 08       	mov	r8,0
800057b2:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
800057b6:	49 89       	lddpc	r9,80005814 <set_default_values+0xa8>
800057b8:	30 08       	mov	r8,0
800057ba:	f3 58 00 3c 	st.h	r9[60],r8
	set.accel_offset.x = 0;
800057be:	49 69       	lddpc	r9,80005814 <set_default_values+0xa8>
800057c0:	30 08       	mov	r8,0
800057c2:	f3 58 00 36 	st.h	r9[54],r8
	set.accel_offset.y = 0;
800057c6:	49 49       	lddpc	r9,80005814 <set_default_values+0xa8>
800057c8:	30 08       	mov	r8,0
800057ca:	f3 58 00 38 	st.h	r9[56],r8
	set.accel_offset.z = 0;
800057ce:	49 29       	lddpc	r9,80005814 <set_default_values+0xa8>
800057d0:	30 08       	mov	r8,0
800057d2:	f3 58 00 3a 	st.h	r9[58],r8
	set.gyro_offset.x = 0;
800057d6:	49 09       	lddpc	r9,80005814 <set_default_values+0xa8>
800057d8:	30 08       	mov	r8,0
800057da:	f3 58 00 3e 	st.h	r9[62],r8
	set.gyro_offset.y = 0;
800057de:	48 e9       	lddpc	r9,80005814 <set_default_values+0xa8>
800057e0:	30 08       	mov	r8,0
800057e2:	f3 58 00 40 	st.h	r9[64],r8
	set.gyro_offset.z = 0;
800057e6:	48 c9       	lddpc	r9,80005814 <set_default_values+0xa8>
800057e8:	30 08       	mov	r8,0
800057ea:	f3 58 00 42 	st.h	r9[66],r8
	set.mag_offset.r = 0;
800057ee:	48 a9       	lddpc	r9,80005814 <set_default_values+0xa8>
800057f0:	30 08       	mov	r8,0
800057f2:	f3 58 00 4a 	st.h	r9[74],r8
	set.mag_offset.x = 0;
800057f6:	48 89       	lddpc	r9,80005814 <set_default_values+0xa8>
800057f8:	30 08       	mov	r8,0
800057fa:	f3 58 00 44 	st.h	r9[68],r8
	set.mag_offset.y = 0;
800057fe:	48 69       	lddpc	r9,80005814 <set_default_values+0xa8>
80005800:	30 08       	mov	r8,0
80005802:	f3 58 00 46 	st.h	r9[70],r8
	set.mag_offset.z = 0;
80005806:	48 49       	lddpc	r9,80005814 <set_default_values+0xa8>
80005808:	30 08       	mov	r8,0
8000580a:	f3 58 00 48 	st.h	r9[72],r8
8000580e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005812:	00 00       	add	r0,r0
80005814:	00 00       	add	r0,r0
80005816:	01 e0       	ld.ub	r0,r0[0x6]

80005818 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005818:	eb cd 40 80 	pushm	r7,lr
8000581c:	1a 97       	mov	r7,sp
8000581e:	20 1d       	sub	sp,4
80005820:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005824:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005828:	e6 18 00 01 	andh	r8,0x1,COH
8000582c:	5f 08       	sreq	r8
8000582e:	5c 58       	castu.b	r8
}
80005830:	10 9c       	mov	r12,r8
80005832:	2f fd       	sub	sp,-4
80005834:	e3 cd 80 80 	ldm	sp++,r7,pc

80005838 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80005838:	eb cd 40 80 	pushm	r7,lr
8000583c:	1a 97       	mov	r7,sp
8000583e:	20 4d       	sub	sp,16
80005840:	ef 4c ff f8 	st.w	r7[-8],r12
80005844:	ef 4b ff f4 	st.w	r7[-12],r11
80005848:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000584c:	e1 b8 00 00 	mfsr	r8,0x0
80005850:	10 9c       	mov	r12,r8
80005852:	f0 1f 00 73 	mcall	80005a1c <tc_configure_interrupts+0x1e4>
80005856:	18 98       	mov	r8,r12
80005858:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000585c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005860:	58 28       	cp.w	r8,2
80005862:	e0 88 00 04 	brls	8000586a <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
80005866:	3f f8       	mov	r8,-1
80005868:	cd 68       	rjmp	80005a14 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
8000586a:	ee fb ff f4 	ld.w	r11,r7[-12]
8000586e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005872:	70 08       	ld.w	r8,r8[0x0]
80005874:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005878:	5c 58       	castu.b	r8
8000587a:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
8000587e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005882:	70 08       	ld.w	r8,r8[0x0]
80005884:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005888:	5c 58       	castu.b	r8
8000588a:	a7 68       	lsl	r8,0x6
8000588c:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
8000588e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005892:	70 08       	ld.w	r8,r8[0x0]
80005894:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005898:	5c 58       	castu.b	r8
8000589a:	a5 78       	lsl	r8,0x5
8000589c:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
8000589e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058a2:	70 08       	ld.w	r8,r8[0x0]
800058a4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800058a8:	5c 58       	castu.b	r8
800058aa:	a5 68       	lsl	r8,0x4
800058ac:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
800058ae:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058b2:	70 08       	ld.w	r8,r8[0x0]
800058b4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800058b8:	5c 58       	castu.b	r8
800058ba:	a3 78       	lsl	r8,0x3
800058bc:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
800058be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058c2:	70 08       	ld.w	r8,r8[0x0]
800058c4:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800058c8:	5c 58       	castu.b	r8
800058ca:	a3 68       	lsl	r8,0x2
800058cc:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
800058ce:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058d2:	70 08       	ld.w	r8,r8[0x0]
800058d4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800058d8:	5c 58       	castu.b	r8
800058da:	a1 78       	lsl	r8,0x1
800058dc:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
800058de:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058e2:	70 08       	ld.w	r8,r8[0x0]
800058e4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800058e8:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
800058ea:	f3 e8 10 08 	or	r8,r9,r8
800058ee:	10 99       	mov	r9,r8
800058f0:	ee fa ff f8 	ld.w	r10,r7[-8]
800058f4:	f6 08 15 06 	lsl	r8,r11,0x6
800058f8:	f4 08 00 08 	add	r8,r10,r8
800058fc:	2d c8       	sub	r8,-36
800058fe:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80005900:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005904:	30 08       	mov	r8,0
80005906:	f0 09 18 00 	cp.b	r9,r8
8000590a:	c0 20       	breq	8000590e <tc_configure_interrupts+0xd6>
8000590c:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000590e:	ee fb ff f4 	ld.w	r11,r7[-12]
80005912:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005916:	70 08       	ld.w	r8,r8[0x0]
80005918:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000591c:	5c 58       	castu.b	r8
8000591e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005922:	c0 41       	brne	8000592a <tc_configure_interrupts+0xf2>
80005924:	e0 69 00 80 	mov	r9,128
80005928:	c0 28       	rjmp	8000592c <tc_configure_interrupts+0xf4>
8000592a:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
8000592c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005930:	70 08       	ld.w	r8,r8[0x0]
80005932:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005936:	5c 58       	castu.b	r8
80005938:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000593c:	c0 31       	brne	80005942 <tc_configure_interrupts+0x10a>
8000593e:	34 08       	mov	r8,64
80005940:	c0 28       	rjmp	80005944 <tc_configure_interrupts+0x10c>
80005942:	30 08       	mov	r8,0
80005944:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80005946:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000594a:	70 08       	ld.w	r8,r8[0x0]
8000594c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005950:	5c 58       	castu.b	r8
80005952:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005956:	c0 31       	brne	8000595c <tc_configure_interrupts+0x124>
80005958:	32 08       	mov	r8,32
8000595a:	c0 28       	rjmp	8000595e <tc_configure_interrupts+0x126>
8000595c:	30 08       	mov	r8,0
8000595e:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80005960:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005964:	70 08       	ld.w	r8,r8[0x0]
80005966:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000596a:	5c 58       	castu.b	r8
8000596c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005970:	c0 31       	brne	80005976 <tc_configure_interrupts+0x13e>
80005972:	31 08       	mov	r8,16
80005974:	c0 28       	rjmp	80005978 <tc_configure_interrupts+0x140>
80005976:	30 08       	mov	r8,0
80005978:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
8000597a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000597e:	70 08       	ld.w	r8,r8[0x0]
80005980:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005984:	5c 58       	castu.b	r8
80005986:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000598a:	c0 31       	brne	80005990 <tc_configure_interrupts+0x158>
8000598c:	30 88       	mov	r8,8
8000598e:	c0 28       	rjmp	80005992 <tc_configure_interrupts+0x15a>
80005990:	30 08       	mov	r8,0
80005992:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80005994:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005998:	70 08       	ld.w	r8,r8[0x0]
8000599a:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
8000599e:	5c 58       	castu.b	r8
800059a0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800059a4:	c0 31       	brne	800059aa <tc_configure_interrupts+0x172>
800059a6:	30 48       	mov	r8,4
800059a8:	c0 28       	rjmp	800059ac <tc_configure_interrupts+0x174>
800059aa:	30 08       	mov	r8,0
800059ac:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800059ae:	ee f8 ff f0 	ld.w	r8,r7[-16]
800059b2:	70 08       	ld.w	r8,r8[0x0]
800059b4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800059b8:	5c 58       	castu.b	r8
800059ba:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800059be:	c0 31       	brne	800059c4 <tc_configure_interrupts+0x18c>
800059c0:	30 28       	mov	r8,2
800059c2:	c0 28       	rjmp	800059c6 <tc_configure_interrupts+0x18e>
800059c4:	30 08       	mov	r8,0
800059c6:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
800059c8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800059cc:	70 08       	ld.w	r8,r8[0x0]
800059ce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800059d2:	5c 58       	castu.b	r8
800059d4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800059d8:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800059da:	f3 e8 10 08 	or	r8,r9,r8
800059de:	10 99       	mov	r9,r8
800059e0:	ee fa ff f8 	ld.w	r10,r7[-8]
800059e4:	f6 08 15 06 	lsl	r8,r11,0x6
800059e8:	f4 08 00 08 	add	r8,r10,r8
800059ec:	2d 88       	sub	r8,-40
800059ee:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800059f0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800059f4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800059f8:	a1 78       	lsl	r8,0x1
800059fa:	2f f8       	sub	r8,-1
800059fc:	a5 78       	lsl	r8,0x5
800059fe:	f2 08 00 08 	add	r8,r9,r8
80005a02:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80005a04:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005a08:	30 08       	mov	r8,0
80005a0a:	f0 09 18 00 	cp.b	r9,r8
80005a0e:	c0 20       	breq	80005a12 <tc_configure_interrupts+0x1da>
80005a10:	d5 03       	csrf	0x10

  return 0;
80005a12:	30 08       	mov	r8,0
}
80005a14:	10 9c       	mov	r12,r8
80005a16:	2f cd       	sub	sp,-16
80005a18:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a1c:	80 00       	ld.sh	r0,r0[0x0]
80005a1e:	58 18       	cp.w	r8,1

80005a20 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80005a20:	eb cd 40 80 	pushm	r7,lr
80005a24:	1a 97       	mov	r7,sp
80005a26:	20 2d       	sub	sp,8
80005a28:	ef 4c ff fc 	st.w	r7[-4],r12
80005a2c:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80005a30:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a34:	70 08       	ld.w	r8,r8[0x0]
80005a36:	58 28       	cp.w	r8,2
80005a38:	e0 88 00 04 	brls	80005a40 <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
80005a3c:	3f f8       	mov	r8,-1
80005a3e:	c9 78       	rjmp	80005b6c <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005a40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a44:	70 09       	ld.w	r9,r8[0x0]
80005a46:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a4a:	70 18       	ld.w	r8,r8[0x4]
80005a4c:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80005a50:	5c 58       	castu.b	r8
80005a52:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80005a56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a5a:	70 18       	ld.w	r8,r8[0x4]
80005a5c:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80005a60:	5c 58       	castu.b	r8
80005a62:	bd 68       	lsl	r8,0x1c
80005a64:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80005a66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a6a:	70 18       	ld.w	r8,r8[0x4]
80005a6c:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80005a70:	5c 58       	castu.b	r8
80005a72:	bb 68       	lsl	r8,0x1a
80005a74:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80005a76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a7a:	70 18       	ld.w	r8,r8[0x4]
80005a7c:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80005a80:	5c 58       	castu.b	r8
80005a82:	b9 68       	lsl	r8,0x18
80005a84:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80005a86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a8a:	70 18       	ld.w	r8,r8[0x4]
80005a8c:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80005a90:	5c 58       	castu.b	r8
80005a92:	b7 68       	lsl	r8,0x16
80005a94:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80005a96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a9a:	70 18       	ld.w	r8,r8[0x4]
80005a9c:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80005aa0:	5c 58       	castu.b	r8
80005aa2:	b5 68       	lsl	r8,0x14
80005aa4:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80005aa6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005aaa:	70 18       	ld.w	r8,r8[0x4]
80005aac:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80005ab0:	5c 58       	castu.b	r8
80005ab2:	b3 68       	lsl	r8,0x12
80005ab4:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80005ab6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005aba:	70 18       	ld.w	r8,r8[0x4]
80005abc:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80005ac0:	5c 58       	castu.b	r8
80005ac2:	b1 68       	lsl	r8,0x10
80005ac4:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80005ac8:	10 9a       	mov	r10,r8
80005aca:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80005acc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ad0:	70 18       	ld.w	r8,r8[0x4]
80005ad2:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80005ad6:	5c 58       	castu.b	r8
80005ad8:	ad 78       	lsl	r8,0xd
80005ada:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80005adc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ae0:	70 18       	ld.w	r8,r8[0x4]
80005ae2:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80005ae6:	5c 58       	castu.b	r8
80005ae8:	ad 68       	lsl	r8,0xc
80005aea:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80005aec:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005af0:	70 18       	ld.w	r8,r8[0x4]
80005af2:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80005af6:	5c 58       	castu.b	r8
80005af8:	ab 68       	lsl	r8,0xa
80005afa:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80005afc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b00:	70 18       	ld.w	r8,r8[0x4]
80005b02:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80005b06:	5c 58       	castu.b	r8
80005b08:	a9 68       	lsl	r8,0x8
80005b0a:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80005b0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b10:	70 18       	ld.w	r8,r8[0x4]
80005b12:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005b16:	5c 58       	castu.b	r8
80005b18:	a7 78       	lsl	r8,0x7
80005b1a:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80005b1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b20:	70 18       	ld.w	r8,r8[0x4]
80005b22:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005b26:	5c 58       	castu.b	r8
80005b28:	a7 68       	lsl	r8,0x6
80005b2a:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80005b2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b30:	70 18       	ld.w	r8,r8[0x4]
80005b32:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80005b36:	5c 58       	castu.b	r8
80005b38:	a5 68       	lsl	r8,0x4
80005b3a:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80005b3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b40:	70 18       	ld.w	r8,r8[0x4]
80005b42:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005b46:	5c 58       	castu.b	r8
80005b48:	a3 78       	lsl	r8,0x3
80005b4a:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80005b4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b50:	70 18       	ld.w	r8,r8[0x4]
80005b52:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005b56:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005b58:	f5 e8 10 08 	or	r8,r10,r8
80005b5c:	10 9a       	mov	r10,r8
80005b5e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b62:	a5 69       	lsl	r9,0x4
80005b64:	2f f9       	sub	r9,-1
80005b66:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80005b6a:	30 08       	mov	r8,0
}
80005b6c:	10 9c       	mov	r12,r8
80005b6e:	2f ed       	sub	sp,-8
80005b70:	e3 cd 80 80 	ldm	sp++,r7,pc

80005b74 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80005b74:	eb cd 40 80 	pushm	r7,lr
80005b78:	1a 97       	mov	r7,sp
80005b7a:	20 2d       	sub	sp,8
80005b7c:	ef 4c ff fc 	st.w	r7[-4],r12
80005b80:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005b84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b88:	58 28       	cp.w	r8,2
80005b8a:	e0 88 00 04 	brls	80005b92 <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80005b8e:	3f f8       	mov	r8,-1
80005b90:	c0 b8       	rjmp	80005ba6 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80005b92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b96:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005b9a:	a7 68       	lsl	r8,0x6
80005b9c:	f2 08 00 08 	add	r8,r9,r8
80005ba0:	30 59       	mov	r9,5
80005ba2:	91 09       	st.w	r8[0x0],r9

  return 0;
80005ba4:	30 08       	mov	r8,0
}
80005ba6:	10 9c       	mov	r12,r8
80005ba8:	2f ed       	sub	sp,-8
80005baa:	e3 cd 80 80 	ldm	sp++,r7,pc

80005bae <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80005bae:	eb cd 40 80 	pushm	r7,lr
80005bb2:	1a 97       	mov	r7,sp
80005bb4:	20 2d       	sub	sp,8
80005bb6:	ef 4c ff fc 	st.w	r7[-4],r12
80005bba:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005bbe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005bc2:	58 28       	cp.w	r8,2
80005bc4:	e0 88 00 04 	brls	80005bcc <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80005bc8:	3f f8       	mov	r8,-1
80005bca:	c0 b8       	rjmp	80005be0 <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80005bcc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005bd0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005bd4:	a1 78       	lsl	r8,0x1
80005bd6:	2f f8       	sub	r8,-1
80005bd8:	a5 78       	lsl	r8,0x5
80005bda:	f2 08 00 08 	add	r8,r9,r8
80005bde:	70 08       	ld.w	r8,r8[0x0]
}
80005be0:	10 9c       	mov	r12,r8
80005be2:	2f ed       	sub	sp,-8
80005be4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005be8 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005be8:	eb cd 40 80 	pushm	r7,lr
80005bec:	1a 97       	mov	r7,sp
80005bee:	20 3d       	sub	sp,12
80005bf0:	ef 4c ff fc 	st.w	r7[-4],r12
80005bf4:	ef 4b ff f8 	st.w	r7[-8],r11
80005bf8:	14 98       	mov	r8,r10
80005bfa:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005bfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c02:	58 28       	cp.w	r8,2
80005c04:	e0 88 00 04 	brls	80005c0c <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80005c08:	3f f8       	mov	r8,-1
80005c0a:	c2 78       	rjmp	80005c58 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005c0c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c14:	a5 69       	lsl	r9,0x4
80005c16:	2f f9       	sub	r9,-1
80005c18:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005c1c:	e2 18 80 00 	andl	r8,0x8000,COH
80005c20:	c1 a0       	breq	80005c54 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80005c22:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c26:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c2a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005c2e:	a7 69       	lsl	r9,0x6
80005c30:	f4 09 00 09 	add	r9,r10,r9
80005c34:	2e c9       	sub	r9,-20
80005c36:	72 09       	ld.w	r9,r9[0x0]
80005c38:	12 9a       	mov	r10,r9
80005c3a:	e0 1a 00 00 	andl	r10,0x0
80005c3e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005c42:	f5 e9 10 09 	or	r9,r10,r9
80005c46:	ee fa ff fc 	ld.w	r10,r7[-4]
80005c4a:	a7 68       	lsl	r8,0x6
80005c4c:	f4 08 00 08 	add	r8,r10,r8
80005c50:	2e c8       	sub	r8,-20
80005c52:	91 09       	st.w	r8[0x0],r9

  return value;
80005c54:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005c58:	10 9c       	mov	r12,r8
80005c5a:	2f dd       	sub	sp,-12
80005c5c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005c60 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005c60:	eb cd 40 80 	pushm	r7,lr
80005c64:	1a 97       	mov	r7,sp
80005c66:	20 3d       	sub	sp,12
80005c68:	ef 4c ff fc 	st.w	r7[-4],r12
80005c6c:	ef 4b ff f8 	st.w	r7[-8],r11
80005c70:	14 98       	mov	r8,r10
80005c72:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005c76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c7a:	58 28       	cp.w	r8,2
80005c7c:	e0 88 00 04 	brls	80005c84 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80005c80:	3f f8       	mov	r8,-1
80005c82:	c2 78       	rjmp	80005cd0 <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005c84:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c8c:	a5 69       	lsl	r9,0x4
80005c8e:	2f f9       	sub	r9,-1
80005c90:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005c94:	e2 18 80 00 	andl	r8,0x8000,COH
80005c98:	c1 a0       	breq	80005ccc <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80005c9a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c9e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005ca2:	ee fa ff fc 	ld.w	r10,r7[-4]
80005ca6:	a7 69       	lsl	r9,0x6
80005ca8:	f4 09 00 09 	add	r9,r10,r9
80005cac:	2e 89       	sub	r9,-24
80005cae:	72 09       	ld.w	r9,r9[0x0]
80005cb0:	12 9a       	mov	r10,r9
80005cb2:	e0 1a 00 00 	andl	r10,0x0
80005cb6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005cba:	f5 e9 10 09 	or	r9,r10,r9
80005cbe:	ee fa ff fc 	ld.w	r10,r7[-4]
80005cc2:	a7 68       	lsl	r8,0x6
80005cc4:	f4 08 00 08 	add	r8,r10,r8
80005cc8:	2e 88       	sub	r8,-24
80005cca:	91 09       	st.w	r8[0x0],r9

  return value;
80005ccc:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005cd0:	10 9c       	mov	r12,r8
80005cd2:	2f dd       	sub	sp,-12
80005cd4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005cd8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005cd8:	eb cd 40 80 	pushm	r7,lr
80005cdc:	1a 97       	mov	r7,sp
80005cde:	20 3d       	sub	sp,12
80005ce0:	ef 4c ff fc 	st.w	r7[-4],r12
80005ce4:	ef 4b ff f8 	st.w	r7[-8],r11
80005ce8:	14 98       	mov	r8,r10
80005cea:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005cee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cf2:	58 28       	cp.w	r8,2
80005cf4:	e0 88 00 04 	brls	80005cfc <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80005cf8:	3f f8       	mov	r8,-1
80005cfa:	c2 78       	rjmp	80005d48 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005cfc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005d00:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005d04:	a5 69       	lsl	r9,0x4
80005d06:	2f f9       	sub	r9,-1
80005d08:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005d0c:	e2 18 80 00 	andl	r8,0x8000,COH
80005d10:	c1 a0       	breq	80005d44 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80005d12:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d16:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005d1a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005d1e:	a7 69       	lsl	r9,0x6
80005d20:	f4 09 00 09 	add	r9,r10,r9
80005d24:	2e 49       	sub	r9,-28
80005d26:	72 09       	ld.w	r9,r9[0x0]
80005d28:	12 9a       	mov	r10,r9
80005d2a:	e0 1a 00 00 	andl	r10,0x0
80005d2e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005d32:	f5 e9 10 09 	or	r9,r10,r9
80005d36:	ee fa ff fc 	ld.w	r10,r7[-4]
80005d3a:	a7 68       	lsl	r8,0x6
80005d3c:	f4 08 00 08 	add	r8,r10,r8
80005d40:	2e 48       	sub	r8,-28
80005d42:	91 09       	st.w	r8[0x0],r9

  return value;
80005d44:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005d48:	10 9c       	mov	r12,r8
80005d4a:	2f dd       	sub	sp,-12
80005d4c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005d50 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005d50:	eb cd 40 80 	pushm	r7,lr
80005d54:	1a 97       	mov	r7,sp
80005d56:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005d58:	e1 b8 00 00 	mfsr	r8,0x0
80005d5c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005d60:	d3 03       	ssrf	0x10

	return flags;
80005d62:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005d66:	10 9c       	mov	r12,r8
80005d68:	2f fd       	sub	sp,-4
80005d6a:	e3 cd 80 80 	ldm	sp++,r7,pc

80005d6e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005d6e:	eb cd 40 80 	pushm	r7,lr
80005d72:	1a 97       	mov	r7,sp
80005d74:	20 1d       	sub	sp,4
80005d76:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005d7a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005d7e:	e6 18 00 01 	andh	r8,0x1,COH
80005d82:	5f 08       	sreq	r8
80005d84:	5c 58       	castu.b	r8
}
80005d86:	10 9c       	mov	r12,r8
80005d88:	2f fd       	sub	sp,-4
80005d8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d8e:	d7 03       	nop

80005d90 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005d90:	eb cd 40 80 	pushm	r7,lr
80005d94:	1a 97       	mov	r7,sp
80005d96:	20 1d       	sub	sp,4
80005d98:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005d9c:	ee fc ff fc 	ld.w	r12,r7[-4]
80005da0:	f0 1f 00 05 	mcall	80005db4 <cpu_irq_restore+0x24>
80005da4:	18 98       	mov	r8,r12
80005da6:	58 08       	cp.w	r8,0
80005da8:	c0 20       	breq	80005dac <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005daa:	d5 03       	csrf	0x10
   }

	barrier();
}
80005dac:	2f fd       	sub	sp,-4
80005dae:	e3 cd 80 80 	ldm	sp++,r7,pc
80005db2:	00 00       	add	r0,r0
80005db4:	80 00       	ld.sh	r0,r0[0x0]
80005db6:	5d 6e       	*unknown*

80005db8 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80005db8:	eb cd 40 80 	pushm	r7,lr
80005dbc:	1a 97       	mov	r7,sp
80005dbe:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005dc0:	f0 1f 00 0c 	mcall	80005df0 <osc_priv_enable_rc120m+0x38>
80005dc4:	18 98       	mov	r8,r12
80005dc6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80005dca:	fe 78 58 00 	mov	r8,-43008
80005dce:	34 49       	mov	r9,68
80005dd0:	ea 19 aa 00 	orh	r9,0xaa00
80005dd4:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80005dd6:	fe 78 58 00 	mov	r8,-43008
80005dda:	30 19       	mov	r9,1
80005ddc:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
80005de0:	ee fc ff fc 	ld.w	r12,r7[-4]
80005de4:	f0 1f 00 04 	mcall	80005df4 <osc_priv_enable_rc120m+0x3c>
}
80005de8:	2f fd       	sub	sp,-4
80005dea:	e3 cd 80 80 	ldm	sp++,r7,pc
80005dee:	00 00       	add	r0,r0
80005df0:	80 00       	ld.sh	r0,r0[0x0]
80005df2:	5d 50       	*unknown*
80005df4:	80 00       	ld.sh	r0,r0[0x0]
80005df6:	5d 90       	*unknown*

80005df8 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005df8:	eb cd 40 80 	pushm	r7,lr
80005dfc:	1a 97       	mov	r7,sp
80005dfe:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005e00:	e1 b8 00 00 	mfsr	r8,0x0
80005e04:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005e08:	d3 03       	ssrf	0x10

	return flags;
80005e0a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005e0e:	10 9c       	mov	r12,r8
80005e10:	2f fd       	sub	sp,-4
80005e12:	e3 cd 80 80 	ldm	sp++,r7,pc

80005e16 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005e16:	eb cd 40 80 	pushm	r7,lr
80005e1a:	1a 97       	mov	r7,sp
80005e1c:	20 1d       	sub	sp,4
80005e1e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005e22:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005e26:	e6 18 00 01 	andh	r8,0x1,COH
80005e2a:	5f 08       	sreq	r8
80005e2c:	5c 58       	castu.b	r8
}
80005e2e:	10 9c       	mov	r12,r8
80005e30:	2f fd       	sub	sp,-4
80005e32:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e36:	d7 03       	nop

80005e38 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005e38:	eb cd 40 80 	pushm	r7,lr
80005e3c:	1a 97       	mov	r7,sp
80005e3e:	20 1d       	sub	sp,4
80005e40:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005e44:	ee fc ff fc 	ld.w	r12,r7[-4]
80005e48:	f0 1f 00 05 	mcall	80005e5c <cpu_irq_restore+0x24>
80005e4c:	18 98       	mov	r8,r12
80005e4e:	58 08       	cp.w	r8,0
80005e50:	c0 20       	breq	80005e54 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005e52:	d5 03       	csrf	0x10
   }

	barrier();
}
80005e54:	2f fd       	sub	sp,-4
80005e56:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e5a:	00 00       	add	r0,r0
80005e5c:	80 00       	ld.sh	r0,r0[0x0]
80005e5e:	5e 16       	retne	r6

80005e60 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80005e60:	eb cd 40 80 	pushm	r7,lr
80005e64:	1a 97       	mov	r7,sp
80005e66:	20 1d       	sub	sp,4
80005e68:	18 98       	mov	r8,r12
80005e6a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80005e6e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005e72:	58 28       	cp.w	r8,2
80005e74:	c0 31       	brne	80005e7a <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80005e76:	f0 1f 00 03 	mcall	80005e80 <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
80005e7a:	2f fd       	sub	sp,-4
80005e7c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e80:	80 00       	ld.sh	r0,r0[0x0]
80005e82:	5d b8       	*unknown*

80005e84 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80005e84:	eb cd 40 80 	pushm	r7,lr
80005e88:	1a 97       	mov	r7,sp
80005e8a:	20 1d       	sub	sp,4
80005e8c:	18 98       	mov	r8,r12
80005e8e:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80005e92:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005e96:	58 28       	cp.w	r8,2
80005e98:	c0 40       	breq	80005ea0 <osc_is_ready+0x1c>
80005e9a:	58 38       	cp.w	r8,3
80005e9c:	c0 a0       	breq	80005eb0 <osc_is_ready+0x2c>
80005e9e:	c0 b8       	rjmp	80005eb4 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80005ea0:	fe 78 58 00 	mov	r8,-43008
80005ea4:	71 18       	ld.w	r8,r8[0x44]
80005ea6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005eaa:	5f 18       	srne	r8
80005eac:	5c 58       	castu.b	r8
80005eae:	c0 48       	rjmp	80005eb6 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
80005eb0:	30 18       	mov	r8,1
80005eb2:	c0 28       	rjmp	80005eb6 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
80005eb4:	30 08       	mov	r8,0
	}
}
80005eb6:	10 9c       	mov	r12,r8
80005eb8:	2f fd       	sub	sp,-4
80005eba:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ebe:	d7 03       	nop

80005ec0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
80005ec0:	eb cd 40 80 	pushm	r7,lr
80005ec4:	1a 97       	mov	r7,sp
80005ec6:	20 1d       	sub	sp,4
80005ec8:	18 98       	mov	r8,r12
80005eca:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
80005ece:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005ed2:	10 9c       	mov	r12,r8
80005ed4:	f0 1f 00 05 	mcall	80005ee8 <osc_wait_ready+0x28>
80005ed8:	18 98       	mov	r8,r12
80005eda:	ec 18 00 01 	eorl	r8,0x1
80005ede:	5c 58       	castu.b	r8
80005ee0:	cf 71       	brne	80005ece <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
80005ee2:	2f fd       	sub	sp,-4
80005ee4:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ee8:	80 00       	ld.sh	r0,r0[0x0]
80005eea:	5e 84       	retls	r4

80005eec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80005eec:	eb cd 40 80 	pushm	r7,lr
80005ef0:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80005ef2:	e0 68 0e 00 	mov	r8,3584
80005ef6:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80005efa:	10 9c       	mov	r12,r8
80005efc:	e3 cd 80 80 	ldm	sp++,r7,pc

80005f00 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80005f00:	eb cd 40 80 	pushm	r7,lr
80005f04:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80005f06:	f0 1f 00 04 	mcall	80005f14 <sysclk_get_cpu_hz+0x14>
80005f0a:	18 98       	mov	r8,r12
80005f0c:	a3 88       	lsr	r8,0x2
}
80005f0e:	10 9c       	mov	r12,r8
80005f10:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f14:	80 00       	ld.sh	r0,r0[0x0]
80005f16:	5e ec       	retqs	r12

80005f18 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80005f18:	eb cd 40 80 	pushm	r7,lr
80005f1c:	1a 97       	mov	r7,sp
80005f1e:	20 4d       	sub	sp,16
80005f20:	ef 4c ff f4 	st.w	r7[-12],r12
80005f24:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80005f28:	f0 1f 00 1a 	mcall	80005f90 <sysclk_priv_enable_module+0x78>
80005f2c:	18 98       	mov	r8,r12
80005f2e:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80005f32:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005f36:	a3 68       	lsl	r8,0x2
80005f38:	e0 28 eb e0 	sub	r8,60384
80005f3c:	70 08       	ld.w	r8,r8[0x0]
80005f3e:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
80005f42:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005f46:	30 19       	mov	r9,1
80005f48:	f2 08 09 48 	lsl	r8,r9,r8
80005f4c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005f50:	f3 e8 10 08 	or	r8,r9,r8
80005f54:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80005f58:	fe 78 14 00 	mov	r8,-60416
80005f5c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005f60:	f2 0a 15 02 	lsl	r10,r9,0x2
80005f64:	32 09       	mov	r9,32
80005f66:	ea 19 aa 00 	orh	r9,0xaa00
80005f6a:	f4 09 00 09 	add	r9,r10,r9
80005f6e:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
80005f72:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005f76:	a3 68       	lsl	r8,0x2
80005f78:	e0 28 eb e0 	sub	r8,60384
80005f7c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005f80:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
80005f82:	ee fc ff f8 	ld.w	r12,r7[-8]
80005f86:	f0 1f 00 04 	mcall	80005f94 <sysclk_priv_enable_module+0x7c>
}
80005f8a:	2f cd       	sub	sp,-16
80005f8c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f90:	80 00       	ld.sh	r0,r0[0x0]
80005f92:	5d f8       	*unknown*
80005f94:	80 00       	ld.sh	r0,r0[0x0]
80005f96:	5e 38       	retlo	r8

80005f98 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
80005f98:	eb cd 40 80 	pushm	r7,lr
80005f9c:	1a 97       	mov	r7,sp
80005f9e:	20 7d       	sub	sp,28
80005fa0:	ef 4c ff ec 	st.w	r7[-20],r12
80005fa4:	ef 4b ff e8 	st.w	r7[-24],r11
80005fa8:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
80005fac:	30 08       	mov	r8,0
80005fae:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
80005fb2:	30 08       	mov	r8,0
80005fb4:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
80005fb8:	30 08       	mov	r8,0
80005fba:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80005fbe:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005fc2:	58 08       	cp.w	r8,0
80005fc4:	c0 70       	breq	80005fd2 <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
80005fc6:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005fca:	20 18       	sub	r8,1
80005fcc:	a7 b8       	sbr	r8,0x7
80005fce:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80005fd2:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005fd6:	58 08       	cp.w	r8,0
80005fd8:	c0 70       	breq	80005fe6 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
80005fda:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005fde:	20 18       	sub	r8,1
80005fe0:	a7 b8       	sbr	r8,0x7
80005fe2:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80005fe6:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005fea:	58 08       	cp.w	r8,0
80005fec:	c0 70       	breq	80005ffa <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
80005fee:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005ff2:	20 18       	sub	r8,1
80005ff4:	a7 b8       	sbr	r8,0x7
80005ff6:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
80005ffa:	f0 1f 00 19 	mcall	8000605c <sysclk_set_prescalers+0xc4>
80005ffe:	18 98       	mov	r8,r12
80006000:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006004:	fe 78 14 00 	mov	r8,-60416
80006008:	30 49       	mov	r9,4
8000600a:	ea 19 aa 00 	orh	r9,0xaa00
8000600e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80006012:	fe 78 14 00 	mov	r8,-60416
80006016:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000601a:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
8000601c:	fe 78 14 00 	mov	r8,-60416
80006020:	30 c9       	mov	r9,12
80006022:	ea 19 aa 00 	orh	r9,0xaa00
80006026:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
8000602a:	fe 78 14 00 	mov	r8,-60416
8000602e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006032:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006034:	fe 78 14 00 	mov	r8,-60416
80006038:	31 09       	mov	r9,16
8000603a:	ea 19 aa 00 	orh	r9,0xaa00
8000603e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80006042:	fe 78 14 00 	mov	r8,-60416
80006046:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000604a:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
8000604c:	ee fc ff f0 	ld.w	r12,r7[-16]
80006050:	f0 1f 00 04 	mcall	80006060 <sysclk_set_prescalers+0xc8>
}
80006054:	2f 9d       	sub	sp,-28
80006056:	e3 cd 80 80 	ldm	sp++,r7,pc
8000605a:	00 00       	add	r0,r0
8000605c:	80 00       	ld.sh	r0,r0[0x0]
8000605e:	5d f8       	*unknown*
80006060:	80 00       	ld.sh	r0,r0[0x0]
80006062:	5e 38       	retlo	r8

80006064 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80006064:	eb cd 40 80 	pushm	r7,lr
80006068:	1a 97       	mov	r7,sp
8000606a:	20 2d       	sub	sp,8
8000606c:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
80006070:	f0 1f 00 0c 	mcall	800060a0 <sysclk_set_source+0x3c>
80006074:	18 98       	mov	r8,r12
80006076:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
8000607a:	fe 78 14 00 	mov	r8,-60416
8000607e:	fc 19 aa 00 	movh	r9,0xaa00
80006082:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
80006086:	fe 78 14 00 	mov	r8,-60416
8000608a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000608e:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
80006090:	ee fc ff fc 	ld.w	r12,r7[-4]
80006094:	f0 1f 00 04 	mcall	800060a4 <sysclk_set_source+0x40>
}
80006098:	2f ed       	sub	sp,-8
8000609a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000609e:	00 00       	add	r0,r0
800060a0:	80 00       	ld.sh	r0,r0[0x0]
800060a2:	5d f8       	*unknown*
800060a4:	80 00       	ld.sh	r0,r0[0x0]
800060a6:	5e 38       	retlo	r8

800060a8 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
800060a8:	eb cd 40 80 	pushm	r7,lr
800060ac:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
800060ae:	30 2a       	mov	r10,2
800060b0:	30 2b       	mov	r11,2
800060b2:	30 2c       	mov	r12,2
800060b4:	f0 1f 00 0a 	mcall	800060dc <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
800060b8:	30 2c       	mov	r12,2
800060ba:	f0 1f 00 0a 	mcall	800060e0 <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
800060be:	30 2c       	mov	r12,2
800060c0:	f0 1f 00 09 	mcall	800060e4 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
800060c4:	f0 1f 00 09 	mcall	800060e8 <sysclk_init+0x40>
800060c8:	18 98       	mov	r8,r12
800060ca:	10 9c       	mov	r12,r8
800060cc:	f0 1f 00 08 	mcall	800060ec <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
800060d0:	30 4c       	mov	r12,4
800060d2:	f0 1f 00 08 	mcall	800060f0 <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800060d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800060da:	00 00       	add	r0,r0
800060dc:	80 00       	ld.sh	r0,r0[0x0]
800060de:	5f 98       	srgt	r8
800060e0:	80 00       	ld.sh	r0,r0[0x0]
800060e2:	5e 60       	retmi	r0
800060e4:	80 00       	ld.sh	r0,r0[0x0]
800060e6:	5e c0       	retvs	r0
800060e8:	80 00       	ld.sh	r0,r0[0x0]
800060ea:	5f 00       	sreq	r0
800060ec:	80 00       	ld.sh	r0,r0[0x0]
800060ee:	28 58       	sub	r8,-123
800060f0:	80 00       	ld.sh	r0,r0[0x0]
800060f2:	60 64       	ld.w	r4,r0[0x18]

800060f4 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
800060f4:	eb cd 40 80 	pushm	r7,lr
800060f8:	1a 97       	mov	r7,sp
800060fa:	20 3d       	sub	sp,12
800060fc:	ef 4c ff fc 	st.w	r7[-4],r12
80006100:	16 99       	mov	r9,r11
80006102:	14 98       	mov	r8,r10
80006104:	ef 69 ff f8 	st.b	r7[-8],r9
80006108:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
8000610c:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80006110:	30 38       	mov	r8,3
80006112:	f0 09 18 00 	cp.b	r9,r8
80006116:	e0 8b 00 10 	brhi	80006136 <spi_initSlave+0x42>
8000611a:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000611e:	30 78       	mov	r8,7
80006120:	f0 09 18 00 	cp.b	r9,r8
80006124:	e0 88 00 09 	brls	80006136 <spi_initSlave+0x42>
80006128:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000612c:	31 08       	mov	r8,16
8000612e:	f0 09 18 00 	cp.b	r9,r8
80006132:	e0 88 00 04 	brls	8000613a <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80006136:	30 28       	mov	r8,2
80006138:	c1 f8       	rjmp	80006176 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000613a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000613e:	e0 69 00 80 	mov	r9,128
80006142:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006144:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006148:	a1 98       	lsr	r8,0x1
8000614a:	5c 58       	castu.b	r8
8000614c:	10 99       	mov	r9,r8
			(((spi_mode &
8000614e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006152:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006156:	c0 31       	brne	8000615c <spi_initSlave+0x68>
80006158:	30 28       	mov	r8,2
8000615a:	c0 28       	rjmp	8000615e <spi_initSlave+0x6a>
8000615c:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
8000615e:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
80006160:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006164:	20 88       	sub	r8,8
80006166:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006168:	f3 e8 10 08 	or	r8,r9,r8
8000616c:	10 99       	mov	r9,r8
8000616e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006172:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
80006174:	30 08       	mov	r8,0
}
80006176:	10 9c       	mov	r12,r8
80006178:	2f dd       	sub	sp,-12
8000617a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000617e <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
8000617e:	eb cd 40 80 	pushm	r7,lr
80006182:	1a 97       	mov	r7,sp
80006184:	20 1d       	sub	sp,4
80006186:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
8000618a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000618e:	30 19       	mov	r9,1
80006190:	91 09       	st.w	r8[0x0],r9
}
80006192:	2f fd       	sub	sp,-4
80006194:	e3 cd 80 80 	ldm	sp++,r7,pc

80006198 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80006198:	eb cd 40 80 	pushm	r7,lr
8000619c:	1a 97       	mov	r7,sp
8000619e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800061a0:	e1 b8 00 00 	mfsr	r8,0x0
800061a4:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800061a8:	d3 03       	ssrf	0x10

	return flags;
800061aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800061ae:	10 9c       	mov	r12,r8
800061b0:	2f fd       	sub	sp,-4
800061b2:	e3 cd 80 80 	ldm	sp++,r7,pc

800061b6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800061b6:	eb cd 40 80 	pushm	r7,lr
800061ba:	1a 97       	mov	r7,sp
800061bc:	20 1d       	sub	sp,4
800061be:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800061c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800061c6:	e6 18 00 01 	andh	r8,0x1,COH
800061ca:	5f 08       	sreq	r8
800061cc:	5c 58       	castu.b	r8
}
800061ce:	10 9c       	mov	r12,r8
800061d0:	2f fd       	sub	sp,-4
800061d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800061d6:	d7 03       	nop

800061d8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800061d8:	eb cd 40 80 	pushm	r7,lr
800061dc:	1a 97       	mov	r7,sp
800061de:	20 1d       	sub	sp,4
800061e0:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800061e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800061e8:	f0 1f 00 05 	mcall	800061fc <cpu_irq_restore+0x24>
800061ec:	18 98       	mov	r8,r12
800061ee:	58 08       	cp.w	r8,0
800061f0:	c0 20       	breq	800061f4 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800061f2:	d5 03       	csrf	0x10
   }

	barrier();
}
800061f4:	2f fd       	sub	sp,-4
800061f6:	e3 cd 80 80 	ldm	sp++,r7,pc
800061fa:	00 00       	add	r0,r0
800061fc:	80 00       	ld.sh	r0,r0[0x0]
800061fe:	61 b6       	ld.w	r6,r0[0x6c]

80006200 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80006200:	eb cd 40 80 	pushm	r7,lr
80006204:	1a 97       	mov	r7,sp
80006206:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80006208:	4c 68       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
8000620a:	70 08       	ld.w	r8,r8[0x0]
8000620c:	70 79       	ld.w	r9,r8[0x1c]
8000620e:	4c 68       	lddpc	r8,80006324 <twim_master_interrupt_handler+0x124>
80006210:	70 08       	ld.w	r8,r8[0x0]
80006212:	f3 e8 00 08 	and	r8,r9,r8
80006216:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
8000621a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000621e:	e2 18 07 00 	andl	r8,0x700,COH
80006222:	c1 e0       	breq	8000625e <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80006224:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006228:	e2 18 03 00 	andl	r8,0x300,COH
8000622c:	c0 30       	breq	80006232 <twim_master_interrupt_handler+0x32>
8000622e:	3f c8       	mov	r8,-4
80006230:	c0 28       	rjmp	80006234 <twim_master_interrupt_handler+0x34>
80006232:	3f e8       	mov	r8,-2
80006234:	4b d9       	lddpc	r9,80006328 <twim_master_interrupt_handler+0x128>
80006236:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80006238:	4b a8       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
8000623a:	70 09       	ld.w	r9,r8[0x0]
8000623c:	72 38       	ld.w	r8,r9[0xc]
8000623e:	30 0a       	mov	r10,0
80006240:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80006244:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80006246:	4b 78       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
80006248:	70 08       	ld.w	r8,r8[0x0]
8000624a:	3f f9       	mov	r9,-1
8000624c:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
8000624e:	4b 58       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
80006250:	70 08       	ld.w	r8,r8[0x0]
80006252:	3f f9       	mov	r9,-1
80006254:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80006256:	4b 69       	lddpc	r9,8000632c <twim_master_interrupt_handler+0x12c>
80006258:	30 08       	mov	r8,0
8000625a:	b2 88       	st.b	r9[0x0],r8
8000625c:	c5 e8       	rjmp	80006318 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
8000625e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006262:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006266:	5c 58       	castu.b	r8
80006268:	c2 00       	breq	800062a8 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
8000626a:	4b 28       	lddpc	r8,80006330 <twim_master_interrupt_handler+0x130>
8000626c:	70 09       	ld.w	r9,r8[0x0]
8000626e:	4a d8       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
80006270:	70 08       	ld.w	r8,r8[0x0]
80006272:	70 58       	ld.w	r8,r8[0x14]
80006274:	5c 58       	castu.b	r8
80006276:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
80006278:	4a e8       	lddpc	r8,80006330 <twim_master_interrupt_handler+0x130>
8000627a:	70 08       	ld.w	r8,r8[0x0]
8000627c:	f0 c9 ff ff 	sub	r9,r8,-1
80006280:	4a c8       	lddpc	r8,80006330 <twim_master_interrupt_handler+0x130>
80006282:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80006284:	4a c8       	lddpc	r8,80006334 <twim_master_interrupt_handler+0x134>
80006286:	70 08       	ld.w	r8,r8[0x0]
80006288:	f0 c9 00 01 	sub	r9,r8,1
8000628c:	4a a8       	lddpc	r8,80006334 <twim_master_interrupt_handler+0x134>
8000628e:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80006290:	4a 98       	lddpc	r8,80006334 <twim_master_interrupt_handler+0x134>
80006292:	70 08       	ld.w	r8,r8[0x0]
80006294:	58 08       	cp.w	r8,0
80006296:	c4 11       	brne	80006318 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80006298:	4a 28       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
8000629a:	70 08       	ld.w	r8,r8[0x0]
8000629c:	30 19       	mov	r9,1
8000629e:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800062a0:	4a 39       	lddpc	r9,8000632c <twim_master_interrupt_handler+0x12c>
800062a2:	30 08       	mov	r8,0
800062a4:	b2 88       	st.b	r9[0x0],r8
800062a6:	c3 98       	rjmp	80006318 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
800062a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800062ac:	e2 18 00 02 	andl	r8,0x2,COH
800062b0:	c3 40       	breq	80006318 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
800062b2:	4a 28       	lddpc	r8,80006338 <twim_master_interrupt_handler+0x138>
800062b4:	70 08       	ld.w	r8,r8[0x0]
800062b6:	58 08       	cp.w	r8,0
800062b8:	c0 91       	brne	800062ca <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
800062ba:	49 a8       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
800062bc:	70 08       	ld.w	r8,r8[0x0]
800062be:	30 29       	mov	r9,2
800062c0:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800062c2:	49 b9       	lddpc	r9,8000632c <twim_master_interrupt_handler+0x12c>
800062c4:	30 08       	mov	r8,0
800062c6:	b2 88       	st.b	r9[0x0],r8
800062c8:	c2 88       	rjmp	80006318 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
800062ca:	49 68       	lddpc	r8,80006320 <twim_master_interrupt_handler+0x120>
800062cc:	70 0a       	ld.w	r10,r8[0x0]
800062ce:	49 c8       	lddpc	r8,8000633c <twim_master_interrupt_handler+0x13c>
800062d0:	70 08       	ld.w	r8,r8[0x0]
800062d2:	11 89       	ld.ub	r9,r8[0x0]
800062d4:	5c 59       	castu.b	r9
800062d6:	95 69       	st.w	r10[0x18],r9
800062d8:	f0 c9 ff ff 	sub	r9,r8,-1
800062dc:	49 88       	lddpc	r8,8000633c <twim_master_interrupt_handler+0x13c>
800062de:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
800062e0:	49 68       	lddpc	r8,80006338 <twim_master_interrupt_handler+0x138>
800062e2:	70 08       	ld.w	r8,r8[0x0]
800062e4:	f0 c9 00 01 	sub	r9,r8,1
800062e8:	49 48       	lddpc	r8,80006338 <twim_master_interrupt_handler+0x138>
800062ea:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
800062ec:	49 38       	lddpc	r8,80006338 <twim_master_interrupt_handler+0x138>
800062ee:	70 08       	ld.w	r8,r8[0x0]
800062f0:	58 08       	cp.w	r8,0
800062f2:	c1 31       	brne	80006318 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
800062f4:	48 e8       	lddpc	r8,8000632c <twim_master_interrupt_handler+0x12c>
800062f6:	11 88       	ld.ub	r8,r8[0x0]
800062f8:	5c 58       	castu.b	r8
800062fa:	c0 f0       	breq	80006318 <twim_master_interrupt_handler+0x118>
					twim_next = false;
800062fc:	48 c9       	lddpc	r9,8000632c <twim_master_interrupt_handler+0x12c>
800062fe:	30 08       	mov	r8,0
80006300:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
80006302:	49 08       	lddpc	r8,80006340 <twim_master_interrupt_handler+0x140>
80006304:	70 08       	ld.w	r8,r8[0x0]
80006306:	70 39       	ld.w	r9,r8[0xc]
80006308:	48 c8       	lddpc	r8,80006338 <twim_master_interrupt_handler+0x138>
8000630a:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
8000630c:	48 d8       	lddpc	r8,80006340 <twim_master_interrupt_handler+0x140>
8000630e:	70 08       	ld.w	r8,r8[0x0]
80006310:	70 28       	ld.w	r8,r8[0x8]
80006312:	10 99       	mov	r9,r8
80006314:	48 a8       	lddpc	r8,8000633c <twim_master_interrupt_handler+0x13c>
80006316:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80006318:	2f fd       	sub	sp,-4
8000631a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000631e:	d6 03       	rete
80006320:	00 00       	add	r0,r0
80006322:	00 38       	cp.w	r8,r0
80006324:	00 00       	add	r0,r0
80006326:	00 50       	eor	r0,r0
80006328:	00 00       	add	r0,r0
8000632a:	00 44       	or	r4,r0
8000632c:	00 00       	add	r0,r0
8000632e:	00 58       	eor	r8,r0
80006330:	00 00       	add	r0,r0
80006332:	00 40       	or	r0,r0
80006334:	00 00       	add	r0,r0
80006336:	00 4c       	or	r12,r0
80006338:	00 00       	add	r0,r0
8000633a:	00 48       	or	r8,r0
8000633c:	00 00       	add	r0,r0
8000633e:	00 3c       	cp.w	r12,r0
80006340:	00 00       	add	r0,r0
80006342:	00 54       	eor	r4,r0

80006344 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80006344:	eb cd 40 80 	pushm	r7,lr
80006348:	1a 97       	mov	r7,sp
8000634a:	20 5d       	sub	sp,20
8000634c:	ef 4c ff f4 	st.w	r7[-12],r12
80006350:	ef 4b ff f0 	st.w	r7[-16],r11
80006354:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80006358:	30 08       	mov	r8,0
8000635a:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
8000635e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006362:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006366:	f0 09 0d 08 	divu	r8,r8,r9
8000636a:	a1 98       	lsr	r8,0x1
8000636c:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80006370:	c0 b8       	rjmp	80006386 <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
80006372:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006376:	2f f8       	sub	r8,-1
80006378:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
8000637c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006380:	a1 98       	lsr	r8,0x1
80006382:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80006386:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000638a:	e0 48 00 ff 	cp.w	r8,255
8000638e:	e0 88 00 09 	brls	800063a0 <twim_set_speed+0x5c>
80006392:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006396:	30 78       	mov	r8,7
80006398:	f0 09 18 00 	cp.b	r9,r8
8000639c:	fe 98 ff eb 	brls	80006372 <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
800063a0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800063a4:	30 78       	mov	r8,7
800063a6:	f0 09 18 00 	cp.b	r9,r8
800063aa:	e0 88 00 04 	brls	800063b2 <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
800063ae:	3f 88       	mov	r8,-8
800063b0:	c1 a8       	rjmp	800063e4 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800063b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800063b6:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
800063ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800063be:	a1 98       	lsr	r8,0x1
800063c0:	ee fa ff f8 	ld.w	r10,r7[-8]
800063c4:	f4 08 01 08 	sub	r8,r10,r8
800063c8:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
800063ca:	10 49       	or	r9,r8
800063cc:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800063d0:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
800063d2:	10 49       	or	r9,r8
800063d4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800063d8:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800063da:	10 49       	or	r9,r8
800063dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800063e0:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
800063e2:	30 08       	mov	r8,0
}
800063e4:	10 9c       	mov	r12,r8
800063e6:	2f bd       	sub	sp,-20
800063e8:	e3 cd 80 80 	ldm	sp++,r7,pc

800063ec <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
800063ec:	eb cd 40 80 	pushm	r7,lr
800063f0:	1a 97       	mov	r7,sp
800063f2:	20 4d       	sub	sp,16
800063f4:	ef 4c ff f4 	st.w	r7[-12],r12
800063f8:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
800063fc:	e1 b8 00 00 	mfsr	r8,0x0
80006400:	10 9c       	mov	r12,r8
80006402:	f0 1f 00 37 	mcall	800064dc <twim_master_init+0xf0>
80006406:	18 98       	mov	r8,r12
80006408:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000640c:	4b 58       	lddpc	r8,800064e0 <twim_master_init+0xf4>
8000640e:	30 09       	mov	r9,0
80006410:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80006412:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80006416:	30 08       	mov	r8,0
80006418:	f0 09 18 00 	cp.b	r9,r8
8000641c:	c0 20       	breq	80006420 <twim_master_init+0x34>
		cpu_irq_disable ();
8000641e:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80006420:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006424:	3f f9       	mov	r9,-1
80006426:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80006428:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000642c:	30 19       	mov	r9,1
8000642e:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80006430:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006434:	e0 69 00 80 	mov	r9,128
80006438:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
8000643a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000643e:	30 08       	mov	r8,0
80006440:	f0 09 18 00 	cp.b	r9,r8
80006444:	c0 20       	breq	80006448 <twim_master_init+0x5c>
		cpu_irq_enable ();
80006446:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
80006448:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000644c:	3f f9       	mov	r9,-1
8000644e:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
80006450:	f0 1f 00 25 	mcall	800064e4 <twim_master_init+0xf8>
80006454:	18 98       	mov	r8,r12
80006456:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
8000645a:	30 2a       	mov	r10,2
8000645c:	e0 6b 01 40 	mov	r11,320
80006460:	4a 2c       	lddpc	r12,800064e8 <twim_master_init+0xfc>
80006462:	f0 1f 00 23 	mcall	800064ec <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
80006466:	ee fc ff fc 	ld.w	r12,r7[-4]
8000646a:	f0 1f 00 22 	mcall	800064f0 <twim_master_init+0x104>

	if (opt->smbus) {
8000646e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006472:	f1 38 00 0c 	ld.ub	r8,r8[12]
80006476:	58 08       	cp.w	r8,0
80006478:	c0 90       	breq	8000648a <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000647a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000647e:	31 09       	mov	r9,16
80006480:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
80006482:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006486:	3f f9       	mov	r9,-1
80006488:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
8000648a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000648e:	70 09       	ld.w	r9,r8[0x0]
80006490:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006494:	70 18       	ld.w	r8,r8[0x4]
80006496:	12 9a       	mov	r10,r9
80006498:	10 9b       	mov	r11,r8
8000649a:	ee fc ff f4 	ld.w	r12,r7[-12]
8000649e:	f0 1f 00 16 	mcall	800064f4 <twim_master_init+0x108>
800064a2:	18 98       	mov	r8,r12
800064a4:	5b 88       	cp.w	r8,-8
800064a6:	c0 31       	brne	800064ac <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800064a8:	3f 88       	mov	r8,-8
800064aa:	c1 48       	rjmp	800064d2 <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800064ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800064b0:	70 28       	ld.w	r8,r8[0x8]
800064b2:	10 9b       	mov	r11,r8
800064b4:	ee fc ff f4 	ld.w	r12,r7[-12]
800064b8:	f0 1f 00 10 	mcall	800064f8 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800064bc:	48 98       	lddpc	r8,800064e0 <twim_master_init+0xf4>
800064be:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800064c0:	5b c8       	cp.w	r8,-4
800064c2:	c0 50       	breq	800064cc <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800064c4:	48 78       	lddpc	r8,800064e0 <twim_master_init+0xf4>
800064c6:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800064c8:	5b e8       	cp.w	r8,-2
800064ca:	c0 31       	brne	800064d0 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800064cc:	3f f8       	mov	r8,-1
800064ce:	c0 28       	rjmp	800064d2 <twim_master_init+0xe6>
	}
	return STATUS_OK;
800064d0:	30 08       	mov	r8,0
}
800064d2:	10 9c       	mov	r12,r8
800064d4:	2f cd       	sub	sp,-16
800064d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800064da:	00 00       	add	r0,r0
800064dc:	80 00       	ld.sh	r0,r0[0x0]
800064de:	61 b6       	ld.w	r6,r0[0x6c]
800064e0:	00 00       	add	r0,r0
800064e2:	00 44       	or	r4,r0
800064e4:	80 00       	ld.sh	r0,r0[0x0]
800064e6:	61 98       	ld.w	r8,r0[0x64]
800064e8:	80 00       	ld.sh	r0,r0[0x0]
800064ea:	62 00       	ld.w	r0,r1[0x0]
800064ec:	80 00       	ld.sh	r0,r0[0x0]
800064ee:	69 4c       	ld.w	r12,r4[0x50]
800064f0:	80 00       	ld.sh	r0,r0[0x0]
800064f2:	61 d8       	ld.w	r8,r0[0x74]
800064f4:	80 00       	ld.sh	r0,r0[0x0]
800064f6:	63 44       	ld.w	r4,r1[0x50]
800064f8:	80 00       	ld.sh	r0,r0[0x0]
800064fa:	65 40       	ld.w	r0,r2[0x50]

800064fc <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
800064fc:	eb cd 40 80 	pushm	r7,lr
80006500:	1a 97       	mov	r7,sp
80006502:	20 2d       	sub	sp,8
80006504:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80006508:	e1 b8 00 00 	mfsr	r8,0x0
8000650c:	10 9c       	mov	r12,r8
8000650e:	f0 1f 00 0c 	mcall	8000653c <twim_disable_interrupt+0x40>
80006512:	18 98       	mov	r8,r12
80006514:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
80006518:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000651c:	30 08       	mov	r8,0
8000651e:	f0 09 18 00 	cp.b	r9,r8
80006522:	c0 20       	breq	80006526 <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80006524:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80006526:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000652a:	3f f9       	mov	r9,-1
8000652c:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
8000652e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006532:	3f f9       	mov	r9,-1
80006534:	91 b9       	st.w	r8[0x2c],r9
}
80006536:	2f ed       	sub	sp,-8
80006538:	e3 cd 80 80 	ldm	sp++,r7,pc
8000653c:	80 00       	ld.sh	r0,r0[0x0]
8000653e:	61 b6       	ld.w	r6,r0[0x6c]

80006540 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80006540:	eb cd 40 80 	pushm	r7,lr
80006544:	1a 97       	mov	r7,sp
80006546:	20 3d       	sub	sp,12
80006548:	ef 4c ff f8 	st.w	r7[-8],r12
8000654c:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
80006550:	30 08       	mov	r8,0
80006552:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
80006556:	ee cb 00 04 	sub	r11,r7,4
8000655a:	30 08       	mov	r8,0
8000655c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006560:	30 0a       	mov	r10,0
80006562:	ee fc ff f8 	ld.w	r12,r7[-8]
80006566:	f0 1f 00 04 	mcall	80006574 <twim_probe+0x34>
8000656a:	18 98       	mov	r8,r12
}
8000656c:	10 9c       	mov	r12,r8
8000656e:	2f dd       	sub	sp,-12
80006570:	e3 cd 80 80 	ldm	sp++,r7,pc
80006574:	80 00       	ld.sh	r0,r0[0x0]
80006576:	66 f4       	ld.w	r4,r3[0x3c]

80006578 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80006578:	eb cd 40 80 	pushm	r7,lr
8000657c:	1a 97       	mov	r7,sp
8000657e:	20 2d       	sub	sp,8
80006580:	ef 4c ff fc 	st.w	r7[-4],r12
80006584:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006588:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000658c:	30 29       	mov	r9,2
8000658e:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80006590:	4c f8       	lddpc	r8,800066cc <twim_read_packet+0x154>
80006592:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006596:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80006598:	4c d8       	lddpc	r8,800066cc <twim_read_packet+0x154>
8000659a:	70 08       	ld.w	r8,r8[0x0]
8000659c:	10 9c       	mov	r12,r8
8000659e:	f0 1f 00 4d 	mcall	800066d0 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800065a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065a6:	70 28       	ld.w	r8,r8[0x8]
800065a8:	10 99       	mov	r9,r8
800065aa:	4c b8       	lddpc	r8,800066d4 <twim_read_packet+0x15c>
800065ac:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800065ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065b2:	70 39       	ld.w	r9,r8[0xc]
800065b4:	4c 98       	lddpc	r8,800066d8 <twim_read_packet+0x160>
800065b6:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800065b8:	4c 99       	lddpc	r9,800066dc <twim_read_packet+0x164>
800065ba:	30 08       	mov	r8,0
800065bc:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800065be:	4c 98       	lddpc	r8,800066e0 <twim_read_packet+0x168>
800065c0:	30 09       	mov	r9,0
800065c2:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
800065c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065c8:	11 f8       	ld.ub	r8,r8[0x7]
800065ca:	58 08       	cp.w	r8,0
800065cc:	c3 f0       	breq	8000664a <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800065ce:	4c 08       	lddpc	r8,800066cc <twim_read_packet+0x154>
800065d0:	70 08       	ld.w	r8,r8[0x0]
800065d2:	30 19       	mov	r9,1
800065d4:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
800065d6:	4b e8       	lddpc	r8,800066cc <twim_read_packet+0x154>
800065d8:	70 08       	ld.w	r8,r8[0x0]
800065da:	e0 69 00 80 	mov	r9,128
800065de:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
800065e0:	4b b8       	lddpc	r8,800066cc <twim_read_packet+0x154>
800065e2:	70 08       	ld.w	r8,r8[0x0]
800065e4:	30 29       	mov	r9,2
800065e6:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
800065e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065ec:	2f c8       	sub	r8,-4
800065ee:	10 99       	mov	r9,r8
800065f0:	4b d8       	lddpc	r8,800066e4 <twim_read_packet+0x16c>
800065f2:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
800065f4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065f8:	11 f8       	ld.ub	r8,r8[0x7]
800065fa:	10 99       	mov	r9,r8
800065fc:	4b b8       	lddpc	r8,800066e8 <twim_read_packet+0x170>
800065fe:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80006600:	4b b8       	lddpc	r8,800066ec <twim_read_packet+0x174>
80006602:	e0 69 07 03 	mov	r9,1795
80006606:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006608:	4b 18       	lddpc	r8,800066cc <twim_read_packet+0x154>
8000660a:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000660c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006610:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006612:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006616:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000661a:	13 f9       	ld.ub	r9,r9[0x7]
8000661c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000661e:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006622:	e8 19 a0 00 	orl	r9,0xa000
80006626:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80006628:	4a 98       	lddpc	r8,800066cc <twim_read_packet+0x154>
8000662a:	70 08       	ld.w	r8,r8[0x0]
8000662c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006630:	72 09       	ld.w	r9,r9[0x0]
80006632:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80006636:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000663a:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000663c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000663e:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80006642:	e8 19 e0 01 	orl	r9,0xe001
80006646:	91 49       	st.w	r8[0x10],r9
80006648:	c1 88       	rjmp	80006678 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
8000664a:	4a 88       	lddpc	r8,800066e8 <twim_read_packet+0x170>
8000664c:	30 09       	mov	r9,0
8000664e:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80006650:	4a 78       	lddpc	r8,800066ec <twim_read_packet+0x174>
80006652:	e0 69 07 01 	mov	r9,1793
80006656:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006658:	49 d8       	lddpc	r8,800066cc <twim_read_packet+0x154>
8000665a:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000665c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006660:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006662:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80006666:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000666a:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000666c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000666e:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006672:	e8 19 e0 01 	orl	r9,0xe001
80006676:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80006678:	49 58       	lddpc	r8,800066cc <twim_read_packet+0x154>
8000667a:	70 08       	ld.w	r8,r8[0x0]
8000667c:	49 c9       	lddpc	r9,800066ec <twim_read_packet+0x174>
8000667e:	72 09       	ld.w	r9,r9[0x0]
80006680:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80006682:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006686:	30 19       	mov	r9,1
80006688:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
8000668a:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
8000668c:	c0 38       	rjmp	80006692 <twim_read_packet+0x11a>
		cpu_relax();
8000668e:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
80006692:	49 48       	lddpc	r8,800066e0 <twim_read_packet+0x168>
80006694:	70 08       	ld.w	r8,r8[0x0]
80006696:	58 08       	cp.w	r8,0
80006698:	c0 61       	brne	800066a4 <twim_read_packet+0x12c>
8000669a:	f0 1f 00 16 	mcall	800066f0 <twim_read_packet+0x178>
8000669e:	18 98       	mov	r8,r12
800066a0:	58 08       	cp.w	r8,0
800066a2:	cf 60       	breq	8000668e <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800066a4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800066a8:	30 29       	mov	r9,2
800066aa:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800066ac:	48 d8       	lddpc	r8,800066e0 <twim_read_packet+0x168>
800066ae:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800066b0:	5b c8       	cp.w	r8,-4
800066b2:	c0 50       	breq	800066bc <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800066b4:	48 b8       	lddpc	r8,800066e0 <twim_read_packet+0x168>
800066b6:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800066b8:	5b e8       	cp.w	r8,-2
800066ba:	c0 31       	brne	800066c0 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800066bc:	3f f8       	mov	r8,-1
800066be:	c0 28       	rjmp	800066c2 <twim_read_packet+0x14a>
	}
	return STATUS_OK;
800066c0:	30 08       	mov	r8,0
}
800066c2:	10 9c       	mov	r12,r8
800066c4:	2f ed       	sub	sp,-8
800066c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800066ca:	00 00       	add	r0,r0
800066cc:	00 00       	add	r0,r0
800066ce:	00 38       	cp.w	r8,r0
800066d0:	80 00       	ld.sh	r0,r0[0x0]
800066d2:	64 fc       	ld.w	r12,r2[0x3c]
800066d4:	00 00       	add	r0,r0
800066d6:	00 40       	or	r0,r0
800066d8:	00 00       	add	r0,r0
800066da:	00 4c       	or	r12,r0
800066dc:	00 00       	add	r0,r0
800066de:	00 58       	eor	r8,r0
800066e0:	00 00       	add	r0,r0
800066e2:	00 44       	or	r4,r0
800066e4:	00 00       	add	r0,r0
800066e6:	00 3c       	cp.w	r12,r0
800066e8:	00 00       	add	r0,r0
800066ea:	00 48       	or	r8,r0
800066ec:	00 00       	add	r0,r0
800066ee:	00 50       	eor	r0,r0
800066f0:	80 00       	ld.sh	r0,r0[0x0]
800066f2:	67 f8       	ld.w	r8,r3[0x7c]

800066f4 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
800066f4:	eb cd 40 80 	pushm	r7,lr
800066f8:	1a 97       	mov	r7,sp
800066fa:	20 5d       	sub	sp,20
800066fc:	ef 4c ff fc 	st.w	r7[-4],r12
80006700:	ef 4b ff f8 	st.w	r7[-8],r11
80006704:	ef 4a ff f4 	st.w	r7[-12],r10
80006708:	ef 49 ff f0 	st.w	r7[-16],r9
8000670c:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80006710:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006714:	30 19       	mov	r9,1
80006716:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80006718:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000671c:	e0 69 00 80 	mov	r9,128
80006720:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006722:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006726:	30 29       	mov	r9,2
80006728:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000672a:	4a c8       	lddpc	r8,800067d8 <twim_write+0xe4>
8000672c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006730:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80006732:	4a a8       	lddpc	r8,800067d8 <twim_write+0xe4>
80006734:	70 08       	ld.w	r8,r8[0x0]
80006736:	10 9c       	mov	r12,r8
80006738:	f0 1f 00 29 	mcall	800067dc <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000673c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006740:	4a 88       	lddpc	r8,800067e0 <twim_write+0xec>
80006742:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80006744:	4a 88       	lddpc	r8,800067e4 <twim_write+0xf0>
80006746:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000674a:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
8000674c:	4a 79       	lddpc	r9,800067e8 <twim_write+0xf4>
8000674e:	30 08       	mov	r8,0
80006750:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80006752:	4a 78       	lddpc	r8,800067ec <twim_write+0xf8>
80006754:	30 09       	mov	r9,0
80006756:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80006758:	4a 08       	lddpc	r8,800067d8 <twim_write+0xe4>
8000675a:	70 08       	ld.w	r8,r8[0x0]
8000675c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006760:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006764:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006768:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
8000676a:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
8000676c:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006770:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80006772:	f5 e9 10 09 	or	r9,r10,r9
80006776:	e8 19 e0 00 	orl	r9,0xe000
8000677a:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
8000677c:	49 d8       	lddpc	r8,800067f0 <twim_write+0xfc>
8000677e:	e0 69 03 02 	mov	r9,770
80006782:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80006784:	49 58       	lddpc	r8,800067d8 <twim_write+0xe4>
80006786:	70 08       	ld.w	r8,r8[0x0]
80006788:	49 a9       	lddpc	r9,800067f0 <twim_write+0xfc>
8000678a:	72 09       	ld.w	r9,r9[0x0]
8000678c:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
8000678e:	49 38       	lddpc	r8,800067d8 <twim_write+0xe4>
80006790:	70 08       	ld.w	r8,r8[0x0]
80006792:	30 19       	mov	r9,1
80006794:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
80006796:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80006798:	c0 38       	rjmp	8000679e <twim_write+0xaa>
		cpu_relax();
8000679a:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
8000679e:	49 48       	lddpc	r8,800067ec <twim_write+0xf8>
800067a0:	70 08       	ld.w	r8,r8[0x0]
800067a2:	58 08       	cp.w	r8,0
800067a4:	c0 61       	brne	800067b0 <twim_write+0xbc>
800067a6:	f0 1f 00 14 	mcall	800067f4 <twim_write+0x100>
800067aa:	18 98       	mov	r8,r12
800067ac:	58 08       	cp.w	r8,0
800067ae:	cf 60       	breq	8000679a <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800067b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800067b4:	30 29       	mov	r9,2
800067b6:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800067b8:	48 d8       	lddpc	r8,800067ec <twim_write+0xf8>
800067ba:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800067bc:	5b c8       	cp.w	r8,-4
800067be:	c0 50       	breq	800067c8 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800067c0:	48 b8       	lddpc	r8,800067ec <twim_write+0xf8>
800067c2:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800067c4:	5b e8       	cp.w	r8,-2
800067c6:	c0 31       	brne	800067cc <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800067c8:	3f f8       	mov	r8,-1
800067ca:	c0 28       	rjmp	800067ce <twim_write+0xda>
	}
	return STATUS_OK;
800067cc:	30 08       	mov	r8,0
}
800067ce:	10 9c       	mov	r12,r8
800067d0:	2f bd       	sub	sp,-20
800067d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800067d6:	00 00       	add	r0,r0
800067d8:	00 00       	add	r0,r0
800067da:	00 38       	cp.w	r8,r0
800067dc:	80 00       	ld.sh	r0,r0[0x0]
800067de:	64 fc       	ld.w	r12,r2[0x3c]
800067e0:	00 00       	add	r0,r0
800067e2:	00 3c       	cp.w	r12,r0
800067e4:	00 00       	add	r0,r0
800067e6:	00 48       	or	r8,r0
800067e8:	00 00       	add	r0,r0
800067ea:	00 58       	eor	r8,r0
800067ec:	00 00       	add	r0,r0
800067ee:	00 44       	or	r4,r0
800067f0:	00 00       	add	r0,r0
800067f2:	00 50       	eor	r0,r0
800067f4:	80 00       	ld.sh	r0,r0[0x0]
800067f6:	67 f8       	ld.w	r8,r3[0x7c]

800067f8 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
800067f8:	eb cd 40 80 	pushm	r7,lr
800067fc:	1a 97       	mov	r7,sp
800067fe:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80006800:	48 98       	lddpc	r8,80006824 <twim_status+0x2c>
80006802:	70 08       	ld.w	r8,r8[0x0]
80006804:	70 78       	ld.w	r8,r8[0x1c]
80006806:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
8000680a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000680e:	e2 18 00 10 	andl	r8,0x10,COH
80006812:	c0 30       	breq	80006818 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80006814:	30 18       	mov	r8,1
80006816:	c0 28       	rjmp	8000681a <twim_status+0x22>
	} else {
		return 0;
80006818:	30 08       	mov	r8,0
	}
}
8000681a:	10 9c       	mov	r12,r8
8000681c:	2f fd       	sub	sp,-4
8000681e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006822:	00 00       	add	r0,r0
80006824:	00 00       	add	r0,r0
80006826:	00 38       	cp.w	r8,r0

80006828 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006828:	eb cd 40 80 	pushm	r7,lr
8000682c:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
8000682e:	c0 08       	rjmp	8000682e <_unhandled_interrupt+0x6>

80006830 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80006830:	eb cd 40 80 	pushm	r7,lr
80006834:	1a 97       	mov	r7,sp
80006836:	20 3d       	sub	sp,12
80006838:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000683c:	fe 78 10 00 	mov	r8,-61440
80006840:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006844:	f2 09 11 03 	rsub	r9,r9,3
80006848:	28 09       	sub	r9,-128
8000684a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000684e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006852:	fe 78 10 00 	mov	r8,-61440
80006856:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000685a:	2c 09       	sub	r9,-64
8000685c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006860:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006864:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006868:	58 08       	cp.w	r8,0
8000686a:	c1 30       	breq	80006890 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000686c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006870:	48 b8       	lddpc	r8,8000689c <_get_interrupt_handler+0x6c>
80006872:	a1 79       	lsl	r9,0x1
80006874:	2f f9       	sub	r9,-1
80006876:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
8000687a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000687e:	f0 08 12 00 	clz	r8,r8
80006882:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80006886:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006888:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000688c:	70 08       	ld.w	r8,r8[0x0]
8000688e:	c0 28       	rjmp	80006892 <_get_interrupt_handler+0x62>
80006890:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006892:	10 9c       	mov	r12,r8
80006894:	2f dd       	sub	sp,-12
80006896:	e3 cd 80 80 	ldm	sp++,r7,pc
8000689a:	00 00       	add	r0,r0
8000689c:	80 00       	ld.sh	r0,r0[0x0]
8000689e:	74 68       	ld.w	r8,r10[0x18]

800068a0 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
800068a0:	eb cd 40 80 	pushm	r7,lr
800068a4:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800068a6:	48 38       	lddpc	r8,800068b0 <INTC_init_evba+0x10>
800068a8:	e3 b8 00 01 	mtsr	0x4,r8
}
800068ac:	e3 cd 80 80 	ldm	sp++,r7,pc
800068b0:	80 00       	ld.sh	r0,r0[0x0]
800068b2:	72 00       	ld.w	r0,r9[0x0]

800068b4 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800068b4:	eb cd 40 80 	pushm	r7,lr
800068b8:	1a 97       	mov	r7,sp
800068ba:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
800068bc:	f0 1f 00 1f 	mcall	80006938 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800068c0:	30 08       	mov	r8,0
800068c2:	ef 48 ff f8 	st.w	r7[-8],r8
800068c6:	c3 18       	rjmp	80006928 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800068c8:	30 08       	mov	r8,0
800068ca:	ef 48 ff fc 	st.w	r7[-4],r8
800068ce:	c1 48       	rjmp	800068f6 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800068d0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800068d4:	49 a8       	lddpc	r8,8000693c <INTC_init_interrupts+0x88>
800068d6:	a1 79       	lsl	r9,0x1
800068d8:	2f f9       	sub	r9,-1
800068da:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800068de:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068e2:	a3 68       	lsl	r8,0x2
800068e4:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800068e8:	49 69       	lddpc	r9,80006940 <INTC_init_interrupts+0x8c>
800068ea:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800068ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068f0:	2f f8       	sub	r8,-1
800068f2:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
800068f6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800068fa:	49 18       	lddpc	r8,8000693c <INTC_init_interrupts+0x88>
800068fc:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006900:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006904:	10 39       	cp.w	r9,r8
80006906:	fe 9b ff e5 	brhi	800068d0 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000690a:	fe 78 10 00 	mov	r8,-61440
8000690e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006912:	48 db       	lddpc	r11,80006944 <INTC_init_interrupts+0x90>
80006914:	48 da       	lddpc	r10,80006948 <INTC_init_interrupts+0x94>
80006916:	f6 0a 01 0a 	sub	r10,r11,r10
8000691a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000691e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006922:	2f f8       	sub	r8,-1
80006924:	ef 48 ff f8 	st.w	r7[-8],r8
80006928:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000692c:	59 58       	cp.w	r8,21
8000692e:	fe 98 ff cd 	brls	800068c8 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80006932:	2f ed       	sub	sp,-8
80006934:	e3 cd 80 80 	ldm	sp++,r7,pc
80006938:	80 00       	ld.sh	r0,r0[0x0]
8000693a:	68 a0       	ld.w	r0,r4[0x28]
8000693c:	80 00       	ld.sh	r0,r0[0x0]
8000693e:	74 68       	ld.w	r8,r10[0x18]
80006940:	80 00       	ld.sh	r0,r0[0x0]
80006942:	68 28       	ld.w	r8,r4[0x8]
80006944:	80 00       	ld.sh	r0,r0[0x0]
80006946:	73 04       	ld.w	r4,r9[0x40]
80006948:	80 00       	ld.sh	r0,r0[0x0]
8000694a:	72 00       	ld.w	r0,r9[0x0]

8000694c <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
8000694c:	eb cd 40 80 	pushm	r7,lr
80006950:	1a 97       	mov	r7,sp
80006952:	20 4d       	sub	sp,16
80006954:	ef 4c ff f8 	st.w	r7[-8],r12
80006958:	ef 4b ff f4 	st.w	r7[-12],r11
8000695c:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006960:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006964:	a5 98       	lsr	r8,0x5
80006966:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000696a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000696e:	4a 78       	lddpc	r8,80006a08 <INTC_register_interrupt+0xbc>
80006970:	a1 79       	lsl	r9,0x1
80006972:	2f f9       	sub	r9,-1
80006974:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006978:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000697c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006980:	a3 68       	lsl	r8,0x2
80006982:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006986:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000698a:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000698c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006990:	58 08       	cp.w	r8,0
80006992:	c0 c1       	brne	800069aa <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006994:	fe 78 10 00 	mov	r8,-61440
80006998:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000699c:	49 cb       	lddpc	r11,80006a0c <INTC_register_interrupt+0xc0>
8000699e:	49 da       	lddpc	r10,80006a10 <INTC_register_interrupt+0xc4>
800069a0:	f6 0a 01 0a 	sub	r10,r11,r10
800069a4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800069a8:	c2 d8       	rjmp	80006a02 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
800069aa:	ee f8 ff f0 	ld.w	r8,r7[-16]
800069ae:	58 18       	cp.w	r8,1
800069b0:	c0 d1       	brne	800069ca <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800069b2:	fe 78 10 00 	mov	r8,-61440
800069b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800069ba:	49 7b       	lddpc	r11,80006a14 <INTC_register_interrupt+0xc8>
800069bc:	49 5a       	lddpc	r10,80006a10 <INTC_register_interrupt+0xc4>
800069be:	f6 0a 01 0a 	sub	r10,r11,r10
800069c2:	bf aa       	sbr	r10,0x1e
800069c4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800069c8:	c1 d8       	rjmp	80006a02 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
800069ca:	ee f8 ff f0 	ld.w	r8,r7[-16]
800069ce:	58 28       	cp.w	r8,2
800069d0:	c0 d1       	brne	800069ea <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800069d2:	fe 78 10 00 	mov	r8,-61440
800069d6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800069da:	49 0b       	lddpc	r11,80006a18 <INTC_register_interrupt+0xcc>
800069dc:	48 da       	lddpc	r10,80006a10 <INTC_register_interrupt+0xc4>
800069de:	f6 0a 01 0a 	sub	r10,r11,r10
800069e2:	bf ba       	sbr	r10,0x1f
800069e4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800069e8:	c0 d8       	rjmp	80006a02 <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800069ea:	fe 78 10 00 	mov	r8,-61440
800069ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
800069f2:	48 bb       	lddpc	r11,80006a1c <INTC_register_interrupt+0xd0>
800069f4:	48 7a       	lddpc	r10,80006a10 <INTC_register_interrupt+0xc4>
800069f6:	f6 0a 01 0a 	sub	r10,r11,r10
800069fa:	ea 1a c0 00 	orh	r10,0xc000
800069fe:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80006a02:	2f cd       	sub	sp,-16
80006a04:	e3 cd 80 80 	ldm	sp++,r7,pc
80006a08:	80 00       	ld.sh	r0,r0[0x0]
80006a0a:	74 68       	ld.w	r8,r10[0x18]
80006a0c:	80 00       	ld.sh	r0,r0[0x0]
80006a0e:	73 04       	ld.w	r4,r9[0x40]
80006a10:	80 00       	ld.sh	r0,r0[0x0]
80006a12:	72 00       	ld.w	r0,r9[0x0]
80006a14:	80 00       	ld.sh	r0,r0[0x0]
80006a16:	73 12       	ld.w	r2,r9[0x44]
80006a18:	80 00       	ld.sh	r0,r0[0x0]
80006a1a:	73 20       	ld.w	r0,r9[0x48]
80006a1c:	80 00       	ld.sh	r0,r0[0x0]
80006a1e:	73 2e       	ld.w	lr,r9[0x48]

80006a20 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006a20:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006a24:	fe c0 f8 24 	sub	r0,pc,-2012

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006a28:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006a2c:	d5 53       	csrf	0x15
  cp      r0, r1
80006a2e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006a30:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80006a32:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80006a34:	c0 72       	brcc	80006a42 <idata_load_loop_end>
  st.d    r0++, r4
80006a36:	fe c2 f5 1e 	sub	r2,pc,-2786

80006a3a <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80006a3a:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006a3c:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80006a3e:	02 30       	cp.w	r0,r1
  cp      r0, r1
80006a40:	cf d3       	brcs	80006a3a <idata_load_loop>

80006a42 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80006a42:	30 80       	mov	r0,8
  mov     r2, 0
80006a44:	e0 61 02 38 	mov	r1,568
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006a48:	02 30       	cp.w	r0,r1
  cp      r0, r1
80006a4a:	c0 62       	brcc	80006a56 <udata_clear_loop_end>
  brlo    udata_clear_loop
80006a4c:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006a4e:	30 03       	mov	r3,0

80006a50 <udata_clear_loop>:
80006a50:	a1 22       	st.d	r0++,r2
80006a52:	02 30       	cp.w	r0,r1
80006a54:	cf e3       	brcs	80006a50 <udata_clear_loop>

80006a56 <udata_clear_loop_end>:
80006a56:	fe cf fd b2 	sub	pc,pc,-590
80006a5a:	d7 03       	nop

80006a5c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80006a5c:	eb cd 40 80 	pushm	r7,lr
80006a60:	1a 97       	mov	r7,sp
80006a62:	20 1d       	sub	sp,4
80006a64:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80006a68:	ee fb ff fc 	ld.w	r11,r7[-4]
80006a6c:	30 2c       	mov	r12,2
80006a6e:	f0 1f 00 03 	mcall	80006a78 <sysclk_enable_pba_module+0x1c>
}
80006a72:	2f fd       	sub	sp,-4
80006a74:	e3 cd 80 80 	ldm	sp++,r7,pc
80006a78:	80 00       	ld.sh	r0,r0[0x0]
80006a7a:	5f 18       	srne	r8

80006a7c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80006a7c:	eb cd 40 80 	pushm	r7,lr
80006a80:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80006a82:	30 6c       	mov	r12,6
80006a84:	f0 1f 00 02 	mcall	80006a8c <ioport_init+0x10>
	arch_ioport_init();
}
80006a88:	e3 cd 80 80 	ldm	sp++,r7,pc
80006a8c:	80 00       	ld.sh	r0,r0[0x0]
80006a8e:	6a 5c       	ld.w	r12,r5[0x14]

80006a90 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80006a90:	eb cd 40 80 	pushm	r7,lr
80006a94:	1a 97       	mov	r7,sp
80006a96:	20 cd       	sub	sp,48
80006a98:	ef 4c ff d4 	st.w	r7[-44],r12
80006a9c:	ef 4b ff d0 	st.w	r7[-48],r11
80006aa0:	ee f8 ff d4 	ld.w	r8,r7[-44]
80006aa4:	ef 48 ff dc 	st.w	r7[-36],r8
80006aa8:	ee f8 ff d0 	ld.w	r8,r7[-48]
80006aac:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80006ab0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80006ab4:	58 18       	cp.w	r8,1
80006ab6:	c2 11       	brne	80006af8 <ioport_set_pin_dir+0x68>
80006ab8:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006abc:	ef 48 ff e0 	st.w	r7[-32],r8
80006ac0:	ee f8 ff e0 	ld.w	r8,r7[-32]
80006ac4:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006ac8:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006acc:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006ace:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006ad2:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006ad6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006ad8:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80006adc:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006ae0:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006ae4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80006ae8:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006aec:	30 1a       	mov	r10,1
80006aee:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80006af2:	f1 49 00 44 	st.w	r8[68],r9
80006af6:	c2 48       	rjmp	80006b3e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80006af8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80006afc:	58 08       	cp.w	r8,0
80006afe:	c2 01       	brne	80006b3e <ioport_set_pin_dir+0xae>
80006b00:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006b04:	ef 48 ff f0 	st.w	r7[-16],r8
80006b08:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006b0c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006b10:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006b14:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006b16:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006b1a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b1e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006b20:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80006b24:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006b28:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006b2c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006b30:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006b34:	30 1a       	mov	r10,1
80006b36:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80006b3a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80006b3e:	2f 4d       	sub	sp,-48
80006b40:	e3 cd 80 80 	ldm	sp++,r7,pc

80006b44 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
80006b44:	eb cd 40 80 	pushm	r7,lr
80006b48:	1a 97       	mov	r7,sp
80006b4a:	20 1d       	sub	sp,4
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80006b4c:	30 08       	mov	r8,0
80006b4e:	ef 68 ff ff 	st.b	r7[-1],r8
80006b52:	c0 c8       	rjmp	80006b6a <sleepmgr_init+0x26>
		sleepmgr_locks[i] = 0;
80006b54:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006b58:	48 ba       	lddpc	r10,80006b84 <sleepmgr_init+0x40>
80006b5a:	30 08       	mov	r8,0
80006b5c:	f4 09 0b 08 	st.b	r10[r9],r8
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80006b60:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006b64:	2f f8       	sub	r8,-1
80006b66:	ef 68 ff ff 	st.b	r7[-1],r8
80006b6a:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006b6e:	30 58       	mov	r8,5
80006b70:	f0 09 18 00 	cp.b	r9,r8
80006b74:	fe 98 ff f0 	brls	80006b54 <sleepmgr_init+0x10>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
80006b78:	48 39       	lddpc	r9,80006b84 <sleepmgr_init+0x40>
80006b7a:	30 18       	mov	r8,1
80006b7c:	b2 e8       	st.b	r9[0x6],r8
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80006b7e:	2f fd       	sub	sp,-4
80006b80:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b84:	00 00       	add	r0,r0
80006b86:	02 2c       	rsub	r12,r1

80006b88 <board_init>:
#include "settings_t.h"
#include "pid.h"
#include "ast_rtc.h"

void board_init(void)
{
80006b88:	eb cd 40 80 	pushm	r7,lr
80006b8c:	1a 97       	mov	r7,sp
	sysclk_init();
80006b8e:	f0 1f 00 0f 	mcall	80006bc8 <board_init+0x40>
	INTC_init_interrupts();
80006b92:	f0 1f 00 0f 	mcall	80006bcc <board_init+0x44>
	sleepmgr_init();
80006b96:	f0 1f 00 0f 	mcall	80006bd0 <board_init+0x48>
	ioport_init();
80006b9a:	f0 1f 00 0f 	mcall	80006bd4 <board_init+0x4c>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
80006b9e:	30 1c       	mov	r12,1
80006ba0:	f0 1f 00 0e 	mcall	80006bd8 <board_init+0x50>
	sensor_init();
80006ba4:	f0 1f 00 0e 	mcall	80006bdc <board_init+0x54>
	motor_init();	
80006ba8:	f0 1f 00 0e 	mcall	80006be0 <board_init+0x58>
	com_spi_init();
80006bac:	f0 1f 00 0e 	mcall	80006be4 <board_init+0x5c>
	ast_init();
80006bb0:	f0 1f 00 0e 	mcall	80006be8 <board_init+0x60>
	
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
80006bb4:	30 1b       	mov	r11,1
80006bb6:	31 9c       	mov	r12,25
80006bb8:	f0 1f 00 0d 	mcall	80006bec <board_init+0x64>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80006bbc:	30 1b       	mov	r11,1
80006bbe:	31 7c       	mov	r12,23
80006bc0:	f0 1f 00 0b 	mcall	80006bec <board_init+0x64>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
80006bc4:	e3 cd 80 80 	ldm	sp++,r7,pc
80006bc8:	80 00       	ld.sh	r0,r0[0x0]
80006bca:	60 a8       	ld.w	r8,r0[0x28]
80006bcc:	80 00       	ld.sh	r0,r0[0x0]
80006bce:	68 b4       	ld.w	r4,r4[0x2c]
80006bd0:	80 00       	ld.sh	r0,r0[0x0]
80006bd2:	6b 44       	ld.w	r4,r5[0x50]
80006bd4:	80 00       	ld.sh	r0,r0[0x0]
80006bd6:	6a 7c       	ld.w	r12,r5[0x1c]
80006bd8:	80 00       	ld.sh	r0,r0[0x0]
80006bda:	56 78       	stdsp	sp[0x19c],r8
80006bdc:	80 00       	ld.sh	r0,r0[0x0]
80006bde:	4a 18       	lddpc	r8,80006c60 <ioport_set_pin_level+0x70>
80006be0:	80 00       	ld.sh	r0,r0[0x0]
80006be2:	3c 98       	mov	r8,-55
80006be4:	80 00       	ld.sh	r0,r0[0x0]
80006be6:	37 fc       	mov	r12,127
80006be8:	80 00       	ld.sh	r0,r0[0x0]
80006bea:	26 60       	sub	r0,102
80006bec:	80 00       	ld.sh	r0,r0[0x0]
80006bee:	6a 90       	ld.w	r0,r5[0x24]

80006bf0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80006bf0:	eb cd 40 80 	pushm	r7,lr
80006bf4:	1a 97       	mov	r7,sp
80006bf6:	20 cd       	sub	sp,48
80006bf8:	ef 4c ff d4 	st.w	r7[-44],r12
80006bfc:	16 98       	mov	r8,r11
80006bfe:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80006c02:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80006c06:	ee f9 ff d4 	ld.w	r9,r7[-44]
80006c0a:	ef 49 ff dc 	st.w	r7[-36],r9
80006c0e:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80006c12:	ef 39 ff db 	ld.ub	r9,r7[-37]
80006c16:	30 08       	mov	r8,0
80006c18:	f0 09 18 00 	cp.b	r9,r8
80006c1c:	c2 10       	breq	80006c5e <ioport_set_pin_level+0x6e>
80006c1e:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006c22:	ef 48 ff e0 	st.w	r7[-32],r8
80006c26:	ee f8 ff e0 	ld.w	r8,r7[-32]
80006c2a:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006c2e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006c32:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006c34:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006c38:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006c3c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006c3e:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80006c42:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006c46:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006c4a:	ee f9 ff ec 	ld.w	r9,r7[-20]
80006c4e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006c52:	30 1a       	mov	r10,1
80006c54:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80006c58:	f1 49 00 54 	st.w	r8[84],r9
80006c5c:	c2 08       	rjmp	80006c9c <ioport_set_pin_level+0xac>
80006c5e:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006c62:	ef 48 ff f0 	st.w	r7[-16],r8
80006c66:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006c6a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006c6e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006c72:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006c74:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006c78:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c7c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006c7e:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80006c82:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006c86:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006c8a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006c8e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006c92:	30 1a       	mov	r10,1
80006c94:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80006c98:	f1 49 00 58 	st.w	r8[88],r9
}
80006c9c:	2f 4d       	sub	sp,-48
80006c9e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ca2:	d7 03       	nop

80006ca4 <main>:
#include "ast_rtc.h"

	

int main (void)
{
80006ca4:	eb cd 40 c0 	pushm	r6-r7,lr
80006ca8:	1a 97       	mov	r7,sp
80006caa:	20 3d       	sub	sp,12
	board_init();
80006cac:	f0 1f 00 27 	mcall	80006d48 <main+0xa4>

	bool w_done = false;
80006cb0:	30 08       	mov	r8,0
80006cb2:	ef 68 ff ff 	st.b	r7[-1],r8
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
80006cb6:	30 0b       	mov	r11,0
80006cb8:	30 fc       	mov	r12,15
80006cba:	f0 1f 00 25 	mcall	80006d4c <main+0xa8>
	while (1)
	{
		if (!w_done)
80006cbe:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006cc2:	ec 18 00 01 	eorl	r8,0x1
80006cc6:	5c 58       	castu.b	r8
80006cc8:	c3 c0       	breq	80006d40 <main+0x9c>
			//ioport_set_pin_level(LED_B_SENS,sensor_reg_page0.calib_stat==63?LED_SENS_ON:LED_SENS_OFF);
			
			//if(sensor_reg_page0.calib_stat == 0xff)
			//{
				//sensor_read_calibration();
				sensor_euler = sensor_read_euler();
80006cca:	4a 26       	lddpc	r6,80006d50 <main+0xac>
80006ccc:	ee c8 00 0c 	sub	r8,r7,12
80006cd0:	10 9c       	mov	r12,r8
80006cd2:	f0 1f 00 21 	mcall	80006d54 <main+0xb0>
80006cd6:	0c 98       	mov	r8,r6
80006cd8:	ee c9 00 0c 	sub	r9,r7,12
80006cdc:	30 6a       	mov	r10,6
80006cde:	12 9b       	mov	r11,r9
80006ce0:	10 9c       	mov	r12,r8
80006ce2:	f0 1f 00 1e 	mcall	80006d58 <main+0xb4>
				if  (sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
80006ce6:	49 b8       	lddpc	r8,80006d50 <main+0xac>
80006ce8:	90 08       	ld.sh	r8,r8[0x0]
80006cea:	5c 88       	casts.h	r8
80006cec:	c0 91       	brne	80006cfe <main+0x5a>
80006cee:	49 98       	lddpc	r8,80006d50 <main+0xac>
80006cf0:	90 28       	ld.sh	r8,r8[0x4]
80006cf2:	5c 88       	casts.h	r8
80006cf4:	c0 51       	brne	80006cfe <main+0x5a>
80006cf6:	49 78       	lddpc	r8,80006d50 <main+0xac>
80006cf8:	90 18       	ld.sh	r8,r8[0x2]
80006cfa:	5c 88       	casts.h	r8
80006cfc:	c1 e0       	breq	80006d38 <main+0x94>
				{
						sensor_euler = sensor_read_euler();
80006cfe:	49 56       	lddpc	r6,80006d50 <main+0xac>
80006d00:	ee c8 00 0c 	sub	r8,r7,12
80006d04:	10 9c       	mov	r12,r8
80006d06:	f0 1f 00 14 	mcall	80006d54 <main+0xb0>
80006d0a:	0c 98       	mov	r8,r6
80006d0c:	ee c9 00 0c 	sub	r9,r7,12
80006d10:	30 6a       	mov	r10,6
80006d12:	12 9b       	mov	r11,r9
80006d14:	10 9c       	mov	r12,r8
80006d16:	f0 1f 00 11 	mcall	80006d58 <main+0xb4>
						app_euler = sensor_euler;
80006d1a:	49 18       	lddpc	r8,80006d5c <main+0xb8>
80006d1c:	48 d9       	lddpc	r9,80006d50 <main+0xac>
80006d1e:	30 6a       	mov	r10,6
80006d20:	12 9b       	mov	r11,r9
80006d22:	10 9c       	mov	r12,r8
80006d24:	f0 1f 00 0d 	mcall	80006d58 <main+0xb4>
						throotle = 0;
80006d28:	48 e8       	lddpc	r8,80006d60 <main+0xbc>
80006d2a:	30 09       	mov	r9,0
80006d2c:	91 09       	st.w	r8[0x0],r9
						w_done = true;
80006d2e:	30 18       	mov	r8,1
80006d30:	ef 68 ff ff 	st.b	r7[-1],r8
						pid_init();
80006d34:	f0 1f 00 0c 	mcall	80006d64 <main+0xc0>
				}
				ioport_set_pin_level(LED_R_SENS,LED_SENS_OFF);
80006d38:	30 1b       	mov	r11,1
80006d3a:	30 fc       	mov	r12,15
80006d3c:	f0 1f 00 04 	mcall	80006d4c <main+0xa8>
			//sleepmgr_enter_sleep();	//TODO: Interrupt enable? Wake up from interrupt? Wake up from ast possible
			//Sleepmode Stop -> 16,7mA normal Mode -> 28,4mA (30MHz)
			//Sleepmode Stop disables PBA -> is used for motors pwm
		}
		
		check_save();
80006d40:	f0 1f 00 0a 	mcall	80006d68 <main+0xc4>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
80006d44:	cb db       	rjmp	80006cbe <main+0x1a>
80006d46:	00 00       	add	r0,r0
80006d48:	80 00       	ld.sh	r0,r0[0x0]
80006d4a:	6b 88       	ld.w	r8,r5[0x60]
80006d4c:	80 00       	ld.sh	r0,r0[0x0]
80006d4e:	6b f0       	ld.w	r0,r5[0x7c]
80006d50:	00 00       	add	r0,r0
80006d52:	01 2e       	ld.uh	lr,r0++
80006d54:	80 00       	ld.sh	r0,r0[0x0]
80006d56:	52 dc       	stdsp	sp[0xb4],r12
80006d58:	80 00       	ld.sh	r0,r0[0x0]
80006d5a:	6f d0       	ld.w	r0,r7[0x74]
80006d5c:	00 00       	add	r0,r0
80006d5e:	01 28       	ld.uh	r8,r0++
80006d60:	00 00       	add	r0,r0
80006d62:	01 34       	ld.ub	r4,r0++
80006d64:	80 00       	ld.sh	r0,r0[0x0]
80006d66:	42 40       	lddsp	r0,sp[0x90]
80006d68:	80 00       	ld.sh	r0,r0[0x0]
80006d6a:	57 24       	stdsp	sp[0x1c8],r4

80006d6c <__avr32_udiv64>:
80006d6c:	d4 31       	pushm	r0-r7,lr
80006d6e:	1a 97       	mov	r7,sp
80006d70:	20 3d       	sub	sp,12
80006d72:	10 9c       	mov	r12,r8
80006d74:	12 9e       	mov	lr,r9
80006d76:	14 93       	mov	r3,r10
80006d78:	58 09       	cp.w	r9,0
80006d7a:	e0 81 00 bd 	brne	80006ef4 <__avr32_udiv64+0x188>
80006d7e:	16 38       	cp.w	r8,r11
80006d80:	e0 88 00 40 	brls	80006e00 <__avr32_udiv64+0x94>
80006d84:	f0 08 12 00 	clz	r8,r8
80006d88:	c0 d0       	breq	80006da2 <__avr32_udiv64+0x36>
80006d8a:	f6 08 09 4b 	lsl	r11,r11,r8
80006d8e:	f0 09 11 20 	rsub	r9,r8,32
80006d92:	f8 08 09 4c 	lsl	r12,r12,r8
80006d96:	f4 09 0a 49 	lsr	r9,r10,r9
80006d9a:	f4 08 09 43 	lsl	r3,r10,r8
80006d9e:	f3 eb 10 0b 	or	r11,r9,r11
80006da2:	f8 0e 16 10 	lsr	lr,r12,0x10
80006da6:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006daa:	f6 0e 0d 00 	divu	r0,r11,lr
80006dae:	e6 0b 16 10 	lsr	r11,r3,0x10
80006db2:	00 99       	mov	r9,r0
80006db4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006db8:	e0 0a 02 48 	mul	r8,r0,r10
80006dbc:	10 3b       	cp.w	r11,r8
80006dbe:	c0 a2       	brcc	80006dd2 <__avr32_udiv64+0x66>
80006dc0:	20 19       	sub	r9,1
80006dc2:	18 0b       	add	r11,r12
80006dc4:	18 3b       	cp.w	r11,r12
80006dc6:	c0 63       	brcs	80006dd2 <__avr32_udiv64+0x66>
80006dc8:	10 3b       	cp.w	r11,r8
80006dca:	f7 b9 03 01 	sublo	r9,1
80006dce:	f7 dc e3 0b 	addcs	r11,r11,r12
80006dd2:	f6 08 01 01 	sub	r1,r11,r8
80006dd6:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80006dda:	e2 0e 0d 00 	divu	r0,r1,lr
80006dde:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80006de2:	00 98       	mov	r8,r0
80006de4:	e0 0a 02 4a 	mul	r10,r0,r10
80006de8:	14 33       	cp.w	r3,r10
80006dea:	c0 82       	brcc	80006dfa <__avr32_udiv64+0x8e>
80006dec:	20 18       	sub	r8,1
80006dee:	18 03       	add	r3,r12
80006df0:	18 33       	cp.w	r3,r12
80006df2:	c0 43       	brcs	80006dfa <__avr32_udiv64+0x8e>
80006df4:	14 33       	cp.w	r3,r10
80006df6:	f7 b8 03 01 	sublo	r8,1
80006dfa:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80006dfe:	cd f8       	rjmp	80006fbc <__avr32_udiv64+0x250>
80006e00:	58 08       	cp.w	r8,0
80006e02:	c0 51       	brne	80006e0c <__avr32_udiv64+0xa0>
80006e04:	30 19       	mov	r9,1
80006e06:	f2 08 0d 08 	divu	r8,r9,r8
80006e0a:	10 9c       	mov	r12,r8
80006e0c:	f8 06 12 00 	clz	r6,r12
80006e10:	c0 41       	brne	80006e18 <__avr32_udiv64+0xac>
80006e12:	18 1b       	sub	r11,r12
80006e14:	30 19       	mov	r9,1
80006e16:	c4 08       	rjmp	80006e96 <__avr32_udiv64+0x12a>
80006e18:	ec 01 11 20 	rsub	r1,r6,32
80006e1c:	f4 01 0a 49 	lsr	r9,r10,r1
80006e20:	f8 06 09 4c 	lsl	r12,r12,r6
80006e24:	f6 06 09 48 	lsl	r8,r11,r6
80006e28:	f6 01 0a 41 	lsr	r1,r11,r1
80006e2c:	f3 e8 10 08 	or	r8,r9,r8
80006e30:	f8 03 16 10 	lsr	r3,r12,0x10
80006e34:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80006e38:	e2 03 0d 00 	divu	r0,r1,r3
80006e3c:	f0 0b 16 10 	lsr	r11,r8,0x10
80006e40:	00 9e       	mov	lr,r0
80006e42:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006e46:	e0 05 02 49 	mul	r9,r0,r5
80006e4a:	12 3b       	cp.w	r11,r9
80006e4c:	c0 a2       	brcc	80006e60 <__avr32_udiv64+0xf4>
80006e4e:	20 1e       	sub	lr,1
80006e50:	18 0b       	add	r11,r12
80006e52:	18 3b       	cp.w	r11,r12
80006e54:	c0 63       	brcs	80006e60 <__avr32_udiv64+0xf4>
80006e56:	12 3b       	cp.w	r11,r9
80006e58:	f7 be 03 01 	sublo	lr,1
80006e5c:	f7 dc e3 0b 	addcs	r11,r11,r12
80006e60:	12 1b       	sub	r11,r9
80006e62:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80006e66:	f6 03 0d 02 	divu	r2,r11,r3
80006e6a:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80006e6e:	04 99       	mov	r9,r2
80006e70:	e4 05 02 4b 	mul	r11,r2,r5
80006e74:	16 38       	cp.w	r8,r11
80006e76:	c0 a2       	brcc	80006e8a <__avr32_udiv64+0x11e>
80006e78:	20 19       	sub	r9,1
80006e7a:	18 08       	add	r8,r12
80006e7c:	18 38       	cp.w	r8,r12
80006e7e:	c0 63       	brcs	80006e8a <__avr32_udiv64+0x11e>
80006e80:	16 38       	cp.w	r8,r11
80006e82:	f7 b9 03 01 	sublo	r9,1
80006e86:	f1 dc e3 08 	addcs	r8,r8,r12
80006e8a:	f4 06 09 43 	lsl	r3,r10,r6
80006e8e:	f0 0b 01 0b 	sub	r11,r8,r11
80006e92:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80006e96:	f8 06 16 10 	lsr	r6,r12,0x10
80006e9a:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80006e9e:	f6 06 0d 00 	divu	r0,r11,r6
80006ea2:	e6 0b 16 10 	lsr	r11,r3,0x10
80006ea6:	00 9a       	mov	r10,r0
80006ea8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006eac:	e0 0e 02 48 	mul	r8,r0,lr
80006eb0:	10 3b       	cp.w	r11,r8
80006eb2:	c0 a2       	brcc	80006ec6 <__avr32_udiv64+0x15a>
80006eb4:	20 1a       	sub	r10,1
80006eb6:	18 0b       	add	r11,r12
80006eb8:	18 3b       	cp.w	r11,r12
80006eba:	c0 63       	brcs	80006ec6 <__avr32_udiv64+0x15a>
80006ebc:	10 3b       	cp.w	r11,r8
80006ebe:	f7 ba 03 01 	sublo	r10,1
80006ec2:	f7 dc e3 0b 	addcs	r11,r11,r12
80006ec6:	f6 08 01 01 	sub	r1,r11,r8
80006eca:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80006ece:	e2 06 0d 00 	divu	r0,r1,r6
80006ed2:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80006ed6:	00 98       	mov	r8,r0
80006ed8:	e0 0e 02 4b 	mul	r11,r0,lr
80006edc:	16 33       	cp.w	r3,r11
80006ede:	c0 82       	brcc	80006eee <__avr32_udiv64+0x182>
80006ee0:	20 18       	sub	r8,1
80006ee2:	18 03       	add	r3,r12
80006ee4:	18 33       	cp.w	r3,r12
80006ee6:	c0 43       	brcs	80006eee <__avr32_udiv64+0x182>
80006ee8:	16 33       	cp.w	r3,r11
80006eea:	f7 b8 03 01 	sublo	r8,1
80006eee:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80006ef2:	c6 98       	rjmp	80006fc4 <__avr32_udiv64+0x258>
80006ef4:	16 39       	cp.w	r9,r11
80006ef6:	e0 8b 00 65 	brhi	80006fc0 <__avr32_udiv64+0x254>
80006efa:	f2 09 12 00 	clz	r9,r9
80006efe:	c0 b1       	brne	80006f14 <__avr32_udiv64+0x1a8>
80006f00:	10 3a       	cp.w	r10,r8
80006f02:	5f 2a       	srhs	r10
80006f04:	1c 3b       	cp.w	r11,lr
80006f06:	5f b8       	srhi	r8
80006f08:	10 4a       	or	r10,r8
80006f0a:	f2 0a 18 00 	cp.b	r10,r9
80006f0e:	c5 90       	breq	80006fc0 <__avr32_udiv64+0x254>
80006f10:	30 18       	mov	r8,1
80006f12:	c5 98       	rjmp	80006fc4 <__avr32_udiv64+0x258>
80006f14:	f0 09 09 46 	lsl	r6,r8,r9
80006f18:	f2 03 11 20 	rsub	r3,r9,32
80006f1c:	fc 09 09 4e 	lsl	lr,lr,r9
80006f20:	f0 03 0a 48 	lsr	r8,r8,r3
80006f24:	f6 09 09 4c 	lsl	r12,r11,r9
80006f28:	f4 03 0a 42 	lsr	r2,r10,r3
80006f2c:	ef 46 ff f4 	st.w	r7[-12],r6
80006f30:	f6 03 0a 43 	lsr	r3,r11,r3
80006f34:	18 42       	or	r2,r12
80006f36:	f1 ee 10 0c 	or	r12,r8,lr
80006f3a:	f8 01 16 10 	lsr	r1,r12,0x10
80006f3e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80006f42:	e6 01 0d 04 	divu	r4,r3,r1
80006f46:	e4 03 16 10 	lsr	r3,r2,0x10
80006f4a:	08 9e       	mov	lr,r4
80006f4c:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80006f50:	e8 06 02 48 	mul	r8,r4,r6
80006f54:	10 33       	cp.w	r3,r8
80006f56:	c0 a2       	brcc	80006f6a <__avr32_udiv64+0x1fe>
80006f58:	20 1e       	sub	lr,1
80006f5a:	18 03       	add	r3,r12
80006f5c:	18 33       	cp.w	r3,r12
80006f5e:	c0 63       	brcs	80006f6a <__avr32_udiv64+0x1fe>
80006f60:	10 33       	cp.w	r3,r8
80006f62:	f7 be 03 01 	sublo	lr,1
80006f66:	e7 dc e3 03 	addcs	r3,r3,r12
80006f6a:	10 13       	sub	r3,r8
80006f6c:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80006f70:	e6 01 0d 00 	divu	r0,r3,r1
80006f74:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006f78:	00 98       	mov	r8,r0
80006f7a:	e0 06 02 46 	mul	r6,r0,r6
80006f7e:	0c 3b       	cp.w	r11,r6
80006f80:	c0 a2       	brcc	80006f94 <__avr32_udiv64+0x228>
80006f82:	20 18       	sub	r8,1
80006f84:	18 0b       	add	r11,r12
80006f86:	18 3b       	cp.w	r11,r12
80006f88:	c0 63       	brcs	80006f94 <__avr32_udiv64+0x228>
80006f8a:	0c 3b       	cp.w	r11,r6
80006f8c:	f7 dc e3 0b 	addcs	r11,r11,r12
80006f90:	f7 b8 03 01 	sublo	r8,1
80006f94:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80006f98:	ee f4 ff f4 	ld.w	r4,r7[-12]
80006f9c:	0c 1b       	sub	r11,r6
80006f9e:	f0 04 06 42 	mulu.d	r2,r8,r4
80006fa2:	06 95       	mov	r5,r3
80006fa4:	16 35       	cp.w	r5,r11
80006fa6:	e0 8b 00 0a 	brhi	80006fba <__avr32_udiv64+0x24e>
80006faa:	5f 0b       	sreq	r11
80006fac:	f4 09 09 49 	lsl	r9,r10,r9
80006fb0:	12 32       	cp.w	r2,r9
80006fb2:	5f b9       	srhi	r9
80006fb4:	f7 e9 00 09 	and	r9,r11,r9
80006fb8:	c0 60       	breq	80006fc4 <__avr32_udiv64+0x258>
80006fba:	20 18       	sub	r8,1
80006fbc:	30 09       	mov	r9,0
80006fbe:	c0 38       	rjmp	80006fc4 <__avr32_udiv64+0x258>
80006fc0:	30 09       	mov	r9,0
80006fc2:	12 98       	mov	r8,r9
80006fc4:	10 9a       	mov	r10,r8
80006fc6:	12 93       	mov	r3,r9
80006fc8:	10 92       	mov	r2,r8
80006fca:	12 9b       	mov	r11,r9
80006fcc:	2f dd       	sub	sp,-12
80006fce:	d8 32       	popm	r0-r7,pc

80006fd0 <memcpy>:
80006fd0:	58 8a       	cp.w	r10,8
80006fd2:	c2 f5       	brlt	80007030 <memcpy+0x60>
80006fd4:	f9 eb 10 09 	or	r9,r12,r11
80006fd8:	e2 19 00 03 	andl	r9,0x3,COH
80006fdc:	e0 81 00 97 	brne	8000710a <memcpy+0x13a>
80006fe0:	e0 4a 00 20 	cp.w	r10,32
80006fe4:	c3 b4       	brge	8000705a <memcpy+0x8a>
80006fe6:	f4 08 14 02 	asr	r8,r10,0x2
80006fea:	f0 09 11 08 	rsub	r9,r8,8
80006fee:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80006ff2:	76 69       	ld.w	r9,r11[0x18]
80006ff4:	99 69       	st.w	r12[0x18],r9
80006ff6:	76 59       	ld.w	r9,r11[0x14]
80006ff8:	99 59       	st.w	r12[0x14],r9
80006ffa:	76 49       	ld.w	r9,r11[0x10]
80006ffc:	99 49       	st.w	r12[0x10],r9
80006ffe:	76 39       	ld.w	r9,r11[0xc]
80007000:	99 39       	st.w	r12[0xc],r9
80007002:	76 29       	ld.w	r9,r11[0x8]
80007004:	99 29       	st.w	r12[0x8],r9
80007006:	76 19       	ld.w	r9,r11[0x4]
80007008:	99 19       	st.w	r12[0x4],r9
8000700a:	76 09       	ld.w	r9,r11[0x0]
8000700c:	99 09       	st.w	r12[0x0],r9
8000700e:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007012:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007016:	e0 1a 00 03 	andl	r10,0x3
8000701a:	f4 0a 11 04 	rsub	r10,r10,4
8000701e:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007022:	17 a9       	ld.ub	r9,r11[0x2]
80007024:	b0 a9       	st.b	r8[0x2],r9
80007026:	17 99       	ld.ub	r9,r11[0x1]
80007028:	b0 99       	st.b	r8[0x1],r9
8000702a:	17 89       	ld.ub	r9,r11[0x0]
8000702c:	b0 89       	st.b	r8[0x0],r9
8000702e:	5e fc       	retal	r12
80007030:	f4 0a 11 09 	rsub	r10,r10,9
80007034:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007038:	17 f9       	ld.ub	r9,r11[0x7]
8000703a:	b8 f9       	st.b	r12[0x7],r9
8000703c:	17 e9       	ld.ub	r9,r11[0x6]
8000703e:	b8 e9       	st.b	r12[0x6],r9
80007040:	17 d9       	ld.ub	r9,r11[0x5]
80007042:	b8 d9       	st.b	r12[0x5],r9
80007044:	17 c9       	ld.ub	r9,r11[0x4]
80007046:	b8 c9       	st.b	r12[0x4],r9
80007048:	17 b9       	ld.ub	r9,r11[0x3]
8000704a:	b8 b9       	st.b	r12[0x3],r9
8000704c:	17 a9       	ld.ub	r9,r11[0x2]
8000704e:	b8 a9       	st.b	r12[0x2],r9
80007050:	17 99       	ld.ub	r9,r11[0x1]
80007052:	b8 99       	st.b	r12[0x1],r9
80007054:	17 89       	ld.ub	r9,r11[0x0]
80007056:	b8 89       	st.b	r12[0x0],r9
80007058:	5e fc       	retal	r12
8000705a:	eb cd 40 c0 	pushm	r6-r7,lr
8000705e:	18 99       	mov	r9,r12
80007060:	22 0a       	sub	r10,32
80007062:	b7 07       	ld.d	r6,r11++
80007064:	b3 26       	st.d	r9++,r6
80007066:	b7 07       	ld.d	r6,r11++
80007068:	b3 26       	st.d	r9++,r6
8000706a:	b7 07       	ld.d	r6,r11++
8000706c:	b3 26       	st.d	r9++,r6
8000706e:	b7 07       	ld.d	r6,r11++
80007070:	b3 26       	st.d	r9++,r6
80007072:	22 0a       	sub	r10,32
80007074:	cf 74       	brge	80007062 <memcpy+0x92>
80007076:	2f 0a       	sub	r10,-16
80007078:	c0 65       	brlt	80007084 <memcpy+0xb4>
8000707a:	b7 07       	ld.d	r6,r11++
8000707c:	b3 26       	st.d	r9++,r6
8000707e:	b7 07       	ld.d	r6,r11++
80007080:	b3 26       	st.d	r9++,r6
80007082:	21 0a       	sub	r10,16
80007084:	5c 3a       	neg	r10
80007086:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000708a:	d7 03       	nop
8000708c:	d7 03       	nop
8000708e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007092:	f3 66 00 0e 	st.b	r9[14],r6
80007096:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000709a:	f3 66 00 0d 	st.b	r9[13],r6
8000709e:	f7 36 00 0c 	ld.ub	r6,r11[12]
800070a2:	f3 66 00 0c 	st.b	r9[12],r6
800070a6:	f7 36 00 0b 	ld.ub	r6,r11[11]
800070aa:	f3 66 00 0b 	st.b	r9[11],r6
800070ae:	f7 36 00 0a 	ld.ub	r6,r11[10]
800070b2:	f3 66 00 0a 	st.b	r9[10],r6
800070b6:	f7 36 00 09 	ld.ub	r6,r11[9]
800070ba:	f3 66 00 09 	st.b	r9[9],r6
800070be:	f7 36 00 08 	ld.ub	r6,r11[8]
800070c2:	f3 66 00 08 	st.b	r9[8],r6
800070c6:	f7 36 00 07 	ld.ub	r6,r11[7]
800070ca:	f3 66 00 07 	st.b	r9[7],r6
800070ce:	f7 36 00 06 	ld.ub	r6,r11[6]
800070d2:	f3 66 00 06 	st.b	r9[6],r6
800070d6:	f7 36 00 05 	ld.ub	r6,r11[5]
800070da:	f3 66 00 05 	st.b	r9[5],r6
800070de:	f7 36 00 04 	ld.ub	r6,r11[4]
800070e2:	f3 66 00 04 	st.b	r9[4],r6
800070e6:	f7 36 00 03 	ld.ub	r6,r11[3]
800070ea:	f3 66 00 03 	st.b	r9[3],r6
800070ee:	f7 36 00 02 	ld.ub	r6,r11[2]
800070f2:	f3 66 00 02 	st.b	r9[2],r6
800070f6:	f7 36 00 01 	ld.ub	r6,r11[1]
800070fa:	f3 66 00 01 	st.b	r9[1],r6
800070fe:	f7 36 00 00 	ld.ub	r6,r11[0]
80007102:	f3 66 00 00 	st.b	r9[0],r6
80007106:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000710a:	20 1a       	sub	r10,1
8000710c:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007110:	f8 0a 0b 09 	st.b	r12[r10],r9
80007114:	cf b1       	brne	8000710a <memcpy+0x13a>
80007116:	5e fc       	retal	r12

Disassembly of section .exception:

80007200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80007200:	c0 08       	rjmp	80007200 <_evba>
	...

80007204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80007204:	c0 08       	rjmp	80007204 <_handle_TLB_Multiple_Hit>
	...

80007208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80007208:	c0 08       	rjmp	80007208 <_handle_Bus_Error_Data_Fetch>
	...

8000720c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000720c:	c0 08       	rjmp	8000720c <_handle_Bus_Error_Instruction_Fetch>
	...

80007210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80007210:	c0 08       	rjmp	80007210 <_handle_NMI>
	...

80007214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80007214:	c0 08       	rjmp	80007214 <_handle_Instruction_Address>
	...

80007218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80007218:	c0 08       	rjmp	80007218 <_handle_ITLB_Protection>
	...

8000721c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000721c:	c0 08       	rjmp	8000721c <_handle_Breakpoint>
	...

80007220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80007220:	c0 08       	rjmp	80007220 <_handle_Illegal_Opcode>
	...

80007224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80007224:	c0 08       	rjmp	80007224 <_handle_Unimplemented_Instruction>
	...

80007228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80007228:	c0 08       	rjmp	80007228 <_handle_Privilege_Violation>
	...

8000722c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000722c:	c0 08       	rjmp	8000722c <_handle_Floating_Point>
	...

80007230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80007230:	c0 08       	rjmp	80007230 <_handle_Coprocessor_Absent>
	...

80007234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80007234:	c0 08       	rjmp	80007234 <_handle_Data_Address_Read>
	...

80007238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80007238:	c0 08       	rjmp	80007238 <_handle_Data_Address_Write>
	...

8000723c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000723c:	c0 08       	rjmp	8000723c <_handle_DTLB_Protection_Read>
	...

80007240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80007240:	c0 08       	rjmp	80007240 <_handle_DTLB_Protection_Write>
	...

80007244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80007244:	c0 08       	rjmp	80007244 <_handle_DTLB_Modified>
	...

80007250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80007250:	c0 08       	rjmp	80007250 <_handle_ITLB_Miss>
	...

80007260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80007260:	c0 08       	rjmp	80007260 <_handle_DTLB_Miss_Read>
	...

80007270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80007270:	c0 08       	rjmp	80007270 <_handle_DTLB_Miss_Write>
	...

80007300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80007300:	c0 08       	rjmp	80007300 <_handle_Supervisor_Call>
80007302:	d7 03       	nop

80007304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80007304:	30 0c       	mov	r12,0
80007306:	fe b0 fa 95 	rcall	80006830 <_get_interrupt_handler>
8000730a:	58 0c       	cp.w	r12,0
8000730c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80007310:	d6 03       	rete

80007312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80007312:	30 1c       	mov	r12,1
80007314:	fe b0 fa 8e 	rcall	80006830 <_get_interrupt_handler>
80007318:	58 0c       	cp.w	r12,0
8000731a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000731e:	d6 03       	rete

80007320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80007320:	30 2c       	mov	r12,2
80007322:	fe b0 fa 87 	rcall	80006830 <_get_interrupt_handler>
80007326:	58 0c       	cp.w	r12,0
80007328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000732c:	d6 03       	rete

8000732e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000732e:	30 3c       	mov	r12,3
80007330:	fe b0 fa 80 	rcall	80006830 <_get_interrupt_handler>
80007334:	58 0c       	cp.w	r12,0
80007336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000733a:	d6 03       	rete
8000733c:	d7 03       	nop
8000733e:	d7 03       	nop
80007340:	d7 03       	nop
80007342:	d7 03       	nop
80007344:	d7 03       	nop
80007346:	d7 03       	nop
80007348:	d7 03       	nop
8000734a:	d7 03       	nop
8000734c:	d7 03       	nop
8000734e:	d7 03       	nop
80007350:	d7 03       	nop
80007352:	d7 03       	nop
80007354:	d7 03       	nop
80007356:	d7 03       	nop
80007358:	d7 03       	nop
8000735a:	d7 03       	nop
8000735c:	d7 03       	nop
8000735e:	d7 03       	nop
80007360:	d7 03       	nop
80007362:	d7 03       	nop
80007364:	d7 03       	nop
80007366:	d7 03       	nop
80007368:	d7 03       	nop
8000736a:	d7 03       	nop
8000736c:	d7 03       	nop
8000736e:	d7 03       	nop
80007370:	d7 03       	nop
80007372:	d7 03       	nop
80007374:	d7 03       	nop
80007376:	d7 03       	nop
80007378:	d7 03       	nop
8000737a:	d7 03       	nop
8000737c:	d7 03       	nop
8000737e:	d7 03       	nop
80007380:	d7 03       	nop
80007382:	d7 03       	nop
80007384:	d7 03       	nop
80007386:	d7 03       	nop
80007388:	d7 03       	nop
8000738a:	d7 03       	nop
8000738c:	d7 03       	nop
8000738e:	d7 03       	nop
80007390:	d7 03       	nop
80007392:	d7 03       	nop
80007394:	d7 03       	nop
80007396:	d7 03       	nop
80007398:	d7 03       	nop
8000739a:	d7 03       	nop
8000739c:	d7 03       	nop
8000739e:	d7 03       	nop
800073a0:	d7 03       	nop
800073a2:	d7 03       	nop
800073a4:	d7 03       	nop
800073a6:	d7 03       	nop
800073a8:	d7 03       	nop
800073aa:	d7 03       	nop
800073ac:	d7 03       	nop
800073ae:	d7 03       	nop
800073b0:	d7 03       	nop
800073b2:	d7 03       	nop
800073b4:	d7 03       	nop
800073b6:	d7 03       	nop
800073b8:	d7 03       	nop
800073ba:	d7 03       	nop
800073bc:	d7 03       	nop
800073be:	d7 03       	nop
800073c0:	d7 03       	nop
800073c2:	d7 03       	nop
800073c4:	d7 03       	nop
800073c6:	d7 03       	nop
800073c8:	d7 03       	nop
800073ca:	d7 03       	nop
800073cc:	d7 03       	nop
800073ce:	d7 03       	nop
800073d0:	d7 03       	nop
800073d2:	d7 03       	nop
800073d4:	d7 03       	nop
800073d6:	d7 03       	nop
800073d8:	d7 03       	nop
800073da:	d7 03       	nop
800073dc:	d7 03       	nop
800073de:	d7 03       	nop
800073e0:	d7 03       	nop
800073e2:	d7 03       	nop
800073e4:	d7 03       	nop
800073e6:	d7 03       	nop
800073e8:	d7 03       	nop
800073ea:	d7 03       	nop
800073ec:	d7 03       	nop
800073ee:	d7 03       	nop
800073f0:	d7 03       	nop
800073f2:	d7 03       	nop
800073f4:	d7 03       	nop
800073f6:	d7 03       	nop
800073f8:	d7 03       	nop
800073fa:	d7 03       	nop
800073fc:	d7 03       	nop
800073fe:	d7 03       	nop
