// Seed: 2449375227
program module_0;
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0
);
  assign id_0 = id_2;
  assign id_0 = !1;
  id_3 :
  assert property (@(*) id_3);
  assign #1 id_2 = 1 - id_2;
  module_0 modCall_1 ();
  wire id_4 = 1 ? id_3 : id_3, id_5;
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    id_6
);
  module_0 modCall_1 ();
  wire id_7, id_8, id_9 = ^ ~1, id_10;
endmodule
