#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jul 23 12:33:14 2024
# Process ID: 6124
# Current directory: C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1
# Command line: vivado.exe -log design_1_doGain_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_doGain_0_0.tcl
# Log file: C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1/design_1_doGain_0_0.vds
# Journal file: C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1\vivado.jou
# Running On: gerard, OS: Windows, CPU Frequency: 3993 MHz, CPU Physical cores: 16, Host memory: 33515 MB
#-----------------------------------------------------------
source design_1_doGain_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 469.770 ; gain = 183.047
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/HLSIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_doGain_0_0
Command: synth_design -top design_1_doGain_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12856
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.621 ; gain = 438.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_doGain_0_0' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/synth/design_1_doGain_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'doGain' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_CTRL_BUS_s_axi' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_CTRL_BUS_s_axi.v:204]
INFO: [Synth 8-6155] done synthesizing module 'doGain_CTRL_BUS_s_axi' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_mul_32s_32s_32_2_1' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'doGain_mul_32s_32s_32_2_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized0' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized0' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized1' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized2' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized2' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized3' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized3' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized4' [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized4' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'doGain' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_doGain_0_0' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/synth/design_1_doGain_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/06a1/hdl/verilog/doGain_CTRL_BUS_s_axi.v:265]
WARNING: [Synth 8-7129] Port reset in module doGain_mul_32s_32s_32_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1434.855 ; gain = 558.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1434.855 ; gain = 558.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1434.855 ; gain = 558.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1434.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/constraints/doGain_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/constraints/doGain_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1486.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1488.754 ; gain = 2.254
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'doGain_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'doGain_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'doGain_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'doGain_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 50    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A*B2.
DSP Report: register valIn_data_reg_211_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register valIn_data_reg_211_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[47]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[46]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[45]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[44]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[43]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[42]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[41]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[40]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[39]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[38]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[37]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[36]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[35]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[34]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[33]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[32]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[31]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[30]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[29]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[28]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[27]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[26]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[25]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[24]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[23]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[22]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[21]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[20]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[19]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[18]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[17]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[16]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[15]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[47]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[46]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[45]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[44]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[43]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[42]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[41]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[40]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[39]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[38]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[37]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[36]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[35]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[34]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[33]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[32]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[31]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[30]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[29]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[28]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[27]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[26]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[25]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[24]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[23]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[22]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[21]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[20]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[19]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[18]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[17]__0) is unused and will be removed from module doGain.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_0 : 0 0 : 3119 5838 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_0 : 0 1 : 2719 5838 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_3 : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_3 : 0 1 : 2548 5197 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|doGain      | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|doGain      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|doGain      | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|doGain      | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |DSP48E1 |     3|
|4     |LUT1    |     1|
|5     |LUT2    |    25|
|6     |LUT3    |   193|
|7     |LUT4    |    64|
|8     |LUT5    |    41|
|9     |LUT6    |    17|
|10    |FDRE    |   490|
|11    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1488.754 ; gain = 558.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1488.754 ; gain = 612.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1488.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1491.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 67fcfbbd
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1491.930 ; gain = 1006.906
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1/design_1_doGain_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_doGain_0_0, cache-ID = 87d10e7dde690bfe
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/Vivado/Vivado.runs/design_1_doGain_0_0_synth_1/design_1_doGain_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_doGain_0_0_utilization_synth.rpt -pb design_1_doGain_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 12:34:10 2024...
