static void F_1 ( union V_1 * V_2 )\r\n{\r\nvoid * V_3 = NULL ;\r\nunion V_1 * V_4 ;\r\nunion V_1 * V_5 ;\r\nunion V_1 * V_6 ;\r\nunion V_1 * * V_7 ;\r\nF_2 ( V_8 , V_2 ) ;\r\nif ( ! V_2 ) {\r\nV_9 ;\r\n}\r\nswitch ( V_2 -> V_10 . type ) {\r\ncase V_11 :\r\nF_3 ( ( V_12 ,\r\nL_1 , V_2 ,\r\nV_2 -> string . V_13 ) ) ;\r\nif ( ! ( V_2 -> V_10 . V_14 & V_15 ) ) {\r\nV_3 = V_2 -> string . V_13 ;\r\n}\r\nbreak;\r\ncase V_16 :\r\nF_3 ( ( V_12 ,\r\nL_2 , V_2 ,\r\nV_2 -> V_17 . V_13 ) ) ;\r\nif ( ! ( V_2 -> V_10 . V_14 & V_15 ) ) {\r\nV_3 = V_2 -> V_17 . V_13 ;\r\n}\r\nbreak;\r\ncase V_18 :\r\nF_3 ( ( V_12 ,\r\nL_3 ,\r\nV_2 -> V_19 . V_20 ) ) ;\r\nV_3 = V_2 -> V_19 . V_21 ;\r\nbreak;\r\ncase V_22 :\r\nif ( V_2 -> V_23 . V_24 ) {\r\n( void ) F_4 ( V_2 -> V_23 .\r\nV_24 ) ;\r\n}\r\ncase V_25 :\r\ncase V_26 :\r\nV_4 = V_2 -> V_27 . V_28 ;\r\nwhile ( V_4 ) {\r\nV_6 = V_4 -> V_29 . V_30 ;\r\nF_5 ( V_4 ) ;\r\nV_4 = V_6 ;\r\n}\r\nbreak;\r\ncase V_31 :\r\nF_3 ( ( V_12 ,\r\nL_4 ,\r\nV_2 , V_2 -> V_32 . V_33 ) ) ;\r\nif ( V_2 == V_34 ) {\r\n( void )\r\nF_6\r\n( V_35 ) ;\r\nV_35 = NULL ;\r\nF_7 ( V_2 -> V_32 . V_33 ) ;\r\nV_34 = NULL ;\r\n} else {\r\nF_8 ( V_2 ) ;\r\nF_7 ( V_2 -> V_32 . V_33 ) ;\r\n}\r\nbreak;\r\ncase V_36 :\r\nF_3 ( ( V_12 ,\r\nL_5 ,\r\nV_2 , V_2 -> V_37 . V_38 ) ) ;\r\n( void ) F_6 ( V_2 -> V_37 . V_38 ) ;\r\nV_2 -> V_37 . V_38 = NULL ;\r\nbreak;\r\ncase V_39 :\r\nF_3 ( ( V_12 ,\r\nL_6 , V_2 ) ) ;\r\nif ( V_2 -> V_40 . V_32 ) {\r\nF_7 ( V_2 -> V_40 . V_32 -> V_32 .\r\nV_33 ) ;\r\nF_9 ( V_2 -> V_40 . V_32 ) ;\r\nV_2 -> V_40 . V_32 = NULL ;\r\n}\r\nbreak;\r\ncase V_41 :\r\nF_3 ( ( V_12 ,\r\nL_7 , V_2 ) ) ;\r\nif ( ! ( V_2 -> V_42 . V_43 -> V_14 & V_44 ) ) {\r\nF_10 ( V_2 -> V_42 . V_45 ,\r\nV_2 -> V_42 . V_43 ) ;\r\n}\r\nV_5 = F_11 ( V_2 ) ;\r\nif ( V_5 ) {\r\nV_4 = V_2 -> V_42 . V_28 ;\r\nif ( V_4 ) {\r\nV_6 =\r\nV_4 -> V_29 . V_46 ;\r\nV_7 =\r\n& V_4 -> V_29 . V_46 ;\r\nwhile ( V_6 ) {\r\nif ( V_6 == V_2 ) {\r\n* V_7 =\r\nV_6 -> V_42 . V_30 ;\r\nbreak;\r\n}\r\nV_7 = & V_6 -> V_42 . V_30 ;\r\nV_6 = V_6 -> V_42 . V_30 ;\r\n}\r\nif ( V_4 -> V_29 . V_47 &\r\nV_48 ) {\r\nif ( V_4 -> V_29 . V_49 ) {\r\n( void ) V_4 ->\r\nV_29 . V_49 ( V_2 ,\r\nV_50 ,\r\nV_4 ->\r\nV_29 .\r\nV_51 ,\r\n& V_5 ->\r\nV_52 .\r\nV_53 ) ;\r\n}\r\n}\r\nF_5 ( V_4 ) ;\r\n}\r\nF_9 ( V_5 ) ;\r\n}\r\nbreak;\r\ncase V_54 :\r\nF_3 ( ( V_12 ,\r\nL_8 , V_2 ) ) ;\r\nV_5 = F_11 ( V_2 ) ;\r\nif ( V_5 ) {\r\nF_9 ( V_5 ) ;\r\n}\r\nbreak;\r\ncase V_55 :\r\nF_3 ( ( V_12 ,\r\nL_9 , V_2 ) ) ;\r\nV_5 = F_11 ( V_2 ) ;\r\nif ( V_5 ) {\r\nF_9 ( V_5 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_3 ) {\r\nF_3 ( ( V_12 ,\r\nL_10 , V_3 ) ) ;\r\nF_12 ( V_3 ) ;\r\n}\r\nF_3 ( ( V_12 , L_11 ,\r\nV_2 , F_13 ( V_2 ) ) ) ;\r\nF_9 ( V_2 ) ;\r\nV_9 ;\r\n}\r\nvoid F_14 ( union V_1 * * V_56 )\r\n{\r\nunion V_1 * * V_57 ;\r\nF_15 ( V_58 ) ;\r\nfor ( V_57 = V_56 ; * V_57 ; V_57 ++ ) {\r\nF_5 ( * V_57 ) ;\r\n}\r\nF_12 ( V_56 ) ;\r\nV_9 ;\r\n}\r\nstatic void\r\nF_16 ( union V_1 * V_2 , T_1 V_59 )\r\n{\r\nT_2 V_20 ;\r\nT_2 V_60 ;\r\nF_17 ( V_61 ) ;\r\nif ( ! V_2 ) {\r\nreturn;\r\n}\r\nV_20 = V_2 -> V_10 . V_62 ;\r\nV_60 = V_20 ;\r\nswitch ( V_59 ) {\r\ncase V_63 :\r\nV_60 ++ ;\r\nV_2 -> V_10 . V_62 = V_60 ;\r\nF_3 ( ( V_12 ,\r\nL_12 ,\r\nV_2 , V_60 ) ) ;\r\nbreak;\r\ncase V_64 :\r\nif ( V_20 < 1 ) {\r\nF_3 ( ( V_12 ,\r\nL_13 ,\r\nV_2 , V_60 ) ) ;\r\nV_60 = 0 ;\r\n} else {\r\nV_60 -- ;\r\nF_3 ( ( V_12 ,\r\nL_14 ,\r\nV_2 , V_60 ) ) ;\r\n}\r\nif ( V_2 -> V_10 . type == V_39 ) {\r\nF_3 ( ( V_12 ,\r\nL_15 ,\r\nV_2 , V_60 ) ) ;\r\n}\r\nV_2 -> V_10 . V_62 = V_60 ;\r\nif ( V_60 == 0 ) {\r\nF_1 ( V_2 ) ;\r\n}\r\nbreak;\r\ncase V_65 :\r\nF_3 ( ( V_12 ,\r\nL_16 ,\r\nV_2 , V_20 ) ) ;\r\nV_60 = 0 ;\r\nV_2 -> V_10 . V_62 = V_60 ;\r\nF_1 ( V_2 ) ;\r\nbreak;\r\ndefault:\r\nF_18 ( ( V_66 , L_17 , V_59 ) ) ;\r\nbreak;\r\n}\r\nif ( V_20 > V_67 ) {\r\nF_19 ( ( V_66 ,\r\nL_18 ,\r\nV_20 , V_2 ) ) ;\r\n}\r\n}\r\nT_3\r\nF_20 ( union V_1 * V_2 , T_2 V_59 )\r\n{\r\nT_3 V_68 = V_69 ;\r\nunion V_70 * V_71 = NULL ;\r\nunion V_1 * V_72 = NULL ;\r\nunion V_1 * V_73 ;\r\nunion V_70 * V_74 ;\r\nT_1 V_75 ;\r\nF_2 ( V_76 , V_2 ) ;\r\nwhile ( V_2 ) {\r\nif ( F_21 ( V_2 ) == V_77 ) {\r\nF_3 ( ( V_12 ,\r\nL_19 , V_2 ) ) ;\r\nF_22 ( V_69 ) ;\r\n}\r\nswitch ( V_2 -> V_10 . type ) {\r\ncase V_22 :\r\ncase V_25 :\r\ncase V_78 :\r\ncase V_26 :\r\nfor ( V_75 = 0 ; V_75 < V_79 ; V_75 ++ ) {\r\nV_73 =\r\nV_2 -> V_27 . V_80 [ V_75 ] ;\r\nwhile ( V_73 ) {\r\nV_72 =\r\nV_73 -> V_81 . V_30 [ V_75 ] ;\r\nF_16 ( V_73 ,\r\nV_59 ) ;\r\nV_73 = V_72 ;\r\n}\r\n}\r\nbreak;\r\ncase V_18 :\r\nfor ( V_75 = 0 ; V_75 < V_2 -> V_19 . V_20 ; V_75 ++ ) {\r\nV_68 =\r\nF_23\r\n( V_2 -> V_19 . V_21 [ V_75 ] , V_59 ,\r\n& V_71 ) ;\r\nif ( F_24 ( V_68 ) ) {\r\ngoto V_82;\r\n}\r\n}\r\nbreak;\r\ncase V_54 :\r\nV_72 = V_2 -> V_83 . V_84 ;\r\nbreak;\r\ncase V_85 :\r\nV_72 = V_2 -> V_86 . V_87 ;\r\nbreak;\r\ncase V_55 :\r\nV_72 = V_2 -> V_88 . V_89 ;\r\nV_68 =\r\nF_23 ( V_2 ->\r\nV_88 .\r\nV_87 ,\r\nV_59 ,\r\n& V_71 ) ;\r\nif ( F_24 ( V_68 ) ) {\r\ngoto V_82;\r\n}\r\nbreak;\r\ncase V_90 :\r\nV_72 = V_2 -> V_91 . V_92 ;\r\nV_68 =\r\nF_23 ( V_2 ->\r\nV_91 .\r\nV_93 ,\r\nV_59 ,\r\n& V_71 ) ;\r\nif ( F_24 ( V_68 ) ) {\r\ngoto V_82;\r\n}\r\nbreak;\r\ncase V_94 :\r\nif ( ( V_2 -> V_95 . V_96 == V_97 ) ||\r\n( V_2 -> V_95 . V_96 == V_98 ) ) {\r\nV_72 = V_2 -> V_95 . V_2 ;\r\n}\r\nbreak;\r\ncase V_41 :\r\ndefault:\r\nbreak;\r\n}\r\nF_16 ( V_2 , V_59 ) ;\r\nV_2 = NULL ;\r\nif ( V_72 ) {\r\nV_2 = V_72 ;\r\nV_72 = NULL ;\r\n} else if ( V_71 ) {\r\nV_74 = F_25 ( & V_71 ) ;\r\nV_2 = V_74 -> V_99 . V_2 ;\r\nF_26 ( V_74 ) ;\r\n}\r\n}\r\nF_22 ( V_69 ) ;\r\nV_82:\r\nF_27 ( ( V_66 , V_68 ,\r\nL_20 ) ) ;\r\nwhile ( V_71 ) {\r\nV_74 = F_25 ( & V_71 ) ;\r\nF_26 ( V_74 ) ;\r\n}\r\nF_22 ( V_68 ) ;\r\n}\r\nvoid F_28 ( union V_1 * V_2 )\r\n{\r\nF_2 ( V_100 , V_2 ) ;\r\nif ( ! F_29 ( V_2 ) ) {\r\nV_9 ;\r\n}\r\nF_3 ( ( V_12 ,\r\nL_21 ,\r\nV_2 , V_2 -> V_10 . V_62 ) ) ;\r\n( void ) F_20 ( V_2 , V_63 ) ;\r\nV_9 ;\r\n}\r\nvoid F_5 ( union V_1 * V_2 )\r\n{\r\nF_2 ( V_101 , V_2 ) ;\r\nif ( ! V_2 ||\r\n( F_21 ( V_2 ) == V_77 ) ) {\r\nV_9 ;\r\n}\r\nif ( ! F_29 ( V_2 ) ) {\r\nV_9 ;\r\n}\r\nF_3 ( ( V_12 ,\r\nL_22 ,\r\nV_2 , V_2 -> V_10 . V_62 ) ) ;\r\n( void ) F_20 ( V_2 , V_64 ) ;\r\nV_9 ;\r\n}
