// Seed: 391365522
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    output tri1 id_11
);
  always #1 id_4 = 1'b0;
  wire id_13;
  wire id_14 = id_8;
  assign id_7 = 1'b0;
  assign id_6 = 1;
endmodule
macromodule module_1 (
    output uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3
    , id_6,
    output supply1 id_4
);
  assign id_0 = 1;
  reg id_7;
  always id_7 = #1 1;
  module_0(
      id_1, id_1, id_1, id_2, id_3, id_2, id_4, id_0, id_2, id_2, id_3, id_4
  );
  wire id_8;
endmodule
