

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Tue Dec 11 23:53:03 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  756529|  756529|  756529|  756529|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  756528|  756528|     31522|          -|          -|    24|    no    |
        | + Loop 1.1              |   31520|   31520|      1970|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1968|    1968|       123|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     114|     114|        38|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     485|    280|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     394|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1227|   1197|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U15  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U16  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_4_fu_195_p2       |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_262_p2        |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_333_p2        |     +    |      0|  11|   8|           2|           1|
    |n_4_fu_426_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp3_fu_360_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp4_fu_446_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_44_fu_370_p2     |     +    |      0|  23|  11|           6|           6|
    |tmp_48_fu_456_p2     |     +    |      0|  23|  11|           6|           6|
    |tmp_56_fu_282_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_58_fu_411_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_59_fu_343_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_62_fu_379_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_63_fu_436_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_64_fu_465_p2     |     +    |      0|  53|  21|          16|          16|
    |w_4_fu_301_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_47_fu_317_p2     |     -    |      0|  23|  11|           1|           6|
    |tmp_50_fu_392_p2     |     -    |      0|  14|   9|           1|           3|
    |tmp_53_fu_234_p2     |     -    |      0|  29|  13|           8|           8|
    |tmp_61_fu_354_p2     |     -    |      0|  32|  14|           9|           9|
    |exitcond1_fu_327_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_295_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond3_fu_256_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond4_fu_189_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_420_p2   |   icmp   |      0|   0|   1|           2|           2|
    |p_not_fu_441_p2      |   icmp   |      0|   0|   3|           6|           6|
    |sel_tmp_fu_402_p2    |   icmp   |      0|   0|   3|           6|           6|
    |sel_tmp1_fu_478_p2   |    or    |      0|   0|   2|           1|           1|
    |tmp_51_fu_482_p3     |  select  |      0|   0|  32|           1|           1|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 485| 280|         156|         151|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         25|    1|         25|
    |co_reg_99      |    9|          2|    5|         10|
    |grp_fu_179_p0  |   15|          3|   32|         96|
    |grp_fu_179_p1  |   15|          3|   32|         96|
    |h_reg_110      |    9|          2|    5|         10|
    |m_reg_145      |    9|          2|    2|          4|
    |n_reg_168      |    9|          2|    2|          4|
    |sum_1_reg_156  |    9|          2|   32|         64|
    |sum_reg_133    |    9|          2|   32|         64|
    |w_reg_121      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         45|  148|        383|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  24|   0|   24|          0|
    |bias_addr_reg_517    |   5|   0|    5|          0|
    |bias_load_reg_640    |  32|   0|   32|          0|
    |co_4_reg_497         |   5|   0|    5|          0|
    |co_reg_99            |   5|   0|    5|          0|
    |h_4_reg_525          |   5|   0|    5|          0|
    |h_reg_110            |   5|   0|    5|          0|
    |m_4_reg_562          |   2|   0|    2|          0|
    |m_reg_145            |   2|   0|    2|          0|
    |n_4_reg_590          |   2|   0|    2|          0|
    |n_reg_168            |   2|   0|    2|          0|
    |p_not_reg_600        |   1|   0|    1|          0|
    |result_reg_645       |  32|   0|   32|          0|
    |sel_tmp_reg_577      |   1|   0|    1|          0|
    |sum_1_reg_156        |  32|   0|   32|          0|
    |sum_reg_133          |  32|   0|   32|          0|
    |tmp_47_reg_554       |   5|   0|    6|          1|
    |tmp_48_cast_reg_549  |   4|   0|    6|          2|
    |tmp_51_reg_625       |  32|   0|   32|          0|
    |tmp_52_reg_630       |  32|   0|   32|          0|
    |tmp_58_reg_582       |  14|   0|   14|          0|
    |tmp_61_reg_567       |   9|   0|    9|          0|
    |tmp_63_reg_595       |   9|   0|    9|          0|
    |tmp_64_reg_605       |  16|   0|   16|          0|
    |tmp_67_cast_reg_502  |   5|   0|   11|          6|
    |tmp_69_cast_reg_507  |   9|   0|    9|          0|
    |tmp_71_cast_reg_512  |   5|   0|   10|          5|
    |tmp_75_cast_reg_536  |  10|   0|   14|          4|
    |tmp_83_cast_reg_572  |  11|   0|   16|          5|
    |tmp_cast_30_reg_530  |   4|   0|    6|          2|
    |w_4_reg_544          |   5|   0|    5|          0|
    |w_reg_121            |   5|   0|    5|          0|
    |weight_load_reg_620  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 394|   0|  419|         25|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|input_r_address0   | out |   15|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |    8|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    5|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

