Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 30 10:49:21 2020
| Host         : LAPTOP-MFH2O9HI running 64-bit major release  (build 9200)
| Command      : report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -rpx red_pitaya_top_methodology_drc_routed.rpx
| Design       : red_pitaya_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 376
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal      | 49         |
| SYNTH-11  | Warning  | DSP output not registered                       | 6          |
| SYNTH-13  | Warning  | combinational multiplier                        | 4          |
| SYNTH-16  | Warning  | Address collision                               | 21         |
| TIMING-15 | Warning  | Large hold violation on inter-clock path        | 28         |
| TIMING-16 | Warning  | Large setup violation                           | 193        |
| TIMING-17 | Warning  | Non-clocked sequential cell                     | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 38         |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 4          |
| XDCH-2    | Warning  | Same min and max delay values on IO port        | 32         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_2_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_2_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_2_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_2_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_2_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_2_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_2_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/adc_mem_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch0/dac_buf_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch0/dac_buf_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch0/dac_buf_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch0/dac_buf_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch0/dac_buf_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch0/dac_buf_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch0/dac_buf_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_12, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_13, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_asg/ch1/dac_buf_reg_0_9, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_a_buf_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_a_buf_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_a_buf_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_a_buf_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_a_buf_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_a_buf_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#42 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_a_buf_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#43 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#44 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#45 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#46 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#47 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#48 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#49 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_cha/aa_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_cha/kk_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_cha/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_chb/aa_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_chb/kk_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance i_scope/i_dfilt1_chb/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_cha/wideAddDsp_r3_sum_0__0.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_chb/wideAddDsp_r3_sum_0.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_scope/i_dfilt1_chb/wideAddDsp_r3_sum_0__0.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM i_asg/ch0/dac_buf_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM i_asg/ch0/dac_buf_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM i_asg/ch0/dac_buf_reg_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM i_asg/ch0/dac_buf_reg_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM i_asg/ch0/dac_buf_reg_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM i_asg/ch0/dac_buf_reg_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM i_asg/ch0/dac_buf_reg_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_10 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_11 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_12 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_13 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#15 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#16 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#17 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#18 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#19 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#20 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_8 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#21 Warning
Address collision  
Block RAM i_asg/ch1/dac_buf_reg_0_9 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[0][13] (clocked by adc_clk) and adc_dat_raw_reg[0][11]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.033 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[0][5] (clocked by adc_clk) and adc_dat_raw_reg[0][3]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.039 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#3 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[1][7] (clocked by adc_clk) and adc_dat_raw_reg[1][5]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.118 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#4 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_i[1][9] (clocked by adc_clk) and adc_dat_raw_reg[1][7]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.122 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#5 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_i[0][14] (clocked by adc_clk) and adc_dat_raw_reg[0][12]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.077 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#6 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_i[1][10] (clocked by adc_clk) and adc_dat_raw_reg[1][8]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.115 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#7 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_i[1][11] (clocked by adc_clk) and adc_dat_raw_reg[1][9]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.113 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#8 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[0][6] (clocked by adc_clk) and adc_dat_raw_reg[0][4]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.026 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#9 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[0][7] (clocked by adc_clk) and adc_dat_raw_reg[0][5]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.024 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#10 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[1][13] (clocked by adc_clk) and adc_dat_raw_reg[1][11]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.117 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#11 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_i[1][15] (clocked by adc_clk) and adc_dat_raw_reg[1][13]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.110 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#12 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][15] (clocked by adc_clk) and adc_dat_raw_reg[0][13]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.138 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#13 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][2] (clocked by adc_clk) and adc_dat_raw_reg[0][0]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.050 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#14 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][3] (clocked by adc_clk) and adc_dat_raw_reg[0][1]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.133 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#15 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_i[0][4] (clocked by adc_clk) and adc_dat_raw_reg[0][2]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.043 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#16 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_i[0][11] (clocked by adc_clk) and adc_dat_raw_reg[0][9]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.104 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#17 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_i[0][12] (clocked by adc_clk) and adc_dat_raw_reg[0][10]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.101 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#18 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_i[1][2] (clocked by adc_clk) and adc_dat_raw_reg[1][0]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.153 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#19 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[0][10] (clocked by adc_clk) and adc_dat_raw_reg[0][8]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.094 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#20 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[0][8] (clocked by adc_clk) and adc_dat_raw_reg[0][6]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.074 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#21 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[0][9] (clocked by adc_clk) and adc_dat_raw_reg[0][7]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.081 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#22 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[1][12] (clocked by adc_clk) and adc_dat_raw_reg[1][10]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.141 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#23 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_i[1][14] (clocked by adc_clk) and adc_dat_raw_reg[1][12]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.140 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#24 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.610 ns between adc_dat_i[1][4] (clocked by adc_clk) and adc_dat_raw_reg[1][2]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.128 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#25 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.610 ns between adc_dat_i[1][5] (clocked by adc_clk) and adc_dat_raw_reg[1][3]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.119 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#26 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_i[1][3] (clocked by adc_clk) and adc_dat_raw_reg[1][1]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.162 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#27 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_i[1][6] (clocked by adc_clk) and adc_dat_raw_reg[1][4]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.119 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#28 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_i[1][8] (clocked by adc_clk) and adc_dat_raw_reg[1][6]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.151 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_pid/i_pid22/kd_mult/RSTB (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_pp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_pp_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_pid/i_pid21/int_sum/RSTM (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between i_asg/ch0/dac_o_reg[4]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r1_reg_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r1_reg_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r1_reg_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r1_reg_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_bb_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_bb_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r1_reg_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r1_reg_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r1_reg_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r1_reg_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r2_reg_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r2_reg_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/RSTA (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between i_asg/ch0/dac_o_reg[4]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_hyst_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_hyst_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_hyst_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_hyst_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_pid/i_pid21/int_sum/RSTB (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between i_asg/ch0/dac_o_reg[4]/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/bb_mult/B[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r01_reg_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r01_reg_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_bb_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_hyst_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r01_reg_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r01_reg_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_bb_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_bb_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_tresh_reg[13]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_tresh_reg[6]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/adc_scht_bp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/adc_scht_bp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/adc_trig_bp_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_pp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/set_b_filt_pp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_wr1/clear_do_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_wr1/clear_reg/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_wr1/data_in_reg_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_pid/i_pid22/int_sum/RSTB (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r2_reg_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.537 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.544 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/RSTA (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.606 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.636 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[14]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[14]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.662 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.683 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.718 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[8]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.754 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[9]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.764 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[8]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.775 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.791 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[5]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.791 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[7]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.800 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[9]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.806 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[2]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.875 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[10]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.920 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.954 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[18] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.045 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[19] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.076 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.078 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.084 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.111 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[11] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.111 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[3] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.111 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[7] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -2.119 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[20] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -2.127 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -2.127 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[5] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -2.127 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[9] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[12] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[26] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[27] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -2.160 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[28] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -2.160 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[29] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -2.165 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[18] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -2.193 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[24] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -2.193 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[25] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -2.197 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -2.203 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[4] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[8] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -2.231 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[19] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -2.232 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[11] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -2.232 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[3] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -2.232 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[7] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -2.236 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[2] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -2.239 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -2.240 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[20] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[6] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[5] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[9] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -2.264 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[12] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -2.269 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[21] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -2.284 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[26] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -2.284 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[27] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[22] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between i_scope/i_dfilt1_chb/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_chb/aa_mult/A[23] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -2.314 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[24] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -2.314 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[25] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -2.322 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[2] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -2.324 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -2.327 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -2.327 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[28] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -2.327 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[29] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -2.327 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[8] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -2.359 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[6] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -2.360 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[4] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -2.368 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -2.409 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[21] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[22] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between i_scope/i_dfilt1_cha/aa_mult/CLK (clocked by pll_adc_clk) and i_scope/i_dfilt1_cha/aa_mult/A[23] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin i_id/i_DNA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[0] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[1] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[2] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[3] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[4] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[5] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[6] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[7] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[0] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[1] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[2] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[3] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[4] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[5] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[6] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[7] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dac_clk_o relative to clock(s) VIRTUAL_pll_dac_clk_2p 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[0] relative to clock(s) VIRTUAL_pll_pwm_clk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[1] relative to clock(s) VIRTUAL_pll_pwm_clk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[2] relative to clock(s) VIRTUAL_pll_pwm_clk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[3] relative to clock(s) VIRTUAL_pll_pwm_clk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_wrt_o relative to clock(s) VIRTUAL_pll_pwm_clk 
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 208)
Related violations: <none>


