============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:17:08 pm
  Module:                 ms_es_ordered_bs_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(ms_es_ordered_bs_by4_line_10_13_1)   ext delay                      +100     100 R 
bin_data_in[1][1]                     in port          10 23.7   20    +0     100 R 
TOP/bin_data_in[1][1] 
  genblk1[0].genblk1.sng/bin_in[1][1] 
    genblk2[0].max_comparator/bin_in[1][1] 
      g75/B                                                            +0     100   
      g75/Y                           OR2X1             1  2.4   22   +50     150 R 
      g72/B                                                            +0     150   
      g72/Y                           OR2X1             1  2.5   23   +51     201 R 
      g71/A                                                            +0     201   
      g71/Y                           OR2X1             5 11.5   65   +68     269 R 
    genblk2[0].max_comparator/sn_out 
  genblk1[0].genblk1.sng/sn_out[0] 
  g702/A                                                               +0     269   
  g702/Y                              AND2X1            2  4.6   32   +37     306 R 
  g683/A                                                               +0     306   
  g683/Y                              AND2X1            1  4.6   34   +38     344 R 
  genblk2.stoch2bin/data_in[6] 
    par_ctr/a[6] 
      p1/a[6] 
        p1/a[6] 
          p1/a[6] 
            p0/a[2] 
              fa0/b 
                g20/A                                                  +0     344   
                g20/YS                HAX1              1  3.4   17   +64     408 F 
              fa0/s 
              ha0/b 
                g17/B                                                  +0     408   
                g17/YC                HAX1              1  3.4   20   +50     457 F 
              ha0/cout 
              ha1/a 
                g17/B                                                  +0     457   
                g17/YS                HAX1              1 10.9   38   +73     531 F 
              ha1/s 
            p0/y[1] 
            g167/A                                                     +0     531   
            g167/YC                   FAX1              1  7.1   29   +91     622 F 
            g166/C                                                     +0     622   
            g166/YS                   FAX1              1 10.3   56   +95     717 R 
          p1/y[2] 
          g202/B                                                       +0     717   
          g202/YS                     FAX1              1 10.3   56  +102     820 R 
        p1/y[2] 
        g287/B                                                         +0     820   
        g287/YS                       FAX1              1  8.8   27  +101     921 F 
      p1/y[2] 
      g336/B                                                           +0     921   
      g336/YC                         FAX1              1  7.1   29   +87    1008 F 
      g335/C                                                           +0    1008   
      g335/YC                         FAX1              1  7.1   29   +82    1090 F 
      g334/C                                                           +0    1090   
      g334/YS                         FAX1              2 12.8   68  +103    1192 R 
    par_ctr/y[4] 
    g41/A                                                              +0    1192   
    g41/Y                             OR2X1             1  2.5   20   +40    1233 R 
    g40/A                                                              +0    1233   
    g40/Y                             OR2X1             1  2.5   23   +40    1272 R 
    g39/A                                                              +0    1272   
    g39/Y                             OR2X1             6 24.6  126  +108    1380 R 
    ctr/en 
      g369/S                                                           +0    1380   
      g369/Y                          MUX2X1            1  1.5   14   +50    1430 F 
      g368/A                                                           +0    1430   
      g368/Y                          INVX1             1  2.0    0    +2    1432 R 
      countval_reg[0]/D               DFFSR                            +0    1432   
      countval_reg[0]/CLK             setup                       0   +70    1502 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3448ps 
Start-point  : bin_data_in[1][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/D
