--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise
D:/Desings/DCSE/Pruebas/Prueba3LCD/Prueba3LCD.ise -intstyle ise -e 3 -s 4 -xml
ModuloLCD ModuloLCD.ncd -o ModuloLCD.twr ModuloLCD.pcf

Design file:              modulolcd.ncd
Physical constraint file: modulolcd.pcf
Device,package,speed:     xc3s700a,fg484,-4 (ADVANCED 1.31 2006-11-06)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
modo_in     |    2.870(R)|   -0.849(R)|clkdv             |   0.000|
pb_in<0>    |    2.993(R)|   -0.994(R)|clkdv             |   0.000|
pb_in<1>    |    2.870(R)|   -0.849(R)|clkdv             |   0.000|
pb_in<2>    |    2.833(R)|   -0.805(R)|clkdv             |   0.000|
pb_in<3>    |    2.852(R)|   -0.828(R)|clkdv             |   0.000|
rot<0>      |    3.663(R)|   -1.309(R)|clkdv             |   0.000|
rot<1>      |    3.892(R)|   -1.493(R)|clkdv             |   0.000|
rot<2>      |    2.988(R)|   -0.988(R)|clkdv             |   0.000|
------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_DB<0>   |    6.558(R)|clkdv             |   0.000|
LCD_DB<1>   |    6.498(R)|clkdv             |   0.000|
LCD_DB<2>   |    6.531(R)|clkdv             |   0.000|
LCD_DB<3>   |    6.498(R)|clkdv             |   0.000|
LCD_DB<4>   |    6.591(R)|clkdv             |   0.000|
LCD_DB<5>   |    6.600(R)|clkdv             |   0.000|
LCD_DB<6>   |    6.600(R)|clkdv             |   0.000|
LCD_DB<7>   |    6.591(R)|clkdv             |   0.000|
LCD_E       |    6.463(R)|clkdv             |   0.000|
LCD_RS      |    6.531(R)|clkdv             |   0.000|
leds_out<0> |    6.463(R)|clkdv             |   0.000|
leds_out<1> |    6.480(R)|clkdv             |   0.000|
leds_out<2> |    6.489(R)|clkdv             |   0.000|
leds_out<3> |    6.489(R)|clkdv             |   0.000|
leds_out<4> |    6.558(R)|clkdv             |   0.000|
leds_out<5> |    6.640(R)|clkdv             |   0.000|
leds_out<6> |    6.663(R)|clkdv             |   0.000|
leds_out<7> |    6.653(R)|clkdv             |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    8.144|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 10 12:19:10 2009
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



