,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/rsd-devel/rsd.git,2019-12-11 03:22:54+00:00,RSD: RISC-V Out-of-Order Superscalar Processor,87,rsd-devel/rsd,227267635,SystemVerilog,rsd,5269,903,2024-04-11 14:56:47+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/chipsalliance/Cores-VeeR-EL2.git,2020-01-09 22:16:39+00:00,VeeR EL2 Core,63,chipsalliance/Cores-VeeR-EL2,232916517,SystemVerilog,Cores-VeeR-EL2,48406,222,2024-04-08 06:37:12+00:00,"['el2', 'verilator', 'western-digital', 'riscv', 'risc-v', 'processor', 'open-source-hardware', 'fusesoc', 'rtl', 'fpga', 'axi4', 'ahb-lite', 'riscv32', 'asic-design']",https://api.github.com/licenses/apache-2.0
2,https://github.com/chipsalliance/Cores-VeeR-EH2.git,2020-01-09 22:13:22+00:00,,54,chipsalliance/Cores-VeeR-EH2,232916099,SystemVerilog,Cores-VeeR-EH2,10528,202,2024-03-01 08:22:47+00:00,[],https://api.github.com/licenses/apache-2.0
3,https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2.git,2019-11-29 01:04:03+00:00,A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator,23,karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2,224752072,SystemVerilog,CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2,2371,102,2024-04-10 10:42:42+00:00,[],None
4,https://github.com/ic-lab-duth/RISC-V-Vector.git,2020-01-27 10:08:51+00:00,Vector processor for RISC-V vector ISA,21,ic-lab-duth/RISC-V-Vector,236462808,SystemVerilog,RISC-V-Vector,593,84,2024-04-09 04:48:42+00:00,"['vector-processor', 'riscv', 'risc-v', 'systemverilog']",
5,https://github.com/RC4ML/Shuhai.git,2020-01-22 07:58:00+00:00,"Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA",20,RC4ML/Shuhai,235525028,SystemVerilog,Shuhai,192,83,2024-03-29 07:44:54+00:00,"['benchmark', 'ddr', 'fpga', 'hbm']",None
6,https://github.com/krikzz/EDN8-PRO.git,2019-11-30 03:03:27+00:00,EverDrive N8 PRO dev sources,16,krikzz/EDN8-PRO,224951965,SystemVerilog,EDN8-PRO,62176,80,2024-03-07 02:05:04+00:00,[],https://api.github.com/licenses/gpl-3.0
7,https://github.com/seabeam/yuu_ahb.git,2019-10-15 15:56:13+00:00,UVM AHB VIP,17,seabeam/yuu_ahb,215338948,SystemVerilog,yuu_ahb,502,69,2024-04-12 08:33:33+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/SonalPinto/kronos.git,2020-01-26 22:19:24+00:00,Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations,11,SonalPinto/kronos,236384260,SystemVerilog,kronos,849,59,2024-04-08 08:09:17+00:00,[],https://api.github.com/licenses/apache-2.0
9,https://github.com/bsdevlin/fpga_snark_prover.git,2019-10-04 00:31:01+00:00,"An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs",16,bsdevlin/fpga_snark_prover,212707541,SystemVerilog,fpga_snark_prover,2756,52,2023-11-23 02:47:33+00:00,[],None
10,https://github.com/hypernyan/eth_vlg.git,2019-11-08 14:25:29+00:00,,14,hypernyan/eth_vlg,220482736,SystemVerilog,eth_vlg,6604,43,2024-02-19 15:12:37+00:00,[],None
11,https://github.com/whatmough/CHIPKIT.git,2020-01-13 00:35:34+00:00,"CHIPKIT: An agile, reusable open-source framework for rapid test chip development",6,whatmough/CHIPKIT,233481083,SystemVerilog,CHIPKIT,542,39,2024-03-20 14:28:12+00:00,[],None
12,https://github.com/ironsteel/nes_ecp5.git,2019-11-28 20:36:19+00:00,NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board,13,ironsteel/nes_ecp5,224725220,SystemVerilog,nes_ecp5,336,35,2024-03-14 07:03:49+00:00,[],None
13,https://github.com/JoseIuri/UVM-APB_RAL.git,2019-10-22 18:30:57+00:00,This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.,16,JoseIuri/UVM-APB_RAL,216883325,SystemVerilog,UVM-APB_RAL,97,32,2024-04-05 20:34:55+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/PacoReinaCampo/MPSoC-DV.git,2020-02-11 03:07:33+00:00,Multi-Processor System on Chip verified with UVM/OSVVM/FV,14,PacoReinaCampo/MPSoC-DV,239664545,SystemVerilog,MPSoC-DV,36477,25,2024-02-24 10:36:54+00:00,"['risc-v', 'openrisc', 'msp340', 'mpsoc', 'uvm', 'osvvm', 'formal-verification']",https://api.github.com/licenses/mit
15,https://github.com/pulp-platform/stream-ebpc.git,2019-10-02 08:48:55+00:00,"Provides the hardware code for the paper ""EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators"" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.",9,pulp-platform/stream-ebpc,212293837,SystemVerilog,stream-ebpc,563,22,2024-04-04 00:51:39+00:00,[],
16,https://github.com/PacoReinaCampo/SoC-DV.git,2020-02-11 03:09:01+00:00,System on Chip verified with UVM/OSVVM/FV,6,PacoReinaCampo/SoC-DV,239664734,SystemVerilog,SoC-DV,23954,20,2024-03-11 09:48:53+00:00,"['risc-v', 'openrisc', 'msp340', 'soc', 'uvm', 'osvvm', 'formal-verification']",https://api.github.com/licenses/mit
17,https://github.com/yuravg/uvm_tb_cross_bar.git,2019-10-18 06:53:34+00:00,SystemVerilog UVM testbench example,10,yuravg/uvm_tb_cross_bar,215959746,SystemVerilog,uvm_tb_cross_bar,226,20,2024-02-11 04:44:34+00:00,"['uvm', 'systemverilog', 'verification']",https://api.github.com/licenses/mit
18,https://github.com/SwarmArch/chronos.git,2019-11-30 20:19:28+00:00,The Chronos FPGA Framework to accelerate ordered applications,8,SwarmArch/chronos,225065281,SystemVerilog,chronos,309822,19,2024-01-19 06:28:39+00:00,[],https://api.github.com/licenses/gpl-2.0
19,https://github.com/hdl-util/i2c.git,2020-02-13 17:51:09+00:00,Fully featured implementation of Inter-IC (I2C) bus master for FPGAs,2,hdl-util/i2c,240324749,SystemVerilog,i2c,119,18,2024-03-27 13:25:57+00:00,[],
20,https://github.com/ciniml/tn_serv.git,2019-12-17 21:35:29+00:00,SERV RISC-V sample for Tang Nano FPGA board,1,ciniml/tn_serv,228705676,SystemVerilog,tn_serv,10,18,2024-01-13 12:54:09+00:00,[],https://api.github.com/licenses/bsl-1.0
21,https://github.com/aliyun/alibabacloud-fpga.git,2019-11-07 02:32:44+00:00,,2,aliyun/alibabacloud-fpga,220134827,SystemVerilog,alibabacloud-fpga,31526,17,2024-02-06 08:20:36+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/PacoReinaCampo/SoC-RISCV.git,2020-02-11 02:54:44+00:00,System on Chip with RISCV-32 / RISCV-64 / RISCV-128,9,PacoReinaCampo/SoC-RISCV,239662615,SystemVerilog,SoC-RISCV,16564,16,2024-01-08 22:37:04+00:00,"['risc-v', 'misd', 'simd', 'soc']",https://api.github.com/licenses/mit
23,https://github.com/yamnchalich/HFRC.git,2020-01-02 20:21:07+00:00,High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board,8,yamnchalich/HFRC,231453425,SystemVerilog,HFRC,184744,16,2024-01-29 00:55:56+00:00,[],https://api.github.com/licenses/gpl-3.0
24,https://github.com/srishis/DMA8237A.git,2019-11-23 00:52:50+00:00,System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.,3,srishis/DMA8237A,223510398,SystemVerilog,DMA8237A,1001,15,2024-03-25 09:55:26+00:00,[],None
25,https://github.com/seabeam/yuu_vip_gen.git,2019-11-28 16:15:41+00:00,UVM VIP architecture generator,5,seabeam/yuu_vip_gen,224689989,SystemVerilog,yuu_vip_gen,43,15,2023-08-19 01:45:37+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/nockieboy/gpu.git,2019-11-13 18:47:03+00:00,"Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.",5,nockieboy/gpu,221528742,SystemVerilog,gpu,126571,15,2024-03-13 16:56:12+00:00,"['gpu', 'fpga', 'eevblog', 'diy-computer', 'ucom']",None
27,https://github.com/grant4001/MNIST_Classification_FPGA.git,2019-12-08 22:04:25+00:00,,1,grant4001/MNIST_Classification_FPGA,226738484,SystemVerilog,MNIST_Classification_FPGA,536888,13,2024-02-25 08:21:21+00:00,[],None
28,https://github.com/JoseIuri/UVM_Python_UVMC.git,2020-02-14 17:01:15+00:00,This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from MentorÂ®.,4,JoseIuri/UVM_Python_UVMC,240558170,SystemVerilog,UVM_Python_UVMC,18,12,2024-04-07 07:53:46+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/aiju/fpga-blit.git,2019-12-24 17:26:57+00:00,FPGA implementation of the Blit terminal,0,aiju/fpga-blit,229979898,SystemVerilog,fpga-blit,165,12,2021-12-23 13:10:37+00:00,[],None
30,https://github.com/PacoReinaCampo/vhdl2verilog.git,2020-02-11 03:09:58+00:00,Hardware Description Language Translator,4,PacoReinaCampo/vhdl2verilog,239664872,SystemVerilog,vhdl2verilog,12307,12,2024-03-09 10:58:33+00:00,['eda'],https://api.github.com/licenses/mit
31,https://github.com/j1s1e1/VerilogPolarCodes.git,2019-12-30 00:30:16+00:00,"Polar coding, decoding, and testing",3,j1s1e1/VerilogPolarCodes,230820360,SystemVerilog,VerilogPolarCodes,18,12,2024-04-02 11:35:30+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/NUDT-NF5/NF5.git,2019-12-02 04:33:18+00:00,A simple 5-stage Pipeline RISC-V core,3,NUDT-NF5/NF5,225285801,SystemVerilog,NF5,83773,11,2024-03-27 11:43:04+00:00,"['nudt', 'riscv', 'pipline']",https://api.github.com/licenses/bsd-3-clause
33,https://github.com/kiwih/pic16f-antastic.git,2019-10-10 02:25:07+00:00,A synthesizable picmicro-midrange clone for FPGAs,3,kiwih/pic16f-antastic,214067728,SystemVerilog,pic16f-antastic,4154,11,2024-02-16 23:35:32+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/bwitherspoon/wiphy.git,2019-10-17 19:21:10+00:00,Software-defined radio (SDR) IEEE 802.11 baseband in SystemVerilog,1,bwitherspoon/wiphy,215869065,SystemVerilog,wiphy,112,11,2023-12-31 22:02:33+00:00,"['ieee80211', 'software-defined-radio', 'systemverilog', 'verilog']",None
35,https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult.git,2019-11-29 23:37:17+00:00,Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.,3,Lombiq/Hastlayer-Hardware-Framework---Catapult,224935229,SystemVerilog,Hastlayer-Hardware-Framework---Catapult,17851,10,2024-04-05 19:56:24+00:00,"['fpga', 'altera', 'intel', 'microsoft-catapult']",None
36,https://github.com/supranational/vdf-fpga-round1-results.git,2019-10-14 15:07:39+00:00,,4,supranational/vdf-fpga-round1-results,215074444,SystemVerilog,vdf-fpga-round1-results,10650,9,2023-04-22 20:03:58+00:00,[],None
37,https://github.com/pulp-platform/hci.git,2020-02-05 08:27:39+00:00,Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores,7,pulp-platform/hci,238401884,SystemVerilog,hci,391,9,2024-03-15 13:27:09+00:00,[],
38,https://github.com/jnestor/SV_Examples.git,2020-02-12 19:33:46+00:00,SystemVerilog examples - common building blocks,0,jnestor/SV_Examples,240098165,SystemVerilog,SV_Examples,1537,9,2024-02-29 16:11:28+00:00,[],None
39,https://github.com/Mehdi0xC/MLP-FeedForward-RTL-Acceleration.git,2019-10-17 16:15:19+00:00,"Register Transfer Level Acceleration of FeedForward Propagation in 2-Layer Perceptron Networks (My B.Sc. Thesis, Phase 3/3)",1,Mehdi0xC/MLP-FeedForward-RTL-Acceleration,215835288,SystemVerilog,MLP-FeedForward-RTL-Acceleration,17,8,2022-09-08 15:09:47+00:00,[],None
40,https://github.com/ZivFung/zedboard_cnn.git,2019-11-25 14:47:24+00:00,Vivado project of hardware Implementation of CNN on Xilinx Zedboard.  ,0,ZivFung/zedboard_cnn,223972071,SystemVerilog,zedboard_cnn,780,8,2023-06-07 10:07:18+00:00,[],None
41,https://github.com/ijor/stBlitter.git,2019-12-15 00:59:41+00:00,,0,ijor/stBlitter,228110783,SystemVerilog,stBlitter,8,8,2023-04-12 00:02:41+00:00,[],None
42,https://github.com/joshtyler/manila-ice.git,2019-10-17 22:13:11+00:00,Lattice iCE HX4K Development Board,1,joshtyler/manila-ice,215894464,SystemVerilog,manila-ice,18358,8,2023-09-02 00:07:00+00:00,[],None
43,https://github.com/cmcmicrosystems/pulpissimo-zcu102.git,2019-10-15 14:27:00+00:00,Implementation of a 32-bit single core risc-v platfrom  for Xilinx zcu102 board,5,cmcmicrosystems/pulpissimo-zcu102,215319248,SystemVerilog,pulpissimo-zcu102,123,8,2024-03-27 14:10:00+00:00,[],
44,https://github.com/PacoReinaCampo/UVM.git,2020-01-26 19:19:55+00:00,Standard Universal Verification Methodology,4,PacoReinaCampo/UVM,236363093,SystemVerilog,UVM,21410,8,2024-03-09 10:58:38+00:00,"['uvm', 'verification']",https://api.github.com/licenses/apache-2.0
45,https://github.com/JoseIuri/UVM_Python.git,2019-10-30 18:18:14+00:00,This repository contains an example of the connection between an UVM Testbench and a Python reference model.,0,JoseIuri/UVM_Python,218593760,SystemVerilog,UVM_Python,15,7,2023-12-20 05:47:09+00:00,[],https://api.github.com/licenses/mit
46,https://github.com/nmikstas/fpga-filter-implementation.git,2019-11-05 09:21:22+00:00,FIR and LMS filter implementations in FPGAs,1,nmikstas/fpga-filter-implementation,219705034,SystemVerilog,fpga-filter-implementation,993,7,2024-04-11 08:55:20+00:00,[],None
47,https://github.com/ZivFung/xc7a50t_microblaze_FDAF.git,2019-11-25 14:29:28+00:00,Vivado project of frequency domain adaptive filter. Implemented on Xilinx xc7a50t FPGA,0,ZivFung/xc7a50t_microblaze_FDAF,223968149,SystemVerilog,xc7a50t_microblaze_FDAF,1930,6,2023-06-20 16:11:22+00:00,[],None
48,https://github.com/Verdvana/Async_FIFO.git,2019-11-05 06:34:07+00:00,ä½å®½åæ·±åº¦å¯å®å¶çå¼æ­¥FIFO,6,Verdvana/Async_FIFO,219674377,SystemVerilog,Async_FIFO,6614,6,2023-08-31 09:16:26+00:00,[],None
49,https://github.com/hdl-util/sound.git,2020-02-03 04:00:39+00:00,Various sound waves and audio mixing capabilities,1,hdl-util/sound,237881303,SystemVerilog,sound,5,6,2022-06-29 03:51:50+00:00,[],
50,https://github.com/tamannarupani/SimpleAdder-UVM.git,2019-11-19 06:12:05+00:00,A simple adder implementation and verification using UVM 1.2,1,tamannarupani/SimpleAdder-UVM,222621822,SystemVerilog,SimpleAdder-UVM,5,5,2024-02-07 20:40:55+00:00,[],None
51,https://github.com/GasilinDV/ad9226_cyclone5_w5500.git,2019-12-21 12:24:38+00:00,,2,GasilinDV/ad9226_cyclone5_w5500,229423878,SystemVerilog,ad9226_cyclone5_w5500,17,5,2023-09-08 08:35:49+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/ZivFung/xc7k420t_FPGA_accelerator_fastqz.git,2019-12-12 16:11:50+00:00,This is the Vivado project of acceleration of FASTQZ gene sequencing data compression algorithm using Xilinx FPGA xc7k420t.,0,ZivFung/xc7k420t_FPGA_accelerator_fastqz,227646397,SystemVerilog,xc7k420t_FPGA_accelerator_fastqz,1375,5,2023-04-05 21:15:53+00:00,[],None
53,https://github.com/charkster/cmod_a7_spi_sram.git,2019-11-02 16:53:40+00:00,SPI slave to External SRAM interface for Cmod A7,1,charkster/cmod_a7_spi_sram,219184454,SystemVerilog,cmod_a7_spi_sram,14,5,2024-02-07 08:37:45+00:00,"['xilinx-fpga', 'digilent', 'spi-slave', 'spi', 'sram', 'cmod-a7']",https://api.github.com/licenses/mit
54,https://github.com/saleh1204/riffa_arria10_stratix5.git,2020-02-04 09:53:55+00:00,RIFFA Interface for Intel (Altera) Arria 10 GX & Stratix V GS Development Boards,2,saleh1204/riffa_arria10_stratix5,238173193,SystemVerilog,riffa_arria10_stratix5,24221,5,2024-04-07 04:27:52+00:00,[],
55,https://github.com/Verdvana/Enc8b10b.git,2019-12-13 12:31:30+00:00,åºäºLUTç8B/10Bç¼ç å¨,0,Verdvana/Enc8b10b,227836058,SystemVerilog,Enc8b10b,103,5,2023-10-22 02:09:48+00:00,[],None
56,https://github.com/nmikstas/viterbi-decoder.git,2019-11-21 20:22:23+00:00,A VHDL and HLS Viterbi Decoder,0,nmikstas/viterbi-decoder,223258519,SystemVerilog,viterbi-decoder,1046,4,2024-01-05 06:39:23+00:00,[],None
57,https://github.com/chenyangbing/SystemVerilog.git,2020-01-15 12:34:33+00:00,SV examples,0,chenyangbing/SystemVerilog,234076993,SystemVerilog,SystemVerilog,0,4,2022-04-28 22:14:34+00:00,[],None
58,https://github.com/amiteee78/APB2APB_Bridge.git,2019-12-18 05:32:00+00:00,System Verilog Behavioral Design of APB2APB Bridge Memory Controller.,0,amiteee78/APB2APB_Bridge,228765412,SystemVerilog,APB2APB_Bridge,1425,4,2023-08-07 12:07:25+00:00,[],None
59,https://github.com/KelvinVale/uvm_sc_py_phase_jump.git,2020-02-12 18:42:06+00:00,"This repository contains an example of how to create an UVM verification, that uses a python golden model and compares to SystemC block and RTL systemverilog.",1,KelvinVale/uvm_sc_py_phase_jump,240087774,SystemVerilog,uvm_sc_py_phase_jump,3572,4,2023-10-12 12:44:34+00:00,[],None
60,https://github.com/SunicYosen/sv-course-labs.git,2019-11-04 01:59:04+00:00,system verilog course labs,1,SunicYosen/sv-course-labs,219396718,SystemVerilog,sv-course-labs,146,4,2021-11-09 06:28:00+00:00,[],None
61,https://github.com/vinaypatil123/AXI4_verification_IP.git,2019-10-03 12:32:42+00:00,Development of verification IP for AMBA AXI4 Protocol using UVM,2,vinaypatil123/AXI4_verification_IP,212575388,SystemVerilog,AXI4_verification_IP,64,4,2023-12-18 05:52:53+00:00,[],None
62,https://github.com/SaiVineethKalluruSrinivas/Reorder-buffer-4-way-O3-CPU-verilog.git,2019-10-10 05:21:15+00:00,ReOrder buffer implementation for superscalar out of order CPU ,4,SaiVineethKalluruSrinivas/Reorder-buffer-4-way-O3-CPU-verilog,214093268,SystemVerilog,Reorder-buffer-4-way-O3-CPU-verilog,54,4,2022-05-07 05:09:57+00:00,[],None
63,https://github.com/nguyenquanicd/VG_RTL.git,2019-12-30 13:42:06+00:00,All RTL codes of VG project,5,nguyenquanicd/VG_RTL,230922781,SystemVerilog,VG_RTL,40675,4,2023-09-27 09:12:37+00:00,[],None
64,https://github.com/davidchen6/git_i2c_master.git,2020-01-14 13:28:50+00:00,i2c_master_vip,0,davidchen6/git_i2c_master,233847674,SystemVerilog,git_i2c_master,281,4,2024-02-27 03:50:12+00:00,[],None
65,https://github.com/nguyenquanicd/FirstX2P.git,2019-11-17 01:21:03+00:00,This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit,2,nguyenquanicd/FirstX2P,222180958,SystemVerilog,FirstX2P,1895,4,2023-04-16 20:20:54+00:00,[],None
66,https://github.com/Verdvana/Serdes.git,2019-12-27 06:24:02+00:00,8B/10Bç¼ç çSerDesæ¨¡å,2,Verdvana/Serdes,230385769,SystemVerilog,Serdes,4950,4,2023-10-22 02:07:36+00:00,[],None
67,https://github.com/dh73/Model_Checking_Sandbox.git,2020-02-10 20:37:21+00:00,"Toy Examples for Model Checking (FPV, Formal, Static Verification, etc)",0,dh73/Model_Checking_Sandbox,239608056,SystemVerilog,Model_Checking_Sandbox,1294,4,2023-02-15 00:02:23+00:00,[],None
68,https://github.com/Verdvana/Dec8b10b.git,2019-12-16 06:35:05+00:00,åºäºLUTç8B/10Bè§£ç å¨,0,Verdvana/Dec8b10b,228319057,SystemVerilog,Dec8b10b,39,4,2023-10-22 02:09:53+00:00,[],None
69,https://github.com/arokasprz100/HDL-Safe.git,2019-11-15 20:40:02+00:00,Simple safe lock mechanism written in SystemVerilog.,0,arokasprz100/HDL-Safe,221999654,SystemVerilog,HDL-Safe,63326,4,2023-01-28 03:59:53+00:00,"['systemverilog', 'xilinx-vivado', 'hdl', 'zedboard', 'zynq-7000', 'oled']",None
70,https://github.com/dhaivat7/SystemVerilog_CalC.git,2019-10-23 02:01:15+00:00,FSM design in Verilog and Verification of Calculator using SystemVerilog ,1,dhaivat7/SystemVerilog_CalC,216946651,SystemVerilog,SystemVerilog_CalC,33,4,2022-08-11 07:30:32+00:00,"['rtl', 'systemverilog', 'verification', 'makefile', 'calculator', 'regression', 'sim']",None
71,https://github.com/DaveMcEwan/dmpvl.git,2020-01-24 19:26:28+00:00,Dave McEwan's Personal Verilog Library,3,DaveMcEwan/dmpvl,236068868,SystemVerilog,dmpvl,195585,4,2024-01-19 03:37:10+00:00,[],None
72,https://github.com/mhezarei/arm-micro-program.git,2019-12-22 19:25:00+00:00,Micro-Programmed Multi-Cycle Processor,0,mhezarei/arm-micro-program,229618979,SystemVerilog,arm-micro-program,363,4,2022-07-05 09:03:15+00:00,"['multi-cycle-processor', 'computer-architecture', 'micro-program']",None
73,https://github.com/dhruvpatelgeek/svANN-VLSI.git,2019-10-26 23:30:23+00:00,The following is a scalable neural network with 3 stages that predicts the output of a XOR FUNCTION ,1,dhruvpatelgeek/svANN-VLSI,217781616,SystemVerilog,svANN-VLSI,5139,3,2020-07-07 06:46:57+00:00,[],None
74,https://github.com/Reconfigurable-Computing-CalPoly-Pomona/Reconfigurable-Security-Lab.git,2019-12-05 00:59:41+00:00,,0,Reconfigurable-Computing-CalPoly-Pomona/Reconfigurable-Security-Lab,225986212,SystemVerilog,Reconfigurable-Security-Lab,44365,3,2023-03-13 08:18:50+00:00,[],None
75,https://github.com/SarahToscano/MIPS32.git,2019-11-27 14:14:28+00:00,ConcepÃ§Ã£o estruturada de Microprocessador de 32 bits com arquitetura multiciclo em systemVerilog e Verilog.,1,SarahToscano/MIPS32,224446296,SystemVerilog,MIPS32,16186,3,2022-02-04 16:28:23+00:00,[],None
76,https://github.com/hrishikeshpujari/UVM-Testbench-for-Flex-Timer.git,2019-11-24 22:35:12+00:00,,0,hrishikeshpujari/UVM-Testbench-for-Flex-Timer,223820369,SystemVerilog,UVM-Testbench-for-Flex-Timer,27,3,2021-04-19 15:58:34+00:00,[],None
77,https://github.com/pcornier/sm510.git,2019-12-03 11:47:03+00:00,Sharp SM510 in Verilog,0,pcornier/sm510,225606841,SystemVerilog,sm510,1412,3,2024-01-09 08:14:37+00:00,[],None
78,https://github.com/atmughrabi/CAPI-Precis.git,2019-11-11 19:08:50+00:00,CAPIPrecis a Coherent Accelerator Processor Interface (CAPI) Abstract Layer,1,atmughrabi/CAPI-Precis,221051017,SystemVerilog,CAPI-Precis,166254,3,2023-09-11 00:46:30+00:00,"['capi-precis', 'psl', 'fpga', 'afu-control', 'simulation', 'modelsim', 'synthesis', 'ibm-capi', 'shared-memory-acceleration', 'ibm', 'coherent-accelerator', 'capi', 'communication', 'pslse', 'interface-design']",https://api.github.com/licenses/bsd-2-clause
79,https://github.com/xshi1012/SingleCycleProcessor.git,2019-10-17 02:14:06+00:00,SystemVerilog code for a single cycle data path processor with 9-bit ISA,0,xshi1012/SingleCycleProcessor,215683889,SystemVerilog,SingleCycleProcessor,932,3,2020-12-19 14:43:56+00:00,[],None
80,https://github.com/dalance/rust-dpi-sample.git,2020-01-30 12:15:07+00:00,,0,dalance/rust-dpi-sample,237206255,SystemVerilog,rust-dpi-sample,6,3,2022-07-28 02:38:43+00:00,[],None
81,https://github.com/PeterMonsson/lpcm-verilator.git,2019-11-14 15:18:06+00:00,Modern Testbench Architecture in SystemVerilog with Verilator,0,PeterMonsson/lpcm-verilator,221727014,SystemVerilog,lpcm-verilator,354,3,2023-06-27 03:25:48+00:00,[],https://api.github.com/licenses/apache-2.0
82,https://github.com/makestuff/pcie-hip.git,2020-01-06 16:35:05+00:00,HWL: A user-friendly layer on top of th Intel/Altera PCI-Express hard-IP,0,makestuff/pcie-hip,232141644,SystemVerilog,pcie-hip,290,3,2023-01-03 19:57:53+00:00,[],https://api.github.com/licenses/mit
83,https://github.com/dhruvpatelgeek/n-tap-FIR-filter.git,2020-01-26 07:13:00+00:00,a finite impulse response filter made using generate statements in system verilog ,1,dhruvpatelgeek/n-tap-FIR-filter,236279499,SystemVerilog,n-tap-FIR-filter,3021,3,2022-11-02 06:02:40+00:00,[],https://api.github.com/licenses/mit
84,https://github.com/hanhha/XSwitchGen.git,2019-12-26 11:02:30+00:00,Generator for crossbar matrix implementation in System Verilog,0,hanhha/XSwitchGen,230249195,SystemVerilog,XSwitchGen,137,3,2023-11-10 03:55:37+00:00,[],https://api.github.com/licenses/cc0-1.0
85,https://github.com/nguyenquanicd/JtagProgramming.git,2019-11-15 13:33:44+00:00,"This is the example to explain ""How to program a memory via JTAG?""",1,nguyenquanicd/JtagProgramming,221930537,SystemVerilog,JtagProgramming,9,3,2023-09-27 10:12:46+00:00,[],None
86,https://github.com/ziqian2000/RISC-V-CPU.git,2019-11-11 11:48:54+00:00,"A RISC-V CPU with a 5-stage pipeline, implemented in Verilog HDL.",0,ziqian2000/RISC-V-CPU,220969900,SystemVerilog,RISC-V-CPU,209750,2,2022-09-08 16:27:27+00:00,[],None
87,https://github.com/ciniml/M5Stack_TangNano.git,2019-11-14 19:41:44+00:00,Tang Nano support project for M5Stack,0,ciniml/M5Stack_TangNano,221773551,SystemVerilog,M5Stack_TangNano,13,2,2021-08-22 12:42:34+00:00,[],https://api.github.com/licenses/bsl-1.0
88,https://github.com/charleslo/gemm_array.git,2019-12-20 17:38:16+00:00,Basic Implementations of a 1-D GEMM Systolic Array,2,charleslo/gemm_array,229309708,SystemVerilog,gemm_array,8,2,2022-12-22 07:50:14+00:00,[],None
89,https://github.com/arkhadem/DeltaNN.git,2019-11-18 02:45:17+00:00,,0,arkhadem/DeltaNN,222349552,SystemVerilog,DeltaNN,57882,2,2020-07-18 16:58:57+00:00,[],None
90,https://github.com/h4ckerwu/ATMSwitch.git,2019-11-15 03:08:17+00:00,A complete SystemVerilog testbench for an ATM Switch Design,0,h4ckerwu/ATMSwitch,221833601,SystemVerilog,ATMSwitch,71,2,2024-01-15 06:10:04+00:00,[],None
91,https://github.com/t0m-a/nginx-vhosts.git,2019-11-24 17:15:34+00:00,"(CM) Nginx Web Server configurations files examples for Wordpress, proxies, phpMyAdmin, Docker, Grafana and more...",0,t0m-a/nginx-vhosts,223780964,SystemVerilog,nginx-vhosts,29,2,2024-04-13 07:25:22+00:00,[],https://api.github.com/licenses/gpl-3.0
92,https://github.com/ZivFung/HDL_Module.git,2019-11-24 14:34:38+00:00,This is the verilog/systemverilog code for frequently-used module in NUEDC or other project,0,ZivFung/HDL_Module,223758225,SystemVerilog,HDL_Module,29,2,2019-11-25 10:58:46+00:00,[],None
93,https://github.com/nguyenquanicd/AxiVIP.git,2019-12-14 02:24:55+00:00,An AxiVIP supports both master and slave mode,1,nguyenquanicd/AxiVIP,227954435,SystemVerilog,AxiVIP,516,2,2023-08-13 08:13:31+00:00,[],None
94,https://github.com/XinlueLiu/ASIC-Design-Classes-APB-AHB-bus.git,2019-12-20 03:07:16+00:00,ASIC design Projects including an APB-Slave-UART-Receiver and an AHB-Lite FIR Filter Accelerator,0,XinlueLiu/ASIC-Design-Classes-APB-AHB-bus,229180246,SystemVerilog,ASIC-Design-Classes-APB-AHB-bus,1558,2,2024-02-23 02:30:37+00:00,[],None
95,https://github.com/sickRanchez-c137/InferenceInFPGA.git,2019-11-15 21:48:52+00:00,"A Deep Neural Network-inference accelerator is created in hardware. The codes for hardware is written in System Verilog. The hardware module is interfaced with NIOS computer system, thus this hardware acts as a peripheral to the computer system. The driver code to interface the hardware is written in C.  Speedup compard to software is 400 times.",2,sickRanchez-c137/InferenceInFPGA,222008735,SystemVerilog,InferenceInFPGA,897,2,2023-11-26 09:14:24+00:00,"['arm', 'nios2', 'systemverilog', 'deep-learning', 'hardware-acceleration', 'inference-engine']",None
96,https://github.com/fproriscv/ibex_max10.git,2019-12-14 19:16:20+00:00,ibex processor for max10 fpga,0,fproriscv/ibex_max10,228075873,SystemVerilog,ibex_max10,626,2,2023-10-31 23:19:06+00:00,[],https://api.github.com/licenses/apache-2.0
97,https://github.com/HungQuocLam/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER.git,2019-10-22 04:33:00+00:00,Arria 10 FPGA Design with PCIE Gen3x8 DMA,2,HungQuocLam/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER,216723688,SystemVerilog,FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER,70028,2,2023-04-13 00:37:34+00:00,[],None
98,https://github.com/Mehdi0xC/SystemVerilog-FixedPoint-Arithmetic.git,2019-10-15 22:57:57+00:00,"Generic Sign-Magnitude Fixed-Point Addition and Multiplication, based on SystemVerilog",0,Mehdi0xC/SystemVerilog-FixedPoint-Arithmetic,215411291,SystemVerilog,SystemVerilog-FixedPoint-Arithmetic,12,2,2023-07-09 05:25:28+00:00,[],None
99,https://github.com/nguyenquanicd/AsyncFIFO.git,2019-12-15 01:36:45+00:00,An asyncchronous FIFO,1,nguyenquanicd/AsyncFIFO,228113741,SystemVerilog,AsyncFIFO,19,2,2023-09-12 11:57:54+00:00,[],None
100,https://github.com/Verdvana/FFT_R2_DIF.git,2019-11-19 11:17:16+00:00,ä½å®½åç¹æ°å¯å®å¶çåº2é¢åæ½åå¹¶è¡FFT,1,Verdvana/FFT_R2_DIF,222678499,SystemVerilog,FFT_R2_DIF,352,2,2023-03-16 12:33:47+00:00,[],None
101,https://github.com/adieux/PRINCE.git,2019-11-21 16:22:52+00:00,PRINCE cipher verilog ,0,adieux/PRINCE,223215890,SystemVerilog,PRINCE,52,2,2021-10-21 14:23:53+00:00,[],None
102,https://github.com/kalhorghazal/Mips-MultiCycle.git,2020-01-31 11:14:43+00:00,"Mips Multi-Cycle, Computer Architecture course, University of Tehran",0,kalhorghazal/Mips-MultiCycle,237414626,SystemVerilog,Mips-MultiCycle,19,2,2021-11-30 21:20:25+00:00,"['mips-architecture', 'mips', 'multi-cycle-processor', 'verilog-hdl', 'mips-processor']",None
103,https://github.com/flasonil/riscv.git,2020-02-10 18:09:09+00:00,,0,flasonil/riscv,239579118,SystemVerilog,riscv,2745,2,2021-02-09 00:53:20+00:00,[],
104,https://github.com/soheil647/Digital_Logic_Design.git,2020-01-28 20:37:16+00:00,,0,soheil647/Digital_Logic_Design,236836117,SystemVerilog,Digital_Logic_Design,9411,2,2020-05-09 18:08:12+00:00,[],None
105,https://github.com/erfanva/Computer-Architecture-CAs.git,2019-10-20 12:15:27+00:00,Computer Architecture - Computer assignments,0,erfanva/Computer-Architecture-CAs,216356670,SystemVerilog,Computer-Architecture-CAs,204,2,2020-04-16 11:03:57+00:00,[],None
106,https://github.com/alanmimms/kl10.git,2020-02-14 19:15:10+00:00,"KL10PV (also called ""model B"") CPU implemented in SystemVerilog for Xilinx FPGA from MP00301_KL10PV_Jun80 PDFs trying to remain faithful to the original while I learn Verilog",0,alanmimms/kl10,240581513,SystemVerilog,kl10,233488,2,2021-04-13 03:12:21+00:00,"['fpga', 'systemverilog', 'pdp-10', 'mainframe-emulator', 'verilog-hdl', 'systemverilog-hdl']",https://api.github.com/licenses/mit
107,https://github.com/DeamonYang/micro_cpu_design.git,2019-11-11 12:34:13+00:00,Implementation for a 32bits micro cpu. This project is based on AZCPU (the book of  CPU èªå¶å¥é¨) ,0,DeamonYang/micro_cpu_design,220977600,SystemVerilog,micro_cpu_design,21,2,2023-07-14 08:29:01+00:00,[],None
108,https://github.com/makestuff/buffer-fifo.git,2020-01-06 10:58:08+00:00,HWL: A generic single-clock FIFO with configurable thresholds,0,makestuff/buffer-fifo,232082175,SystemVerilog,buffer-fifo,28,2,2023-01-03 19:57:41+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/allenderalencar/UVM_Register_bank.git,2019-11-14 20:35:37+00:00,,2,allenderalencar/UVM_Register_bank,221782277,SystemVerilog,UVM_Register_bank,10787,2,2021-06-23 07:56:48+00:00,[],None
110,https://github.com/HITSZ-COMP2008/Lab-Cache-Handout.git,2020-01-23 16:13:59+00:00,åå°æ»¨å·¥ä¸å¤§å­¦ï¼æ·±å³ï¼2020æ¥å­£è®¡ç®æºç»æåçå®éª_Cacheè®¾è®¡,0,HITSZ-COMP2008/Lab-Cache-Handout,235833363,SystemVerilog,Lab-Cache-Handout,2,2,2024-03-18 08:52:14+00:00,[],None
111,https://github.com/gururavi/rtl.git,2019-11-20 19:26:00+00:00,Synchronous and Asynchronous FIFO with AXI interface,0,gururavi/rtl,223011061,SystemVerilog,rtl,10,2,2023-10-29 08:16:55+00:00,"['rtl', 'systemverilog', 'fifo', 'floating-point-arithmetic', 'fpga', 'synthesis', 'pipeline', 'axi4', 'axi-stream', 'axi']",None
112,https://github.com/Cra2yPierr0t/I_think_it_will_be_Drone.git,2019-11-03 14:04:21+00:00,ãã­ã¼ã³ä½ãã,0,Cra2yPierr0t/I_think_it_will_be_Drone,219310092,SystemVerilog,I_think_it_will_be_Drone,6203,2,2022-12-08 23:52:47+00:00,[],None
113,https://github.com/PacoReinaCampo/MPSoC-OR1K.git,2020-02-11 02:57:58+00:00,Multi-Processor System on Chip with OpenRISC-32 / OpenRISC-64,1,PacoReinaCampo/MPSoC-OR1K,239663102,SystemVerilog,MPSoC-OR1K,33384,2,2023-03-31 16:25:48+00:00,"['openrisc', 'mimd', 'mpsoc']",https://api.github.com/licenses/mit
114,https://github.com/rag1404/Round-robin-Arbiter-with-UVM-TB.git,2019-11-04 06:50:57+00:00,Round robin arbiter with UVM Test bench,1,rag1404/Round-robin-Arbiter-with-UVM-TB,219435962,SystemVerilog,Round-robin-Arbiter-with-UVM-TB,3,2,2021-10-17 02:49:19+00:00,[],None
115,https://github.com/Buraddo23/Switch-testbench.git,2019-11-05 14:26:20+00:00,UVM Testbench for a basic Switch module,0,Buraddo23/Switch-testbench,219764650,SystemVerilog,Switch-testbench,3267,2,2022-03-13 11:23:32+00:00,[],None
116,https://github.com/azonenberg/ssp21-vpn.git,2019-11-15 04:50:01+00:00,Point to point layer-2 VPN using SSP21 to transport Ethernet frames,0,azonenberg/ssp21-vpn,221846268,SystemVerilog,ssp21-vpn,19,2,2022-03-17 19:54:17+00:00,[],https://api.github.com/licenses/bsd-3-clause
117,https://github.com/rarysson/Relogio-Digital.git,2019-12-21 19:48:24+00:00,RelÃ³gio digital desenvolvido em Verilog para a placa FPGA Cyclone IV,0,rarysson/Relogio-Digital,229475583,SystemVerilog,Relogio-Digital,6,2,2023-11-12 02:42:17+00:00,[],None
118,https://github.com/charkster/cmod_a7_pattern_generator_v1.git,2019-11-02 18:27:50+00:00,,0,charkster/cmod_a7_pattern_generator_v1,219196371,SystemVerilog,cmod_a7_pattern_generator_v1,161,1,2023-05-29 18:16:49+00:00,"['xilinx-fpga', 'digilent', 'gpio', 'pattern', 'spi']",https://api.github.com/licenses/mit
119,https://github.com/flasonil/pulp_cluster.git,2019-11-11 13:35:57+00:00,,0,flasonil/pulp_cluster,220988767,SystemVerilog,pulp_cluster,323,1,2021-02-09 00:53:21+00:00,[],
120,https://github.com/A13X0150N/FloatingPoint_FMA_Formal.git,2019-11-12 07:03:31+00:00,Formal verification of an IEEE-754 floating point FMA,0,A13X0150N/FloatingPoint_FMA_Formal,221152073,SystemVerilog,FloatingPoint_FMA_Formal,21,1,2022-03-08 18:00:27+00:00,[],None
121,https://github.com/nekiicheb/axi_arbiter.git,2020-01-30 19:19:28+00:00,test task from company,0,nekiicheb/axi_arbiter,237287360,SystemVerilog,axi_arbiter,79,1,2020-09-24 12:22:22+00:00,"['quartus', 'systemverilog', 'modelsim']",None
122,https://github.com/jvorob/cse502.git,2020-02-05 23:27:56+00:00,Making a CPU in verilog,1,jvorob/cse502,238569133,SystemVerilog,cse502,540,1,2022-05-13 15:00:53+00:00,[],None
123,https://github.com/gmlarumbe/ucontroller.git,2020-02-12 10:52:06+00:00,Microcontroller Hardware Model,0,gmlarumbe/ucontroller,239989856,SystemVerilog,ucontroller,2717,1,2023-03-19 00:17:00+00:00,[],None
124,https://github.com/KJeanpol/TicTacToeVeilog.git,2019-10-24 03:55:10+00:00,,0,KJeanpol/TicTacToeVeilog,217207243,SystemVerilog,TicTacToeVeilog,36260,1,2022-06-22 21:58:27+00:00,[],None
125,https://github.com/vperrin59/edaplayground.git,2019-11-21 21:46:25+00:00,Basic scripts to be used on edaplayground,0,vperrin59/edaplayground,223271298,SystemVerilog,edaplayground,45,1,2022-12-14 23:08:27+00:00,[],None
126,https://github.com/dh73/Sandbox.git,2019-10-13 03:20:04+00:00,Various tests,0,dh73/Sandbox,214753779,SystemVerilog,Sandbox,9,1,2022-07-02 23:13:13+00:00,[],None
127,https://github.com/NeM-T/cpu.git,2019-12-15 10:02:44+00:00,systemverilogã«ããCPUå®è£,0,NeM-T/cpu,228163248,SystemVerilog,cpu,63,1,2020-02-02 07:43:10+00:00,[],None
128,https://github.com/SereenBenchohra/Digital_Audio_Synthesizer_CPE233Final.git,2020-01-02 02:18:46+00:00,Digital Audio Synthesizer ,0,SereenBenchohra/Digital_Audio_Synthesizer_CPE233Final,231291801,SystemVerilog,Digital_Audio_Synthesizer_CPE233Final,1398,1,2022-07-06 08:57:14+00:00,[],None
129,https://github.com/kishore440/UVM_TEMPLTE.git,2019-11-24 06:22:10+00:00,"uvm template including sequence item, sequence, sequencer, driver, agent, environment, test classes and top module",0,kishore440/UVM_TEMPLTE,223701736,SystemVerilog,UVM_TEMPLTE,11,1,2020-03-14 13:35:34+00:00,[],None
130,https://github.com/Sh3b0/FPGA-Snake.git,2019-11-15 00:10:48+00:00,7-segment snake using a microcontroller,0,Sh3b0/FPGA-Snake,221809417,SystemVerilog,FPGA-Snake,7198,1,2022-06-23 20:11:08+00:00,"['7-segment-display', 'microcontroller', 'computer-architecture', 'system-verilog', 'hardware-description-language']",None
131,https://github.com/ZhengqiY/ECE-594-LAB2.git,2019-11-01 00:27:57+00:00,RISC-V Verification via assertions,0,ZhengqiY/ECE-594-LAB2,218883654,SystemVerilog,ECE-594-LAB2,370,1,2019-12-26 16:26:10+00:00,[],None
132,https://github.com/BoraKurucu/BILKENT-CS223-DIGITAL-DESIGN.git,2020-01-20 23:58:37+00:00,,1,BoraKurucu/BILKENT-CS223-DIGITAL-DESIGN,235221589,SystemVerilog,BILKENT-CS223-DIGITAL-DESIGN,489,1,2020-07-22 18:47:52+00:00,[],None
133,https://github.com/Dmitriy0111/sva_tests.git,2019-10-17 14:12:38+00:00,,0,Dmitriy0111/sva_tests,215809249,SystemVerilog,sva_tests,96,1,2019-11-17 04:00:05+00:00,[],None
134,https://github.com/matandalmeida/uvm_ahb5.git,2019-11-08 18:07:43+00:00,Ambiente de verificaÃ§Ã£o para o protocolo AMBA AHB5,0,matandalmeida/uvm_ahb5,220522303,SystemVerilog,uvm_ahb5,8127,1,2021-05-06 01:57:20+00:00,[],None
135,https://github.com/atsmith3/cs598jt.git,2019-12-04 16:26:33+00:00,,0,atsmith3/cs598jt,225909796,SystemVerilog,cs598jt,384,1,2020-08-05 07:31:58+00:00,[],None
136,https://github.com/ManuelonGithub/UART.git,2020-02-08 08:20:44+00:00,My implementation of a UART RX/TX module in SystemVerilog.,0,ManuelonGithub/UART,239092656,SystemVerilog,UART,8,1,2022-04-30 23:32:33+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/mtdudek/LC.git,2019-10-03 13:01:37+00:00,Logika Cyfrowa/ Digital Logic,0,mtdudek/LC,212581382,SystemVerilog,LC,8,1,2024-03-13 09:05:50+00:00,[],None
138,https://github.com/nguyenquanicd/Aes128_ECB_CBC_CFB_OFB_CTR.git,2019-10-25 14:42:23+00:00,"AES128 IP core supports ECB, CBC, CFB, OFB and CTR mode",2,nguyenquanicd/Aes128_ECB_CBC_CFB_OFB_CTR,217554336,SystemVerilog,Aes128_ECB_CBC_CFB_OFB_CTR,14455,1,2020-12-08 07:02:23+00:00,[],None
139,https://github.com/abdulmannan1998/CS223.git,2019-12-16 14:46:26+00:00,Digital Design Labs for Bilkent (SystemVerilog),0,abdulmannan1998/CS223,228408909,SystemVerilog,CS223,13,1,2019-12-16 15:24:17+00:00,[],None
140,https://github.com/MiSTer-devel/Arcade-MCR3Scroll_MiSTer.git,2020-02-01 22:50:23+00:00,Arcade: MCR3 Scroll,9,MiSTer-devel/Arcade-MCR3Scroll_MiSTer,237688885,SystemVerilog,Arcade-MCR3Scroll_MiSTer,10916,1,2023-03-16 06:49:29+00:00,[],None
141,https://github.com/gilad29/OTTER_cache.git,2020-02-05 00:52:42+00:00,,0,gilad29/OTTER_cache,238338813,SystemVerilog,OTTER_cache,24,1,2020-03-02 22:40:02+00:00,[],None
142,https://github.com/lohithay/UVM-Simulation-JTAG.git,2019-11-05 05:05:35+00:00,UVM Simulation Model for a JTAG Interface,2,lohithay/UVM-Simulation-JTAG,219661896,,UVM-Simulation-JTAG,2496,1,2021-06-23 07:55:25+00:00,[],None
143,https://github.com/PedroHSCavalcante/reset-with-uvm-config-db.git,2019-10-22 16:57:45+00:00,Solution for an on-the-fly reset with uvm-config-db (Bad Solution),0,PedroHSCavalcante/reset-with-uvm-config-db,216865443,SystemVerilog,reset-with-uvm-config-db,12,1,2022-02-18 15:57:07+00:00,[],None
144,https://github.com/divyashah98/CPU-P1.git,2020-02-09 15:50:02+00:00,,0,divyashah98/CPU-P1,239330096,SystemVerilog,CPU-P1,11,1,2020-05-08 13:34:12+00:00,[],None
145,https://github.com/eladpar/Battle-City.git,2020-01-07 06:58:38+00:00,FPGA Video Game using System Verilog Technion Lab EE 1,0,eladpar/Battle-City,232262988,SystemVerilog,Battle-City,815,1,2024-03-13 05:34:52+00:00,[],None
146,https://github.com/PacoReinaCampo/MPSoC-MSP430.git,2020-02-11 02:58:54+00:00,Multi-Processor System on Chip with MSP430-16,1,PacoReinaCampo/MPSoC-MSP430,239663261,SystemVerilog,MPSoC-MSP430,18738,1,2023-03-31 16:25:44+00:00,"['msp430', 'mimd', 'mpsoc']",https://api.github.com/licenses/mit
147,https://github.com/BillNace/18341_P5_USB.git,2019-11-01 14:27:49+00:00,Starter code for USB Project,0,BillNace/18341_P5_USB,219000892,SystemVerilog,18341_P5_USB,1303,1,2022-02-07 11:57:55+00:00,[],None
148,https://github.com/olivezhaocmc/test.git,2019-10-11 14:40:09+00:00,,0,olivezhaocmc/test,214459608,SystemVerilog,test,16,1,2021-03-05 02:12:18+00:00,[],None
149,https://github.com/dz1domin/BCDcounter.git,2020-01-22 18:32:34+00:00,SystemVerilog project for Vivado 2018 for a native BCD counter working with OLED screen on ZedBoard (Xilinx Zynq-7000),0,dz1domin/BCDcounter,235638680,SystemVerilog,BCDcounter,4789,1,2022-04-27 20:39:38+00:00,[],https://api.github.com/licenses/mit
150,https://github.com/Avani8/otcompression.git,2020-01-11 03:03:47+00:00,,1,Avani8/otcompression,233167864,SystemVerilog,otcompression,59209,1,2022-02-27 05:36:22+00:00,[],https://api.github.com/licenses/apache-2.0
151,https://github.com/karthik-0398/fpmultiplier.git,2019-12-04 13:20:25+00:00,This design achieves a 32-bit floating-point multiplication complying with IEEE 724 binary32 format. The multiplier was written in SystemVerilog and simulated in ModelSim and synthesised in Quartus Prime. It gives a result utilising rounding via truncation to give acceptable precision for real life applications.  It includes cases to check for Not a number (NaN) and signed zero numbers. The product that is computed after the multiplication is normalised and adjusted to comply with IEEE 724 standards. The design achieves the multiplication in 140ns at the positive edge of the clock pulse.,0,karthik-0398/fpmultiplier,225872315,SystemVerilog,fpmultiplier,10,1,2021-11-16 10:32:02+00:00,[],https://api.github.com/licenses/mit
152,https://github.com/abdo1819/pipline_mips.git,2019-12-06 19:51:47+00:00,pipline mips processor with systemverilog,2,abdo1819/pipline_mips,226398816,SystemVerilog,pipline_mips,31,1,2019-12-12 22:41:38+00:00,[],None
153,https://github.com/gabepizz/bitcoinhash.git,2020-01-07 02:06:08+00:00,Project creating code for an FPGA that can search for specific values for the bitcoin blockchain.,1,gabepizz/bitcoinhash,232222677,SystemVerilog,bitcoinhash,55,1,2021-04-05 16:09:28+00:00,[],None
154,https://github.com/leoP0/SystemVerylog.git,2019-11-12 05:07:59+00:00,SystemVerilog Projects ECE474,0,leoP0/SystemVerylog,221134389,SystemVerilog,SystemVerylog,1323,1,2020-03-30 20:37:36+00:00,[],None
155,https://github.com/KimbeM/CGP.git,2019-12-28 12:01:34+00:00,Cartesian Genetic Program for creating sequential digital logic for FPGA,0,KimbeM/CGP,230604216,SystemVerilog,CGP,126,1,2024-04-06 05:51:10+00:00,[],None
156,https://github.com/arundathi-shanthini/ELEC0028-Advanced-Digital-Design.git,2020-01-25 16:53:17+00:00,Repository to save the code associated to lab tasks of ELEC0028,0,arundathi-shanthini/ELEC0028-Advanced-Digital-Design,236199223,SystemVerilog,ELEC0028-Advanced-Digital-Design,18,1,2020-11-21 23:20:08+00:00,[],None
157,https://github.com/AlwaysSayingPleaseAndThankYou/ece_324_hw.git,2020-02-02 17:36:25+00:00,,0,AlwaysSayingPleaseAndThankYou/ece_324_hw,237809278,SystemVerilog,ece_324_hw,819,1,2020-02-27 20:18:29+00:00,[],None
158,https://github.com/hamayelq/DAC-Waveform-Moving-Block-Verilog.git,2020-02-13 22:14:43+00:00,,0,hamayelq/DAC-Waveform-Moving-Block-Verilog,240376362,SystemVerilog,DAC-Waveform-Moving-Block-Verilog,5078,1,2021-05-23 17:49:42+00:00,[],None
159,https://github.com/kalhorghazal/Mips-SingleCycle.git,2020-01-31 11:49:15+00:00,"Mips Single-Cycle, Computer Architecture course, University of Tehran",0,kalhorghazal/Mips-SingleCycle,237419660,SystemVerilog,Mips-SingleCycle,22,1,2021-05-13 21:54:02+00:00,"['mips-architecture', 'mips', 'single-cycle-processor', 'verilog-hdl', 'mips-processor']",None
160,https://github.com/BillNace/18341_P4_Assertions.git,2019-10-16 15:55:08+00:00,Starter code for the Assertions project,1,BillNace/18341_P4_Assertions,215587765,SystemVerilog,18341_P4_Assertions,324,1,2021-11-22 17:42:17+00:00,[],None
161,https://github.com/Kent-Na/HUB-75_LED_MATRIX_FPGA.git,2019-10-27 22:15:49+00:00,HUB-75 LED matrix driver implementation for the FPGA,0,Kent-Na/HUB-75_LED_MATRIX_FPGA,217923800,SystemVerilog,HUB-75_LED_MATRIX_FPGA,38,1,2020-11-23 05:36:15+00:00,[],https://api.github.com/licenses/mit
162,https://github.com/RobiNexy/SIMPLE_MIPS_CPU.git,2019-12-25 05:30:13+00:00,è®¡ç»è¯¾ç¨è®¾è®¡ï¼å¦ææåå®çè¯åºè¯¥æ57æ¡æä»¤ï¼å¼åæ¿ä¸ºxc7a100tcsg324-1,0,RobiNexy/SIMPLE_MIPS_CPU,230046651,SystemVerilog,SIMPLE_MIPS_CPU,4,1,2022-11-14 06:42:44+00:00,[],None
163,https://github.com/Ywang-Vision-Lab/ZYNQ-HDMI.git,2020-01-14 03:54:24+00:00,output image to screen via HDMI ,0,Ywang-Vision-Lab/ZYNQ-HDMI,233752021,SystemVerilog,ZYNQ-HDMI,1191,1,2022-08-15 03:08:20+00:00,[],https://api.github.com/licenses/mit
164,https://github.com/mjbas/questasim_experiments.git,2019-10-30 04:33:22+00:00,,0,mjbas/questasim_experiments,218443851,SystemVerilog,questasim_experiments,3664,1,2023-11-24 07:57:08+00:00,[],None
165,https://github.com/PacoReinaCampo/PU-OR1K.git,2020-02-10 18:10:49+00:00,Processing Unit with OpenRISC-32 / OpenRISC-64,1,PacoReinaCampo/PU-OR1K,239579418,SystemVerilog,PU-OR1K,30671,1,2023-03-31 16:25:52+00:00,"['openrisc', '32-bit', 'harvard-architecture', 'pu']",https://api.github.com/licenses/mit
166,https://github.com/PacoReinaCampo/PU-MSP430.git,2020-01-24 16:37:56+00:00,Processing Unit with MSP430-16,0,PacoReinaCampo/PU-MSP430,236041218,SystemVerilog,PU-MSP430,20606,1,2023-01-18 16:02:33+00:00,"['msp430', '16-bit', 'von-neumann-architecture', 'pu']",https://api.github.com/licenses/mit
167,https://github.com/dihernandez/6.111.git,2019-10-12 23:06:48+00:00,6.111 Final Project,0,dihernandez/6.111,214727985,SystemVerilog,6.111,37185,1,2019-12-09 22:06:25+00:00,[],None
168,https://github.com/ErickOF/PS-2-Keyboard-Controller-FPGA.git,2019-11-16 05:23:33+00:00,,0,ErickOF/PS-2-Keyboard-Controller-FPGA,222051453,SystemVerilog,PS-2-Keyboard-Controller-FPGA,15040,1,2022-06-22 22:07:03+00:00,[],None
169,https://github.com/jaycordaro/Basic-MAX10-FPGA-project.git,2019-11-24 23:01:01+00:00,Basic MAX10 FPGA project for 10M50 Eval Kit,0,jaycordaro/Basic-MAX10-FPGA-project,223822961,SystemVerilog,Basic-MAX10-FPGA-project,15,1,2019-12-26 04:32:35+00:00,[],None
170,https://github.com/eniva/fpga-controls.git,2019-12-04 04:09:42+00:00,Ways to improve controls to your liking,0,eniva/fpga-controls,225776657,SystemVerilog,fpga-controls,51,1,2019-12-08 08:17:31+00:00,[],https://api.github.com/licenses/gpl-2.0
171,https://github.com/vsandeepsekhar/UVM_Tutorial_Udemy_Coursework.git,2020-02-12 04:40:36+00:00,coursework on OVM and UVM by Udemy,0,vsandeepsekhar/UVM_Tutorial_Udemy_Coursework,239928412,SystemVerilog,UVM_Tutorial_Udemy_Coursework,7,1,2023-07-09 23:46:18+00:00,[],None
172,https://github.com/makestuff/block-ram.git,2020-01-06 10:48:33+00:00,HWL: Some common block-ram configurations,0,makestuff/block-ram,232080760,SystemVerilog,block-ram,26,1,2023-01-03 19:57:13+00:00,[],https://api.github.com/licenses/mit
173,https://github.com/bibby-wang/ELEC4720A1.git,2019-10-13 08:35:06+00:00,,0,bibby-wang/ELEC4720A1,214786627,SystemVerilog,ELEC4720A1,66,1,2021-01-04 23:07:05+00:00,[],None
174,https://github.com/DeamonYang/FPGA_LVDS_LCD.git,2019-10-22 10:34:01+00:00,The verilog driver for lvds lcd,0,DeamonYang/FPGA_LVDS_LCD,216787553,SystemVerilog,FPGA_LVDS_LCD,112,1,2022-07-16 03:13:28+00:00,[],None
175,https://github.com/hiiaka/uvm_example.git,2019-11-07 10:55:18+00:00,RTLãèªãä¼2019ç¨,0,hiiaka/uvm_example,220215333,SystemVerilog,uvm_example,7,1,2022-05-14 12:28:09+00:00,[],None
176,https://github.com/hellgate202/frame_buffer.git,2019-12-24 08:02:38+00:00,Frame buffer with AXI4-Stream input and AXI4 output,0,hellgate202/frame_buffer,229899068,SystemVerilog,frame_buffer,148,1,2020-05-05 10:42:27+00:00,[],https://api.github.com/licenses/gpl-3.0
177,https://github.com/Verdvana/LCM.git,2020-01-04 06:22:56+00:00,æ±ä¸¤ä¸ªæ ç¬¦å·æ´æ°çæå¤§å¬çº¦æ°åæå°å¬åæ°,0,Verdvana/LCM,231719005,SystemVerilog,LCM,3,1,2022-06-06 06:16:28+00:00,[],None
178,https://github.com/shubhv26/UVM-verification-for-FIFO-DUT.git,2019-11-30 23:33:06+00:00,,0,shubhv26/UVM-verification-for-FIFO-DUT,225082950,SystemVerilog,UVM-verification-for-FIFO-DUT,375,1,2019-11-30 23:39:26+00:00,[],None
179,https://github.com/mortepau/TFE4171.git,2020-02-01 12:09:11+00:00,Exercises from TFE4171 - Design of digital system II,2,mortepau/TFE4171,237609380,SystemVerilog,TFE4171,2859,1,2023-04-15 14:54:54+00:00,[],None
180,https://github.com/adiran4/Frogger.git,2019-12-13 02:36:55+00:00,,0,adiran4/Frogger,227739889,SystemVerilog,Frogger,12,1,2021-03-09 19:08:29+00:00,[],None
181,https://github.com/rhianc/VHDL-Reactive-LED-System.git,2019-12-12 17:38:42+00:00,MIT 6.111 Final Project written in System Verilog (displays frequency spectrum on Dot-Start LEDs),0,rhianc/VHDL-Reactive-LED-System,227662579,SystemVerilog,VHDL-Reactive-LED-System,21,1,2022-03-16 00:15:08+00:00,[],None
182,https://github.com/mofeing/pa-project.git,2019-12-23 10:32:40+00:00,Processor Architecture course's project,0,mofeing/pa-project,229730250,SystemVerilog,pa-project,146,1,2024-01-23 13:33:04+00:00,"['hdl', 'systemverilog']",None
183,https://github.com/igenovese/ece506_riscv.git,2019-11-19 04:04:30+00:00,RISC-V RV32I implementation in SystemVerilog for PSU - ECE506,0,igenovese/ece506_riscv,222605381,SystemVerilog,ece506_riscv,416,1,2024-03-31 02:42:54+00:00,[],None
184,https://github.com/michaelGonzalez1812/geva.git,2019-10-12 04:37:28+00:00,,0,michaelGonzalez1812/geva,214578284,SystemVerilog,geva,2734,1,2019-11-07 08:31:43+00:00,[],None
185,https://github.com/abasak24/ece594Neuromorphic.git,2019-10-29 01:34:55+00:00,Course Project,0,abasak24/ece594Neuromorphic,218179435,SystemVerilog,ece594Neuromorphic,137,1,2023-01-29 08:28:57+00:00,[],None
186,https://github.com/Verdvana/DIV.git,2020-01-04 06:14:49+00:00,æ´æ°é¤æ³å¨,0,Verdvana/DIV,231718169,SystemVerilog,DIV,2,1,2022-06-06 06:16:26+00:00,[],None
187,https://github.com/zion-group/ZionProcessorComponentLib.git,2019-11-25 02:32:23+00:00,This is a library for a processor circuit basing on ZionBasicCircuitLib and ZionRiscvIsaLib.,0,zion-group/ZionProcessorComponentLib,223846587,SystemVerilog,ZionProcessorComponentLib,19,1,2021-03-22 15:04:58+00:00,[],None
188,https://github.com/tungfang/EE271-Introduction-to-Digital-Circuits-and-Systems.git,2019-12-01 03:07:34+00:00,"Overview of digital computer systems. Covers logic, Boolean algebra, combinational and sequential circuits and logic design; programmable logic devices; and the design and operation of digital computers, including ALU, memory, and I/O.",0,tungfang/EE271-Introduction-to-Digital-Circuits-and-Systems,225099613,SystemVerilog,EE271-Introduction-to-Digital-Circuits-and-Systems,21405,1,2021-02-19 21:58:02+00:00,[],None
189,https://github.com/Joseda8/ProcesadorARMv4.git,2019-11-07 02:58:35+00:00,,1,Joseda8/ProcesadorARMv4,220138955,SystemVerilog,ProcesadorARMv4,1149,1,2022-06-22 21:53:11+00:00,[],None
190,https://github.com/akerlund/RTL.git,2019-12-28 07:38:06+00:00,RTL modules which can be used between projects,0,akerlund/RTL,230576365,SystemVerilog,RTL,4131,1,2022-08-24 10:07:52+00:00,['rtl'],https://api.github.com/licenses/gpl-3.0
191,https://github.com/d1vunit/ERM16.git,2020-01-21 11:03:39+00:00,Easy Risc Microprocessor 16 bits,0,d1vunit/ERM16,235322023,SystemVerilog,ERM16,51,1,2020-02-09 07:26:45+00:00,[],None
192,https://github.com/DavidTou/string-hw-accelerator-nios2.git,2019-11-21 22:46:02+00:00,SW/HW Co-design [CPE423] Final Project - String Manipulation Hardware Accelerator (Avalon Memory Mapped Peripheral),0,DavidTou/string-hw-accelerator-nios2,223279133,SystemVerilog,string-hw-accelerator-nios2,45710,1,2019-12-26 01:48:25+00:00,[],None
193,https://github.com/ErickOF/MinComputerARMv4.git,2019-10-24 17:02:08+00:00,,0,ErickOF/MinComputerARMv4,217350623,SystemVerilog,MinComputerARMv4,55608,1,2022-06-22 22:07:07+00:00,[],None
194,https://github.com/dgist-datalab/HWaccel_BloomFTL.git,2019-10-21 14:45:20+00:00,"Verilog, FPGA, Bit pattern(BF) search",2,dgist-datalab/HWaccel_BloomFTL,216592800,SystemVerilog,HWaccel_BloomFTL,671,1,2021-12-12 12:50:54+00:00,[],None
195,https://github.com/KaiyueTao/tiao-yi-tiao.git,2019-12-24 10:20:09+00:00,"a verilog version of ""tiao-yi-tiao"" game from WeChat",0,KaiyueTao/tiao-yi-tiao,229920520,SystemVerilog,tiao-yi-tiao,81,1,2021-08-23 08:15:17+00:00,[],None
196,https://github.com/recogni/recogni-ariane.git,2020-01-13 22:53:09+00:00,Private mirror of pulp-platform/ariane,1,recogni/recogni-ariane,233710325,SystemVerilog,recogni-ariane,34379,1,2021-01-12 22:47:56+00:00,[],
197,https://github.com/Jevitate/467.git,2020-01-21 22:17:25+00:00,,1,Jevitate/467,235452585,SystemVerilog,467,177269,1,2022-10-10 01:11:32+00:00,[],None
198,https://github.com/pestalella/hw_adder.git,2019-12-19 15:38:56+00:00,Simple 4-bit adder project to learn some SystemVerilog,0,pestalella/hw_adder,229085835,SystemVerilog,hw_adder,5,1,2021-03-12 01:24:12+00:00,[],None
199,https://github.com/thata/R4.git,2019-11-20 04:00:11+00:00,RISC-V subset,0,thata/R4,222847338,SystemVerilog,R4,3336,1,2023-03-06 22:30:55+00:00,[],None
200,https://github.com/ErickOF/Single-Cycle-ARM-Processor-FPGA.git,2019-11-13 15:26:20+00:00,,0,ErickOF/Single-Cycle-ARM-Processor-FPGA,221490175,SystemVerilog,Single-Cycle-ARM-Processor-FPGA,17903,1,2023-08-25 04:37:36+00:00,"['arm', 'assembly', 'quartus', 'systemverilog']",None
201,https://github.com/rahulyesantharao/FPGA.git,2019-12-13 09:05:40+00:00,6.111 Final Project: Freeform Production of Gorgeous Audio,0,rahulyesantharao/FPGA,227799065,SystemVerilog,FPGA,398,1,2021-10-07 05:00:55+00:00,"['fpga', 'systemverilog', 'audio-processing', 'fft', 'midi', 'uart']",None
202,https://github.com/chad-cole/spec_sv.git,2019-12-07 20:01:03+00:00,"[SystemVerilog]  Abstract, dynamic database and abstract database item class based on factory pattern with a concrete implementation for electrical specifications. There is also a utility class declaration with static functions for string manipulation.",0,chad-cole/spec_sv,226569113,SystemVerilog,spec_sv,8,1,2020-06-03 15:23:08+00:00,"['systemverilog', 'factory-pattern', 'singleton-pattern', 'string-manipulation', 'database']",None
203,https://github.com/pablwoAraujo/Loac.git,2019-10-24 12:28:31+00:00,Codigos de FSM,0,pablwoAraujo/Loac,217293751,SystemVerilog,Loac,4,1,2019-10-24 14:51:03+00:00,[],None
204,https://github.com/Stefan1027/AMBA_BUS.git,2019-11-11 11:13:59+00:00,,0,Stefan1027/AMBA_BUS,220963822,SystemVerilog,AMBA_BUS,42,1,2021-09-01 14:12:27+00:00,[],None
205,https://github.com/Psichico/Design-Verification.git,2020-02-09 22:50:58+00:00,EE 273: Logic Verification with UVM,0,Psichico/Design-Verification,239386565,SystemVerilog,Design-Verification,92638,1,2020-06-17 05:25:23+00:00,[],None
206,https://github.com/Popungs/RPN_Calculator_sVerilog.git,2020-02-06 21:42:41+00:00,Implementation of Reverse Polish Notation Calculator via System Verilog,0,Popungs/RPN_Calculator_sVerilog,238790656,SystemVerilog,RPN_Calculator_sVerilog,5,1,2022-04-11 21:52:53+00:00,[],None
207,https://github.com/lucionathan/LOAC.git,2019-10-20 19:14:01+00:00,Algumas resoluÃ§Ãµes de LOAC.,0,lucionathan/LOAC,216413903,SystemVerilog,LOAC,7,1,2021-10-15 17:04:14+00:00,[],None
208,https://github.com/flasonil/lockstep_unit.git,2019-11-11 13:40:12+00:00,,0,flasonil/lockstep_unit,220989607,SystemVerilog,lockstep_unit,12,1,2021-02-09 00:53:23+00:00,[],None
209,https://github.com/XinlueLiu/USB_Bulk_Transfer-Endpoint-AHB-Lite-SoC-Module.git,2019-11-14 22:19:50+00:00,SoC peripheral module of USB 1.1 with AHB-Lite Slave Interface,0,XinlueLiu/USB_Bulk_Transfer-Endpoint-AHB-Lite-SoC-Module,221796845,SystemVerilog,USB_Bulk_Transfer-Endpoint-AHB-Lite-SoC-Module,5753,1,2021-07-04 06:56:06+00:00,[],None
210,https://github.com/taneroksuz/wolv-z1.git,2020-01-19 08:40:42+00:00,Wolv Z1 is a RISC-V CPU core,3,taneroksuz/wolv-z1,234867107,SystemVerilog,wolv-z1,523,1,2023-09-07 05:41:36+00:00,"['risc-v', 'hardware', 'rv32', 'cpu', 'core', 'fpga']",https://api.github.com/licenses/apache-2.0
211,https://github.com/Muellegr/MusicBox-Quartus-Project.git,2020-01-23 00:18:34+00:00,OSU ECE 342 Junior Design Winter 2020 - Music Box,1,Muellegr/MusicBox-Quartus-Project,235694348,SystemVerilog,MusicBox-Quartus-Project,115703,1,2020-10-14 22:13:31+00:00,[],None
212,https://github.com/A626885813/.vimrc.git,2020-01-29 06:29:19+00:00,,0,A626885813/.vimrc,236918681,SystemVerilog,.vimrc,133,1,2022-03-01 14:48:59+00:00,[],None
213,https://github.com/xinqiaozhang/MIPS_Projcet.git,2019-10-12 19:01:46+00:00,EE 670 Project: Design a MIPS Processor,0,xinqiaozhang/MIPS_Projcet,214700075,SystemVerilog,MIPS_Projcet,6,0,2019-10-12 19:02:20+00:00,[],None
214,https://github.com/jryebread/test.git,2019-10-12 01:38:05+00:00,,0,jryebread/test,214557044,SystemVerilog,test,9,0,2019-10-12 01:39:45+00:00,[],None
215,https://github.com/nehuloswal/Project-2.git,2019-10-26 00:34:29+00:00,,0,nehuloswal/Project-2,217634886,SystemVerilog,Project-2,3511,0,2020-01-16 04:55:24+00:00,[],None
216,https://github.com/chahanCPU/FPU.git,2019-10-29 05:17:23+00:00,,1,chahanCPU/FPU,218209492,SystemVerilog,FPU,105,0,2020-02-15 09:03:03+00:00,[],None
217,https://github.com/LucasCalabria/Infra-de-Hardware---Projeto---.git,2019-10-18 05:15:00+00:00,,0,LucasCalabria/Infra-de-Hardware---Projeto---,215946154,SystemVerilog,Infra-de-Hardware---Projeto---,56,0,2019-10-18 05:16:11+00:00,[],None
218,https://github.com/abhijiths94/WISC19CPU.git,2019-10-11 03:31:59+00:00,,0,abhijiths94/WISC19CPU,214336120,SystemVerilog,WISC19CPU,238,0,2020-02-08 23:07:09+00:00,[],None
219,https://github.com/hellgate202/sorting_network.git,2019-10-31 07:32:36+00:00,,0,hellgate202/sorting_network,218709238,SystemVerilog,sorting_network,17,0,2019-10-31 10:39:34+00:00,[],https://api.github.com/licenses/gpl-3.0
220,https://github.com/R3adOnlyJoe/cse-141l.git,2019-12-06 03:14:31+00:00,,0,R3adOnlyJoe/cse-141l,226236274,SystemVerilog,cse-141l,26,0,2021-03-03 00:09:16+00:00,[],None
221,https://github.com/JoaoPi314/golomb_uvm.git,2019-12-10 13:10:11+00:00,,0,JoaoPi314/golomb_uvm,227124177,SystemVerilog,golomb_uvm,23450,0,2021-09-08 23:14:25+00:00,[],None
222,https://github.com/sheldonang/ece337project.git,2019-12-11 03:50:17+00:00,,0,sheldonang/ece337project,227271725,SystemVerilog,ece337project,15715,0,2019-12-11 04:10:42+00:00,[],None
223,https://github.com/TomoyaYokono/cpu_cache_sim.git,2020-01-05 12:17:14+00:00,,0,TomoyaYokono/cpu_cache_sim,231912494,SystemVerilog,cpu_cache_sim,1304,0,2020-01-05 12:26:23+00:00,[],None
224,https://github.com/BobinShihJosh/Design-of-Digital-Circuits-and-Systems.git,2019-11-09 06:00:08+00:00,,0,BobinShihJosh/Design-of-Digital-Circuits-and-Systems,220598942,SystemVerilog,Design-of-Digital-Circuits-and-Systems,41,0,2019-11-09 06:23:14+00:00,[],None
225,https://github.com/christine222/EE-271-Rasterizer.git,2019-11-14 20:56:05+00:00,Stanford Fall 2019 EE271 Course Project,1,christine222/EE-271-Rasterizer,221785353,SystemVerilog,EE-271-Rasterizer,56696,0,2020-10-19 05:49:29+00:00,[],None
226,https://github.com/A-aron-Huang/AlarmClock.git,2020-01-19 06:51:09+00:00,Alarm clock programmed through an FPGA,0,A-aron-Huang/AlarmClock,234854534,SystemVerilog,AlarmClock,68,0,2020-05-25 22:06:16+00:00,[],None
227,https://github.com/farukakgul/Cellular-Automata-Game-CS223.git,2020-01-23 19:37:41+00:00,Digital Design and Computer Architecture course term project written with SystemVerilog.,0,farukakgul/Cellular-Automata-Game-CS223,235871515,SystemVerilog,Cellular-Automata-Game-CS223,244,0,2021-12-04 14:19:29+00:00,[],None
228,https://github.com/AlwaysSayingPleaseAndThankYou/ECE-324-Labs.git,2020-01-17 04:54:40+00:00,Lab Goodness,0,AlwaysSayingPleaseAndThankYou/ECE-324-Labs,234473335,SystemVerilog,ECE-324-Labs,876,0,2020-08-12 08:40:27+00:00,[],None
229,https://github.com/NiravJadav/apb.git,2020-01-23 09:05:27+00:00,works related to amba apb bus ,0,NiravJadav/apb,235758565,SystemVerilog,apb,24,0,2020-01-28 06:33:51+00:00,[],https://api.github.com/licenses/gpl-3.0
230,https://github.com/carolvalenca/LOAC-FSM.git,2019-10-20 21:14:10+00:00,,0,carolvalenca/LOAC-FSM,216428348,SystemVerilog,LOAC-FSM,9,0,2019-10-24 17:35:21+00:00,[],None
231,https://github.com/EfimAlekseevich/State-machine-on-FPGA-Altera-Cyclone-4.git,2019-10-23 18:05:36+00:00,"The finite state machine scheme is implemented on logic elements and D-triggers. To display information about the input and state of the machine, modules were written on System Verilog.",0,EfimAlekseevich/State-machine-on-FPGA-Altera-Cyclone-4,217122223,SystemVerilog,State-machine-on-FPGA-Altera-Cyclone-4,18,0,2019-11-26 16:57:01+00:00,[],None
232,https://github.com/miistein/lab3.git,2019-12-06 07:14:33+00:00,,0,miistein/lab3,226268781,SystemVerilog,lab3,4,0,2019-12-06 07:15:39+00:00,[],None
233,https://github.com/derekalyne/ECE_385_Before_enemies.git,2019-12-09 05:07:17+00:00,,0,derekalyne/ECE_385_Before_enemies,226789117,SystemVerilog,ECE_385_Before_enemies,25,0,2019-12-09 05:09:42+00:00,[],None
234,https://github.com/buzhonghua/SM4Encryptor.git,2019-12-31 10:37:18+00:00,"An encrypt hardware supporting SM4 algorithm, with SCA/FI attack immunity.",1,buzhonghua/SM4Encryptor,231072416,,SM4Encryptor,1275,0,2021-05-11 19:26:11+00:00,[],None
235,https://github.com/chriskara98/tictactoe.git,2019-11-19 20:10:30+00:00,tictactoe in system verilog,0,chriskara98/tictactoe,222780451,SystemVerilog,tictactoe,2,0,2019-11-20 18:10:26+00:00,[],None
236,https://github.com/arkhadem/BISC_MVM.git,2019-11-17 18:25:42+00:00,,0,arkhadem/BISC_MVM,222292731,SystemVerilog,BISC_MVM,380,0,2020-01-07 03:54:22+00:00,[],None
237,https://github.com/H-S-S-11/basic-uart-transciever.git,2020-01-18 12:54:28+00:00,A uart reciever and transmitter microcontroller peripheral created for end of semester 1 design exercise for practice,0,H-S-S-11/basic-uart-transciever,234734534,SystemVerilog,basic-uart-transciever,18,0,2020-01-18 12:58:05+00:00,[],https://api.github.com/licenses/gpl-3.0
238,https://github.com/egeturan/step_motor_verilog.git,2020-01-21 11:36:56+00:00,This is simple step motor implementation using Verilog,0,egeturan/step_motor_verilog,235328051,SystemVerilog,step_motor_verilog,144,0,2020-01-21 11:38:31+00:00,[],https://api.github.com/licenses/mit
239,https://github.com/egeturan/binary_multiplier.git,2020-01-21 11:39:54+00:00,This isverilog implementation of binary multiplier,0,egeturan/binary_multiplier,235328593,SystemVerilog,binary_multiplier,1356,0,2020-01-21 11:41:43+00:00,[],https://api.github.com/licenses/mit
240,https://github.com/Tennsoku/ECE342.git,2020-02-13 21:15:26+00:00,,0,Tennsoku/ECE342,240363211,SystemVerilog,ECE342,4,0,2020-02-13 21:23:57+00:00,[],None
241,https://github.com/enforcedvalid/simkit.git,2020-02-11 12:31:46+00:00,A library of utilities for hardware simulation.,1,enforcedvalid/simkit,239757120,SystemVerilog,simkit,343,0,2020-04-16 13:12:05+00:00,[],https://api.github.com/licenses/apache-2.0
242,https://github.com/bwitherspoon/bandit.git,2019-11-01 13:35:26+00:00,A simple hardware solution to the multi-arm bandit problem.,0,bwitherspoon/bandit,218991697,SystemVerilog,bandit,25,0,2024-01-28 18:54:51+00:00,[],None
243,https://github.com/onesmallskipforman/KeyScan.git,2019-10-04 17:59:02+00:00,,0,onesmallskipforman/KeyScan,212873909,SystemVerilog,KeyScan,612,0,2019-10-07 00:16:06+00:00,[],None
244,https://github.com/SamuelRiedel/accelerator.git,2019-10-11 11:45:47+00:00,,0,SamuelRiedel/accelerator,214421960,SystemVerilog,accelerator,3,0,2019-10-11 11:46:27+00:00,[],None
245,https://github.com/saurabhgplus/AXI-4.git,2019-10-31 05:22:05+00:00,,0,saurabhgplus/AXI-4,218690194,SystemVerilog,AXI-4,1,0,2019-10-31 05:46:29+00:00,[],None
246,https://github.com/tejakunchavenkata/sverilogOOPS.git,2019-10-31 06:34:19+00:00,,0,tejakunchavenkata/sverilogOOPS,218699916,SystemVerilog,sverilogOOPS,3,0,2021-05-06 03:53:18+00:00,[],None
247,https://github.com/BalajSaleem/Pipelined-Mips-Processor.git,2019-10-01 16:56:41+00:00,"An implementation of Pipelined MIPS processor, for parallel instruction execution. Using 32 registers and multiple components for computation.",0,BalajSaleem/Pipelined-Mips-Processor,212151018,SystemVerilog,Pipelined-Mips-Processor,375,0,2020-03-09 20:24:26+00:00,[],None
248,https://github.com/KelvinVale/Codigo_Base_UVM_Somador_8_bits.git,2019-10-29 20:01:01+00:00,,0,KelvinVale/Codigo_Base_UVM_Somador_8_bits,218372980,SystemVerilog,Codigo_Base_UVM_Somador_8_bits,8,0,2019-10-29 20:04:30+00:00,[],None
249,https://github.com/Stirgamight/AES_decipher.git,2019-10-29 08:36:27+00:00,,0,Stirgamight/AES_decipher,218240057,SystemVerilog,AES_decipher,14,0,2022-08-04 11:49:43+00:00,[],None
250,https://github.com/abdulmannan1998/CS223-TermProject.git,2019-12-31 16:29:16+00:00,,0,abdulmannan1998/CS223-TermProject,231118046,SystemVerilog,CS223-TermProject,264,0,2020-01-02 17:34:10+00:00,[],None
251,https://github.com/JoseIuri/adder_multiple_comp.git,2020-01-08 11:27:24+00:00,This repository contains a simple testbench with multiples types of comparators.,0,JoseIuri/adder_multiple_comp,232548014,SystemVerilog,adder_multiple_comp,3724,0,2020-01-08 11:29:54+00:00,[],https://api.github.com/licenses/mit
252,https://github.com/milesdai/FPGA-RFID.git,2019-11-13 21:15:47+00:00,6.111 Final Project: RFID hacking on an FPGA,0,milesdai/FPGA-RFID,221553110,SystemVerilog,FPGA-RFID,18,0,2019-12-13 09:50:12+00:00,[],None
253,https://github.com/linussp/HighSpeed.git,2019-11-25 23:20:19+00:00,,0,linussp/HighSpeed,224059994,SystemVerilog,HighSpeed,83,0,2019-12-02 22:23:37+00:00,[],None
254,https://github.com/KelvinVale/uvm_mais_c_py_wrapper.git,2019-11-06 19:33:25+00:00,Refmod em alto nÃ­vel feito em Python.,1,KelvinVale/uvm_mais_c_py_wrapper,220074662,SystemVerilog,uvm_mais_c_py_wrapper,14,0,2019-11-06 19:37:04+00:00,[],None
255,https://github.com/resfzdfdz/FileTrans.git,2019-11-06 12:06:39+00:00,,0,resfzdfdz/FileTrans,219987806,SystemVerilog,FileTrans,1395,0,2020-09-04 14:18:40+00:00,[],None
256,https://github.com/chadthom7/lab_jtype.git,2019-12-03 21:46:57+00:00,,0,chadthom7/lab_jtype,225723042,SystemVerilog,lab_jtype,425,0,2019-12-03 23:02:16+00:00,[],None
257,https://github.com/sdonchez/ECE8448.git,2020-01-21 02:58:24+00:00,ECE 8448-001: Embedded Systems Design,0,sdonchez/ECE8448,235244009,SystemVerilog,ECE8448,213044,0,2023-01-28 14:12:44+00:00,[],None
258,https://github.com/chris-chu-7/computer.git,2019-11-11 00:10:26+00:00,Experimental Computer for ECE 252: Introduction to Computer Architecture ,0,chris-chu-7/computer,220869018,SystemVerilog,computer,740,0,2021-05-10 20:18:37+00:00,[],None
259,https://github.com/arkhadem/ESL.git,2019-11-22 15:06:28+00:00,,0,arkhadem/ESL,223427780,SystemVerilog,ESL,538,0,2020-01-07 03:53:13+00:00,[],None
260,https://github.com/Jragon/sv_cpu.git,2019-11-20 18:04:37+00:00,"Simple cpu from D1 project, soton year 1 electronic engineering",0,Jragon/sv_cpu,222997586,SystemVerilog,sv_cpu,8,0,2019-11-20 18:08:09+00:00,[],None
261,https://github.com/abhijiths94/Ebike.git,2020-02-08 23:31:42+00:00,Ebike controller,0,abhijiths94/Ebike,239219500,SystemVerilog,Ebike,7676,0,2020-02-08 23:47:29+00:00,[],https://api.github.com/licenses/gpl-3.0
262,https://github.com/TheAsianCow/ece3829_lab3.git,2020-02-12 22:41:31+00:00,,0,TheAsianCow/ece3829_lab3,240130374,SystemVerilog,ece3829_lab3,17728,0,2020-02-23 18:23:55+00:00,[],None
263,https://github.com/AustinFPGA/EducationalResources.git,2020-02-12 04:46:59+00:00,,0,AustinFPGA/EducationalResources,239929174,SystemVerilog,EducationalResources,7018,0,2020-07-14 03:04:54+00:00,[],None
264,https://github.com/evasilly/jtagBIST.git,2020-02-13 17:56:08+00:00,,0,evasilly/jtagBIST,240325771,SystemVerilog,jtagBIST,368,0,2020-03-27 16:09:51+00:00,[],None
265,https://github.com/hlpierce27/OTTERComplete.git,2019-11-27 23:42:00+00:00,,0,hlpierce27/OTTERComplete,224535300,SystemVerilog,OTTERComplete,23,0,2020-02-11 16:19:51+00:00,[],None
266,https://github.com/jerry-jho/ariane_local.git,2020-02-01 05:38:47+00:00,RTL of ariane risc-v cpu,0,jerry-jho/ariane_local,237568273,SystemVerilog,ariane_local,417,0,2020-02-10 01:23:02+00:00,[],https://api.github.com/licenses/gpl-3.0
267,https://github.com/AleksandarKomazec/Final-Thesis.git,2019-11-17 12:14:04+00:00,It's my final thesis,0,AleksandarKomazec/Final-Thesis,222242814,SystemVerilog,Final-Thesis,2216,0,2019-11-18 15:40:00+00:00,[],None
268,https://github.com/GeraGalindo/pipelineMicroProcessor.git,2019-11-18 23:32:16+00:00,System Verilog pipelined micro processor,0,GeraGalindo/pipelineMicroProcessor,222565429,SystemVerilog,pipelineMicroProcessor,455,0,2020-04-29 20:37:21+00:00,[],None
269,https://github.com/luckyganesh/hd_bootcamp.git,2019-12-11 06:41:53+00:00,,0,luckyganesh/hd_bootcamp,227295079,SystemVerilog,hd_bootcamp,19,0,2022-09-15 06:07:11+00:00,[],None
270,https://github.com/jayaramanrp/system-verilog.git,2020-01-21 14:37:16+00:00,simple system verilog files,0,jayaramanrp/system-verilog,235363508,SystemVerilog,system-verilog,7,0,2020-01-22 14:26:10+00:00,"['verilog-code', 'systemverilog', 'constraints']",None
271,https://github.com/adeemadil/CellularAutomata.git,2019-12-29 20:00:41+00:00,This is a game based on Cellular automation,0,adeemadil/CellularAutomata,230797239,SystemVerilog,CellularAutomata,951,0,2020-01-20 21:15:24+00:00,[],None
272,https://github.com/tejakunchavenkata/utils.git,2019-10-11 14:02:28+00:00,General Linux utilities,0,tejakunchavenkata/utils,214451269,SystemVerilog,utils,97212,0,2020-04-25 13:42:23+00:00,[],None
273,https://github.com/newsatit/ECE551.git,2019-11-14 23:28:54+00:00,,0,newsatit/ECE551,221804952,SystemVerilog,ECE551,7092,0,2023-01-28 15:19:19+00:00,[],None
274,https://github.com/0806gcx/FPGAgame.git,2019-11-25 12:40:45+00:00,,0,0806gcx/FPGAgame,223945867,SystemVerilog,FPGAgame,1404,0,2019-11-25 12:45:01+00:00,[],None
275,https://github.com/qiweiii-git/qwi03_qwic51.git,2020-02-06 12:44:50+00:00,,0,qiweiii-git/qwi03_qwic51,238686985,SystemVerilog,qwi03_qwic51,2303,0,2020-02-06 12:55:23+00:00,[],None
276,https://github.com/jerry-jho/ariane_simenv.git,2020-02-01 11:42:22+00:00,A very fast simulation of ariane risc-v cpu ,1,jerry-jho/ariane_simenv,237606233,SystemVerilog,ariane_simenv,117,0,2020-02-12 06:54:34+00:00,[],https://api.github.com/licenses/gpl-3.0
277,https://github.com/TylerMaxwell0713/ELC2137Haygood.git,2020-01-14 20:24:00+00:00,,0,TylerMaxwell0713/ELC2137Haygood,233928644,SystemVerilog,ELC2137Haygood,18,0,2020-01-14 20:39:09+00:00,[],None
278,https://github.com/pavankrissh/Ripple-Carry-Adder.git,2019-10-11 15:49:48+00:00,This project is to implement the behavioral model  and verify the functionality of the ripple carry adder using System Verilog,0,pavankrissh/Ripple-Carry-Adder,214474997,SystemVerilog,Ripple-Carry-Adder,1,0,2019-10-11 16:09:35+00:00,[],None
279,https://github.com/jeanpaultarot/swerv.git,2019-10-15 10:44:39+00:00,Extensions for SweRV RISC-V CoreTM 1.3 from Western Digital,0,jeanpaultarot/swerv,215273869,SystemVerilog,swerv,3183,0,2019-12-19 15:00:33+00:00,[],https://api.github.com/licenses/apache-2.0
280,https://github.com/seban90/uvm.git,2020-01-18 07:03:35+00:00,uvm_environment,0,seban90/uvm,234695681,SystemVerilog,uvm,38,0,2020-08-27 00:13:41+00:00,[],None
281,https://github.com/artme-uni/Tasks.git,2020-01-30 05:13:07+00:00,Verilog / Labs,0,artme-uni/Tasks,237143915,SystemVerilog,Tasks,7,0,2020-01-30 06:24:50+00:00,[],None
282,https://github.com/loctran107/Tug-of-War-FPGA.git,2019-12-01 01:09:13+00:00,,0,loctran107/Tug-of-War-FPGA,225090112,SystemVerilog,Tug-of-War-FPGA,297,0,2019-12-01 01:11:28+00:00,[],None
283,https://github.com/ameer117/RISCV-Processor.git,2019-11-30 03:06:11+00:00,A pipelined RISC-V processor,0,ameer117/RISCV-Processor,224952204,SystemVerilog,RISCV-Processor,22,0,2019-11-30 03:07:28+00:00,[],None
284,https://github.com/laoleee/Learn_SystemVerilog.git,2019-11-03 11:12:53+00:00,,0,laoleee/Learn_SystemVerilog,219288537,SystemVerilog,Learn_SystemVerilog,6,0,2019-11-03 11:13:59+00:00,[],None
285,https://github.com/domazetov/UVM.git,2019-10-05 19:06:47+00:00,,0,domazetov/UVM,213056188,SystemVerilog,UVM,58,0,2019-10-15 03:35:00+00:00,[],None
286,https://github.com/SenaKorkut/Digital-Design-Project.git,2019-12-11 18:08:17+00:00,,0,SenaKorkut/Digital-Design-Project,227429879,SystemVerilog,Digital-Design-Project,469,0,2019-12-11 18:11:48+00:00,[],None
287,https://github.com/JohnMushatt/FPGA-based-VGA-Controller.git,2019-12-10 21:08:51+00:00,,0,JohnMushatt/FPGA-based-VGA-Controller,227216071,SystemVerilog,FPGA-based-VGA-Controller,1713,0,2019-12-16 07:23:51+00:00,[],None
288,https://github.com/jaywonger/cme435_project.git,2019-12-10 22:52:19+00:00,,0,jaywonger/cme435_project,227230775,SystemVerilog,cme435_project,74,0,2021-06-29 18:08:15+00:00,[],None
289,https://github.com/atsmith3/ece411.git,2019-12-05 01:25:28+00:00,,0,atsmith3/ece411,225989635,SystemVerilog,ece411,14740,0,2019-12-05 01:31:02+00:00,[],None
290,https://github.com/Chlorophytus/vi-exo.git,2020-01-12 15:22:52+00:00,Vi Exo Rasterizer,0,Chlorophytus/vi-exo,233413142,SystemVerilog,vi-exo,16,0,2020-01-20 21:02:47+00:00,[],https://api.github.com/licenses/mit
291,https://github.com/ghr12345/bianyiqi.git,2020-01-12 12:00:16+00:00,,0,ghr12345/bianyiqi,233385478,SystemVerilog,bianyiqi,8299,0,2021-02-17 10:48:39+00:00,[],None
292,https://github.com/zfling/uvm_test.git,2019-11-17 05:35:18+00:00,uvm vcs,0,zfling/uvm_test,222202326,SystemVerilog,uvm_test,2464,0,2019-11-17 13:27:37+00:00,[],None
293,https://github.com/usmolars/rv_ooo.git,2019-11-19 19:37:05+00:00,,0,usmolars/rv_ooo,222774645,SystemVerilog,rv_ooo,18,0,2019-11-19 22:13:50+00:00,[],None
294,https://github.com/AyanaMussabayeva/FPGA-Verilog.git,2019-10-21 09:13:48+00:00,Some circuits Verilog implementation for FPGA design ,0,AyanaMussabayeva/FPGA-Verilog,216526021,SystemVerilog,FPGA-Verilog,3,0,2019-10-21 09:15:25+00:00,[],None
295,https://github.com/vtorkalo/VerilogTestProject.git,2020-01-03 12:23:45+00:00,Test project for work with FPGA and Verilog,0,vtorkalo/VerilogTestProject,231583016,SystemVerilog,VerilogTestProject,106,0,2020-02-23 16:13:18+00:00,[],None
296,https://github.com/CPUEX2019-GROUP4/core.git,2019-11-12 06:22:55+00:00,ã³ã¢ä¿ã®ã³ã¼ãã§ã,0,CPUEX2019-GROUP4/core,221145276,SystemVerilog,core,710,0,2019-12-03 09:32:16+00:00,[],None
297,https://github.com/adhammamdouh/MIPS_Micro-Architecture.git,2019-12-23 01:41:39+00:00,MIPS Micro Architecture,0,adhammamdouh/MIPS_Micro-Architecture,229656320,SystemVerilog,MIPS_Micro-Architecture,683,0,2020-02-09 21:38:42+00:00,[],None
298,https://github.com/BobinShihJosh/ECE-469-Computer-Architecture.git,2019-10-22 23:16:04+00:00,,0,BobinShihJosh/ECE-469-Computer-Architecture,216926517,SystemVerilog,ECE-469-Computer-Architecture,14359,0,2020-02-10 07:31:04+00:00,[],None
299,https://github.com/rag1404/Magic-Square-.git,2019-11-04 06:34:59+00:00,Magic Square in System Verilog ,0,rag1404/Magic-Square-,219433421,SystemVerilog,Magic-Square-,6,0,2020-12-26 18:12:38+00:00,[],None
300,https://github.com/endroca/arm-processor.git,2019-11-26 21:44:27+00:00,,0,endroca/arm-processor,224291509,SystemVerilog,arm-processor,3074,0,2019-11-26 21:44:46+00:00,[],None
301,https://github.com/utkukalkanli/MIPS.git,2020-02-02 17:11:15+00:00,Implementation of the MIPS Processor with Pipelined Microarchitecture,0,utkukalkanli/MIPS,237805895,SystemVerilog,MIPS,337,0,2020-02-02 17:20:15+00:00,[],None
302,https://github.com/muaadh-hasan/Computer-Architecture-and-Organization.git,2020-02-05 00:21:21+00:00,SystemVerilog and Assembly language,0,muaadh-hasan/Computer-Architecture-and-Organization,238334937,SystemVerilog,Computer-Architecture-and-Organization,42531,0,2020-02-05 00:28:37+00:00,[],None
303,https://github.com/HaogeL/MIPSCPU.git,2020-01-27 08:16:01+00:00,Classic CPU pipeline implementation. ISA:  MIPS32Rel1,0,HaogeL/MIPSCPU,236445212,SystemVerilog,MIPSCPU,6086,0,2020-01-30 21:54:18+00:00,[],None
304,https://github.com/dudublad/ECE342.git,2020-01-20 22:37:19+00:00,,0,dudublad/ECE342,235212112,SystemVerilog,ECE342,12,0,2020-01-20 23:24:04+00:00,[],None
305,https://github.com/yxccxxx/NRM.git,2020-01-31 02:31:59+00:00,Naive RISC Machines,0,yxccxxx/NRM,237346570,SystemVerilog,NRM,3815,0,2021-09-05 06:06:35+00:00,[],None
306,https://github.com/ignalauret/ARMv8.git,2019-11-04 07:55:56+00:00,,0,ignalauret/ARMv8,219446546,SystemVerilog,ARMv8,8097,0,2019-11-20 04:46:51+00:00,[],None
307,https://github.com/mertepsileli/System-Verilog-Project.git,2019-10-23 15:49:03+00:00,,0,mertepsileli/System-Verilog-Project,217095695,SystemVerilog,System-Verilog-Project,774,0,2019-10-23 15:57:59+00:00,[],None
308,https://github.com/tonmoy18/tamarisc.git,2019-12-02 04:13:34+00:00,,0,tonmoy18/tamarisc,225283513,SystemVerilog,tamarisc,526,0,2020-03-26 15:14:51+00:00,[],https://api.github.com/licenses/mit
309,https://github.com/Jeffrey-Keyser/AudioEqualizer.git,2019-12-03 02:46:28+00:00,An Audio Equalizer created in System Verilog. Final Project for ECE 551,0,Jeffrey-Keyser/AudioEqualizer,225515737,SystemVerilog,AudioEqualizer,1065,0,2020-02-05 19:58:26+00:00,[],None
310,https://github.com/nishantingole92/RISC-V-RTPG.git,2019-10-15 04:51:57+00:00,,0,nishantingole92/RISC-V-RTPG,215209481,SystemVerilog,RISC-V-RTPG,5380,0,2019-10-15 09:21:38+00:00,[],None
311,https://github.com/sterrettm/ECE-271-Design-Project.git,2019-11-26 02:28:11+00:00,,1,sterrettm/ECE-271-Design-Project,224084618,SystemVerilog,ECE-271-Design-Project,60396,0,2019-12-07 06:28:20+00:00,[],None
312,https://github.com/wangyipengw1p/Verilog-SystemVerilog-Xamples.git,2019-12-25 06:59:06+00:00,A collection of useful modules for Verilog and Systemverilog,0,wangyipengw1p/Verilog-SystemVerilog-Xamples,230057377,SystemVerilog,Verilog-SystemVerilog-Xamples,2,0,2019-12-26 05:39:24+00:00,[],None
313,https://github.com/eschul07/EricSchulte-JustForFun.git,2020-01-01 00:11:10+00:00,A collection of personal projects I like to work on when I have spare time.,0,eschul07/EricSchulte-JustForFun,231158980,SystemVerilog,EricSchulte-JustForFun,44,0,2020-01-01 21:32:02+00:00,[],None
314,https://github.com/qzshi97/Ethernet_10g.git,2019-12-27 13:05:27+00:00,Ethernet_10g,0,qzshi97/Ethernet_10g,230445486,SystemVerilog,Ethernet_10g,53579,0,2019-12-27 13:26:16+00:00,[],None
315,https://github.com/EngineerNV/FPGA_Projects.git,2019-12-28 05:54:35+00:00,Here is sample work of the Digital Design projects I have done using Quartes for Synthesizing and ModelSim for Test Benches and Simulation on a FPGA Cadet Board ,0,EngineerNV/FPGA_Projects,230565534,SystemVerilog,FPGA_Projects,2456,0,2019-12-29 10:00:19+00:00,[],None
316,https://github.com/antushengcui/interlaken.git,2020-01-06 08:01:51+00:00,A communication protocol,0,antushengcui/interlaken,232052685,SystemVerilog,interlaken,23,0,2020-01-06 08:56:32+00:00,[],None
317,https://github.com/zarnitsaa/bit_population_counter.git,2019-11-06 00:26:44+00:00,,0,zarnitsaa/bit_population_counter,219876933,SystemVerilog,bit_population_counter,301,0,2020-04-05 10:10:01+00:00,[],None
318,https://github.com/Aimini/maips.git,2019-11-07 11:46:21+00:00,mipsr2 cpu with SystemVerilog,0,Aimini/maips,220224449,SystemVerilog,maips,1733,0,2019-11-16 10:33:38+00:00,[],None
319,https://github.com/Aye10032/PCDemo.git,2019-11-08 07:10:25+00:00,2019å¹´å¨å½å¤§å­¦çFPGAåæ°è®¾è®¡éè¯·èµç¸å³ç¨åº,0,Aye10032/PCDemo,220407966,SystemVerilog,PCDemo,112607,0,2020-11-28 08:24:20+00:00,[],None
320,https://github.com/chadthom7/lab_ri.git,2019-11-07 21:36:12+00:00,,0,chadthom7/lab_ri,220333284,SystemVerilog,lab_ri,537,0,2019-11-21 03:20:00+00:00,[],None
321,https://github.com/snyderth/LED_FPGA.git,2019-11-19 20:52:37+00:00,,0,snyderth/LED_FPGA,222787515,SystemVerilog,LED_FPGA,17,0,2019-11-19 20:54:32+00:00,[],None
322,https://github.com/arq19/pipelined-processor.git,2019-10-30 14:05:13+00:00,,0,arq19/pipelined-processor,218541465,SystemVerilog,pipelined-processor,1349,0,2019-11-08 20:21:24+00:00,[],None
323,https://github.com/freddyD77/Pipelined-SIMD-Unit.git,2020-01-13 18:44:13+00:00,4 stage pipelined processor,0,freddyD77/Pipelined-SIMD-Unit,233667626,SystemVerilog,Pipelined-SIMD-Unit,12,0,2020-01-14 17:31:40+00:00,[],None
324,https://github.com/LeoStaglia/FSQRT_BFLOAT16.git,2020-01-24 09:34:33+00:00,This is the repository for the Embedded Systems project 2019/20. The aim is to design an hardware unit able to compute the square root of a number given in BFloat16 representation standard by applying a variant of the Goldschmidt algorithm for the division.,0,LeoStaglia/FSQRT_BFLOAT16,235974440,SystemVerilog,FSQRT_BFLOAT16,938,0,2020-05-18 12:38:02+00:00,[],None
325,https://github.com/chinnikrishna/conveng1.git,2020-02-13 22:27:15+00:00,A very simple convolution engine,0,chinnikrishna/conveng1,240379134,SystemVerilog,conveng1,3,0,2020-02-14 06:17:07+00:00,[],None
326,https://github.com/TL-X-org/tlv_lib.git,2020-02-06 21:19:24+00:00,General-purpose TL-Verilog libraries.,2,TL-X-org/tlv_lib,238786823,SystemVerilog,tlv_lib,20,0,2022-11-01 21:12:59+00:00,[],https://api.github.com/licenses/bsd-3-clause
327,https://github.com/pearlswan/Five-Stage-Pipelined-CPU.git,2020-02-04 23:56:47+00:00,Implementation of five stage pipelined ARM CPU in system verilog,0,pearlswan/Five-Stage-Pipelined-CPU,238331816,SystemVerilog,Five-Stage-Pipelined-CPU,14,0,2020-02-05 00:04:07+00:00,[],None
328,https://github.com/GrantGsell/FPGA_Puzzle_Alarm_Clock.git,2020-02-04 17:50:27+00:00,Repo for FPGA based puzzle alarm clock,0,GrantGsell/FPGA_Puzzle_Alarm_Clock,238268681,SystemVerilog,FPGA_Puzzle_Alarm_Clock,89,0,2020-02-04 19:06:47+00:00,[],None
329,https://github.com/KelvinVale/wrapper_systemc_2_sv.git,2020-02-11 18:15:51+00:00,This code uses a SystemC and RTL block in the same top simulation file.,3,KelvinVale/wrapper_systemc_2_sv,239831932,SystemVerilog,wrapper_systemc_2_sv,4,0,2020-02-11 18:18:31+00:00,[],None
330,https://github.com/mdlemay/candy-dispenser-c10lp.git,2019-10-13 04:38:13+00:00,Candy dispenser powered by Intel(R) Cyclone(R) 10 LP FPGA Development Kit,0,mdlemay/candy-dispenser-c10lp,214761302,SystemVerilog,candy-dispenser-c10lp,10,0,2020-07-04 16:44:27+00:00,[],https://api.github.com/licenses/mit
331,https://github.com/srikumar25/yapp.git,2019-10-14 16:30:25+00:00,,0,srikumar25/yapp,215093329,SystemVerilog,yapp,117,0,2019-10-14 16:30:46+00:00,[],None
332,https://github.com/nguyenquanicd/Aes128.git,2019-10-03 14:53:59+00:00,AES-128 cipher/encrypt and decipher/decrypt,2,nguyenquanicd/Aes128,212606373,SystemVerilog,Aes128,26,0,2019-10-17 15:15:04+00:00,[],None
333,https://github.com/CPUEX2019-GROUP4/fpu.git,2019-10-08 08:34:16+00:00,,1,CPUEX2019-GROUP4/fpu,213589894,SystemVerilog,fpu,248,0,2019-12-10 07:17:35+00:00,[],None
334,https://github.com/SirMaximilian/Systolic-Array-Matrix-Multipler.git,2019-10-06 19:22:54+00:00,A Matrix Multipier implimneted on a Systolic Array,0,SirMaximilian/Systolic-Array-Matrix-Multipler,213229532,SystemVerilog,Systolic-Array-Matrix-Multipler,6,0,2021-12-07 18:44:16+00:00,[],None
335,https://github.com/AzianEquation/Embedded-Systems.git,2019-10-29 16:20:45+00:00,Bare metal C coding using an Altera FPGA and SystemVerilog hardware design,0,AzianEquation/Embedded-Systems,218331489,SystemVerilog,Embedded-Systems,9,0,2019-10-29 16:35:10+00:00,[],None
336,https://github.com/nogigen/EvacuationElevatorSystem.git,2019-10-27 15:45:11+00:00,Evacuation Elevator System,0,nogigen/EvacuationElevatorSystem,217877517,SystemVerilog,EvacuationElevatorSystem,28,0,2019-10-27 15:50:13+00:00,[],None
337,https://github.com/nimish15shah/DDIS_2019.git,2019-11-01 10:11:39+00:00,Repository for exercise sessions of DDIS course 2019-2020,0,nimish15shah/DDIS_2019,218961923,SystemVerilog,DDIS_2019,2,0,2019-11-01 12:29:55+00:00,[],None
338,https://github.com/vvan7/extra-credit-project-cpu-design-in-SystemVerilog-.git,2020-02-03 20:40:47+00:00,extra credit project for computer architecture class,0,vvan7/extra-credit-project-cpu-design-in-SystemVerilog-,238057667,SystemVerilog,extra-credit-project-cpu-design-in-SystemVerilog-,3,0,2022-07-17 06:10:28+00:00,[],None
339,https://github.com/rsgc-bagga-p/ECE342-Lab.git,2020-02-08 02:36:28+00:00,ECE342 Computer Hardware Lab Work,0,rsgc-bagga-p/ECE342-Lab,239058009,,ECE342-Lab,2445,0,2021-01-18 02:50:41+00:00,[],None
340,https://github.com/HelenShu/CSE141L.git,2019-10-24 18:21:52+00:00,,0,HelenShu/CSE141L,217365906,SystemVerilog,CSE141L,56,0,2019-10-24 18:24:21+00:00,[],None
341,https://github.com/wangyipengw1p/diff_NN_demo.git,2019-11-27 15:12:06+00:00,,0,wangyipengw1p/diff_NN_demo,224457659,SystemVerilog,diff_NN_demo,510,0,2020-03-25 15:26:14+00:00,[],None
342,https://github.com/itoooo/TD4.git,2019-11-29 08:01:33+00:00,Verilog implementation for TD4,0,itoooo/TD4,224805627,SystemVerilog,TD4,3,0,2019-11-29 08:04:56+00:00,[],None
343,https://github.com/toms74209200/systemverilog_package_sample.git,2020-01-09 06:39:01+00:00,SystemVerilog testbench package sample,0,toms74209200/systemverilog_package_sample,232740357,SystemVerilog,systemverilog_package_sample,2,0,2020-01-09 06:39:50+00:00,[],https://api.github.com/licenses/mit
344,https://github.com/snagiri/CSE240D_proj.git,2019-12-03 22:44:55+00:00,,1,snagiri/CSE240D_proj,225731857,SystemVerilog,CSE240D_proj,23,0,2019-12-14 06:19:11+00:00,[],None
345,https://github.com/melt-umn/ableC-tutorials.git,2019-12-01 00:24:28+00:00,Tutorial examples and explanations for ableC,0,melt-umn/ableC-tutorials,225086979,SystemVerilog,ableC-tutorials,92,0,2022-01-19 02:28:16+00:00,[],https://api.github.com/licenses/lgpl-3.0
346,https://github.com/ohares0/Final-Project-Digital-Systems.git,2019-12-20 19:15:55+00:00,,0,ohares0/Final-Project-Digital-Systems,229322633,SystemVerilog,Final-Project-Digital-Systems,12,0,2019-12-20 19:17:05+00:00,[],None
347,https://github.com/pestalella/MyLittleProcessor.git,2019-12-27 11:31:13+00:00,,0,pestalella/MyLittleProcessor,230432392,SystemVerilog,MyLittleProcessor,347,0,2022-01-02 11:28:07+00:00,[],None
348,https://github.com/gilad29/Otter_cpe_333.git,2020-01-23 19:12:24+00:00,,0,gilad29/Otter_cpe_333,235867129,SystemVerilog,Otter_cpe_333,35,0,2020-01-23 22:22:20+00:00,[],None
349,https://github.com/ndevrio/isc_micarray.git,2019-11-19 16:32:43+00:00,Microphone array project for EECS 473 and ISC Lab,0,ndevrio/isc_micarray,222741135,SystemVerilog,isc_micarray,125099,0,2019-12-11 04:52:18+00:00,[],None
350,https://github.com/r8prasad/InterviewTasks.git,2019-11-11 17:23:35+00:00,,0,r8prasad/InterviewTasks,221033254,SystemVerilog,InterviewTasks,14,0,2019-11-11 17:39:34+00:00,[],None
351,https://github.com/ahmed-dardery/MIPS_Micro-Architecture.git,2020-02-09 21:31:34+00:00,MIPS Micro Architecture,0,ahmed-dardery/MIPS_Micro-Architecture,239377489,,MIPS_Micro-Architecture,683,0,2020-02-09 21:47:58+00:00,[],None
352,https://github.com/PacoReinaCampo/SoC-OR1K.git,2020-02-11 02:56:44+00:00,System on Chip with OpenRISC-32 / OpenRISC-64,1,PacoReinaCampo/SoC-OR1K,239662908,SystemVerilog,SoC-OR1K,28620,0,2023-03-31 16:25:50+00:00,"['openrisc', 'misd', 'simd', 'soc']",https://api.github.com/licenses/mit
353,https://github.com/victormanu/ControladorVGA.git,2019-10-01 03:58:25+00:00,Controlador de VGA,0,victormanu/ControladorVGA,212008990,SystemVerilog,ControladorVGA,12889,0,2019-11-13 03:06:41+00:00,[],None
354,https://github.com/jryebread/testReal.git,2019-10-12 03:04:15+00:00,,1,jryebread/testReal,214567914,SystemVerilog,testReal,9,0,2019-10-12 03:05:06+00:00,[],None
355,https://github.com/Lenv12138/FPGA_Contest.git,2019-10-04 02:23:31+00:00,,0,Lenv12138/FPGA_Contest,212721017,SystemVerilog,FPGA_Contest,5338,0,2019-10-13 15:44:08+00:00,[],None
356,https://github.com/KelvinVale/Ral_Candy_Lovers.git,2019-10-23 13:48:01+00:00,,0,KelvinVale/Ral_Candy_Lovers,217068772,SystemVerilog,Ral_Candy_Lovers,10,0,2019-10-23 14:06:16+00:00,[],None
357,https://github.com/pvlkhm/verilog.git,2019-10-04 21:15:35+00:00,Verilog / SystemVerilog,0,pvlkhm/verilog,212903548,SystemVerilog,verilog,80,0,2021-05-29 18:43:09+00:00,[],None
358,https://github.com/nyakuo/risc-v_nyakuo-core.git,2019-10-15 15:30:24+00:00,RISC-V ã® CPU ãèªä½ãã¦ãããã,0,nyakuo/risc-v_nyakuo-core,215333432,SystemVerilog,risc-v_nyakuo-core,22,0,2019-12-09 11:28:56+00:00,[],None
359,https://github.com/xinyug2/FPGA_Verilog-Projects.git,2019-11-22 00:36:09+00:00,verilog projects,0,xinyug2/FPGA_Verilog-Projects,223291533,SystemVerilog,FPGA_Verilog-Projects,16897,0,2020-10-06 21:37:45+00:00,[],None
360,https://github.com/nekiicheb/fpga_solution_of_test_assignment.git,2020-01-07 16:46:30+00:00,A solution of test assignment from company,0,nekiicheb/fpga_solution_of_test_assignment,232370587,SystemVerilog,fpga_solution_of_test_assignment,485,0,2020-01-07 19:19:20+00:00,"['systemverilog', 'quartus', 'questasim']",None
361,https://github.com/Kartikaeya/Verilog-Stopwatch.git,2019-10-26 09:45:16+00:00,Structural code for Stopwatch in Verilog HDL,1,Kartikaeya/Verilog-Stopwatch,217687990,SystemVerilog,Verilog-Stopwatch,20,0,2019-10-26 10:38:31+00:00,[],None
362,https://github.com/gsaied/gp2020.git,2019-10-25 08:16:42+00:00,,0,gsaied/gp2020,217485942,SystemVerilog,gp2020,722751,0,2021-08-25 15:49:19+00:00,[],None
363,https://github.com/concavegit/elements.git,2020-01-13 12:09:02+00:00,Various explorations of computer architecture,0,concavegit/elements,233587165,SystemVerilog,elements,57,0,2020-01-13 12:10:15+00:00,[],None
364,https://github.com/umityigitbsrn/cs223-cellular-automata-project.git,2020-01-19 23:33:29+00:00,,0,umityigitbsrn/cs223-cellular-automata-project,234983884,SystemVerilog,cs223-cellular-automata-project,3467,0,2023-05-26 00:24:55+00:00,[],None
365,https://github.com/Chlorophytus/leopard-psg.git,2019-12-19 22:54:19+00:00,Sample-based sound generator,0,Chlorophytus/leopard-psg,229151498,SystemVerilog,leopard-psg,5,0,2019-12-20 07:51:41+00:00,[],https://api.github.com/licenses/mit
366,https://github.com/XunZhiyang/RISC-V-CPU.git,2019-11-30 13:27:37+00:00,A RISCV CPU for course Computer Architecture 2019,0,XunZhiyang/RISC-V-CPU,225016424,SystemVerilog,RISC-V-CPU,9325,0,2021-07-06 10:15:51+00:00,[],None
367,https://github.com/hjeong13/ECE411_Processor.git,2019-12-13 03:25:26+00:00,,0,hjeong13/ECE411_Processor,227747510,SystemVerilog,ECE411_Processor,711,0,2019-12-13 03:25:49+00:00,[],None
368,https://github.com/davidchen6/uvm_apb_sram.git,2019-12-13 10:17:33+00:00,,1,davidchen6/uvm_apb_sram,227812581,SystemVerilog,uvm_apb_sram,479,0,2020-12-22 01:29:59+00:00,[],None
369,https://github.com/Scrawach/Day-of-year-calc.git,2020-01-25 19:38:27+00:00,This is my realization of day of year calculator without divide blocks. Only combinational logic.,0,Scrawach/Day-of-year-calc,236219932,SystemVerilog,Day-of-year-calc,8,0,2023-04-12 06:43:35+00:00,['rtl'],None
370,https://github.com/OmarSha3rawy/ALU-project.git,2020-02-11 04:04:07+00:00,As a part of Si-vision Digital verification interview process,0,OmarSha3rawy/ALU-project,239672450,SystemVerilog,ALU-project,1302,0,2020-02-12 02:54:44+00:00,[],None
371,https://github.com/adelmeleka/mips_pipeline.git,2020-02-07 11:30:50+00:00,Check 'Details.pdf' for Full description,0,adelmeleka/mips_pipeline,238906935,SystemVerilog,mips_pipeline,886,0,2020-02-07 11:32:05+00:00,[],None
372,https://github.com/alfredangeline/Project-GS.git,2020-02-02 04:17:49+00:00,,0,alfredangeline/Project-GS,237717184,SystemVerilog,Project-GS,41714,0,2020-02-02 04:47:45+00:00,[],None
373,https://github.com/anepom3/ece385git.git,2020-02-10 05:17:04+00:00,,0,anepom3/ece385git,239433385,SystemVerilog,ece385git,40306,0,2020-05-05 07:17:21+00:00,[],None
374,https://github.com/AnnaDarda/Integrated-Circuits-3rd-Lab.git,2019-11-17 20:08:52+00:00,,0,AnnaDarda/Integrated-Circuits-3rd-Lab,222305286,SystemVerilog,Integrated-Circuits-3rd-Lab,1,0,2023-08-23 13:14:10+00:00,[],None
375,https://github.com/talhasen123/Pipeline-Simulator.git,2019-11-08 08:08:15+00:00,A pipeline simulator made in SystemVerilog which supports the basic assembly instructions while adding couple new ones.,0,talhasen123/Pipeline-Simulator,220417880,SystemVerilog,Pipeline-Simulator,16,0,2019-11-08 08:19:39+00:00,[],None
376,https://github.com/107321021/final.git,2020-01-10 06:17:12+00:00,,0,107321021/final,232979236,SystemVerilog,final,21680,0,2020-01-10 06:47:18+00:00,[],None
377,https://github.com/IsaiahGrace/TIS-100.git,2020-01-10 18:58:24+00:00,A simple implementation of the TIS-100 architecture from the video game by Zachtronics,0,IsaiahGrace/TIS-100,233111862,SystemVerilog,TIS-100,11,0,2020-01-10 23:31:36+00:00,[],None
378,https://github.com/mhamurcu/Basic-Computer.git,2020-02-02 08:50:12+00:00,"Implementation of a basic computer from mano's book on verilog, systemverilog",0,mhamurcu/Basic-Computer,237743176,SystemVerilog,Basic-Computer,5,0,2020-02-02 08:52:01+00:00,[],None
379,https://github.com/AlfonsoUSM/Alarm_clk.git,2019-10-18 13:37:49+00:00,,0,AlfonsoUSM/Alarm_clk,216032129,SystemVerilog,Alarm_clk,56,0,2020-02-24 19:32:51+00:00,[],None
380,https://github.com/sethrohrbach/ece571_hw1.git,2020-01-10 19:56:22+00:00,,0,sethrohrbach/ece571_hw1,233120627,SystemVerilog,ece571_hw1,1002,0,2020-01-14 00:50:28+00:00,[],None
381,https://github.com/bitglitcher/d16i.git,2020-01-15 12:04:02+00:00,Verilog D16i Core ,0,bitglitcher/d16i,234071650,SystemVerilog,d16i,42,0,2022-01-10 16:09:39+00:00,[],https://api.github.com/licenses/gpl-3.0
382,https://github.com/deanwhyone/18500-Capstone-S20.git,2020-01-16 02:44:50+00:00,Multiplayer Tetris on FPGAs,0,deanwhyone/18500-Capstone-S20,234219943,SystemVerilog,18500-Capstone-S20,5590,0,2020-05-11 15:43:32+00:00,[],https://api.github.com/licenses/gpl-3.0
383,https://github.com/ahmed-dardery/ALU-in-HDL.git,2019-11-22 22:49:05+00:00,ALU assignment for Computer Architecture course.,0,ahmed-dardery/ALU-in-HDL,223498961,SystemVerilog,ALU-in-HDL,613,0,2020-02-09 21:23:41+00:00,[],None
384,https://github.com/jackwma/Bresenham-s-line-algorithm.git,2019-12-19 04:37:34+00:00,Implementation of Bresenham's line algorithm,0,jackwma/Bresenham-s-line-algorithm,228975860,SystemVerilog,Bresenham-s-line-algorithm,3,0,2019-12-19 04:40:44+00:00,[],None
385,https://github.com/tazimmadre/vlsi.git,2019-12-22 05:36:54+00:00,,0,tazimmadre/vlsi,229523348,SystemVerilog,vlsi,5,0,2019-12-22 05:40:21+00:00,[],None
386,https://github.com/ethanahlquist/MyMCU.git,2020-02-09 02:36:38+00:00,,0,ethanahlquist/MyMCU,239235761,SystemVerilog,MyMCU,15,0,2020-02-11 00:00:33+00:00,[],None
387,https://github.com/JuniorMelndes/UVM_ambiente_registradores.git,2019-10-23 15:04:20+00:00,Ambiente de verificaÃ§Ã£o para a operaÃ§Ã£o entre dois registradores (100%),0,JuniorMelndes/UVM_ambiente_registradores,217086050,SystemVerilog,UVM_ambiente_registradores,26149,0,2021-05-26 23:25:30+00:00,[],None
388,https://github.com/Pedenite/Calculadora-Digital-com-Banco-de-Registradores.git,2019-12-10 16:40:38+00:00,Projeto final de Circuitos LÃ³gicos - UnB - 2019/1,0,Pedenite/Calculadora-Digital-com-Banco-de-Registradores,227168915,SystemVerilog,Calculadora-Digital-com-Banco-de-Registradores,3125,0,2019-12-10 16:54:23+00:00,[],None
389,https://github.com/michmart98/arbiter.git,2019-12-03 15:38:10+00:00,,0,michmart98/arbiter,225655431,SystemVerilog,arbiter,4,0,2019-12-03 15:38:58+00:00,[],None
390,https://github.com/Vincentzhang-dv/sv-add32.git,2019-12-31 07:37:03+00:00,This is simple example of add32 testbench,0,Vincentzhang-dv/sv-add32,231048310,SystemVerilog,sv-add32,21,0,2019-12-31 08:11:47+00:00,[],None
391,https://github.com/Szpila123/DigitalLogic_exercises.git,2019-11-13 11:36:08+00:00,Logic circuits written in system verilog,0,Szpila123/DigitalLogic_exercises,221444912,SystemVerilog,DigitalLogic_exercises,7,0,2023-01-28 13:39:21+00:00,[],None
392,https://github.com/whkkkkkkc/SystemVerilog.git,2019-11-15 05:35:34+00:00,labs for learning System Verilog,0,whkkkkkkc/SystemVerilog,221851533,SystemVerilog,SystemVerilog,5,0,2020-05-17 12:36:51+00:00,[],None
393,https://github.com/xiewenzhao/STP_DLA.git,2019-10-06 07:15:37+00:00,Wenzhao's code backup,0,xiewenzhao/STP_DLA,213124355,SystemVerilog,STP_DLA,29,0,2019-10-25 11:48:47+00:00,[],None
394,https://github.com/Alexz1008/CSE141L.git,2019-10-30 03:02:13+00:00,,0,Alexz1008/CSE141L,218431862,SystemVerilog,CSE141L,2311,0,2019-12-12 23:26:28+00:00,[],None
395,https://github.com/germancq/hdl_cores.git,2019-12-04 12:42:36+00:00,,0,germancq/hdl_cores,225864859,SystemVerilog,hdl_cores,19,0,2020-02-04 12:29:31+00:00,[],None
396,https://github.com/seymbra/help.git,2019-12-07 04:01:39+00:00,,0,seymbra/help,226452923,SystemVerilog,help,16,0,2019-12-07 04:18:09+00:00,[],None
397,https://github.com/Fater66/AHD_final-Projecg_yf1334.git,2019-11-14 19:02:08+00:00,,1,Fater66/AHD_final-Projecg_yf1334,221767286,SystemVerilog,AHD_final-Projecg_yf1334,4217,0,2019-12-10 21:28:19+00:00,[],None
398,https://github.com/Thiagoct/uvm_alu.git,2019-12-08 20:41:49+00:00,,1,Thiagoct/uvm_alu,226728666,SystemVerilog,uvm_alu,25,0,2019-12-15 17:54:19+00:00,[],https://api.github.com/licenses/mit
399,https://github.com/skudari/CSE141L.git,2019-11-23 21:31:16+00:00,,0,skudari/CSE141L,223655764,SystemVerilog,CSE141L,50,0,2019-12-11 18:54:28+00:00,[],None
400,https://github.com/EmiSancho/PS2-Driver.git,2019-11-20 01:23:23+00:00,,0,EmiSancho/PS2-Driver,222823445,SystemVerilog,PS2-Driver,2,0,2019-11-22 01:40:09+00:00,[],None
401,https://github.com/sdanthinne/OTTER_Pipeline.git,2019-11-20 19:39:45+00:00,it is now pipelined. Verilog source only.,0,sdanthinne/OTTER_Pipeline,223013457,SystemVerilog,OTTER_Pipeline,11709,0,2019-12-06 21:58:44+00:00,[],None
402,https://github.com/liutongxue123/ubuntu_git_test.git,2020-01-02 15:12:32+00:00,,0,liutongxue123/ubuntu_git_test,231405998,SystemVerilog,ubuntu_git_test,0,0,2020-01-02 15:16:07+00:00,[],None
403,https://github.com/alirezabayatmk/Simple_CPU.git,2019-12-28 09:12:15+00:00,,0,alirezabayatmk/Simple_CPU,230586469,SystemVerilog,Simple_CPU,22,0,2020-01-05 09:56:22+00:00,[],None
404,https://github.com/liutongxue123/RISCV_SCA_NXP.git,2020-01-06 05:49:01+00:00,,0,liutongxue123/RISCV_SCA_NXP,232032974,SystemVerilog,RISCV_SCA_NXP,57,0,2020-01-06 06:05:05+00:00,[],None
405,https://github.com/transfer-learning/uart_ihex.git,2020-01-14 15:44:38+00:00,,0,transfer-learning/uart_ihex,233876029,SystemVerilog,uart_ihex,185,0,2020-01-15 19:50:13+00:00,[],None
406,https://github.com/Sean548/ece385FinalProject.git,2019-11-24 20:21:16+00:00,First level of mario written in system verilog,0,Sean548/ece385FinalProject,223804691,SystemVerilog,ece385FinalProject,154,0,2022-11-10 00:38:53+00:00,[],None
407,https://github.com/michmart98/counter-ex5-integrated-circuit-.git,2019-11-13 09:33:59+00:00,,0,michmart98/counter-ex5-integrated-circuit-,221422514,SystemVerilog,counter-ex5-integrated-circuit-,1,0,2019-11-20 12:52:09+00:00,[],None
408,https://github.com/anushahkandula/ece385.git,2020-02-06 19:56:22+00:00,,0,anushahkandula/ece385,238772343,SystemVerilog,ece385,44,0,2020-03-04 05:09:50+00:00,[],None
409,https://github.com/hope0414/ECE745_FINAL.git,2020-02-13 03:45:06+00:00,,0,hope0414/ECE745_FINAL,240170945,SystemVerilog,ECE745_FINAL,23,0,2020-02-13 03:47:53+00:00,[],None
410,https://github.com/hope0414/UVM.git,2020-02-13 03:39:45+00:00,,0,hope0414/UVM,240170267,SystemVerilog,UVM,50,0,2020-02-13 03:44:08+00:00,[],None
411,https://github.com/shouyuOC/ThxProcessor.git,2019-11-21 17:51:41+00:00,æè¬ããªããCPUãå­¦ã¶,0,shouyuOC/ThxProcessor,223232049,SystemVerilog,ThxProcessor,10,0,2019-11-28 17:13:55+00:00,[],None
412,https://github.com/NosherwanA/UVM-Design-Verification.git,2019-10-27 16:45:38+00:00,UVM based verification of common RTL blocks,0,NosherwanA/UVM-Design-Verification,217885553,SystemVerilog,UVM-Design-Verification,13,0,2019-11-23 17:35:51+00:00,[],None
413,https://github.com/Dezzmeister/vector-multiplier.git,2019-10-07 03:29:04+00:00,Hardware design to multiply matrices (wip),0,Dezzmeister/vector-multiplier,213287360,SystemVerilog,vector-multiplier,22,0,2019-10-25 05:05:05+00:00,[],None
414,https://github.com/santigr17/VectorProcessor-Arqui2.git,2019-10-22 16:03:29+00:00,,1,santigr17/VectorProcessor-Arqui2,216854707,SystemVerilog,VectorProcessor-Arqui2,440,0,2019-10-25 10:14:13+00:00,[],None
415,https://github.com/liubryan4/eecs498-sw.git,2019-11-26 07:13:41+00:00,,0,liubryan4/eecs498-sw,224126434,SystemVerilog,eecs498-sw,3331,0,2019-11-27 06:17:55+00:00,[],None
416,https://github.com/GiovanniBru/ADDAC.git,2019-11-27 22:24:17+00:00,,0,GiovanniBru/ADDAC,224526980,SystemVerilog,ADDAC,655,0,2019-11-28 06:19:10+00:00,[],None
417,https://github.com/twentworth2/ECE551FinalProject.git,2019-12-06 16:15:17+00:00,,0,twentworth2/ECE551FinalProject,226366282,SystemVerilog,ECE551FinalProject,3798,0,2020-05-13 03:37:35+00:00,[],None
418,https://github.com/zhengruohuang/revolve.git,2019-12-25 04:09:33+00:00,Out-of-order RISC-V core,1,zhengruohuang/revolve,230039381,SystemVerilog,revolve,27,0,2019-12-31 22:20:20+00:00,[],https://api.github.com/licenses/bsd-2-clause
419,https://github.com/grant4001/Fibonacci_FPGA.git,2020-01-16 07:55:06+00:00,,0,grant4001/Fibonacci_FPGA,234265476,SystemVerilog,Fibonacci_FPGA,156,0,2020-01-16 08:03:02+00:00,[],None
420,https://github.com/RomanSablin/verilog-hex2dec.git,2020-02-10 15:05:04+00:00,"This module used for converting hex-data to ASCII-dec format. For print hex-values, for example over UART.",0,RomanSablin/verilog-hex2dec,239539658,SystemVerilog,verilog-hex2dec,57,0,2020-12-12 15:48:22+00:00,[],None
421,https://github.com/tamannarupani/ALUModule-UVMVerification.git,2019-12-13 18:45:20+00:00,UVM Verification of an ALU Module to learn and understand the basics of UVM,0,tamannarupani/ALUModule-UVMVerification,227901963,SystemVerilog,ALUModule-UVMVerification,6,0,2019-12-13 18:47:54+00:00,[],None
422,https://github.com/sthachils/sine_function.git,2019-12-02 21:38:58+00:00,Provides implementation of 16 decimal point accurate sine calculation of an angle. The value is counter-checked with Mathematica and C program.,0,sthachils/sine_function,225473733,SystemVerilog,sine_function,95,0,2019-12-02 22:20:34+00:00,[],None
423,https://github.com/thomaslenzi/cern.git,2020-01-24 13:52:52+00:00,,0,thomaslenzi/cern,236011588,SystemVerilog,cern,94746,0,2023-05-22 09:55:27+00:00,[],None
424,https://github.com/Scott30603/Guessing-Game1.git,2020-01-27 09:08:41+00:00,"Guessing#Game1: guess a random number in binary, you have infinite trials",0,Scott30603/Guessing-Game1,236453038,SystemVerilog,Guessing-Game1,20,0,2020-01-27 09:24:04+00:00,[],None
425,https://github.com/imphil/verilator-case.git,2019-10-03 19:08:14+00:00,,0,imphil/verilator-case,212658213,SystemVerilog,verilator-case,1,0,2019-10-04 09:27:06+00:00,[],None
426,https://github.com/arpanpalsingh3/Microsoft-Internship.git,2019-10-15 07:30:23+00:00,"A collection of all the work that I completed during my internship at Microsoft with System Verilog and FPGA's. The files are an assortment of exercises and assignments, which allowed me to gain a strong grasp of hardware programming. ",1,arpanpalsingh3/Microsoft-Internship,215235207,SystemVerilog,Microsoft-Internship,10,0,2021-03-24 22:17:46+00:00,[],None
427,https://github.com/amiralimi/mips_multicycle_cpu.git,2019-12-28 17:47:40+00:00,An implementation of a simple MIPS CPU in system verilog.,0,amiralimi/mips_multicycle_cpu,230643139,SystemVerilog,mips_multicycle_cpu,28,0,2020-01-04 09:33:53+00:00,[],None
428,https://github.com/carlosdon123/AD9250_test.git,2019-12-19 13:29:19+00:00,,0,carlosdon123/AD9250_test,229060468,SystemVerilog,AD9250_test,81167,0,2019-12-19 15:22:29+00:00,[],None
429,https://github.com/adhammamdouh/Floating-Point-Adder.git,2019-12-23 02:04:16+00:00,Floating Point Adder implemented using SystemVerilog. ,0,adhammamdouh/Floating-Point-Adder,229658960,SystemVerilog,Floating-Point-Adder,3,0,2019-12-23 02:10:10+00:00,[],None
430,https://github.com/Sara-Samer/Single-Cycle-MIPS-Processor.git,2019-12-27 22:41:17+00:00,,0,Sara-Samer/Single-Cycle-MIPS-Processor,230528106,SystemVerilog,Single-Cycle-MIPS-Processor,3,0,2019-12-27 22:46:37+00:00,[],None
431,https://github.com/marlls1989/hdl_examples.git,2019-12-27 23:59:00+00:00,,0,marlls1989/hdl_examples,230534825,SystemVerilog,hdl_examples,1,0,2019-12-28 00:36:20+00:00,[],None
432,https://github.com/wofanqiang/Tiger_Balm.git,2019-12-31 02:27:08+00:00,,1,wofanqiang/Tiger_Balm,231011385,SystemVerilog,Tiger_Balm,163,0,2021-06-13 09:23:59+00:00,[],None
433,https://github.com/george-hcc/uvm_alu.git,2019-10-22 00:53:05+00:00,Projeto de capacitaÃ§Ã£o em verificaÃ§Ã£o UVM.,0,george-hcc/uvm_alu,216692765,SystemVerilog,uvm_alu,7517,0,2019-11-22 17:48:47+00:00,[],https://api.github.com/licenses/mit
434,https://github.com/kquiros96/TicTacToe.git,2019-10-16 00:09:24+00:00,,0,kquiros96/TicTacToe,215419428,SystemVerilog,TicTacToe,14940,0,2019-10-17 21:17:51+00:00,[],None
435,https://github.com/jfoster19767/Random-Projects.git,2019-10-25 22:54:05+00:00,,0,jfoster19767/Random-Projects,217625728,SystemVerilog,Random-Projects,24,0,2021-10-11 01:06:07+00:00,[],None
436,https://github.com/Viniciusfn/Ambiente-UVM-para-ULA.git,2019-10-22 17:19:39+00:00,Ambiente UVM desenvolvido para verificaÃ§Ã£o de uma ULA,0,Viniciusfn/Ambiente-UVM-para-ULA,216869737,SystemVerilog,Ambiente-UVM-para-ULA,13718,0,2019-11-22 18:03:24+00:00,[],None
437,https://github.com/PrzemyslawDrwal/SoC_2019.git,2019-10-23 16:02:40+00:00,,0,PrzemyslawDrwal/SoC_2019,217098462,SystemVerilog,SoC_2019,2252,0,2019-10-23 16:18:57+00:00,[],None
438,https://github.com/NeM-T/hdl_practice.git,2019-10-21 14:04:17+00:00,,0,NeM-T/hdl_practice,216583282,SystemVerilog,hdl_practice,9,0,2019-11-28 13:41:07+00:00,[],None
439,https://github.com/RobsonOlv/CPUMips.git,2019-10-21 03:20:38+00:00,ImplementaÃ§Ã£o de uma arquitetura de processador do tipo MIPS utilizando SystemVerilog e VHDL.,1,RobsonOlv/CPUMips,216468924,SystemVerilog,CPUMips,13531,0,2019-10-21 03:48:04+00:00,[],None
440,https://github.com/EvgenyMuryshkin/Quokka.FloatCast.git,2019-11-06 10:08:49+00:00,HDL for floating cast operations,0,EvgenyMuryshkin/Quokka.FloatCast,219967388,SystemVerilog,Quokka.FloatCast,22,0,2019-11-06 10:27:32+00:00,[],None
441,https://github.com/wofanqiang/hardware_libs.git,2019-12-18 08:25:10+00:00,,0,wofanqiang/hardware_libs,228792790,SystemVerilog,hardware_libs,8,0,2019-12-29 02:40:29+00:00,[],None
442,https://github.com/Jordanb716/ece571.git,2020-01-12 17:48:17+00:00,,0,Jordanb716/ece571,233433348,SystemVerilog,ece571,984,0,2020-01-12 18:41:27+00:00,[],None
443,https://github.com/AlwaysSayingPleaseAndThankYou/ECE-324-h-w2.git,2020-01-18 23:18:01+00:00,,0,AlwaysSayingPleaseAndThankYou/ECE-324-h-w2,234811014,SystemVerilog,ECE-324-h-w2,89,0,2020-01-21 23:32:12+00:00,[],None
444,https://github.com/zwong15/Audio-Synthesizer-Instrument-Sampler.git,2020-01-09 20:37:49+00:00,,0,zwong15/Audio-Synthesizer-Instrument-Sampler,232900679,SystemVerilog,Audio-Synthesizer-Instrument-Sampler,2508,0,2020-01-09 20:41:30+00:00,[],None
445,https://github.com/Diego-Andrade/CPE233OTTER_Processor.git,2020-01-15 20:58:15+00:00,A simple OTTER processor implemented in SystemVerilog,0,Diego-Andrade/CPE233OTTER_Processor,234171944,SystemVerilog,CPE233OTTER_Processor,69,0,2023-03-16 09:51:44+00:00,[],None
446,https://github.com/finnderman/Portfolio.git,2019-10-03 16:57:34+00:00,Portfolio of my Projects,0,finnderman/Portfolio,212632429,SystemVerilog,Portfolio,173,0,2019-11-02 19:52:47+00:00,[],None
447,https://github.com/tasos-alex/Integrated-Circuits.git,2019-11-22 23:55:10+00:00,4th year class of ECE studies.,0,tasos-alex/Integrated-Circuits,223505349,SystemVerilog,Integrated-Circuits,29,0,2020-01-25 00:30:02+00:00,[],None
448,https://github.com/MaurizioCapra/SMAC-engine.git,2019-11-15 10:04:00+00:00,SMAC-engine complete version with variable parallelism and paper.,0,MaurizioCapra/SMAC-engine,221896592,SystemVerilog,SMAC-engine,132,0,2021-06-05 17:17:42+00:00,[],None
449,https://github.com/Sharkkii/Yokyo.git,2020-02-06 04:24:29+00:00,,0,Sharkkii/Yokyo,238606887,SystemVerilog,Yokyo,12,0,2020-02-26 11:02:33+00:00,[],None
450,https://github.com/mostafa115/mips32.git,2019-10-13 15:01:18+00:00,MIPS 32-bit single-cycle implementation.,1,mostafa115/mips32,214840036,,mips32,6767,0,2021-04-01 04:55:55+00:00,[],None
451,https://github.com/JoaoPi314/ULA_uvm.git,2019-10-23 13:14:27+00:00,,0,JoaoPi314/ULA_uvm,217061221,SystemVerilog,ULA_uvm,51109,0,2021-09-08 23:14:24+00:00,[],None
452,https://github.com/MengDeDee/WEF.git,2019-10-22 09:38:11+00:00,,0,MengDeDee/WEF,216776626,SystemVerilog,WEF,14,0,2020-01-15 01:36:08+00:00,[],None
453,https://github.com/tsg3/TicTacToe.git,2019-10-24 06:47:28+00:00,,0,tsg3/TicTacToe,217230757,SystemVerilog,TicTacToe,9844,0,2019-10-24 06:50:27+00:00,[],None
454,https://github.com/YuunqiLiu/lyq_axi_driver.git,2019-10-15 02:02:57+00:00,,0,YuunqiLiu/lyq_axi_driver,215183773,SystemVerilog,lyq_axi_driver,1835,0,2020-07-17 03:19:00+00:00,[],None
455,https://github.com/ignperez-udec/CeNN-SystemVerilog.git,2019-10-09 15:52:17+00:00,Codes in SystemVerilog for CeNN hardware implementation on FPGA,1,ignperez-udec/CeNN-SystemVerilog,213960511,SystemVerilog,CeNN-SystemVerilog,177,0,2019-10-10 16:22:10+00:00,[],None
456,https://github.com/vinaypatil123/AXI4-Protocol-handshake-realization.git,2019-10-07 18:11:38+00:00,This is a code written in systemverilog using UVM to implement the handshake in AMBA AXI4 Protocol,0,vinaypatil123/AXI4-Protocol-handshake-realization,213453812,SystemVerilog,AXI4-Protocol-handshake-realization,5,0,2019-10-07 18:15:34+00:00,[],None
457,https://github.com/melt-umn/ableC-attribute-grammars.git,2019-12-02 00:46:43+00:00,Extension to ableC providing features for attribute grammar-style computation on algebraic data types,0,melt-umn/ableC-attribute-grammars,225254406,SystemVerilog,ableC-attribute-grammars,11,0,2023-07-31 18:43:04+00:00,[],https://api.github.com/licenses/lgpl-3.0
458,https://github.com/Dmitriy0111/my_periph.git,2019-12-04 12:19:51+00:00,,0,Dmitriy0111/my_periph,225860471,SystemVerilog,my_periph,262,0,2021-02-19 13:03:26+00:00,[],https://api.github.com/licenses/apache-2.0
459,https://github.com/Jhon2Black1/opentitan-private.git,2020-01-07 20:49:48+00:00,OpenTitan project repository,0,Jhon2Black1/opentitan-private,232414738,,opentitan-private,6296,0,2020-01-16 21:40:52+00:00,[],https://api.github.com/licenses/apache-2.0
460,https://github.com/parkjonguk/Systemverilog.git,2020-01-03 06:26:31+00:00,,0,parkjonguk/Systemverilog,231526312,SystemVerilog,Systemverilog,13,0,2020-01-03 08:05:52+00:00,[],None
461,https://github.com/gilad29/cpe333.git,2020-01-23 05:23:56+00:00,,0,gilad29/cpe333,235728766,SystemVerilog,cpe333,29,0,2020-01-23 09:05:46+00:00,[],None
462,https://github.com/rarysson/SAP-1.git,2020-02-04 17:45:31+00:00,ImplementaÃ§Ã£o do processador SAP-1,0,rarysson/SAP-1,238267669,SystemVerilog,SAP-1,6,0,2020-02-07 19:02:03+00:00,[],None
463,https://github.com/scott7950/uvm_practice.git,2019-11-22 15:06:08+00:00,,0,scott7950/uvm_practice,223427721,SystemVerilog,uvm_practice,31,0,2019-11-22 15:10:25+00:00,[],None
464,https://github.com/jigneshrs/uvm_randomSequences.git,2019-11-27 03:10:50+00:00,UVM Random sequnces using randomize function and constraints,0,jigneshrs/uvm_randomSequences,224333561,SystemVerilog,uvm_randomSequences,21,0,2019-11-27 03:15:47+00:00,[],None
465,https://github.com/Stefan1027/picoMIPS.git,2019-11-11 11:11:51+00:00,,0,Stefan1027/picoMIPS,220963504,SystemVerilog,picoMIPS,243,0,2019-11-11 11:13:20+00:00,[],None
466,https://github.com/hoffmanfpga/rFPGASim.git,2019-11-12 18:41:10+00:00,,0,hoffmanfpga/rFPGASim,221287091,SystemVerilog,rFPGASim,4,0,2019-11-12 18:49:22+00:00,[],None
467,https://github.com/UandersonSilva/VGA_Controller_SystemVerilog.git,2020-01-27 13:44:22+00:00,Um controlador VGA descrito em SysemVerilog,0,UandersonSilva/VGA_Controller_SystemVerilog,236499567,SystemVerilog,VGA_Controller_SystemVerilog,15134,0,2021-10-20 15:14:12+00:00,[],None
468,https://github.com/chahanCPU/computer2nd.git,2020-02-01 04:35:55+00:00,2nd that is,0,chahanCPU/computer2nd,237562294,SystemVerilog,computer2nd,1112,0,2020-02-24 19:32:43+00:00,[],None
469,https://github.com/sethrohrbach/ece571_hw3.git,2020-02-01 23:06:10+00:00,HW#3 for PSU ECE571,0,sethrohrbach/ece571_hw3,237690550,SystemVerilog,ece571_hw3,52,0,2020-02-02 23:47:44+00:00,[],None
470,https://github.com/YuvalMandel/sim1.git,2019-12-18 16:43:35+00:00,Daniel Fux and Yuval mandel sim1 excersize for digital systems,0,YuvalMandel/sim1,228882370,SystemVerilog,sim1,7,0,2019-12-18 16:46:36+00:00,[],None
471,https://github.com/staimy/Develop-Verilog-modules-to-have-three-8-bit-adders.git,2019-12-17 01:59:18+00:00,"The three adders operate in serial, one after another, to perform an addition of in1 + in2 + in3 + in4 (you can ignore carry bits). To save power, turn off any adder that is not in use, and this can be done by using external enable signals to register the necessary inputs and outputs of each adder. Synthesis (without area optimization) and simulate the design.",0,staimy/Develop-Verilog-modules-to-have-three-8-bit-adders,228511596,SystemVerilog,Develop-Verilog-modules-to-have-three-8-bit-adders,360,0,2019-12-17 02:04:57+00:00,['verilog'],None
472,https://github.com/lukericotta/FPGA-Segway.git,2020-01-15 20:48:48+00:00,Digital logic for a Segway-like device,0,lukericotta/FPGA-Segway,234170361,SystemVerilog,FPGA-Segway,56613,0,2020-02-07 16:22:14+00:00,[],None
473,https://github.com/hanhha/iCE40-HX8K-B-EVN_experiment.git,2020-01-10 14:28:40+00:00,Collection of expansion PCB designs and documents that I created when playing with this board ,0,hanhha/iCE40-HX8K-B-EVN_experiment,233064092,SystemVerilog,iCE40-HX8K-B-EVN_experiment,6031,0,2020-01-12 16:10:10+00:00,[],https://api.github.com/licenses/cc0-1.0
474,https://github.com/Khaled-Ismail/VLSI-Verification.git,2020-02-02 19:20:07+00:00,,0,Khaled-Ismail/VLSI-Verification,237823209,SystemVerilog,VLSI-Verification,27,0,2024-01-26 18:28:21+00:00,[],https://api.github.com/licenses/gpl-3.0
475,https://github.com/michaelperl/PULPenix_ceu.git,2019-10-09 16:28:08+00:00,Repository for future projects that want to use the CEU,2,michaelperl/PULPenix_ceu,213968308,SystemVerilog,PULPenix_ceu,9260,0,2019-10-23 18:03:23+00:00,[],None
476,https://github.com/rodrigo06/Digitales-Lab4.git,2019-10-17 18:41:33+00:00,,0,rodrigo06/Digitales-Lab4,215862117,SystemVerilog,Digitales-Lab4,119,0,2019-10-17 19:27:32+00:00,[],https://api.github.com/licenses/gpl-3.0
477,https://github.com/MukeshIyer/MEMORYUVM.git,2019-10-19 17:32:57+00:00,,0,MukeshIyer/MEMORYUVM,216245261,SystemVerilog,MEMORYUVM,5,0,2019-10-19 17:36:24+00:00,[],None
478,https://github.com/jigneshrs/uvm_message.git,2019-11-27 03:04:01+00:00,UVM messaging system working,0,jigneshrs/uvm_message,224332564,SystemVerilog,uvm_message,3137,0,2019-11-27 03:09:35+00:00,[],None
479,https://github.com/Naalunth/aoc_2019_02_verilog.git,2019-12-03 05:38:21+00:00,SystemVerilog experiment for this task: https://adventofcode.com/2019/day/2,0,Naalunth/aoc_2019_02_verilog,225539551,SystemVerilog,aoc_2019_02_verilog,14,0,2019-12-03 05:39:22+00:00,[],None
480,https://github.com/suehtamacv/mempool_cluster.git,2019-11-17 22:27:16+00:00,,1,suehtamacv/mempool_cluster,222320806,SystemVerilog,mempool_cluster,22,0,2019-11-19 15:17:38+00:00,[],None
481,https://github.com/firstfish1993/APB-UVM-Testbench.git,2019-11-17 18:34:08+00:00,APM UVM Testbench and DUT,0,firstfish1993/APB-UVM-Testbench,222293825,SystemVerilog,APB-UVM-Testbench,11,0,2019-11-17 18:46:12+00:00,[],None
482,https://github.com/Bob-Li-2020/asi.git,2020-01-05 04:45:45+00:00,,0,Bob-Li-2020/asi,231868558,SystemVerilog,asi,60,0,2020-01-07 06:45:06+00:00,[],None
483,https://github.com/mindful-ai/computer-organization.git,2020-01-08 02:36:21+00:00,,0,mindful-ai/computer-organization,232461392,SystemVerilog,computer-organization,20338,0,2020-01-08 05:35:55+00:00,[],None
484,https://github.com/rrwang97/FlappyBird.git,2019-11-25 20:57:57+00:00,,0,rrwang97/FlappyBird,224040156,SystemVerilog,FlappyBird,67,0,2019-12-04 19:35:07+00:00,[],None
485,https://github.com/Buraddo23/serial-interface-testbench.git,2019-11-05 14:51:44+00:00,,0,Buraddo23/serial-interface-testbench,219770319,SystemVerilog,serial-interface-testbench,23088,0,2023-07-14 20:48:58+00:00,[],None
486,https://github.com/ebertingomez/SoCFPGA_video_synchro.git,2019-11-08 03:48:01+00:00,,0,ebertingomez/SoCFPGA_video_synchro,220381944,SystemVerilog,SoCFPGA_video_synchro,8795,0,2019-11-08 03:49:45+00:00,[],None
487,https://github.com/chadthom7/lab_regfile.git,2019-11-04 17:47:55+00:00,,0,chadthom7/lab_regfile,219561666,SystemVerilog,lab_regfile,47,0,2019-11-05 04:11:09+00:00,[],None
488,https://github.com/zhangliming-gif/a.git,2019-12-23 12:09:15+00:00,,0,zhangliming-gif/a,229745273,SystemVerilog,a,443453,0,2020-01-16 09:29:23+00:00,[],https://api.github.com/licenses/apache-2.0
489,https://github.com/bustacab/Arqui2019.git,2019-11-01 14:00:46+00:00,,0,bustacab/Arqui2019,218996101,SystemVerilog,Arqui2019,6932,0,2019-11-06 18:34:17+00:00,[],None
490,https://github.com/nike-t/CSE_132L.git,2019-10-20 00:43:42+00:00,,0,nike-t/CSE_132L,216288290,SystemVerilog,CSE_132L,51408,0,2019-10-20 00:50:09+00:00,[],None
491,https://github.com/freddyD77/VerilogConvolutionGenerator.git,2020-01-08 21:28:35+00:00,C++ file that generates adjustable system verilog code that implements a 3 stage convolution network,0,freddyD77/VerilogConvolutionGenerator,232663488,SystemVerilog,VerilogConvolutionGenerator,299,0,2020-02-25 05:00:56+00:00,[],None
492,https://github.com/edmobe/TicTacToe.git,2019-10-03 02:26:11+00:00,A TicTacToe game developed in SystemVerilog with a VGA controller,0,edmobe/TicTacToe,212482258,SystemVerilog,TicTacToe,44788,0,2020-06-25 23:23:54+00:00,[],None
493,https://github.com/jackwadden/EECS-498-598-HW2.git,2019-10-03 18:24:08+00:00,,3,jackwadden/EECS-498-598-HW2,212649471,SystemVerilog,EECS-498-598-HW2,4,0,2019-10-07 20:26:25+00:00,[],None
494,https://github.com/Scrawach/Find-Max-Value.git,2020-01-28 19:12:23+00:00,Find max value from data flow.,0,Scrawach/Find-Max-Value,236818169,SystemVerilog,Find-Max-Value,5,0,2023-04-12 06:44:58+00:00,['rtl'],None
495,https://github.com/Mars773/justCTF2019.git,2019-12-22 19:20:08+00:00,Some writeups for justCTF2019,0,Mars773/justCTF2019,229618407,SystemVerilog,justCTF2019,780,0,2019-12-22 20:08:01+00:00,[],None
496,https://github.com/NiravJadav/async_FIFO.git,2020-01-20 05:58:35+00:00,rtl file of async_FIFO as per the sunbrust design ffile ,0,NiravJadav/async_FIFO,235029429,SystemVerilog,async_FIFO,9,0,2020-01-20 11:48:16+00:00,[],None
497,https://github.com/utkukalkanli/Smart-Evacuation-Elevator.git,2020-02-02 16:56:45+00:00,"Simulation of an evacuation elevator. The goal is to optimize the number of passengers served at the same time, the movement time of the elevators and the number of stops.",0,utkukalkanli/Smart-Evacuation-Elevator,237803914,SystemVerilog,Smart-Evacuation-Elevator,344,0,2020-02-02 17:03:42+00:00,[],None
498,https://github.com/Ben-Sheffer/6.S186.git,2020-01-28 15:52:08+00:00,,0,Ben-Sheffer/6.S186,236773543,,6.S186,15,0,2020-01-28 15:52:10+00:00,[],None
499,https://github.com/horten-229xxx/XXX.git,2020-01-31 20:18:25+00:00,XXX,0,horten-229xxx/XXX,237509229,SystemVerilog,XXX,16254,0,2020-01-31 20:20:10+00:00,[],https://api.github.com/licenses/mit
500,https://github.com/Framonti/ES_SquareRoot.git,2020-02-10 08:28:51+00:00,,1,Framonti/ES_SquareRoot,239462131,SystemVerilog,ES_SquareRoot,3302,0,2023-01-28 13:45:45+00:00,[],None
501,https://github.com/Popungs/DigitalDesign-CPU.git,2020-02-05 08:20:16+00:00,HDL Project for Advanced Digital Design Class,0,Popungs/DigitalDesign-CPU,238400617,SystemVerilog,DigitalDesign-CPU,5,0,2020-02-05 08:20:23+00:00,[],None
502,https://github.com/itsfrank/fpga-cci-interface-debug.git,2019-11-01 12:53:23+00:00,Simple AFU to debug a strange behaviour in the CCI QPI interface that causes the alm_full flag to go high when the workspace allocated is too large,0,itsfrank/fpga-cci-interface-debug,218984985,SystemVerilog,fpga-cci-interface-debug,61,0,2023-02-28 01:40:35+00:00,[],None
503,https://github.com/Waidhoferj/CPE-233-Project.git,2019-11-16 18:11:14+00:00,,0,Waidhoferj/CPE-233-Project,222140150,SystemVerilog,CPE-233-Project,123,0,2019-12-07 22:26:38+00:00,[],None
504,https://github.com/michmart98/tictactoe.git,2019-11-20 12:55:42+00:00,3rd lab circuits,0,michmart98/tictactoe,222937446,SystemVerilog,tictactoe,5,0,2019-11-21 14:30:28+00:00,[],None
505,https://github.com/ArbalestV/Purdue-Coursework.git,2019-10-28 01:25:28+00:00,Repository of Purdue coursework.,2,ArbalestV/Purdue-Coursework,217942111,,Purdue-Coursework,315098,0,2019-10-28 01:25:29+00:00,[],None
506,https://github.com/ehavugi/chasebot.git,2019-10-31 18:44:48+00:00,Chasebot Project,0,ehavugi/chasebot,218836578,SystemVerilog,chasebot,171783,0,2021-07-25 08:22:25+00:00,[],None
507,https://github.com/msmnafly/lycode.git,2019-10-23 01:52:55+00:00,Hardware Programming with verilog,0,msmnafly/lycode,216945387,SystemVerilog,lycode,5,0,2019-12-24 12:11:26+00:00,[],None
508,https://github.com/blacha98/FPGATron.git,2019-12-30 12:36:12+00:00,,0,blacha98/FPGATron,230913143,SystemVerilog,FPGATron,16,0,2020-01-08 17:37:39+00:00,[],None
509,https://github.com/rarysson/ULA.git,2019-12-25 23:15:03+00:00,ImplementaÃ§Ã£o de uma ULA - (Unidade LÃ³gica e AritmÃ©tica),0,rarysson/ULA,230163469,SystemVerilog,ULA,49,0,2019-12-25 23:16:08+00:00,[],None
510,https://github.com/shouyuOC/Adder-32bit-.git,2020-01-03 19:06:31+00:00,åå¼·ç¨,0,shouyuOC/Adder-32bit-,231648619,SystemVerilog,Adder-32bit-,4,0,2020-01-03 19:16:47+00:00,[],None
511,https://github.com/Dmitriy0111/dvl_sv.git,2019-12-25 11:41:24+00:00,,0,Dmitriy0111/dvl_sv,230094681,SystemVerilog,dvl_sv,198,0,2021-12-02 13:03:27+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/stephen-hannam/TCP_FSM_UVM.git,2020-01-11 04:39:01+00:00,TCP FSM using fizzim and verified using UVM/Easier-UVM for self-teaching purposes.,0,stephen-hannam/TCP_FSM_UVM,233176935,SystemVerilog,TCP_FSM_UVM,541,0,2023-04-14 00:29:58+00:00,[],None
513,https://github.com/melikearslan/Game-of-Nim.git,2020-01-18 07:59:16+00:00,CS223 - Digital Design Term Project,0,melikearslan/Game-of-Nim,234701172,SystemVerilog,Game-of-Nim,132,0,2021-01-23 19:07:16+00:00,[],None
514,https://github.com/kkiningh/libkw.git,2019-12-10 19:57:58+00:00,Utility library of SystemVerilog components,0,kkiningh/libkw,227204291,SystemVerilog,libkw,35,0,2019-12-10 20:00:00+00:00,[],https://api.github.com/licenses/apache-2.0
515,https://github.com/chrisdlg/simon_says_FPGA_SystemVerilog.git,2020-01-26 15:13:56+00:00,,0,chrisdlg/simon_says_FPGA_SystemVerilog,236329575,SystemVerilog,simon_says_FPGA_SystemVerilog,3825,0,2020-01-26 15:18:40+00:00,[],None
516,https://github.com/openverilog/basics.git,2020-01-15 07:26:06+00:00,,0,openverilog/basics,234022997,SystemVerilog,basics,3,0,2020-03-17 20:15:01+00:00,[],None
517,https://github.com/andreluisv/ProjetoHw.git,2019-10-02 12:38:12+00:00,,0,andreluisv/ProjetoHw,212338020,SystemVerilog,ProjetoHw,296060,0,2019-10-30 18:18:25+00:00,[],None
518,https://github.com/lmm3/RISC-V-Processor.git,2019-11-14 16:08:09+00:00,An implementation of the RISC-V multicycle processor with a small set of instructions. Made for the Hardware Infrastructure course (IF674),0,lmm3/RISC-V-Processor,221736961,SystemVerilog,RISC-V-Processor,13577,0,2019-11-14 16:13:37+00:00,[],None
519,https://github.com/tlietz/FPGA_Video_Game_2D_Shooter.git,2019-12-12 16:31:10+00:00,A 2D shooter on the Altera DE-2 115 board.,0,tlietz/FPGA_Video_Game_2D_Shooter,227650122,SystemVerilog,FPGA_Video_Game_2D_Shooter,88,0,2022-03-11 14:11:30+00:00,[],None
520,https://github.com/nonrational/fpga-dsd.git,2020-02-05 18:02:19+00:00,Learning Digital System Design with Field Programmable Gate Arrays,0,nonrational/fpga-dsd,238514961,SystemVerilog,fpga-dsd,27023,0,2020-05-17 17:40:34+00:00,[],None
521,https://github.com/TheAsianCow/ece3829_lab2.git,2020-01-28 19:02:06+00:00,,0,TheAsianCow/ece3829_lab2,236815702,SystemVerilog,ece3829_lab2,5291,0,2020-02-04 22:30:35+00:00,[],None
522,https://github.com/itsfrank/cl-builder.git,2019-11-20 19:59:23+00:00,A Systemverilog cache-line builder module,0,itsfrank/cl-builder,223016894,SystemVerilog,cl-builder,10,0,2019-11-25 03:50:26+00:00,[],None
523,https://github.com/Arsalan-M/CPE233.git,2019-10-13 02:01:33+00:00,8-bit RAT Architecture CPU,0,Arsalan-M/CPE233,214745639,SystemVerilog,CPE233,1246,0,2021-01-09 00:02:07+00:00,[],None
524,https://github.com/jigneshrs/uvm-alu.git,2019-10-01 23:47:18+00:00,ALU verification using UVM,2,jigneshrs/uvm-alu,212220456,SystemVerilog,uvm-alu,42,0,2019-11-27 02:59:09+00:00,[],None
525,https://github.com/pevkirill/burst_slave.git,2019-10-08 14:53:40+00:00,,0,pevkirill/burst_slave,213673090,SystemVerilog,burst_slave,5,0,2019-10-08 15:37:32+00:00,[],None
526,https://github.com/dmdang/ECE-337-ASIC-Design.git,2019-11-10 18:18:29+00:00,,0,dmdang/ECE-337-ASIC-Design,220830649,SystemVerilog,ECE-337-ASIC-Design,2350,0,2019-11-10 18:22:12+00:00,[],None
527,https://github.com/Diego-Andrade/CPE133MazeGame.git,2019-11-26 23:43:43+00:00,A maze game implemented on a BASYS 3 board with VGA out graphics and Keyboard input,0,Diego-Andrade/CPE133MazeGame,224306277,SystemVerilog,CPE133MazeGame,11285,0,2019-12-06 03:52:26+00:00,[],None
528,https://github.com/van-namdinh/rtl_sv.git,2019-11-21 13:25:41+00:00,code examples,0,van-namdinh/rtl_sv,223179805,SystemVerilog,rtl_sv,7,0,2019-11-21 13:30:46+00:00,[],None
529,https://github.com/iagotito/CodigosLOAC.git,2019-10-23 01:03:02+00:00,RepositÃ³rio para guardar os cÃ³digos da cadeira de LOAC.,0,iagotito/CodigosLOAC,216938318,SystemVerilog,CodigosLOAC,14,0,2021-09-16 15:56:30+00:00,[],None
530,https://github.com/nvsces/FPGA.git,2019-11-12 16:31:27+00:00,ÐÑÐ¾ÐµÐºÑ ÑÐ°ÑÑ Ð½Ð° ÐÐÐÐ¡,0,nvsces/FPGA,221263139,SystemVerilog,FPGA,32,0,2021-06-16 12:02:11+00:00,[],None
531,https://github.com/sqrlfirst/nnFPGA.git,2019-12-15 10:44:23+00:00,,1,sqrlfirst/nnFPGA,228167977,SystemVerilog,nnFPGA,9,0,2020-03-31 05:45:25+00:00,[],None
532,https://github.com/fuchangyun/SystemVerlog_learnning.git,2019-12-12 09:49:39+00:00,code about teh learnning of systemverlog,0,fuchangyun/SystemVerlog_learnning,227572705,SystemVerilog,SystemVerlog_learnning,442,0,2019-12-12 20:14:22+00:00,[],None
533,https://github.com/danielpoochai/DCLab-Final.git,2020-01-19 19:56:55+00:00,Bomb game implemented by system verilog and FPGA,0,danielpoochai/DCLab-Final,234956980,SystemVerilog,DCLab-Final,2357,0,2020-01-26 13:26:07+00:00,[],None
534,https://github.com/Fadi750/Fadi-Ibrahim.git,2019-10-28 17:19:20+00:00,,0,Fadi750/Fadi-Ibrahim,218104660,SystemVerilog,Fadi-Ibrahim,55,0,2020-09-24 16:54:19+00:00,[],None
535,https://github.com/pawarsumeet81/Simulation-of-LLC-Cache-using-SystemVerilog.git,2020-01-16 09:20:07+00:00,,0,pawarsumeet81/Simulation-of-LLC-Cache-using-SystemVerilog,234281522,SystemVerilog,Simulation-of-LLC-Cache-using-SystemVerilog,8,0,2020-01-16 09:28:48+00:00,[],None
536,https://github.com/cetola/TemperatureMonitor.git,2020-01-19 22:23:41+00:00,A simple and educational temperature monitor,0,cetola/TemperatureMonitor,234977024,SystemVerilog,TemperatureMonitor,49,0,2023-09-20 17:55:33+00:00,[],https://api.github.com/licenses/mit
537,https://github.com/andreab98/6.111_ddr.git,2019-11-22 21:44:14+00:00,6.111 final project,0,andreab98/6.111_ddr,223491478,SystemVerilog,6.111_ddr,354,0,2019-12-13 17:14:43+00:00,[],None
538,https://github.com/StevenMcLeod/z80_system.git,2020-02-01 04:25:12+00:00,Verilog Implementation of a z80 system,0,StevenMcLeod/z80_system,237561319,SystemVerilog,z80_system,1131,0,2020-03-03 20:41:13+00:00,[],None
539,https://github.com/Peppar/ahdl-unittest.git,2020-01-07 20:39:58+00:00,Unit test examples for ActiveHDL,0,Peppar/ahdl-unittest,232413065,SystemVerilog,ahdl-unittest,21,0,2020-01-07 21:11:25+00:00,[],None
540,https://github.com/parkjonguk/Failed.git,2020-01-02 11:09:59+00:00,,0,parkjonguk/Failed,231365243,SystemVerilog,Failed,8,0,2020-01-03 06:25:41+00:00,[],None
541,https://github.com/brain-wave/apb_cache_ctrl.git,2020-02-09 20:48:06+00:00,APB cache controller for private caches of the RISCY core,1,brain-wave/apb_cache_ctrl,239371983,SystemVerilog,apb_cache_ctrl,5,0,2020-02-10 08:04:51+00:00,[],None
542,https://github.com/evasilly/jtagSys.git,2020-02-13 17:48:39+00:00,,0,evasilly/jtagSys,240324231,SystemVerilog,jtagSys,85,0,2020-02-13 18:52:37+00:00,[],None
543,https://github.com/toms74209200/quartus_modelsim_makefile.git,2020-01-29 14:22:08+00:00,The sample of Makefile that work on Quartus Prime and ModelSimASE.,0,toms74209200/quartus_modelsim_makefile,236999772,SystemVerilog,quartus_modelsim_makefile,6,0,2020-01-29 14:30:06+00:00,[],https://api.github.com/licenses/mit
544,https://github.com/AlexsandroJ/Project_Hardware_Mult.git,2019-10-10 16:42:15+00:00,Projeto de infraestutura de hardware com multiplicacao implementada para RISC V,0,AlexsandroJ/Project_Hardware_Mult,214235112,SystemVerilog,Project_Hardware_Mult,903,0,2019-10-11 19:04:13+00:00,[],None
545,https://github.com/UandersonSilva/BIP2_SystemVerilog.git,2019-10-21 01:08:47+00:00,DescriÃ§Ã£o em SystemVerilog do processador BIP2,0,UandersonSilva/BIP2_SystemVerilog,216450728,SystemVerilog,BIP2_SystemVerilog,677,0,2021-08-04 14:05:20+00:00,[],None
546,https://github.com/Dima365/fifo.git,2019-10-18 20:36:39+00:00,"fifo with ""First Word Fall Through""",0,Dima365/fifo,216103160,SystemVerilog,fifo,2,0,2019-10-18 20:45:21+00:00,[],None
547,https://github.com/xver/dist_sim.git,2019-10-26 23:12:04+00:00,dist sim,0,xver/dist_sim,217780331,SystemVerilog,dist_sim,53,0,2023-07-17 18:39:50+00:00,[],https://api.github.com/licenses/mit
548,https://github.com/AnnaDarda/Integrated-Circuits.git,2019-11-12 23:45:54+00:00,Homework_5,0,AnnaDarda/Integrated-Circuits,221333643,SystemVerilog,Integrated-Circuits,2,0,2023-08-23 13:12:39+00:00,[],None
549,https://github.com/yufat48/NoCRouter.git,2019-12-03 05:21:40+00:00,my own version of NocRouter,0,yufat48/NoCRouter,225537183,SystemVerilog,NoCRouter,675,0,2019-12-03 05:43:10+00:00,[],https://api.github.com/licenses/mit
550,https://github.com/ridwangs/Obstacle-Detector.git,2019-12-18 18:58:09+00:00,,0,ridwangs/Obstacle-Detector,228903255,SystemVerilog,Obstacle-Detector,120,0,2019-12-18 19:05:19+00:00,[],None
551,https://github.com/MICHEALCHAZFLOYD/Mr_Processor.git,2019-12-13 22:51:23+00:00,RISC V 32i single stage processor,0,MICHEALCHAZFLOYD/Mr_Processor,227934925,SystemVerilog,Mr_Processor,4,0,2019-12-13 22:53:25+00:00,[],None
552,https://github.com/karthik-0398/galois-multiplier.git,2019-12-15 14:46:57+00:00,Galois field GF[2^3] multiplier,0,karthik-0398/galois-multiplier,228200345,SystemVerilog,galois-multiplier,111,0,2021-01-13 15:18:27+00:00,[],https://api.github.com/licenses/mit
553,https://github.com/avivcaspi/SVProject.git,2019-12-15 15:01:02+00:00,,0,avivcaspi/SVProject,228202398,SystemVerilog,SVProject,234991,0,2020-01-05 13:27:42+00:00,[],None
554,https://github.com/akshatmathur16/APB.git,2019-12-22 05:09:15+00:00,Contains APB design and verification environement,1,akshatmathur16/APB,229521031,SystemVerilog,APB,16,0,2020-02-23 16:19:07+00:00,[],None
555,https://github.com/Rjfur/8-Bit-Calculator.git,2019-12-06 01:15:50+00:00,,0,Rjfur/8-Bit-Calculator,226219086,SystemVerilog,8-Bit-Calculator,30,0,2019-12-06 01:36:54+00:00,[],None
556,https://github.com/DanielGao98/ECE-111-Final-Project.git,2019-12-05 22:14:03+00:00,,0,DanielGao98/ECE-111-Final-Project,226198082,SystemVerilog,ECE-111-Final-Project,18,0,2020-11-24 21:21:49+00:00,[],None
557,https://github.com/ShreyasR46/Chip_Security_Advanced_Project.git,2019-11-27 23:16:42+00:00,Advanced Project Work,0,ShreyasR46/Chip_Security_Advanced_Project,224532877,,Chip_Security_Advanced_Project,11082,0,2020-02-27 00:18:56+00:00,[],None
558,https://github.com/HanthaSolo/QuartusPrime-and-Altera-DE2-115.git,2020-01-30 19:28:39+00:00,Project was developed with Intel Quartus Prime 17.0,0,HanthaSolo/QuartusPrime-and-Altera-DE2-115,237289023,SystemVerilog,QuartusPrime-and-Altera-DE2-115,148,0,2020-02-19 17:56:33+00:00,[],None
559,https://github.com/CMU-18-500-TeamTensor/HardwareWorker.git,2020-02-10 15:47:33+00:00,,0,CMU-18-500-TeamTensor/HardwareWorker,239549060,SystemVerilog,HardwareWorker,1055,0,2020-04-26 22:25:30+00:00,[],None
560,https://github.com/GrantGsell/System_Verilog_Single_Cycle_MIPS_Processor.git,2020-02-04 03:22:31+00:00,Module files and test benches for a single cycle MIPS processor written in system verilog,0,GrantGsell/System_Verilog_Single_Cycle_MIPS_Processor,238114003,SystemVerilog,System_Verilog_Single_Cycle_MIPS_Processor,233,0,2020-02-04 16:51:03+00:00,[],None
561,https://github.com/Scott30603/Guessing-Game2.git,2020-01-27 09:20:56+00:00,Guessing number game 2: you can only guess up to 7 times,0,Scott30603/Guessing-Game2,236454976,SystemVerilog,Guessing-Game2,21,0,2020-01-27 09:22:13+00:00,[],None
562,https://github.com/Ata-Coskun/CS223-Project.git,2019-11-24 19:16:49+00:00,Motor game on BETI board with FPGA controller.,0,Ata-Coskun/CS223-Project,223796622,SystemVerilog,CS223-Project,8005,0,2023-12-09 12:55:24+00:00,[],None
