
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//607.cactuBSSN_s-3477B.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 3671029 heartbeat IPC: 2.72403 cumulative IPC: 2.72403 (Simulation time: 0 hr 9 min 45 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7340939 heartbeat IPC: 2.72486 cumulative IPC: 2.72445 (Simulation time: 0 hr 19 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11010690 heartbeat IPC: 2.72498 cumulative IPC: 2.72462 (Simulation time: 0 hr 28 min 32 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14680300 heartbeat IPC: 2.72509 cumulative IPC: 2.72474 (Simulation time: 0 hr 37 min 14 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 18351912 heartbeat IPC: 2.7236 cumulative IPC: 2.72451 (Simulation time: 0 hr 44 min 41 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 18351913 (Simulation time: 0 hr 44 min 41 sec) 

% increase in all ip prefetch 207.504
% increase in all ip prefetch 7.14098
% increase in all ip prefetch 8.45043
% increase in all ip prefetch 8.18397
% increase in all ip prefetch 8.73864
Heartbeat CPU 0 instructions: 60000000 cycles: 29710848 heartbeat IPC: 0.880364 cumulative IPC: 0.880364 (Simulation time: 0 hr 50 min 5 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 41473235 heartbeat IPC: 0.850168 cumulative IPC: 0.865002 (Simulation time: 0 hr 55 min 16 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 53108955 heartbeat IPC: 0.859423 cumulative IPC: 0.863134 (Simulation time: 0 hr 59 min 48 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 64874060 heartbeat IPC: 0.849971 cumulative IPC: 0.859806 (Simulation time: 1 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 76549199 heartbeat IPC: 0.856521 cumulative IPC: 0.859147 (Simulation time: 1 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 88157921 heartbeat IPC: 0.861421 cumulative IPC: 0.859525 (Simulation time: 1 hr 10 min 57 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 99829610 heartbeat IPC: 0.856774 cumulative IPC: 0.859131 (Simulation time: 1 hr 14 min 13 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 111540617 heartbeat IPC: 0.853898 cumulative IPC: 0.858473 (Simulation time: 1 hr 16 min 53 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 123191568 heartbeat IPC: 0.858299 cumulative IPC: 0.858454 (Simulation time: 1 hr 18 min 56 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 134874256 heartbeat IPC: 0.855967 cumulative IPC: 0.858204 (Simulation time: 1 hr 20 min 31 sec) 
Finished CPU 0 instructions: 100000002 cycles: 116522354 cumulative IPC: 0.858204 (Simulation time: 1 hr 20 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.858204 instructions: 100000002 cycles: 116522354

CPU 0 Average Load ROB stall cycles: 2.49177e+07
CPU 0 Fraction of times ROB stalled by Loads: 32.6109
CPU 0 Percentage of Load stall cycles in Total stall cycles: 4.26946e+08
Issued all: 58647403
Issued LT all: 45226787
rob_not_full_when_issued_lt_all: 33324822
Issued LT one: 39249909
rob_not_full_when_issued_lt_one: 28276149
 Total stall cycles: 93821965
 Total load stall cycles: 400568851466018
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 2105
Threshold modification factor: 0
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 42.6667
Trouble in retire width: 0.934423
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 5242425
Total Freq all stalling IPs: 5242425
stat_90_percent_critical_ip_stalls_freq: 4719760
stat_90_percent_non_critical_ip_stalls_freq: 522665
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2892423
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 1183625
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 363848
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 192439
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 88500
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 143263
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 378327
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.036 num IPs:  147
percent55: 55.035 num IPs: 164
percent60: 60.1415 num IPs: 182
percent65: 65.0356 num IPs: 200
percent70: 70.0064 num IPs: 220
percent75: 75.1369 num IPs: 244
percent80: 80.0033 num IPs: 275
percent85: 85.062 num IPs: 330
percent90: 90.03 num IPs: 427
Critical_ROB_Stalls_Percent_0_Bucket_0: 1804806
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1087617
Critical_ROB_Stalls_Percent_0_Bucket_1: 596760
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 586865
Critical_ROB_Stalls_Percent_0_Bucket_2: 78046
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 285802
Critical_ROB_Stalls_Percent_0_Bucket_3: 49110
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 143329
Critical_ROB_Stalls_Percent_0_Bucket_4: 18895
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 69605
Critical_ROB_Stalls_Percent_0_Bucket_5: 12745
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 130518
Critical_ROB_Stalls_Percent_0_Bucket_6: 62740
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 315587
Critical_ROB_Stalls_Percent_1_Bucket_0: 1912692
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 979731
Critical_ROB_Stalls_Percent_1_Bucket_1: 638455
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 545170
Critical_ROB_Stalls_Percent_1_Bucket_2: 118238
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 245610
Critical_ROB_Stalls_Percent_1_Bucket_3: 73058
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 119381
Critical_ROB_Stalls_Percent_1_Bucket_4: 26426
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 62074
Critical_ROB_Stalls_Percent_1_Bucket_5: 22955
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 120308
Critical_ROB_Stalls_Percent_1_Bucket_6: 93344
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 284983
Critical_ROB_Stalls_Percent_2_Bucket_0: 2074879
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 817544
Critical_ROB_Stalls_Percent_2_Bucket_1: 654331
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 529294
Critical_ROB_Stalls_Percent_2_Bucket_2: 153338
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 210510
Critical_ROB_Stalls_Percent_2_Bucket_3: 92337
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 100102
Critical_ROB_Stalls_Percent_2_Bucket_4: 31864
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 56636
Critical_ROB_Stalls_Percent_2_Bucket_5: 30183
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 113080
Critical_ROB_Stalls_Percent_2_Bucket_6: 115941
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 262386
Critical_ROB_Stalls_Percent_3_Bucket_0: 2288850
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 603573
Critical_ROB_Stalls_Percent_3_Bucket_1: 681897
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 501728
Critical_ROB_Stalls_Percent_3_Bucket_2: 162810
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 201038
Critical_ROB_Stalls_Percent_3_Bucket_3: 93020
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 99419
Critical_ROB_Stalls_Percent_3_Bucket_4: 32096
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 56404
Critical_ROB_Stalls_Percent_3_Bucket_5: 31009
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 112254
Critical_ROB_Stalls_Percent_3_Bucket_6: 119761
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 258566
Critical_ROB_Stalls_Percent_4_Bucket_0: 2495751
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 396672
Critical_ROB_Stalls_Percent_4_Bucket_1: 712247
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 471378
Critical_ROB_Stalls_Percent_4_Bucket_2: 170570
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 193278
Critical_ROB_Stalls_Percent_4_Bucket_3: 96769
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 95670
Critical_ROB_Stalls_Percent_4_Bucket_4: 33551
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 54949
Critical_ROB_Stalls_Percent_4_Bucket_5: 33131
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 110132
Critical_ROB_Stalls_Percent_4_Bucket_6: 128014
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 250313
Critical_ROB_Stalls_Percent_5_Bucket_0: 2605555
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 286868
Critical_ROB_Stalls_Percent_5_Bucket_1: 788799
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 394826
Critical_ROB_Stalls_Percent_5_Bucket_2: 205008
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 158840
Critical_ROB_Stalls_Percent_5_Bucket_3: 108651
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 83788
Critical_ROB_Stalls_Percent_5_Bucket_4: 38140
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 50360
Critical_ROB_Stalls_Percent_5_Bucket_5: 48046
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 95217
Critical_ROB_Stalls_Percent_5_Bucket_6: 144798
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 233529
Critical_ROB_Stalls_Percent_6_Bucket_0: 2673748
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 218675
Critical_ROB_Stalls_Percent_6_Bucket_1: 882032
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 301593
Critical_ROB_Stalls_Percent_6_Bucket_2: 239743
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 124105
Critical_ROB_Stalls_Percent_6_Bucket_3: 122013
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 70426
Critical_ROB_Stalls_Percent_6_Bucket_4: 47081
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 41419
Critical_ROB_Stalls_Percent_6_Bucket_5: 71002
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 72261
Critical_ROB_Stalls_Percent_6_Bucket_6: 158496
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 219831
Critical_ROB_Stalls_Percent_7_Bucket_0: 2729045
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 163378
Critical_ROB_Stalls_Percent_7_Bucket_1: 978787
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 204838
Critical_ROB_Stalls_Percent_7_Bucket_2: 270984
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 92864
Critical_ROB_Stalls_Percent_7_Bucket_3: 139192
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 53247
Critical_ROB_Stalls_Percent_7_Bucket_4: 57667
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 30833
Critical_ROB_Stalls_Percent_7_Bucket_5: 89628
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 53635
Critical_ROB_Stalls_Percent_7_Bucket_6: 194010
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 184317
Critical_ROB_Stalls_Percent_8_Bucket_0: 2776787
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 115636
Critical_ROB_Stalls_Percent_8_Bucket_1: 1039689
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 143936
Critical_ROB_Stalls_Percent_8_Bucket_2: 300904
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 62944
Critical_ROB_Stalls_Percent_8_Bucket_3: 158809
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 33630
Critical_ROB_Stalls_Percent_8_Bucket_4: 69293
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 19207
Critical_ROB_Stalls_Percent_8_Bucket_5: 108059
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 35204
Critical_ROB_Stalls_Percent_8_Bucket_6: 266219
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 112108
Average ROB occupancy Load Stall Begin: 72.5734
Average ROB occupancy Load Stall End: 82.5285
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 3336290
 ROB Load Stall End Bucket Count 0: 2892423
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 873155
 ROB Load Stall End Bucket Count 1: 1183625
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 318531
 ROB Load Stall End Bucket Count 2: 363848
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 145198
 ROB Load Stall End Bucket Count 3: 192439
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 78106
 ROB Load Stall End Bucket Count 4: 88500
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 185679
 ROB Load Stall End Bucket Count 5: 143263
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 305466
 ROB Load Stall End Bucket Count 6: 378327
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 7814604
PIST Read Accesses: 3907302
PIST Tag Write Accesses: 7814604
PIST Write Accesses: 3907302
Criticality detector called times: 4060317
Max global_stall_cycles_count: 4594979
Threshold Modified: 5 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 223419571
CIC Read Accesses: 0
CIC Tag Write Accesses: 6234557
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   13985311  HIT:   13985311  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   13985311  HIT:   13985311  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17117516	FORWARD:          0	MERGED:    3132204	TO_CACHE:   13985312

DTLB TOTAL     ACCESS:   30031205  HIT:   26245906  MISS:    3785299  HIT %:    87.3954  MISS %:    12.6046   MPKI: 37.853
DTLB LOAD TRANSLATION ACCESS:   30031205  HIT:   26245906  MISS:    3785299  HIT %:    87.3954  MISS %:    12.6046   MPKI: 37.853
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.98277 cycles
DTLB RQ	ACCESS:   39422612	FORWARD:          0	MERGED:    9002191	TO_CACHE:   30420421

STLB TOTAL     ACCESS:    3785299  HIT:    3781247  MISS:       4052  HIT %:     99.893  MISS %:   0.107046   MPKI: 0.04052
STLB LOAD TRANSLATION ACCESS:    3785299  HIT:    3781247  MISS:       4052  HIT %:     99.893  MISS %:   0.107046   MPKI: 0.04052
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 570.274 cycles
STLB RQ	ACCESS:    3785300	FORWARD:          0	MERGED:          0	TO_CACHE:    3785300

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   39218440  HIT:   31885096  MISS:    7333344  HIT %:    81.3013  MISS %:    18.6987   MPKI: 73.3334
L1D LOAD      ACCESS:   31312880  HIT:   24582071  MISS:    6730809  HIT %:    78.5047  MISS %:    21.4953   MPKI: 67.3081
L1D RFO       ACCESS:    7905560  HIT:    7303025  MISS:     602535  HIT %:    92.3783  MISS %:    7.62166   MPKI: 6.02535
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 27.2309 cycles
L1D RQ	ACCESS:   38693252	FORWARD:          0	MERGED:    7195810	TO_CACHE:   31468912
L1D WQ	ACCESS:    8007894	FORWARD:      28530	MERGED:      54194	TO_CACHE:    7953700

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 194
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   15651542  HIT:   12759323  MISS:    2892219  HIT %:    81.5212  MISS %:    18.4788   MPKI: 28.9222
L1I LOAD      ACCESS:   15651542  HIT:   12759323  MISS:    2892219  HIT %:    81.5212  MISS %:    18.4788   MPKI: 28.9222
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.0902 cycles
L1I RQ	ACCESS:   23829446	FORWARD:          0	MERGED:    6711930	TO_CACHE:   17117516

BTB TOTAL     ACCESS:     572857  HIT:     536484  MISS:      36373  HIT %:    93.6506  MISS %:     6.3494   MPKI: 0.36373
BTB BRANCH_DIRECT_JUMP	ACCESS:     108646  HIT:     108615  MISS:         31
BTB BRANCH_INDIRECT	ACCESS:      18082  HIT:      18080  MISS:          2
BTB BRANCH_CONDITIONAL	ACCESS:     229079  HIT:     228994  MISS:         85
BTB BRANCH_DIRECT_CALL	ACCESS:     108525  HIT:     108481  MISS:         44
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     108525  HIT:      72314  MISS:      36211
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   11776939  HIT:   11255167  MISS:     521772  HIT %:    95.5695  MISS %:    4.43046   MPKI: 5.21772
L2C LOAD      ACCESS:    9622108  HIT:    9242802  MISS:     379306  HIT %:     96.058  MISS %:    3.94203   MPKI: 3.79306
L2C DATA LOAD MPKI: 3.78868
L2C INSTRUCTION LOAD MPKI: 0.00438
L2C RFO       ACCESS:     602031  HIT:     543469  MISS:      58562  HIT %:    90.2726  MISS %:    9.72741   MPKI: 0.58562
L2C PREFETCH  ACCESS:     897078  HIT:     820611  MISS:      76467  HIT %:     91.476  MISS %:    8.52401   MPKI: 0.76467
L2C DATA PREFETCH MPKI: 0.76467
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     649613  HIT:     648201  MISS:       1412  HIT %:    99.7826  MISS %:    0.21736   MPKI: 0.01412
L2C LOAD TRANSLATION ACCESS:       6109  HIT:         84  MISS:       6025  HIT %:    1.37502  MISS %:     98.625   MPKI: 0.06025
L2C PREFETCH  REQUESTED:     909283  ISSUED:     897127  USEFUL:      73269  USELESS:       3374
L2C USEFUL LOAD PREFETCHES:      73269 PREFETCH ISSUED TO LOWER LEVEL:      76473  ACCURACY: 95.8103
L2C TIMELY PREFETCHES:      73269 LATE PREFETCHES: 6 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 76473 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 185.713 cycles
L2C RQ	ACCESS:   10231677	FORWARD:          0	MERGED:          0	TO_CACHE:   10230253
L2C WQ	ACCESS:     649613	FORWARD:       1425	MERGED:          0	TO_CACHE:     649613
L2C PQ	ACCESS:     897127	FORWARD:          0	MERGED:          0	TO_CACHE:     897126

L2C Instructions Evicting Data 423
L2C Translations Evicting Data 5952
L2C Data Evicting Data 507482
L2C Instructions Evicting Instructions 13
L2C Translations Evicting Instructions 7
L2C Data Evicting Instructions 417
L2C Instructions Evicting Translations 2
L2C Translations Evicting Translations 66
L2C Data Evicting Translations 5998
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       4052  HIT:       4052  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       4040  HIT:       4038  MISS:          2  HIT %:    99.9505  MISS %:   0.049505   MPKI: 2e-05
PSCL3 LOAD TRANSLATION ACCESS:       4040  HIT:       4038  MISS:          2  HIT %:    99.9505  MISS %:   0.049505   MPKI: 2e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       4052  HIT:       1992  MISS:       2060  HIT %:    49.1609  MISS %:    50.8391   MPKI: 0.0206
PSCL2 LOAD TRANSLATION ACCESS:       4052  HIT:       1992  MISS:       2060  HIT %:    49.1609  MISS %:    50.8391   MPKI: 0.0206
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     578889  HIT:     312980  MISS:     265909  HIT %:    54.0656  MISS %:    45.9344   MPKI: 2.65909
LLC LOAD      ACCESS:     379300  HIT:     214705  MISS:     164595  HIT %:    56.6056  MISS %:    43.3944   MPKI: 1.64595
LLC RFO       ACCESS:      58562  HIT:          0  MISS:      58562  HIT %:          0  MISS %:        100   MPKI: 0.58562
LLC PREFETCH  ACCESS:      76473  HIT:      35187  MISS:      41286  HIT %:    46.0123  MISS %:    53.9877   MPKI: 0.41286
LLC WRITEBACK ACCESS:      58529  HIT:      57626  MISS:        903  HIT %:    98.4572  MISS %:    1.54282   MPKI: 0.00903
LLC LOAD TRANSLATION ACCESS:       6025  HIT:       5462  MISS:        563  HIT %:    90.6556  MISS %:     9.3444   MPKI: 0.00563
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      20636  USELESS:      46440
LLC USEFUL LOAD PREFETCHES:      20636 PREFETCH ISSUED TO LOWER LEVEL:      41286  ACCURACY: 49.983
LLC TIMELY PREFETCHES:      20636 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 304.501 cycles
LLC RQ	ACCESS:     443887	FORWARD:          0	MERGED:          0	TO_CACHE:     443887
LLC WQ	ACCESS:      58529	FORWARD:          0	MERGED:          0	TO_CACHE:      58529
LLC PQ	ACCESS:      76473	FORWARD:          0	MERGED:          0	TO_CACHE:      76473

LLC Dense regions hint to LLC: 0

RAW hits: 223255
Loads Generated: 38916514
Loads sent to L1D: 38693252
Stores Generated: 8008082
Stores sent to L1D: 8008082
Major fault: 0 Minor fault: 6510
Allocated PAGES: 6510

stream: 
stream:times selected: 27852
stream:pref_filled: 57
stream:pref_useful: 6
stream:pref_late: 0
stream:misses: 1
stream:misses_by_poll: 0

CS: 
CS:times selected: 0
CS:pref_filled: 0
CS:pref_useful: 0
CS:pref_late: 0
CS:misses: 0
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 8377
CPLX:pref_filled: 6
CPLX:pref_useful: 0
CPLX:pref_late: 0
CPLX:misses: 4
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 2
NL:pref_filled: 1
NL:pref_useful: 0
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 36231
total_filled: 0
total_useful: 0
total_late: 0
total_polluted: 0
total_misses_after_warmup: 6886844
conflicts: 15705797
Degree Incremented Times: 0
Degree Decremented Times: 0

L1 IP Table Write Accesses: 15744064
L1 IP Table Read Accesses: 38267
L1 RST Write Accesses: 18564
L1 RST Read Accesses: 34908
L1 CSPT Write Accesses: 18564
L1 CSPT Read Accesses: 30742
L1 RR Filter Tag Write Accesses: 0
L1 RR Filter Tag Read Accesses: 59321
L1 IP Table Tag Write Accesses: 31468915
L1 IP Table Tag Read Accesses: 31468915
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 258902
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 2869
test: 24165
L2 IP Table Read Accesses: 6740269
L2 IP Table Write Accesses: 13439609
L2 IP Table Tag Read Accesses: 6729889
L2 IP Table Tag Write Accesses: 6729889

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     140222  ROW_BUFFER_MISS:     124784
 DBUS_CONGESTED:        154
 WQ ROW_BUFFER_HIT:      18530  ROW_BUFFER_MISS:      38991  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 93286913
0banks busy for write cycles: 23569
1banks busy for read cycles: 11047225
1banks busy for write cycles: 3937563
2banks busy for read cycles: 2981978
2banks busy for write cycles: 1116118
3banks busy for read cycles: 1444943
3banks busy for write cycles: 956307
4banks busy for read cycles: 411887
4banks busy for write cycles: 405320
5banks busy for read cycles: 269846
5banks busy for write cycles: 203616
6banks busy for read cycles: 153759
6banks busy for write cycles: 137552
7banks busy for read cycles: 61575
7banks busy for write cycles: 66615
8banks busy for read cycles: 4202
8banks busy for write cycles: 13367

CPU 0 Branch Prediction Accuracy: 99.9863% MPKI: 0.00122 Average ROB Occupancy at Mispredict: 28.7377
Branch types
NOT_BRANCH: 99111957 99.112%
BRANCH_DIRECT_JUMP: 108646 0.108646%
BRANCH_INDIRECT: 18082 0.018082%
BRANCH_CONDITIONAL: 544219 0.544219%
BRANCH_DIRECT_CALL: 108525 0.108525%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 108525 0.108525%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 6510
