{"params": {"action": "query", "list": "search", "srsearch": "PCIe 6.0 7.0 specification bandwidth 2026", "srlimit": 4, "srnamespace": "0", "format": "json", "utf8": "1"}, "data": {"batchcomplete": "", "continue": {"sroffset": 4, "continue": "-||"}, "query": {"searchinfo": {"totalhits": 28, "suggestion": "pci 6.0 7.0 specification bandwidth 2025", "suggestionsnippet": "<em>pci</em> 6.0 7.0 specification bandwidth <em>2025</em>"}, "search": [{"ns": 0, "title": "USB4", "pageid": 60463778, "size": 83642, "wordcount": 7735, "snippet": "to USB4, Thunderbolt provided a way to dynamically share <span class=\"searchmatch\">bandwidth</span> between multiple DP and <span class=\"searchmatch\">PCIe</span> connections over a single cable. Thunderbolt originally", "timestamp": "2026-01-26T19:25:41Z"}, {"ns": 0, "title": "List of AMD Ryzen processors", "pageid": 57420523, "size": 20993, "wordcount": 8428, "snippet": "the CPUs support DDR4-2666 in dual-channel mode. All the CPUs support 24 <span class=\"searchmatch\">PCIe</span> 3.<span class=\"searchmatch\">0</span> lanes. 4 of the lanes are reserved as link to the chipset. No integrated", "timestamp": "2026-02-01T02:01:35Z"}, {"ns": 0, "title": "USB", "pageid": 32073, "size": 142335, "wordcount": 12662, "snippet": "PCI Express (<span class=\"searchmatch\">PCIe</span>, load/store interface) and DisplayPort (display interface). USB4 also adds host-to-host interfaces. Each <span class=\"searchmatch\">specification</span> sub-version supports", "timestamp": "2026-01-30T07:45:55Z"}, {"ns": 0, "title": "NVLink", "pageid": 42310037, "size": 30732, "wordcount": 2571, "snippet": "2019). &quot;PCIe 5.0 Is Ready For Prime Time&quot;. Tom&#039;s Hardware. &quot;The <span class=\"searchmatch\">PCIe</span> <span class=\"searchmatch\">6</span>.<span class=\"searchmatch\">0</span> <span class=\"searchmatch\">Specification</span> Webinar Q&amp;A: A Deeper Dive into FLIT Mode, PAM4, and Forward Error", "timestamp": "2026-01-16T19:35:16Z"}]}}, "fetched_at": "2026-02-01T05:27:10.359397"}