Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Aug 14 14:51:57 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    20 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           19 |
| No           | No                    | Yes                    |             403 |          102 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              58 |           31 |
| Yes          | No                    | Yes                    |             802 |          201 |
| Yes          | Yes                   | No                     |              69 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                Enable Signal               |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out  |                                            |                                             |                1 |              1 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                            | u_tdc/u_merge/done                          |                1 |              1 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                            | u_tdc/rst_reg_n_0                           |                1 |              2 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_enabler/enable                     | u_tdc/rst_reg_n_0_repN_5                    |                1 |              2 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | startTDC_i_1_n_0                           |                                             |                1 |              2 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/enable_counter               | u_tdc/u_merge/counter[2]_i_1_n_0            |                1 |              3 |         3.00 |
|  uart_clk_BUFG                               | starting_delay_counter                     | starting_delay_counter[3]_i_1_n_0           |                1 |              4 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                            | u_tdc/rst_reg_n_0_repN_5                    |                2 |              4 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out  |                                            | TOP_COUNTER                                 |                1 |              5 |         5.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_coarse_debug/FSM_onehot_TOP_SM_reg[1][0] |                                             |                2 |              5 |         2.50 |
|  uart_clk_BUFG                               | u_uart/r_Tx_Data_0                         |                                             |                3 |              8 |         2.67 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_coarse_debug/debug_hit_compare           | u_coarse_debug/debug_writing_steps          |                3 |              9 |         3.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | debugmode_reg_n_0                          | u_coarse_debug/debug_hit_counter[8]_i_1_n_0 |                2 |              9 |         4.50 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_DecStop/r_bin[9]_i_1_n_0           |                                             |               10 |             10 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/StartEdge_stored[9]_i_2_n_0  | u_tdc/u_merge/StartEdge_stored[9]_i_1_n_0   |                2 |             10 |         5.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_DecStart/r_bin[9]_i_1_n_0          |                                             |                9 |             10 |         1.11 |
|  uart_clk_BUFG                               | read_counts[10]_i_1_n_0                    |                                             |                2 |             11 |         5.50 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 |                                             |                4 |             12 |         3.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | external_hit                               | u_tdc/rst_reg_n_0_repN_5                    |                4 |             12 |         3.00 |
|  uart_clk_BUFG                               |                                            |                                             |                4 |             16 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/Coarse_stored                | u_tdc/u_merge/Coarse_stored[11]_i_1_n_0     |                6 |             22 |         3.67 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                            |                                             |               14 |             34 |         2.43 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN_2                    |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN_5                    |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN                      |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN_4                    |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN                      |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN_5                    |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN_2                    |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN_4                    |               12 |             48 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN_1                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN_3                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN_7                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN_7                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN_3                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN_1                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oFall                 | u_tdc/rst_reg_n_0_repN_6                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_EdgeDetector/oRise                 | u_tdc/rst_reg_n_0_repN_6                    |               13 |             52 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                            | u_tdc/rst_reg_n_0_repN_2                    |              100 |            400 |         4.00 |
+----------------------------------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


