### 🚀 Sreenesh K S  
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=SreeneshKS&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=SreeneshKS&layout=compact&theme=radical)
**⚡ Electronics Engineer | VLSI & Embedded Enthusiast | AI/DS Minor**  

📌 **Pursuing BTech in ECE** with *Minor in AI & Data Science*  
🔬 **Core Interests:** VLSI Design • Verilog • ASIC/FPGA Verification • Embedded Systems  
🐍 **Tech Stack:** Python • SQL • MATLAB • Cadence • Xilinx Vivado  

🔥 **Projects:**  
- 📟 **TRNG Accelarator Design, Verification and evaluation in FPGA & ASIC** (Verilog-based testbench)   
- 🤖 **Telecare Smart-Door Assistance for Bedridden Patients** (Embedded C + ESP+Twilio+Telegram)  
 

🌱 **Currently Learning:** System Verilog & UVM • Formal Verification 

📫 **Let’s Connect:**  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/sreenesh-ks/)  
[![Email](https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:sreenesh.k.s012@gmail.com)  

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=SreeneshKS&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=SreeneshKS&layout=compact&theme=radical)
---
📊 **Profile Visits:** ![Visitor Count](https://komarev.com/ghpvc/?username=SreeneshKS&color=blue)  
