----------------------
Job: distcomp0
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 0 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src top.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0.log
----------------------
Job: distcomp1
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 1 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src MEM_WB.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1.log
----------------------
Job: distcomp2
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 2 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src IM.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2.log
----------------------
Job: distcomp3
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 3 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Adder.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3.log
----------------------
Job: distcomp4
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 4 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src MUX.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4.log
----------------------
Job: distcomp5
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 5 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src MUX3_1.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5.log
----------------------
Job: distcomp6
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 6 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src DM.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6.log
----------------------
Job: distcomp7
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 7 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src IF_ID.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7.log
----------------------
Job: distcomp8
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 8 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src PC.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8.log
----------------------
Job: distcomp9
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 9 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Hazard.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9.log
----------------------
Job: distcomp10
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 10 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ALU.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10.log
----------------------
Job: distcomp11
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 11 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Control.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11.log
----------------------
Job: distcomp12
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 12 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Registers.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12.log
----------------------
Job: distcomp13
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 13 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Forwarding.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13.log
----------------------
Job: distcomp14
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 14 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ImmGen.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14.log
----------------------
Job: distcomp15
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 15 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src EX_MEM.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15.log
----------------------
Job: distcomp16
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 16 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src comparator.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16.log
----------------------
Job: distcomp17
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 17 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ID_EX.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17.log
----------------------
Job: distcomp18
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 18 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ALUControl.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18.log
----------------------
Max parallel jobs: 4
Actual jobs: 19
----------------------
Total number of modules: 19
Number of modules grouped: 19
----------------------

----------------------
Job summary
----------------------
Job: distcomp0
---------------
Return code: 0
Weight: 5689/21376(26%)
Runtime: 0h:00m:01s
Job: distcomp1
---------------
Return code: 0
Weight: 794/21376(3%)
Runtime: 0h:00m:01s
Job: distcomp2
---------------
Return code: 1
Weight: 1318/21376(6%)
Runtime: 0h:00m:01s
Job: distcomp3
---------------
Return code: 0
Weight: 419/21376(1%)
Runtime: 0h:00m:01s
Job: distcomp4
---------------
Return code: 0
Weight: 447/21376(2%)
Runtime: 0h:00m:02s
Job: distcomp5
---------------
Return code: 0
Weight: 545/21376(2%)
Runtime: 0h:00m:01s
Job: distcomp6
---------------
Return code: 0
Weight: 1260/21376(5%)
Runtime: 0h:00m:01s
Job: distcomp7
---------------
Return code: 0
Weight: 825/21376(3%)
Runtime: 0h:00m:01s
Job: distcomp8
---------------
Return code: 0
Weight: 547/21376(2%)
Runtime: 0h:00m:02s
Job: distcomp9
---------------
Return code: 0
Weight: 674/21376(3%)
Runtime: 0h:00m:01s
Job: distcomp10
---------------
Return code: 0
Weight: 845/21376(3%)
Runtime: 0h:00m:01s
Job: distcomp11
---------------
Return code: 0
Weight: 1321/21376(6%)
Runtime: 0h:00m:01s
Job: distcomp12
---------------
Return code: 0
Weight: 1521/21376(7%)
Runtime: 0h:00m:02s
Job: distcomp13
---------------
Return code: 0
Weight: 721/21376(3%)
Runtime: 0h:00m:01s
Job: distcomp14
---------------
Return code: 1
Weight: 806/21376(3%)
Runtime: 0h:00m:01s
Job: distcomp15
---------------
Return code: 0
Weight: 909/21376(4%)
Runtime: 0h:00m:01s
Job: distcomp16
---------------
Return code: 0
Weight: 398/21376(1%)
Runtime: 0h:00m:02s
Job: distcomp17
---------------
Return code: 0
Weight: 1504/21376(7%)
Runtime: 0h:00m:01s
Job: distcomp18
---------------
Return code: 0
Weight: 833/21376(3%)
Runtime: 0h:00m:01s

----------------------
Job details
----------------------
Job: distcomp0
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 0 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src top.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0.log
Modules: top 
Job: distcomp1
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 1 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src MEM_WB.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1.log
Modules: MEM_WB 
Job: distcomp2
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 2 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src IM.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2.log
Modules: IM 
Job: distcomp3
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 3 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Adder.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3.log
Modules: Adder 
Job: distcomp4
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 4 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src MUX.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4.log
Modules: MUX 
Job: distcomp5
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 5 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src MUX3_1.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5.log
Modules: MUX3_1 
Job: distcomp6
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 6 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src DM.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6.log
Modules: DM 
Job: distcomp7
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 7 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src IF_ID.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7.log
Modules: IF_ID 
Job: distcomp8
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 8 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src PC.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8.log
Modules: PC 
Job: distcomp9
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 9 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Hazard.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9.log
Modules: Hazard 
Job: distcomp10
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 10 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ALU.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10.log
Modules: ALU 
Job: distcomp11
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 11 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Control.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11.log
Modules: Control 
Job: distcomp12
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 12 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Registers.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12.log
Modules: Registers 
Job: distcomp13
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 13 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src Forwarding.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13.log
Modules: Forwarding 
Job: distcomp14
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 14 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ImmGen.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14.log
Modules: ImmGen 
Job: distcomp15
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 15 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src EX_MEM.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15.log
Modules: EX_MEM 
Job: distcomp16
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 16 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src comparator.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16.log
Modules: comparator 
Job: distcomp17
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 17 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ID_EX.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17.log
Modules: ID_EX 
Job: distcomp18
---------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_scm
Working directory: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18
Commandline arguments: -layerid 0 -orig_srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs -uc_xmr_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -continue_on_error -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb -distcompsynthmode -mixedhdl  -top top -jobid 18 -scm_dir /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/src ALUControl.scm -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18.srs -dumpvars /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_dumpvars_db.xml -sva /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_sva_db.xml -utfprobe /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_utfprobe_db.xml -esa /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_esa_db.xml -recordref /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18_recordref_uc -log /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18.log
Modules: ALUControl 

----------------------
Link job
----------------------
Executable path: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/syn_nfilter
Commandline arguments:  -link -scmlink -top top -osyn "/home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/top_comp.srs" /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp0/distcomp0.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp1/distcomp1.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp2/distcomp2.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp3/distcomp3.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp4/distcomp4.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp5/distcomp5.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp6/distcomp6.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp7/distcomp7.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp8/distcomp8.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp9/distcomp9.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp10/distcomp10.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp11/distcomp11.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp12/distcomp12.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp13/distcomp13.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp14/distcomp14.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp15/distcomp15.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp16/distcomp16.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp17/distcomp17.srs /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synwork/distcomp/distcomp18/distcomp18.srs
----------------------
