#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr 21 15:21:35 2019
# Process ID: 12524
# Current directory: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1
# Command line: vivado.exe -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/main.vdi
# Journal file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-180] No cells matched 'Uhrring'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv2'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv2/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv3'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv3/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv2/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv2/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv3/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv3/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/a1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/a2'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/a3'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/freqout'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv1/aus_inferred__0_i_1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:57]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells Uhrring/Inv1/aus_inferred__0_i_1]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 480.660 ; gain = 251.031
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 490.387 ; gain = 9.727
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 22f9062c7

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 155 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13626d52e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 991.809 ; gain = 0.004

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant propagation | Checksum: 19b84d0ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.599 . Memory (MB): peak = 991.809 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1292 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1bc124def

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 991.809 ; gain = 0.004

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1bc124def

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.809 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 991.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bc124def

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.809 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bc124def

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 991.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 20 Warnings, 19 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 991.809 ; gain = 511.148
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 991.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/main_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/main_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 991.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 991.809 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1307f626c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1a80e1ec4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1a80e1ec4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.164 ; gain = 25.355
Phase 1 Placer Initialization | Checksum: 1a80e1ec4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19c9b4521

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19c9b4521

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 863c2daa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14442ae23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14442ae23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 8e7bf95a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8e7bf95a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8e7bf95a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355
Phase 3 Detail Placement | Checksum: 8e7bf95a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 8e7bf95a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8e7bf95a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8e7bf95a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10966b3eb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10966b3eb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355
Ending Placer Task | Checksum: c8e878b6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.164 ; gain = 25.355
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 20 Warnings, 19 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.164 ; gain = 25.355
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1017.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/main_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1017.164 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1017.164 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1017.164 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3979884 ConstDB: 0 ShapeSum: c550e032 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a1c629a5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1085.195 ; gain = 68.031

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a1c629a5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1089.895 ; gain = 72.730

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a1c629a5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1089.895 ; gain = 72.730
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 10d7039e3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1104.340 ; gain = 87.176

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fd8c5b6d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1104.340 ; gain = 87.176

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 5ad88680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.340 ; gain = 87.176
Phase 4 Rip-up And Reroute | Checksum: 5ad88680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.340 ; gain = 87.176

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 5ad88680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.340 ; gain = 87.176

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 5ad88680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.340 ; gain = 87.176
Phase 6 Post Hold Fix | Checksum: 5ad88680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.340 ; gain = 87.176

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.02113 %
  Global Horizontal Routing Utilization  = 1.34227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 5ad88680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.340 ; gain = 87.176

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5ad88680

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.340 ; gain = 87.176

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 964fe0d0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1104.340 ; gain = 87.176
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1104.340 ; gain = 87.176

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 20 Warnings, 19 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1104.340 ; gain = 87.176
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.628 . Memory (MB): peak = 1104.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/main_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/main_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/main_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
56 Infos, 22 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13265280 bits.
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Apr 21 15:23:28 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 22 Warnings, 19 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1486.117 ; gain = 348.719
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file main.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 15:23:28 2019...
