strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7efc7ef3dd10>",
		clk_sens=True,
		fillcolor=gold,
		label="20:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7efc7ef26750>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7efc7ef26150>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7efc7ef23890>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="16:AS
feedback_value = ^{ 2'b0, r_reg[4] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7efc7ef31650>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="17:AS
r_next = (r_reg[4])? r_reg ^ feedback_value : r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'feedback_value', 'r_reg']"];
	"16:AS" -> "17:AS";
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efc7ef26450>",
		fillcolor=firebrick,
		label="22:NS
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efc7ef26450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "22:NS"	[cond="['reset']",
		label=reset,
		lineno=21];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efc7ef26550>",
		fillcolor=firebrick,
		label="24:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7efc7ef26550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "24:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=21];
	"Leaf_20:AL"	[def_var="['r_reg']",
		label="Leaf_20:AL"];
	"22:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_20:AL" -> "16:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7efc7eed6750>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="15:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_20:AL" -> "15:AS";
	"Leaf_20:AL" -> "17:AS";
	"24:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"17:AS" -> "20:AL";
}
