
---------- Begin Simulation Statistics ----------
final_tick                               160717974000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200418                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722144                       # Number of bytes of host memory used
host_op_rate                                   200818                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   498.96                       # Real time elapsed on the host
host_tick_rate                              322108261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160718                       # Number of seconds simulated
sim_ticks                                160717974000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.607180                       # CPI: cycles per instruction
system.cpu.discardedOps                        197527                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27894673                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.622208                       # IPC: instructions per cycle
system.cpu.numCycles                        160717974                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132823301                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          199                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          546                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369100                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            546                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397388                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642737                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83178                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112904                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110697                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895547                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66045                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             685                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              390                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51419081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51419081                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51419585                       # number of overall hits
system.cpu.dcache.overall_hits::total        51419585                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       729268                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         729268                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       737183                       # number of overall misses
system.cpu.dcache.overall_misses::total        737183                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35272002000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35272002000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35272002000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35272002000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52148349                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52148349                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52156768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52156768                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013984                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013984                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014134                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48366.309779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48366.309779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47847.009494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47847.009494                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101971                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.393741                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       607488                       # number of writebacks
system.cpu.dcache.writebacks::total            607488                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52537                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52537                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32322142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32322142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33160223999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33160223999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013127                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47762.171380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47762.171380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48434.540779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48434.540779                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683619                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40781440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40781440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14636664000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14636664000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41171294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41171294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37543.962612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37543.962612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13838418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13838418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35538.617996                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35538.617996                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10637641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10637641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20635338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20635338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60796.955930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60796.955930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52074                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52074                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18483724000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18483724000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64327.013294                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64327.013294                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    838081999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    838081999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105965.608674                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105965.608674                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.503775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52104300                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.104335                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.503775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104998331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104998331                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703716                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555091                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235592                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235592                       # number of overall hits
system.cpu.icache.overall_hits::total        10235592                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          720                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            720                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          720                       # number of overall misses
system.cpu.icache.overall_misses::total           720                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70417000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70417000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70417000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70417000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97801.388889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97801.388889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97801.388889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97801.388889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          720                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          720                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          720                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          720                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68977000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68977000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95801.388889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95801.388889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95801.388889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95801.388889                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235592                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          720                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           720                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70417000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70417000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97801.388889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97801.388889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          720                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          720                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68977000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68977000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95801.388889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95801.388889                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           480.528842                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236312                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               720                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14217.100000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   480.528842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.469266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.469266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          603                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          603                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.588867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473344                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160717974000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               483304                       # number of demand (read+write) hits
system.l2.demand_hits::total                   483361                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  57                       # number of overall hits
system.l2.overall_hits::.cpu.data              483304                       # number of overall hits
system.l2.overall_hits::total                  483361                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201340                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202003                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            201340                       # number of overall misses
system.l2.overall_misses::total                202003                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20943451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21009036000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65585000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20943451000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21009036000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685364                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685364                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.920833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294080                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294738                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294080                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294738                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98921.568627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104020.318864                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104003.584105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98921.568627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104020.318864                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104003.584105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111193                       # number of writebacks
system.l2.writebacks::total                    111193                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201998                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16916360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16968685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16916360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16968685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294731                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294731                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78921.568627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84020.960091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84004.222814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78921.568627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84020.960091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84004.222814                       # average overall mshr miss latency
system.l2.replacements                         169267                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       607488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           607488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       607488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       607488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              114                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          114                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            151088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151088                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14440725000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14440725000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105985.416728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105985.416728                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11715705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11715705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85985.563515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85985.563515                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65585000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65585000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98921.568627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98921.568627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78921.568627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78921.568627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        332216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            332216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6502726000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6502726000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99906.680187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99906.680187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5200655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5200655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79908.040502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79908.040502                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32149.202605                       # Cycle average of tags in use
system.l2.tags.total_refs                     1368895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202035                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.775534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.836658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        76.856474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32054.509473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23899                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11153243                       # Number of tag accesses
system.l2.tags.data_accesses                 11153243                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006900282500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6627                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6627                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104723                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111193                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201997                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111193                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.475479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.941674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.559127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6463     97.53%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           33      0.50%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.95%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.776068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.746628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4090     61.72%     61.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.28%     63.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2309     34.84%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              134      2.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6627                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12927808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7116352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160717335000                       # Total gap between requests
system.mem_ctrls.avgGap                     513162.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12883136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7115200                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 264015.274358796945                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 80159895.494949430227                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 44271339.557826928794                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201334                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111193                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18285500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6562195500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3777593955750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27579.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32593.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33973307.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12885376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12927808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7116352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7116352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201997                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111193                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111193                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       264015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     80173833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80437848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       264015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       264015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     44278507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        44278507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     44278507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       264015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     80173833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       124716356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201962                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111175                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7086                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2793693500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6580481000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13832.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32582.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132403                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70024                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110705                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.025681                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.407389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.972030                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76349     68.97%     68.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11942     10.79%     79.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5246      4.74%     84.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1268      1.15%     85.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8852      8.00%     93.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          748      0.68%     94.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          506      0.46%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          394      0.36%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5400      4.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110705                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12925568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7115200                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.423911                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               44.271340                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       392885640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       208812285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714656880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     288859140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12686784240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32195816730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34603435680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81091250595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.556202                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  89623302250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5366660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  65728011750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       397583760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       211313190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727351800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291474360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12686784240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33397777440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33591258240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   81303543030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.877103                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  86977961750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5366660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68373352250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111193                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57528                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136251                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572715                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572715                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20044160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20044160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201997                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           815490000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1091620750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398024                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       718681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           720                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1557                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052906                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054463                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        53568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82696384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82749952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169267                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7116352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           854631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000874                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 853884     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    747      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             854631                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160717974000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2584310000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2160000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2053933995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
