http://scholar.google.com/scholar?hl=en&q=2012.+CloudSuite.+Retrieved+from+http%3A%2F%2Fcloudsuite.ch.
http://scholar.google.com/scholar?hl=en&q=2017.+ChampSim.+Retrieved+from+https%3A%2F%2Fgithub.com%2FChampSim%2F.
http://scholar.google.com/scholar?hl=en&q=2017.+Intel%C2%AE+Xeon%C2%AE+Processor+E3-1245+v6.+Retrieved+from+https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fproducts%2Fprocessors%2Fxeon%2Fe3-processors%2Fe3-1245-v6.html.
http://scholar.google.com/scholar?hl=en&q=Anastassia+Ailamaki%2C+David+J.+DeWitt%2C+Mark+D.+Hill%2C+and+David+A.+Wood.+1999.+DBMSs+on+a+modern+processor%3A+Where+does+time+go%3F+In+Proceedings+of+the+International+Conference+on+Very+Large+Data+Bases+%28VLDB%E2%80%9999%29.+266%2D%2D277.
http://scholar.google.com/scholar?hl=en&q=Haitham+Akkary+and+Michael+A.+Driscoll.+1998.+A+dynamic+multithreading+processor.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9998%29.+IEEE%2C+226%2D%2D236.
http://scholar.google.com/scholar?hl=en&q=Jean-Loup+Baer+and+Tien-Fu+Chen.+1991.+An+effective+on-chip+preloading+scheme+to+reduce+data+access+penalty.+In+Proceedings+of+the+ACM%2FIEEE+Conference+on+Supercomputing.+176%2D%2D186.+10.1145%2F125826.125932+
http://scholar.google.com/scholar?hl=en&q=Mohammad+Bakhshalipour%2C+Aydin+Faraji%2C+Seyed+Armin+Vakil+Ghahani%2C+Farid+Samandi%2C+Pejman+Lotfi-Kamran%2C+and+Hamid+Sarbazi-Azad.+2019.+Reducing+writebacks+through+in-cache+displacement.+ACM+Trans.+Design+Automat.+Electron.+Syst.+24%2C+2+%282019%29%2C+16.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Bakhshalipour%2C+Pejman+Lotfi-Kamran%2C+Abbas+Mazloumi%2C+Farid+Samandi%2C+Mahmood+Naderan-Tahan%2C+Mehdi+Modarressi%2C+and+Hamid+Sarbazi-Azad.+2018.+Fast+data+delivery+for+many-core+processors.+IEEE+Trans.+Comput.+67%2C+10+%282018%29%2C+1416%2D%2D1429.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Bakhshalipour%2C+Pejman+Lotfi-Kamran%2C+and+Hamid+Sarbazi-Azad.+2017.+An+efficient+temporal+data+prefetcher+for+L1+caches.+IEEE+Comput.+Architect.+Lett.+16%2C+2+%282017%29%2C+99%2D%2D102.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Bakhshalipour%2C+Pejman+Lotfi-Kamran%2C+and+Hamid+Sarbazi-Azad.+2018.+Domino+temporal+data+prefetcher.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture+%28HPCA%E2%80%9918%29.+IEEE%2C+131%2D%2D142.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Bakhshalipour%2C+Mehran+Shakerinava%2C+Pejman+Lotfi-Kamran%2C+and+Hamid+Sarbazi-Azad.+2019.+Bingo+spatial+data+prefetcher.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture+%28HPCA%E2%80%9919%29.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Bakhshalipour%2C+HamidReza+Zare%2C+Pejman+Lotfi-Kamran%2C+and+Hamid+Sarbazi-Azad.+2018.+Die-stacked+DRAM%3A+Memory%2C+cache%2C+or+MemCache%3F+arXiv+preprint+arXiv%3A1809.08828.
http://scholar.google.com/scholar?hl=en&q=Burton+H.+Bloom.+1970.+Space%2FTime+trade-offs+in+hash+coding+with+allowable+errors.+Commun.+ACM+13%2C+7+%28July+1970%29%2C+422%2D%2D426.+10.1145%2F362686.362692+
http://scholar.google.com/scholar?hl=en&q=Ioana+Burcea%2C+Stephen+Somogyi%2C+Andreas+Moshovos%2C+and+Babak+Falsafi.+2008.+Predictor+virtualization.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9908%29.+157%2D%2D167.
http://scholar.google.com/scholar?hl=en&q=Jason+F.+Cantin%2C+Mikko+H.+Lipasti%2C+and+James+E.+Smith.+2006.+Stealth+prefetching.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9906%29.+274%2D%2D282.+10.1145%2F1168857.1168892+
http://scholar.google.com/scholar?hl=en&q=Chi+F.+Chen%2C+Se-Hyun+Yang%2C+Babak+Falsafi%2C+and+Andreas+Moshovos.+2004.+Accurate+and+complexity-effective+spatial+pattern+prediction.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9904%29.+276%2D%2D287.
http://scholar.google.com/scholar?hl=en&q=Chia-Hsin+Owen+Chen%2C+Sunghyun+Park%2C+Tushar+Krishna%2C+Suvinay+Subramanian%2C+Anantha+P.+Chandrakasan%2C+and+Li-Shiuan+Peh.+2013.+SMART%3A+A+single-cycle+reconfigurable+NoC+for+SoC+applications.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9913%29.+338%2D%2D343.+
http://scholar.google.com/scholar?hl=en&q=Shimin+Chen%2C+Anastassia+Ailamaki%2C+Phillip+B.+Gibbons%2C+and+Todd+C.+Mowry.+2007.+Improving+hash+join+performance+through+prefetching.+ACM+Trans.+Database+Syst.+32%2C+3+%28Aug.+2007%29.+10.1145%2F1272743.1272747+
http://scholar.google.com/scholar?hl=en&q=Trishul+M.+Chilimbi.+2001.+On+the+stability+of+temporal+data+reference+profiles.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9901%29.+151%2D%2D160.
http://scholar.google.com/scholar?hl=en&q=Trishul+M.+Chilimbi+and+Martin+Hirzel.+2002.+Dynamic+hot+data+stream+prefetching+for+general-purpose+programs.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation+%28PLDI%E2%80%9902%29.+199%2D%2D209.
http://scholar.google.com/scholar?hl=en&q=Yuan+Chou.+2007.+Low-cost+epoch-based+correlation+prefetching+for+commercial+applications.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9907%29.+301%2D%2D313.
http://scholar.google.com/scholar?hl=en&q=Jamison+D.+Collins%2C+Dean+M.+Tullsen%2C+Hong+Wang%2C+and+John+P.+Shen.+2001.+Dynamic+speculative+precomputation.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9901%29.+306%2D%2D317.
http://scholar.google.com/scholar?hl=en&q=Jamison+D.+Collins%2C+Hong+Wang%2C+Dean+M.+Tullsen%2C+Christopher+Hughes%2C+Yong-Fong+Lee%2C+Dan+Lavery%2C+and+John+P.+Shen.+2001.+Speculative+precomputation%3A+Long-range+prefetching+of+delinquent+loads.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9901%29.+14%2D%2D25.
http://scholar.google.com/scholar?hl=en&q=Pat+Conway+and+Bill+Hughes.+2007.+The+AMD+opteron+northbridge+architecture.+IEEE+Micro+27%2C+2+%28Mar.+2007%29%2C+10%2D%2D21.+10.1109%2FMM.2007.43+
http://scholar.google.com/scholar?hl=en&q=Heming+Cui%2C+Jingyue+Wu%2C+Chia-Che+Tsai%2C+and+Junfeng+Yang.+2010.+Stable+deterministic+multithreading+through+schedule+memoization.+In+Proceedings+of+the+USENIX+Conference+on+Operating+Systems+Design+and+Implementation+%28OSDI%E2%80%9910%29.+USENIX+Association%2C+207%2D%2D221.
http://scholar.google.com/scholar?hl=en&q=F.+Dahlgren+and+P.+Stenstrom.+1995.+Effectiveness+of+hardware-based+stride+and+sequential+prefetching+in+shared-memory+multiprocessors.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9995%29.+68.
http://scholar.google.com/scholar?hl=en&q=Pedro+Diaz+and+Marcelo+Cintra.+2009.+Stream+chaining%3A+Exploiting+multiple+levels+of+correlation+in+data+prefetching.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9909%29.+81%2D%2D92.
http://scholar.google.com/scholar?hl=en&q=Jack+Doweck.+2006.+Inside+intel%C2%AE+core+microarchitecture.+In+IEEE+Hot+Chips+Symposium+%28HCS%E2%80%9906%29.+1%2D%2D35.
http://scholar.google.com/scholar?hl=en&q=Eiman+Ebrahimi%2C+Chang+Joo+Lee%2C+Onur+Mutlu%2C+and+Yale+N.+Patt.+2010.+Fairness+via+source+throttling%3A+A+configurable+and+high-performance+fairness+substrate+for+multi-core+memory+systems.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9910%29.+335%2D%2D346.
http://scholar.google.com/scholar?hl=en&q=Eiman+Ebrahimi%2C+Chang+Joo+Lee%2C+Onur+Mutlu%2C+and+Yale+N.+Patt.+2011.+Prefetch-aware+shared+resource+management+for+multi-core+systems.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9911%29.+141%2D%2D152.
http://scholar.google.com/scholar?hl=en&q=Eiman+Ebrahimi%2C+Onur+Mutlu%2C+Chang+Joo+Lee%2C+and+Yale+N.+Patt.+2009.+Coordinated+control+of+multiple+prefetchers+in+multi-core+systems.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9909%29.+316%2D%2D326.
http://scholar.google.com/scholar?hl=en&q=Eiman+Ebrahimi%2C+Onur+Mutlu%2C+and+Yale+N.+Patt.+2009.+Techniques+for+bandwidth-efficient+prefetching+of+linked+data+structures+in+hybrid+prefetching+systems.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9909%29.+7%2D%2D17.
http://scholar.google.com/scholar?hl=en&q=Hodjat+Asghari+Esfeden%2C+Farzad+Khorasani%2C+Hyeran+Jeon%2C+Daniel+Wong%2C+and+Nael+Abu-Ghazaleh.+2019.+CORF%3A+Coalescing+operand+register+file+for+GPUs.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9919%29.+ACM.
http://scholar.google.com/scholar?hl=en&q=Pouya+Esmaili-Dokht%2C+Mohammad+Bakhshalipour%2C+Behnam+Khodabandeloo%2C+Pejman+Lotfi-Kamran%2C+and+Hamid+Sarbazi-Azad.+2018.+Scale-out+processors+8+energy+efficiency.+arXiv+preprint+arXiv%3A1808.04864.
http://scholar.google.com/scholar?hl=en&q=Babak+Falsafi+and+Thomas+F.+Wenisch.+2014.+A+Primer+on+Hardware+Prefetching.+Morgan+8+Claypool+Publishers.
http://scholar.google.com/scholar?hl=en&q=Michael+Ferdman%2C+Almutaz+Adileh%2C+Onur+Kocberber%2C+Stavros+Volos%2C+Mohammad+Alisafaee%2C+Djordje+Jevdjic%2C+Cansu+Kaynak%2C+Adrian+Daniel+Popescu%2C+Anastasia+Ailamaki%2C+and+Babak+Falsafi.+2012.+Clearing+the+clouds%3A+A+study+of+emerging+scale-out+workloads+on+modern+hardware.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9912%29.+37%2D%2D48.
http://scholar.google.com/scholar?hl=en&q=Michael+Ferdman%2C+Almutaz+Adileh%2C+Onur+Kocberber%2C+Stavros+Volos%2C+Mohammad+Alisafaee%2C+Djordje+Jevdjic%2C+Cansu+Kaynak%2C+Adrian+Daniel+Popescu%2C+Anastasia+Ailamaki%2C+and+Babak+Falsafi.+2012.+Quantifying+the+mismatch+between+emerging+scale-out+applications+and+modern+processors.+ACM+Trans.+Comput.+Syst.+30%2C+4%2C+Article+15+%28Nov.+2012%29%2C+24+pages.+10.1145%2F2382553.2382557+
http://scholar.google.com/scholar?hl=en&q=Ilya+Ganusov+and+Martin+Burtscher.+2006.+Future+execution%3A+A+prefetching+mechanism+that+uses+multiple+cores+to+speed+up+single+threads.+ACM+Trans.+Architect.+Code+Optim.+3%2C+4+%28Dec.+2006%29%2C+424%2D%2D449.+10.1145%2F1187976.1187979+
http://scholar.google.com/scholar?hl=en&q=Boris+Grot%2C+Damien+Hardy%2C+Pejman+Lotfi-Kamran%2C+Chrysostomos+Nicopoulos%2C+Yiannakis+Sazeides%2C+and+Babak+Falsafi.+2012.+Optimizing+data-center+TCO+with+scale-out+processors.+IEEE+Micro+32%2C+5+%28Sept.+2012%29%2C+1%2D%2D63.+10.1109%2FMM.2012.71+
http://scholar.google.com/scholar?hl=en&q=Rehan+Hameed%2C+Wajahat+Qadeer%2C+Megan+Wachs%2C+Omid+Azizi%2C+Alex+Solomatnikov%2C+Benjamin+C.+Lee%2C+Stephen+Richardson%2C+Christos+Kozyrakis%2C+and+Mark+Horowitz.+2010.+Understanding+sources+of+inefficiency+in+general-purpose+chips.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9910%29.+ACM%2C+37%2D%2D47.
http://scholar.google.com/scholar?hl=en&q=Richard+A.+Hankins%2C+Trung+Diep%2C+Murali+Annavaram%2C+Brian+Hirano%2C+Harald+Eri%2C+Hubert+Nueckel%2C+and+John+P.+Shen.+2003.+Scaling+and+characterizing+database+workloads%3A+Bridging+the+gap+between+research+and+practice.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9903%29.+116%2D%2D120.
http://scholar.google.com/scholar?hl=en&q=Nikos+Hardavellas%2C+Ippokratis+Pandis%2C+Ryan+Johnson%2C+Naju+G.+Mancheril%2C+Anastassia+Ailamaki%2C+and+Babak+Falsafi.+2007.+Database+servers+on+chip+multiprocessors%3A+Limitations+and+opportunities.+In+Proceedings+of+the+Biennial+Conference+on+Innovative+Data+Systems+Research+%28CIDR%E2%80%9907%29.+79%2D%2D87.
http://scholar.google.com/scholar?hl=en&q=Ruud+Haring%2C+Martin+Ohmacht%2C+Thomas+Fox%2C+Michael+Gschwind%2C+David+Satterfield%2C+Krishnan+Sugavanam%2C+Paul+Coteus%2C+Philip+Heidelberger%2C+Matthias+Blumrich%2C+Robert+Wisniewski%2C+Alan+Gara%2C+George+Chiu%2C+Peter+Boyle%2C+Norman+Chist%2C+and+Changhoan+Kim.+2012.+The+IBM+blue+Gene%2FQ+compute+chip.+IEEE+Micro+32%2C+2+%282012%29%2C+48%2D%2D60.+10.1109%2FMM.2011.108+
http://scholar.google.com/scholar?hl=en&q=Milad+Hashemi%2C+Khubaib%2C+Eiman+Ebrahimi%2C+Onur+Mutlu%2C+and+Yale+N.+Patt.+2016.+Accelerating+dependent+cache+misses+with+an+enhanced+memory+controller.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9916%29.+444%2D%2D455.
http://scholar.google.com/scholar?hl=en&q=Tim+Horel+and+Gary+Lauterbach.+1999.+UltraSPARC-III%3A+Designing+third-generation+64-bit+performance.+IEEE+Micro+19%2C+3+%281999%29%2C+73%2D%2D85.+10.1109%2F40.768506+
http://scholar.google.com/scholar?hl=en&q=Christopher+J.+Hughes+and+Sarita+V.+Adve.+2005.+Memory-side+prefetching+for+linked+data+structures+for+processor-in-memory+systems.+J.+Parallel+and+Distrib.+Comput.+65%2C+4+%28Apr.+2005%29%2C+448%2D%2D463.+10.1016%2Fj.jpdc.2004.11.004+
http://scholar.google.com/scholar?hl=en&q=Jaehyuk+Huh%2C+Doug+Burger%2C+and+Stephen+W.+Keckler.+2001.+Exploring+the+design+space+of+future+CMPs.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9901%29.+199%2D%2D210.
http://scholar.google.com/scholar?hl=en&q=Ibrahim+Hur+and+Calvin+Lin.+2006.+Memory+prefetching+using+adaptive+stream+detection.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9906%29.+397%2D%2D408.
http://scholar.google.com/scholar?hl=en&q=Sorin+Iacobovici%2C+Lawrence+Spracklen%2C+Sudarshan+Kadambi%2C+Yuan+Chou%2C+and+Santosh+G.+Abraham.+2004.+Effective+stream-based+and+execution-based+data+prefetching.+In+Proceedings+of+the+International+Conference+on+Supercomputing+%28ICS%E2%80%9904%29.+1%2D%2D11.
http://scholar.google.com/scholar?hl=en&q=Yasuo+Ishii%2C+Mary+Inaba%2C+and+Kei+Hiraki.+2009.+Access+map+pattern+matching+for+data+cache+prefetch.+In+Proceedings+of+the+International+Conference+on+Supercomputing+%28ICS%E2%80%9909%29.+499%2D%2D500.
http://scholar.google.com/scholar?hl=en&q=Akanksha+Jain+and+Calvin+Lin.+2013.+Linearizing+irregular+memory+accesses+for+improved+correlated+prefetching.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9913%29.+247%2D%2D259.
http://scholar.google.com/scholar?hl=en&q=Djordje+Jevdjic%2C+Stavros+Volos%2C+and+Babak+Falsafi.+2013.+Die-stacked+DRAM+caches+for+servers%3A+Hit+ratio%2C+latency%2C+or+bandwidth%3F+have+it+all+with+footprint+cache.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9913%29.+404%2D%2D415.
http://scholar.google.com/scholar?hl=en&q=Daniel+A.+Jim%C3%A9nez+and+Calvin+Lin.+2001.+Dynamic+branch+prediction+with+perceptrons.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture+%28HPCA%E2%80%9901%29.+197%2D%2D206.
http://scholar.google.com/scholar?hl=en&q=Victor+Jim%C3%A9nez%2C+Roberto+Gioiosa%2C+Francisco+J.+Cazorla%2C+Alper+Buyuktosunoglu%2C+Pradip+Bose%2C+and+Francis+P.+O%E2%80%99Connell.+2012.+Making+data+prefetch+smarter%3A+Adaptive+prefetching+on+POWER7.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9912%29.+137%2D%2D146.
http://scholar.google.com/scholar?hl=en&q=Ryan+Johnson%2C+Stavros+Harizopoulos%2C+Nikos+Hardavellas%2C+Kivanc+Sabirli%2C+Ippokratis+Pandis%2C+Anastasia+Ailamaki%2C+Naju+G.+Mancheril%2C+and+Babak+Falsafi.+2007.+To+share+or+not+to+share%3F+In+Proceedings+of+the+International+Conference+on+Very+Large+Data+Bases+%28VLDB%E2%80%9907%29.+351%2D%2D362.
http://scholar.google.com/scholar?hl=en&q=Doug+Joseph+and+Dirk+Grunwald.+1997.+Prefetching+using+markov+predictors.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9997%29.+252%2D%2D263.
http://scholar.google.com/scholar?hl=en&q=Norman+P.+Jouppi.+1990.+Improving+direct-mapped+cache+performance+by+the+addition+of+a+small+fully+associative+cache+and+prefetch+buffers.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9990%29.+364%2D%2D373.
http://scholar.google.com/scholar?hl=en&q=David+Kadjo%2C+Jinchun+Kim%2C+Prabal+Sharma%2C+Reena+Panda%2C+Paul+Gratz%2C+and+Daniel+Jimenez.+2014.+B-Fetch%3A+Branch+prediction+directed+prefetching+for+chip-multiprocessors.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9914%29.+623%2D%2D634.
http://scholar.google.com/scholar?hl=en&q=Md+Kamruzzaman%2C+Steven+Swanson%2C+and+Dean+M.+Tullsen.+2011.+Inter-core+prefetching+for+multicore+processors+using+migrating+helper+threads.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9911%29.+393%2D%2D404.
http://scholar.google.com/scholar?hl=en&q=Mahmut+Kandemir%2C+Yuanrui+Zhang%2C+and+Ozcan+Ozturk.+2009.+Adaptive+prefetching+for+shared+cache-based+chip+multiprocessors.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9909%29.+773%2D%2D778.
http://scholar.google.com/scholar?hl=en&q=Tejas+S.+Karkhanis+and+James+E.+Smith.+2004.+A+first-order+superscalar+processor+model.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9904%29.+338%2D%2D349.
http://scholar.google.com/scholar?hl=en&q=Mehmet+Kayaalp%2C+Khaled+N.+Khasawneh%2C+Hodjat+Asghari+Esfeden%2C+Jesse+Elwell%2C+Nael+Abu-Ghazaleh%2C+Dmitry+Ponomarev%2C+and+Aamer+Jaleel.+2017.+RIC%3A+Relaxed+inclusion+caches+for+mitigating+LLC+side-channel+attacks.+In+Proceedings+of+the+Design+Automation+Conference+%28DAC%E2%80%9917%29.+ACM%2C+Article+7%2C+6+pages.
http://scholar.google.com/scholar?hl=en&q=Farzad+Khorasani%2C+Hodjat+Asghari+Esfeden%2C+Nael+Abu-Ghazaleh%2C+and+Vivek+Sarkar.+2018.+In-register+parameter+caching+for+dynamic+neural+nets+with+virtual+persistent+processor+specialization.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9918%29.+IEEE%2C+377%2D%2D389.
http://scholar.google.com/scholar?hl=en&q=Farzad+Khorasani%2C+Hodjat+Asghari+Esfeden%2C+Amin+Farmahini-Farahani%2C+Nuwan+Jayasena%2C+and+Vivek+Sarkar.+2018.+RegMutex%3A+Inter-warp+GPU+register+time-sharing.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9918%29.+IEEE+Press%2C+816%2D%2D828.
http://scholar.google.com/scholar?hl=en&q=Jinchun+Kim%2C+Seth+H.+Pugsley%2C+Paul+V.+Gratz%2C+A.+L.+Narasimha+Reddy%2C+Chris+Wilkerson%2C+and+Zeshan+Chishti.+2016.+Path+confidence-based+lookahead+prefetching.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9916%29.+60%3A1%2D%2D60%3A12.+
http://scholar.google.com/scholar?hl=en&q=Yoongu+Kim%2C+Dongsu+Han%2C+Onur+Mutlu%2C+and+Mor+Harchol-Balter.+2010.+ATLAS%3A+A+scalable+and+high-performance+scheduling+algorithm+for+multiple+memory+controllers.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9910%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Sanjeev+Kumar+and+Christopher+Wilkerson.+1998.+Exploiting+spatial+locality+in+data+caches+using+spatial+footprints.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9998%29.+357%2D%2D368.
http://scholar.google.com/scholar?hl=en&q=James+R.+Larus+and+Michael+Parkes.+2002.+Using+cohort-scheduling+to+enhance+server+performance.+In+Proceedings+of+the+General+Track+of+the+Annual+Conference+on+USENIX+Annual+Technical+Conference+%28ATEC%E2%80%9902%29.+103%2D%2D114.
http://scholar.google.com/scholar?hl=en&q=Chang+Joo+Lee%2C+Onur+Mutlu%2C+Veynu+Narasiman%2C+and+Yale+N.+Patt.+2008.+Prefetch-aware+DRAM+controllers.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9908%29.+200%2D%2D209.
http://scholar.google.com/scholar?hl=en&q=Jaejin+Lee%2C+Changhee+Jung%2C+Daeseob+Lim%2C+and+Yan+Solihin.+2009.+Prefetching+with+helper+threads+for+loosely+coupled+multiprocessor+systems.+IEEE+Trans.+Parallel+Distrib.+Syst.+20%2C+9+%28Sept.+2009%29%2C+1309%2D%2D1324.+10.1109%2FTPDS.2008.224+
http://scholar.google.com/scholar?hl=en&q=Kevin+Lim%2C+Parthasarathy+Ranganathan%2C+Jichuan+Chang%2C+Chandrakant+Patel%2C+Trevor+Mudge%2C+and+Steven+Reinhardt.+2008.+Understanding+and+designing+new+server+architectures+for+emerging+warehouse-computing+environments.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9908%29.+315%2D%2D326.
http://scholar.google.com/scholar?hl=en&q=Jack+L.+Lo%2C+Luiz+Andr%C3%A9+Barroso%2C+Susan+J.+Eggers%2C+Kourosh+Gharachorloo%2C+Henry+M.+Levy%2C+and+Sujay+S.+Parekh.+1998.+An+analysis+of+database+workload+performance+on+simultaneous+multithreaded+processors.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9998%29.+39%2D%2D50.+10.1145%2F279358.279367+
http://scholar.google.com/scholar?hl=en&q=Pejman+Lotfi-Kamran%2C+Boris+Grot%2C+and+Babak+Falsafi.+2012.+NOC-Out%3A+Microarchitecting+a+scale-out+processor.+In+Proceedings+of+the+45th+Annual+ACM%2FIEEE+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9912%29.+177%2D%2D187.
http://scholar.google.com/scholar?hl=en&q=Pejman+Lotfi-Kamran%2C+Boris+Grot%2C+Michael+Ferdman%2C+Stavros+Volos%2C+Onur+Kocberber%2C+Javier+Picorel%2C+Almutaz+Adileh%2C+Djordje+Jevdjic%2C+Sachin+Idgunji%2C+Emre+Ozer%2C+and+Babak+Falsafi.+2012.+Scale-out+processors.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9912%29.+500%2D%2D511.
http://scholar.google.com/scholar?hl=en&q=Pejman+Lotfi-Kamran%2C+Mehdi+Modarressi%2C+and+Hamid+Sarbazi-Azad.+2016.+An+efficient+hybrid-switched+network-on-chip+for+chip+multiprocessors.+IEEE+Trans.+Comput.+65%2C+5+%28May+2016%29%2C+1656%2D%2D1662.+10.1109%2FTC.2015.2449846+
http://scholar.google.com/scholar?hl=en&q=Pejman+Lotfi-Kamran%2C+Mehdi+Modarressi%2C+and+Hamid+Sarbazi-Azad.+2017.+Near-ideal+networks-on-chip+for+servers.+In+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture+%28HPCA%E2%80%9917%29.+277%2D%2D288.
http://scholar.google.com/scholar?hl=en&q=Chi-Keung+Luk+and+Todd+C.+Mowry.+1996.+Compiler-based+prefetching+for+recursive+data+structures.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9996%29.+222%2D%2D233.
http://scholar.google.com/scholar?hl=en&q=Sanyam+Mehta%2C+Zhenman+Fang%2C+Antonia+Zhai%2C+and+Pen-Chung+Yew.+2014.+Multi-stage+coordinated+prefetching+for+present-day+processors.+In+Proceedings+of+the+International+Conference+on+Supercomputing+%28ICS%E2%80%9914%29.+73%2D%2D82.
http://scholar.google.com/scholar?hl=en&q=Pierre+Michaud.+2016.+Best-offset+hardware+prefetching.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9916%29.+469%2D%2D480.
http://scholar.google.com/scholar?hl=en&q=Amirhossein+Mirhosseini+and+Thomas+F.+Wenisch.+2019.+The+queuing-first+approach+for+tail+management+of+interactive+services.+IEEE+Micro+%282019%29.
http://scholar.google.com/scholar?hl=en&q=Amirhossein+Mirhosseini%2C+Akshitha+Sriraman%2C+and+Thomas+F.+Wenisch.+2019.+Enhancing+server+efficiency+in+the+face+of+killer+microseconds.+Proceedings+of+the+International+Symposium+on+High-Performance+Computer+Architecture+%28HPCA%E2%80%9919%29.
http://scholar.google.com/scholar?hl=en&q=Sparsh+Mittal.+2016.+A+survey+of+recent+prefetching+techniques+for+processor+caches.+ACM+Comput.+Surveys+49%2C+2%2C+Article+35+%28Aug.+2016%29%2C+35%3A1%2D%2D35%3A35.+10.1145%2F2907071+
http://scholar.google.com/scholar?hl=en&q=Naveen+Muralimanohar%2C+Rajeev+Balasubramonian%2C+and+Norm+Jouppi.+2007.+Optimizing+NUCA+organizations+and+wiring+alternatives+for+large+caches+with+CACTI+6.0.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9907%29.+3%2D%2D14.
http://scholar.google.com/scholar?hl=en&q=Onur+Mutlu%2C+Hyesoon+Kim%2C+and+Yale+N.+Patt.+2005.+Techniques+for+efficient+processing+in+runahead+execution+engines.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9905%29.+370%2D%2D381.
http://scholar.google.com/scholar?hl=en&q=Onur+Mutlu%2C+Jared+Stark%2C+Chris+Wilkerson%2C+and+Yale+N.+Patt.+2003.+Runahead+execution%3A+An+alternative+to+very+large+instruction+windows+for+out-of-order+processors.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9903%29.+129.
http://scholar.google.com/scholar?hl=en&q=Mario+Nemirovsky+and+Dean+M.+Tullsen.+2013.+Multithreading+Architecture+%281st+ed.%29.+Morgan+8+Claypool+Publishers.
http://scholar.google.com/scholar?hl=en&q=Kyle+J.+Nesbit%2C+Ashutosh+S.+Dhodapkar%2C+and+James+E.+Smith.+2004.+AC%2FDC%3A+An+adaptive+data+cache+prefetcher.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9904%29.+135%2D%2D145.
http://scholar.google.com/scholar?hl=en&q=Kyle+J.+Nesbit+and+James+E.+Smith.+2004.+Data+cache+prefetching+using+a+global+history+buffer.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9904%29.+96.+10.1109%2FHPCA.2004.10030+
http://scholar.google.com/scholar?hl=en&q=Craig+G.+Nevill-Manning+and+Ian+H.+Witten.+1997.+Identifying+hierarchical+structure+in+sequences%3A+A+linear-time+algorithm.+J.+Artific.+Intell.+Res.+7%2C+1+%28Sept.+1997%29%2C+67%2D%2D82.+
http://scholar.google.com/scholar?hl=en&q=S.+Palacharla+and+R.+E.+Kessler.+1994.+Evaluating+stream+buffers+as+a+secondary+cache+replacement.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9994%29.+24%2D%2D33.
http://scholar.google.com/scholar?hl=en&q=S.+H.+Pugsley%2C+A.+R.+Alameldeen%2C+C.+Wilkerson%2C+and+H.+Kim.+2015.+The+2nd+Data+Prefetching+Championship+%28DPC-2%29.+http%3A%2F%2Fcomparch-conf.gatech.edu%2Fdpc2%2F.
http://scholar.google.com/scholar?hl=en&q=Seth+H.+Pugsley%2C+Zeshan+Chishti%2C+Chris+Wilkerson%2C+Peng-fei+Chuang%2C+Robert+L.+Scott%2C+Aamer+Jaleel%2C+Shih-Lien+Lu%2C+Kingsum+Chow%2C+and+Rajeev+Balasubramonian.+2014.+Sandbox+prefetching%3A+Safe+run-time+evaluation+of+aggressive+prefetchers.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9914%29.+626%2D%2D637.
http://scholar.google.com/scholar?hl=en&q=Parthasarathy+Ranganathan%2C+Kourosh+Gharachorloo%2C+Sarita+V.+Adve%2C+and+Luiz+Andr%C3%A9+Barroso.+1998.+Performance+of+database+workloads+on+shared-memory+systems+with+out-of-order+processors.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9998%29.+307%2D%2D318.
http://scholar.google.com/scholar?hl=en&q=Brian+M.+Rogers%2C+Anil+Krishna%2C+Gordon+B.+Bell%2C+Ken+Vu%2C+Xiaowei+Jiang%2C+and+Yan+Solihin.+2009.+Scaling+the+bandwidth+wall%3A+Challenges+in+and+avenues+for+CMP+scaling.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9909%29.+371%2D%2D382.
http://scholar.google.com/scholar?hl=en&q=Amir+Roth+and+Gurindar+S.+Sohi.+1999.+Effective+jump-pointer+prefetching+for+linked+data+structures.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9999%29.+111%2D%2D121.
http://scholar.google.com/scholar?hl=en&q=Shane+Ryoo%2C+Christopher+I.+Rodrigues%2C+Sara+S.+Baghsorkhi%2C+Sam+S.+Stone%2C+David+B.+Kirk%2C+and+Wen-mei+W.+Hwu.+2008.+Optimization+principles+and+application+performance+evaluation+of+a+multithreaded+GPU+using+CUDA.+In+Proceedings+of+the+Symposium+on+Principles+and+Practice+of+Parallel+Programming+%28PPoPP%E2%80%9908%29.+ACM%2C+73%2D%2D82.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Sadrosadati%2C+Amirhossein+Mirhosseini%2C+Seyed+Borna+Ehsani%2C+Hamid+Sarbazi-Azad%2C+Mario+Drumond%2C+Babak+Falsafi%2C+Rachata+Ausavarungnirun%2C+and+Onur+Mutlu.+2018.+LTRF%3A+Enabling+high-capacity+register+files+for+GPUs+via+hardware%2Fsoftware+cooperative+register+prefetching.+In+Proceedings+of+the+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9918%29.+ACM%2C+489%2D%2D502.
http://scholar.google.com/scholar?hl=en&q=Suleyman+Sair%2C+Timothy+Sherwood%2C+and+Brad+Calder.+2003.+A+decoupled+predictor-directed+stream+prefetching+architecture.+IEEE+Trans.+Comput.+52%2C+3+%28March+2003%29%2C+260%2D%2D276.+10.1109%2FTC.2003.1183943+
http://scholar.google.com/scholar?hl=en&q=Vivek+Seshadri%2C+Samihan+Yedkar%2C+Hongyi+Xin%2C+Onur+Mutlu%2C+Phillip+B.+Gibbons%2C+Michael+A.+Kozuch%2C+and+Todd+C.+Mowry.+2015.+Mitigating+prefetcher-caused+pollution+using+informed+caching+policies+for+prefetched+blocks.+ACM+Trans.+Architect.+Code+Optim.+11%2C+4%2C+Article+51+%28Jan.+2015%29%2C+22+pages.
http://scholar.google.com/scholar?hl=en&q=Timothy+Sherwood%2C+Suleyman+Sair%2C+and+Brad+Calder.+2000.+Predictor-directed+stream+buffers.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9900%29.+42%2D%2D53.
http://scholar.google.com/scholar?hl=en&q=Manjunath+Shevgoor%2C+Sahil+Koladiya%2C+Rajeev+Balasubramonian%2C+Chris+Wilkerson%2C+Seth+H.+Pugsley%2C+and+Zeshan+Chishti.+2015.+Efficiently+prefetching+complex+address+patterns.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9915%29.+141%2D%2D152.
http://scholar.google.com/scholar?hl=en&q=Avinash+Sodani%2C+Roger+Gramunt%2C+Jesus+Corbal%2C+Ho-Seop+Kim%2C+Krishna+Vinod%2C+Sundaram+Chinthamani%2C+Steven+Hutsell%2C+Rajat+Agarwal%2C+and+Yen-Chen+Liu.+2016.+Knights+landing%3A+Second-generation+intel+xeon+Phi+product.+IEEE+Micro+36%2C+2+%28Mar.+2016%29%2C+34%2D%2D46.+10.1109%2FMM.2016.25+
http://scholar.google.com/scholar?hl=en&q=Yan+Solihin%2C+Jaejin+Lee%2C+and+Josep+Torrellas.+2002.+Using+a+user-level+memory+thread+for+correlation+prefetching.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9902%29.+171%2D%2D182.
http://scholar.google.com/scholar?hl=en&q=Stephen+Somogyi%2C+Thomas+F.+Wenisch%2C+Anastasia+Ailamaki%2C+and+Babak+Falsafi.+2009.+Spatio-temporal+memory+streaming.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9909%29.+69%2D%2D80.
http://scholar.google.com/scholar?hl=en&q=Stephen+Somogyi%2C+Thomas+F.+Wenisch%2C+Anastassia+Ailamaki%2C+Babak+Falsafi%2C+and+Andreas+Moshovos.+2006.+Spatial+memory+streaming.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9906%29.+252%2D%2D263.
http://scholar.google.com/scholar?hl=en&q=Santhosh+Srinath%2C+Onur+Mutlu%2C+Hyesoon+Kim%2C+and+Yale+N.+Patt.+2007.+Feedback+directed+prefetching%3A+Improving+the+performance+and+bandwidth-efficiency+of+hardware+prefetchers.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9907%29.+63%2D%2D74.
http://scholar.google.com/scholar?hl=en&q=Joel+M.+Tendler%2C+J.+Steve+Dodson%2C+J.+S.+Fields%2C+Hung+Le%2C+and+Balaram+Sinharoy.+2002.+POWER4+system+microarchitecture.+IBM+J.+Res.+Dev.+46%2C+1+%282002%29%2C+5%2D%2D25.+10.1147%2Frd.461.0005+
http://scholar.google.com/scholar?hl=en&q=Pedro+Trancoso%2C+Josep-L.+Larriba-Pey%2C+Zheng+Zhang%2C+and+Josep+Torrellas.+1997.+The+memory+performance+of+DSS+commercial+workloads+in+shared-memory+multiprocessors.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9997%29.+250%2D%2D260.
http://scholar.google.com/scholar?hl=en&q=Armin+Vakil-Ghahani%2C+Sara+Mahdizadeh-Shahri%2C+Mohammad-Reza+Lotfi-Namin%2C+Mohammad+Bakhshalipour%2C+Pejman+Lotfi-Kamran%2C+and+Hamid+Sarbazi-Azad.+2018.+Cache+replacement+policy+based+on+expected+hit+count.+IEEE+Comput.+Architect.+Lett.+17%2C+1+%282018%29%2C+64%2D%2D67.+10.1109%2FLCA.2017.2762660+
http://scholar.google.com/scholar?hl=en&q=Thomas+F.+Wenisch%2C+Michael+Ferdman%2C+Anastasia+Ailamaki%2C+Babak+Falsafi%2C+and+Andreas+Moshovos.+2009.+Practical+off-chip+meta-data+for+temporal+memory+streaming.+In+Proceedings+of+the+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9909%29.+79%2D%2D90.
http://scholar.google.com/scholar?hl=en&q=Thomas+F.+Wenisch%2C+Stephen+Somogyi%2C+Nikolaos+Hardavellas%2C+Jangwoo+Kim%2C+Anastassia+Ailamaki%2C+and+Babak+Falsafi.+2005.+Temporal+streaming+of+shared+memory.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9905%29.+222%2D%2D233.
http://scholar.google.com/scholar?hl=en&q=Carole-Jean+Wu%2C+Aamer+Jaleel%2C+Margaret+Martonosi%2C+Simon+C.+Steely%2C+Jr.%2C+and+Joel+Emer.+2011.+PACMan%3A+Prefetch-aware+cache+management+for+high+performance+caching.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9911%29.+442%2D%2D453.
http://scholar.google.com/scholar?hl=en&q=Carole-Jean+Wu+and+Margaret+Martonosi.+2011.+Characterization+and+dynamic+mitigation+of+intra-application+cache+interference.+In+Proceedings+of+the+International+Symposium+on+Performance+Analysis+of+Systems+and+Software+%28ISPASS%E2%80%9911%29.+2%2D%2D11.
http://scholar.google.com/scholar?hl=en&q=Wm.+A.+Wulf+and+Sally+A.+McKee.+1995.+Hitting+the+memory+wall%3A+Implications+of+the+obvious.+SIGARCH+Comput.+Archit.+News+23%2C+1+%28Mar.+1995%29%2C+20%2D%2D24.+10.1145%2F216585.216588+
http://scholar.google.com/scholar?hl=en&q=Praveen+Yedlapalli%2C+Jagadish+Kotra%2C+Emre+Kultursay%2C+Mahmut+Kandemir%2C+Chita+R.+Das%2C+and+Anand+Sivasubramaniam.+2013.+Meeting+midway%3A+Improving+CMP+performance+with+memory-side+prefetching.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9913%29.+289%2D%2D298.
http://scholar.google.com/scholar?hl=en&q=Chengqiang+Zhang+and+Sally+A.+McKee.+2000.+Hardware-only+stream+prefetching+and+dynamic+access+ordering.+In+Proceedings+of+the+International+Conference+on+Supercomputing+%28ICS%E2%80%9900%29.+167%2D%2D175.
http://scholar.google.com/scholar?hl=en&q=Weifeng+Zhang%2C+Brad+Calder%2C+and+Dean+M.+Tullsen.+2006.+A+self-repairing+prefetcher+in+an+event-driven+dynamic+optimization+framework.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization+%28CGO%E2%80%9906%29.+50%2D%2D64.
