package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for term2time kernel
var term2time_code cu.Function

// Stores the arguments for term2time kernel invocation
type term2time_args_t struct{
	 arg_new_term_x unsafe.Pointer
	 arg_new_term_y unsafe.Pointer
	 arg_new_term_z unsafe.Pointer
	 arg_rk_sin_mx unsafe.Pointer
	 arg_rk_sin_my unsafe.Pointer
	 arg_rk_sin_mz unsafe.Pointer
	 arg_rk_cos_mx unsafe.Pointer
	 arg_rk_cos_my unsafe.Pointer
	 arg_rk_cos_mz unsafe.Pointer
	 arg_delta_time unsafe.Pointer
	 arg_brms_x unsafe.Pointer
	 arg_brms_y unsafe.Pointer
	 arg_brms_z unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_sumx unsafe.Pointer
	 arg_sumy unsafe.Pointer
	 arg_sumz unsafe.Pointer
	 arg_ctimeWc float32
	 arg_N int
	 argptr [21]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for term2time kernel invocation
var term2time_args term2time_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 term2time_args.argptr[0] = unsafe.Pointer(&term2time_args.arg_new_term_x)
	 term2time_args.argptr[1] = unsafe.Pointer(&term2time_args.arg_new_term_y)
	 term2time_args.argptr[2] = unsafe.Pointer(&term2time_args.arg_new_term_z)
	 term2time_args.argptr[3] = unsafe.Pointer(&term2time_args.arg_rk_sin_mx)
	 term2time_args.argptr[4] = unsafe.Pointer(&term2time_args.arg_rk_sin_my)
	 term2time_args.argptr[5] = unsafe.Pointer(&term2time_args.arg_rk_sin_mz)
	 term2time_args.argptr[6] = unsafe.Pointer(&term2time_args.arg_rk_cos_mx)
	 term2time_args.argptr[7] = unsafe.Pointer(&term2time_args.arg_rk_cos_my)
	 term2time_args.argptr[8] = unsafe.Pointer(&term2time_args.arg_rk_cos_mz)
	 term2time_args.argptr[9] = unsafe.Pointer(&term2time_args.arg_delta_time)
	 term2time_args.argptr[10] = unsafe.Pointer(&term2time_args.arg_brms_x)
	 term2time_args.argptr[11] = unsafe.Pointer(&term2time_args.arg_brms_y)
	 term2time_args.argptr[12] = unsafe.Pointer(&term2time_args.arg_brms_z)
	 term2time_args.argptr[13] = unsafe.Pointer(&term2time_args.arg_mx)
	 term2time_args.argptr[14] = unsafe.Pointer(&term2time_args.arg_my)
	 term2time_args.argptr[15] = unsafe.Pointer(&term2time_args.arg_mz)
	 term2time_args.argptr[16] = unsafe.Pointer(&term2time_args.arg_sumx)
	 term2time_args.argptr[17] = unsafe.Pointer(&term2time_args.arg_sumy)
	 term2time_args.argptr[18] = unsafe.Pointer(&term2time_args.arg_sumz)
	 term2time_args.argptr[19] = unsafe.Pointer(&term2time_args.arg_ctimeWc)
	 term2time_args.argptr[20] = unsafe.Pointer(&term2time_args.arg_N)
	 }

// Wrapper for term2time CUDA kernel, asynchronous.
func k_term2time_async ( new_term_x unsafe.Pointer, new_term_y unsafe.Pointer, new_term_z unsafe.Pointer, rk_sin_mx unsafe.Pointer, rk_sin_my unsafe.Pointer, rk_sin_mz unsafe.Pointer, rk_cos_mx unsafe.Pointer, rk_cos_my unsafe.Pointer, rk_cos_mz unsafe.Pointer, delta_time unsafe.Pointer, brms_x unsafe.Pointer, brms_y unsafe.Pointer, brms_z unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, sumx unsafe.Pointer, sumy unsafe.Pointer, sumz unsafe.Pointer, ctimeWc float32, N int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("term2time")
	}

	term2time_args.Lock()
	defer term2time_args.Unlock()

	if term2time_code == 0{
		term2time_code = fatbinLoad(term2time_map, "term2time")
	}

	 term2time_args.arg_new_term_x = new_term_x
	 term2time_args.arg_new_term_y = new_term_y
	 term2time_args.arg_new_term_z = new_term_z
	 term2time_args.arg_rk_sin_mx = rk_sin_mx
	 term2time_args.arg_rk_sin_my = rk_sin_my
	 term2time_args.arg_rk_sin_mz = rk_sin_mz
	 term2time_args.arg_rk_cos_mx = rk_cos_mx
	 term2time_args.arg_rk_cos_my = rk_cos_my
	 term2time_args.arg_rk_cos_mz = rk_cos_mz
	 term2time_args.arg_delta_time = delta_time
	 term2time_args.arg_brms_x = brms_x
	 term2time_args.arg_brms_y = brms_y
	 term2time_args.arg_brms_z = brms_z
	 term2time_args.arg_mx = mx
	 term2time_args.arg_my = my
	 term2time_args.arg_mz = mz
	 term2time_args.arg_sumx = sumx
	 term2time_args.arg_sumy = sumy
	 term2time_args.arg_sumz = sumz
	 term2time_args.arg_ctimeWc = ctimeWc
	 term2time_args.arg_N = N
	

	args := term2time_args.argptr[:]
	cu.LaunchKernel(term2time_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("term2time")
	}
}

// maps compute capability on PTX code for term2time kernel.
var term2time_map = map[int]string{ 0: "" ,
30: term2time_ptx_30 ,
35: term2time_ptx_35 ,
37: term2time_ptx_37 ,
50: term2time_ptx_50 ,
52: term2time_ptx_52 ,
53: term2time_ptx_53 ,
60: term2time_ptx_60 ,
61: term2time_ptx_61 ,
70: term2time_ptx_70 ,
75: term2time_ptx_75  }

// term2time PTX code for various compute capabilities.
const(
  term2time_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<95>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r72, [term2time_param_20];
	mov.u32 	%r73, %nctaid.x;
	mov.u32 	%r74, %ctaid.y;
	mov.u32 	%r75, %ctaid.x;
	mad.lo.s32 	%r76, %r73, %r74, %r75;
	mov.u32 	%r77, %ntid.x;
	mov.u32 	%r78, %tid.x;
	mad.lo.s32 	%r1, %r76, %r77, %r78;
	setp.ge.s32	%p1, %r1, %r72;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.f32 	%f6, [%rd45];
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r250, %f67;
	cvt.rn.f32.s32	%f68, %r250;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shl.b32 	%r81, %r3, 8;
	or.b32  	%r4, %r81, -2147483648;
	add.u64 	%rd47, %SP, 0;
	add.u64 	%rd92, %SPL, 0;
	mov.u32 	%r242, 0;
	mov.u64 	%rd91, __cudart_i2opi_f;
	mov.u32 	%r241, -6;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r84, [%rd91];
	// inline asm
	{
	mad.lo.cc.u32   %r82, %r84, %r4, %r242;
	madc.hi.u32     %r242, %r84, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd92], %r82;
	add.s64 	%rd92, %rd92, 4;
	add.s64 	%rd91, %rd91, 4;
	add.s32 	%r241, %r241, 1;
	setp.ne.s32	%p4, %r241, 0;
	@%p4 bra 	BB0_5;

	bfe.u32 	%r87, %r3, 23, 8;
	add.s32 	%r88, %r87, -128;
	shr.u32 	%r89, %r88, 5;
	and.b32  	%r9, %r3, -2147483648;
	cvta.to.local.u64 	%rd49, %rd47;
	st.local.u32 	[%rd49+24], %r242;
	bfe.u32 	%r10, %r3, 23, 5;
	mov.u32 	%r90, 6;
	sub.s32 	%r91, %r90, %r89;
	mul.wide.s32 	%rd50, %r91, 4;
	add.s64 	%rd6, %rd49, %rd50;
	ld.local.u32 	%r243, [%rd6];
	ld.local.u32 	%r244, [%rd6+-4];
	setp.eq.s32	%p5, %r10, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r92, 32;
	sub.s32 	%r93, %r92, %r10;
	shr.u32 	%r94, %r244, %r93;
	shl.b32 	%r95, %r243, %r10;
	add.s32 	%r243, %r94, %r95;
	ld.local.u32 	%r96, [%rd6+-8];
	shr.u32 	%r97, %r96, %r93;
	shl.b32 	%r98, %r244, %r10;
	add.s32 	%r244, %r97, %r98;

BB0_8:
	shr.u32 	%r99, %r244, 30;
	shl.b32 	%r100, %r243, 2;
	add.s32 	%r245, %r99, %r100;
	shl.b32 	%r18, %r244, 2;
	shr.u32 	%r101, %r245, 31;
	shr.u32 	%r102, %r243, 30;
	add.s32 	%r19, %r101, %r102;
	setp.eq.s32	%p6, %r101, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r103, %r245;
	neg.s32 	%r247, %r18;
	setp.eq.s32	%p7, %r18, 0;
	selp.u32	%r104, 1, 0, %p7;
	add.s32 	%r245, %r104, %r103;
	xor.b32  	%r246, %r9, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r246, %r9;
	mov.u32 	%r247, %r18;

BB0_11:
	clz.b32 	%r249, %r245;
	setp.eq.s32	%p8, %r249, 0;
	shl.b32 	%r105, %r245, %r249;
	mov.u32 	%r106, 32;
	sub.s32 	%r107, %r106, %r249;
	shr.u32 	%r108, %r247, %r107;
	add.s32 	%r109, %r108, %r105;
	selp.b32	%r27, %r245, %r109, %p8;
	mov.u32 	%r110, -921707870;
	mul.hi.u32 	%r248, %r27, %r110;
	setp.eq.s32	%p9, %r9, 0;
	neg.s32 	%r111, %r19;
	selp.b32	%r250, %r19, %r111, %p9;
	setp.lt.s32	%p10, %r248, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r112, %r27, -921707870;
	shr.u32 	%r113, %r112, 31;
	shl.b32 	%r114, %r248, 1;
	add.s32 	%r248, %r113, %r114;
	add.s32 	%r249, %r249, 1;

BB0_13:
	mov.u32 	%r115, 126;
	sub.s32 	%r116, %r115, %r249;
	shl.b32 	%r117, %r116, 23;
	add.s32 	%r118, %r248, 1;
	shr.u32 	%r119, %r118, 7;
	add.s32 	%r120, %r119, 1;
	shr.u32 	%r121, %r120, 1;
	add.s32 	%r122, %r121, %r117;
	or.b32  	%r123, %r122, %r246;
	mov.b32 	 %f153, %r123;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r35, %r250, 1;
	and.b32  	%r36, %r35, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r124, %r35, 2;
	setp.eq.s32	%p14, %r124, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd51, %rd17;
	add.s64 	%rd53, %rd51, %rd35;
	ld.global.f32 	%f89, [%rd53];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r260, %f91;
	cvt.rn.f32.s32	%f92, %r260;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r38, %f159;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r134, %r38, 8;
	or.b32  	%r40, %r134, -2147483648;
	add.u64 	%rd55, %SP, 0;
	add.u64 	%rd94, %SPL, 0;
	mov.u32 	%r252, 0;
	mov.u64 	%rd93, __cudart_i2opi_f;
	mov.u32 	%r251, -6;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r137, [%rd93];
	// inline asm
	{
	mad.lo.cc.u32   %r135, %r137, %r40, %r252;
	madc.hi.u32     %r252, %r137, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd94], %r135;
	add.s64 	%rd94, %rd94, 4;
	add.s64 	%rd93, %rd93, 4;
	add.s32 	%r251, %r251, 1;
	setp.ne.s32	%p18, %r251, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r140, %r39, 255;
	add.s32 	%r141, %r140, -128;
	shr.u32 	%r142, %r141, 5;
	and.b32  	%r45, %r38, -2147483648;
	cvta.to.local.u64 	%rd57, %rd55;
	st.local.u32 	[%rd57+24], %r252;
	mov.u32 	%r143, 6;
	sub.s32 	%r144, %r143, %r142;
	mul.wide.s32 	%rd58, %r144, 4;
	add.s64 	%rd12, %rd57, %rd58;
	ld.local.u32 	%r253, [%rd12];
	ld.local.u32 	%r254, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p19, %r48, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r145, 32;
	sub.s32 	%r146, %r145, %r48;
	shr.u32 	%r147, %r254, %r146;
	shl.b32 	%r148, %r253, %r48;
	add.s32 	%r253, %r147, %r148;
	ld.local.u32 	%r149, [%rd12+-8];
	shr.u32 	%r150, %r149, %r146;
	shl.b32 	%r151, %r254, %r48;
	add.s32 	%r254, %r150, %r151;

BB0_33:
	shr.u32 	%r152, %r254, 30;
	shl.b32 	%r153, %r253, 2;
	add.s32 	%r255, %r152, %r153;
	shl.b32 	%r54, %r254, 2;
	shr.u32 	%r154, %r255, 31;
	shr.u32 	%r155, %r253, 30;
	add.s32 	%r55, %r154, %r155;
	setp.eq.s32	%p20, %r154, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r156, %r255;
	neg.s32 	%r257, %r54;
	setp.eq.s32	%p21, %r54, 0;
	selp.u32	%r157, 1, 0, %p21;
	add.s32 	%r255, %r157, %r156;
	xor.b32  	%r256, %r45, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r256, %r45;
	mov.u32 	%r257, %r54;

BB0_36:
	clz.b32 	%r259, %r255;
	setp.eq.s32	%p22, %r259, 0;
	shl.b32 	%r158, %r255, %r259;
	mov.u32 	%r159, 32;
	sub.s32 	%r160, %r159, %r259;
	shr.u32 	%r161, %r257, %r160;
	add.s32 	%r162, %r161, %r158;
	selp.b32	%r63, %r255, %r162, %p22;
	mov.u32 	%r163, -921707870;
	mul.hi.u32 	%r258, %r63, %r163;
	setp.eq.s32	%p23, %r45, 0;
	neg.s32 	%r164, %r55;
	selp.b32	%r260, %r55, %r164, %p23;
	setp.lt.s32	%p24, %r258, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r165, %r63, -921707870;
	shr.u32 	%r166, %r165, 31;
	shl.b32 	%r167, %r258, 1;
	add.s32 	%r258, %r166, %r167;
	add.s32 	%r259, %r259, 1;

BB0_38:
	mov.u32 	%r168, 126;
	sub.s32 	%r169, %r168, %r259;
	shl.b32 	%r170, %r169, 23;
	add.s32 	%r171, %r258, 1;
	shr.u32 	%r172, %r171, 7;
	add.s32 	%r173, %r172, 1;
	shr.u32 	%r174, %r173, 1;
	add.s32 	%r175, %r174, %r170;
	or.b32  	%r176, %r175, %r256;
	mov.b32 	 %f160, %r176;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r71, %r260, 1;
	setp.eq.s32	%p25, %r71, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r177, %r260, 2;
	setp.eq.s32	%p28, %r177, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd59, %rd20;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f113, [%rd61];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	sub.f32 	%f166, %f158, %f165;
	cvta.to.global.u64 	%rd62, %rd23;
	add.s64 	%rd13, %rd62, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	cvta.to.global.u64 	%rd64, %rd30;
	add.s64 	%rd66, %rd64, %rd35;
	ld.global.f32 	%f117, [%rd66];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd66], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd67, %rd18;
	add.s64 	%rd69, %rd67, %rd35;
	ld.global.f32 	%f118, [%rd69];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd70, %rd21;
	add.s64 	%rd72, %rd70, %rd35;
	ld.global.f32 	%f119, [%rd72];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	cvta.to.global.u64 	%rd73, %rd31;
	add.s64 	%rd75, %rd73, %rd35;
	ld.global.f32 	%f123, [%rd75];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd75], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd76, %rd19;
	add.s64 	%rd78, %rd76, %rd35;
	ld.global.f32 	%f124, [%rd78];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd79, %rd22;
	add.s64 	%rd81, %rd79, %rd35;
	ld.global.f32 	%f125, [%rd81];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	cvta.to.global.u64 	%rd82, %rd32;
	add.s64 	%rd84, %rd82, %rd35;
	ld.global.f32 	%f129, [%rd84];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd84], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd86, %rd85, %rd35;
	ld.global.f32 	%f146, [%rd86];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd86], %f147;
	cvta.to.global.u64 	%rd87, %rd15;
	add.s64 	%rd88, %rd87, %rd35;
	ld.global.f32 	%f148, [%rd88];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd88], %f149;
	cvta.to.global.u64 	%rd89, %rd16;
	add.s64 	%rd90, %rd89, %rd35;
	ld.global.f32 	%f150, [%rd90];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd90], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
   term2time_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	term2time
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry term2time(
	.param .u64 term2time_param_0,
	.param .u64 term2time_param_1,
	.param .u64 term2time_param_2,
	.param .u64 term2time_param_3,
	.param .u64 term2time_param_4,
	.param .u64 term2time_param_5,
	.param .u64 term2time_param_6,
	.param .u64 term2time_param_7,
	.param .u64 term2time_param_8,
	.param .u64 term2time_param_9,
	.param .u64 term2time_param_10,
	.param .u64 term2time_param_11,
	.param .u64 term2time_param_12,
	.param .u64 term2time_param_13,
	.param .u64 term2time_param_14,
	.param .u64 term2time_param_15,
	.param .u64 term2time_param_16,
	.param .u64 term2time_param_17,
	.param .u64 term2time_param_18,
	.param .f32 term2time_param_19,
	.param .u32 term2time_param_20
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<173>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<90>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd14, [term2time_param_0];
	ld.param.u64 	%rd15, [term2time_param_1];
	ld.param.u64 	%rd16, [term2time_param_2];
	ld.param.u64 	%rd17, [term2time_param_3];
	ld.param.u64 	%rd18, [term2time_param_4];
	ld.param.u64 	%rd19, [term2time_param_5];
	ld.param.u64 	%rd20, [term2time_param_6];
	ld.param.u64 	%rd21, [term2time_param_7];
	ld.param.u64 	%rd22, [term2time_param_8];
	ld.param.u64 	%rd23, [term2time_param_9];
	ld.param.u64 	%rd24, [term2time_param_10];
	ld.param.u64 	%rd25, [term2time_param_11];
	ld.param.u64 	%rd26, [term2time_param_12];
	ld.param.u64 	%rd27, [term2time_param_13];
	ld.param.u64 	%rd28, [term2time_param_14];
	ld.param.u64 	%rd29, [term2time_param_15];
	ld.param.u64 	%rd30, [term2time_param_16];
	ld.param.u64 	%rd31, [term2time_param_17];
	ld.param.u64 	%rd32, [term2time_param_18];
	ld.param.f32 	%f159, [term2time_param_19];
	ld.param.u32 	%r73, [term2time_param_20];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_66;

	cvta.to.global.u64 	%rd33, %rd24;
	cvta.to.global.u64 	%rd34, %rd27;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	cvta.to.global.u64 	%rd37, %rd28;
	add.s64 	%rd38, %rd37, %rd35;
	ld.global.nc.f32 	%f2, [%rd38];
	cvta.to.global.u64 	%rd39, %rd29;
	add.s64 	%rd40, %rd39, %rd35;
	ld.global.nc.f32 	%f3, [%rd40];
	add.s64 	%rd41, %rd33, %rd35;
	ld.global.nc.f32 	%f4, [%rd41];
	cvta.to.global.u64 	%rd42, %rd25;
	add.s64 	%rd43, %rd42, %rd35;
	ld.global.nc.f32 	%f5, [%rd43];
	cvta.to.global.u64 	%rd44, %rd26;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f6, [%rd45];
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f7, %f159;
	setp.neu.f32	%p2, %f7, 0f7F800000;
	mov.f32 	%f152, %f159;
	@%p2 bra 	BB0_3;

	mov.f32 	%f66, 0f00000000;
	mul.rn.f32 	%f152, %f159, %f66;

BB0_3:
	mul.f32 	%f67, %f152, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f67;
	cvt.rn.f32.s32	%f68, %r181;
	neg.f32 	%f69, %f68;
	mov.f32 	%f70, 0f3FC90FDA;
	fma.rn.f32 	%f71, %f69, %f70, %f152;
	mov.f32 	%f72, 0f33A22168;
	fma.rn.f32 	%f73, %f69, %f72, %f71;
	mov.f32 	%f74, 0f27C234C5;
	fma.rn.f32 	%f153, %f69, %f74, %f73;
	abs.f32 	%f75, %f152;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f75, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f152;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd86, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd87, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd86];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd87], %r83;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd86, %rd86, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd48, %r92, 4;
	add.s64 	%rd7, %rd1, %rd48;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f153, %r124;

BB0_14:
	mul.rn.f32 	%f13, %f153, %f153;
	add.s32 	%r36, %r181, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32	%p11, %r37, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f76, 0fBAB6061A;
	mov.f32 	%f77, 0f37CCF5CE;
	fma.rn.f32 	%f154, %f77, %f13, %f76;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f78, 0f3C08839E;
	mov.f32 	%f79, 0fB94CA1F9;
	fma.rn.f32 	%f154, %f79, %f13, %f78;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f80, 0f3D2AAAA5;
	fma.rn.f32 	%f81, %f154, %f13, %f80;
	mov.f32 	%f82, 0fBF000000;
	fma.rn.f32 	%f155, %f81, %f13, %f82;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f83, 0fBE2AAAA3;
	fma.rn.f32 	%f84, %f154, %f13, %f83;
	mov.f32 	%f85, 0f00000000;
	fma.rn.f32 	%f155, %f84, %f13, %f85;

BB0_20:
	fma.rn.f32 	%f157, %f155, %f153, %f153;
	@%p11 bra 	BB0_22;

	mov.f32 	%f86, 0f3F800000;
	fma.rn.f32 	%f157, %f155, %f13, %f86;

BB0_22:
	and.b32  	%r125, %r36, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f88, 0fBF800000;
	fma.rn.f32 	%f157, %f157, %f88, %f87;

BB0_24:
	setp.eq.s64	%p15, %rd17, 0;
	mov.f32 	%f158, %f157;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd49, %rd17;
	add.s64 	%rd51, %rd49, %rd35;
	ld.global.nc.f32 	%f89, [%rd51];
	mul.f32 	%f158, %f157, %f89;

BB0_26:
	@%p2 bra 	BB0_28;

	mov.f32 	%f90, 0f00000000;
	mul.rn.f32 	%f159, %f159, %f90;

BB0_28:
	mul.f32 	%f91, %f159, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f91;
	cvt.rn.f32.s32	%f92, %r191;
	neg.f32 	%f93, %f92;
	fma.rn.f32 	%f95, %f93, %f70, %f159;
	fma.rn.f32 	%f97, %f93, %f72, %f95;
	fma.rn.f32 	%f160, %f93, %f74, %f97;
	abs.f32 	%f99, %f159;
	setp.leu.f32	%p17, %f99, 0f47CE4780;
	@%p17 bra 	BB0_39;

	mov.b32 	 %r39, %f159;
	shr.u32 	%r40, %r39, 23;
	shl.b32 	%r128, %r39, 8;
	or.b32  	%r41, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd88, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd89, %rd1;

BB0_30:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r41, %r183;
	madc.hi.u32     %r183, %r131, %r41,  0;
	}
	// inline asm
	st.local.u32 	[%rd89], %r129;
	add.s64 	%rd89, %rd89, 4;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p18, %r182, 0;
	@%p18 bra 	BB0_30;

	and.b32  	%r134, %r40, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r46, %r39, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd53, %r138, 4;
	add.s64 	%rd12, %rd1, %rd53;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r49, %r40, 31;
	setp.eq.s32	%p19, %r49, 0;
	@%p19 bra 	BB0_33;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r49;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r49;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r49;
	add.s32 	%r185, %r144, %r145;

BB0_33:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r55, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r56, %r148, %r149;
	setp.eq.s32	%p20, %r148, 0;
	@%p20 bra 	BB0_34;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r55;
	setp.eq.s32	%p21, %r55, 0;
	selp.u32	%r151, 1, 0, %p21;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r46, -2147483648;
	bra.uni 	BB0_36;

BB0_34:
	mov.u32 	%r187, %r46;
	mov.u32 	%r188, %r55;

BB0_36:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p22, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r64, %r186, %r156, %p22;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r64, %r157;
	setp.eq.s32	%p23, %r46, 0;
	neg.s32 	%r158, %r56;
	selp.b32	%r191, %r56, %r158, %p23;
	setp.lt.s32	%p24, %r189, 1;
	@%p24 bra 	BB0_38;

	mul.lo.s32 	%r159, %r64, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_38:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f160, %r170;

BB0_39:
	mul.rn.f32 	%f32, %f160, %f160;
	and.b32  	%r72, %r191, 1;
	setp.eq.s32	%p25, %r72, 0;
	@%p25 bra 	BB0_41;

	mov.f32 	%f100, 0fBAB6061A;
	mov.f32 	%f101, 0f37CCF5CE;
	fma.rn.f32 	%f161, %f101, %f32, %f100;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f102, 0f3C08839E;
	mov.f32 	%f103, 0fB94CA1F9;
	fma.rn.f32 	%f161, %f103, %f32, %f102;

BB0_42:
	@%p25 bra 	BB0_44;

	mov.f32 	%f104, 0f3D2AAAA5;
	fma.rn.f32 	%f105, %f161, %f32, %f104;
	mov.f32 	%f106, 0fBF000000;
	fma.rn.f32 	%f162, %f105, %f32, %f106;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f107, 0fBE2AAAA3;
	fma.rn.f32 	%f108, %f161, %f32, %f107;
	mov.f32 	%f109, 0f00000000;
	fma.rn.f32 	%f162, %f108, %f32, %f109;

BB0_45:
	fma.rn.f32 	%f164, %f162, %f160, %f160;
	@%p25 bra 	BB0_47;

	mov.f32 	%f110, 0f3F800000;
	fma.rn.f32 	%f164, %f162, %f32, %f110;

BB0_47:
	and.b32  	%r171, %r191, 2;
	setp.eq.s32	%p28, %r171, 0;
	@%p28 bra 	BB0_49;

	mov.f32 	%f111, 0f00000000;
	mov.f32 	%f112, 0fBF800000;
	fma.rn.f32 	%f164, %f164, %f112, %f111;

BB0_49:
	setp.eq.s64	%p29, %rd20, 0;
	mov.f32 	%f165, %f164;
	@%p29 bra 	BB0_51;

	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.nc.f32 	%f113, [%rd56];
	mul.f32 	%f165, %f164, %f113;

BB0_51:
	cvta.to.global.u64 	%rd57, %rd23;
	sub.f32 	%f166, %f158, %f165;
	add.s64 	%rd13, %rd57, %rd35;
	setp.eq.s64	%p30, %rd23, 0;
	@%p30 bra 	BB0_53;

	ld.global.nc.f32 	%f114, [%rd13];
	mul.f32 	%f166, %f166, %f114;

BB0_53:
	cvta.to.global.u64 	%rd59, %rd30;
	mul.f32 	%f115, %f166, %f4;
	setp.eq.s64	%p31, %rd24, 0;
	selp.f32	%f116, %f166, %f115, %p31;
	add.s64 	%rd61, %rd59, %rd35;
	ld.global.f32 	%f117, [%rd61];
	add.f32 	%f49, %f116, %f117;
	st.global.f32 	[%rd61], %f49;
	setp.eq.s64	%p32, %rd18, 0;
	mov.f32 	%f167, %f157;
	@%p32 bra 	BB0_55;

	cvta.to.global.u64 	%rd62, %rd18;
	add.s64 	%rd64, %rd62, %rd35;
	ld.global.nc.f32 	%f118, [%rd64];
	mul.f32 	%f167, %f157, %f118;

BB0_55:
	setp.eq.s64	%p33, %rd21, 0;
	mov.f32 	%f168, %f164;
	@%p33 bra 	BB0_57;

	cvta.to.global.u64 	%rd65, %rd21;
	add.s64 	%rd67, %rd65, %rd35;
	ld.global.nc.f32 	%f119, [%rd67];
	mul.f32 	%f168, %f164, %f119;

BB0_57:
	sub.f32 	%f169, %f167, %f168;
	@%p30 bra 	BB0_59;

	ld.global.nc.f32 	%f120, [%rd13];
	mul.f32 	%f169, %f169, %f120;

BB0_59:
	cvta.to.global.u64 	%rd68, %rd31;
	mul.f32 	%f121, %f169, %f5;
	setp.eq.s64	%p35, %rd25, 0;
	selp.f32	%f122, %f169, %f121, %p35;
	add.s64 	%rd70, %rd68, %rd35;
	ld.global.f32 	%f123, [%rd70];
	add.f32 	%f57, %f122, %f123;
	st.global.f32 	[%rd70], %f57;
	setp.eq.s64	%p36, %rd19, 0;
	@%p36 bra 	BB0_61;

	cvta.to.global.u64 	%rd71, %rd19;
	add.s64 	%rd73, %rd71, %rd35;
	ld.global.nc.f32 	%f124, [%rd73];
	mul.f32 	%f157, %f157, %f124;

BB0_61:
	setp.eq.s64	%p37, %rd22, 0;
	@%p37 bra 	BB0_63;

	cvta.to.global.u64 	%rd74, %rd22;
	add.s64 	%rd76, %rd74, %rd35;
	ld.global.nc.f32 	%f125, [%rd76];
	mul.f32 	%f164, %f164, %f125;

BB0_63:
	sub.f32 	%f172, %f157, %f164;
	@%p30 bra 	BB0_65;

	ld.global.nc.f32 	%f126, [%rd13];
	mul.f32 	%f172, %f172, %f126;

BB0_65:
	cvta.to.global.u64 	%rd77, %rd16;
	cvta.to.global.u64 	%rd78, %rd15;
	cvta.to.global.u64 	%rd79, %rd14;
	cvta.to.global.u64 	%rd80, %rd32;
	mul.f32 	%f127, %f172, %f6;
	setp.eq.s64	%p39, %rd26, 0;
	selp.f32	%f128, %f172, %f127, %p39;
	add.s64 	%rd82, %rd80, %rd35;
	ld.global.f32 	%f129, [%rd82];
	add.f32 	%f130, %f128, %f129;
	st.global.f32 	[%rd82], %f130;
	mul.f32 	%f131, %f3, %f5;
	mul.f32 	%f132, %f2, %f6;
	sub.f32 	%f133, %f132, %f131;
	mul.f32 	%f134, %f1, %f6;
	mul.f32 	%f135, %f3, %f4;
	sub.f32 	%f136, %f135, %f134;
	mul.f32 	%f137, %f2, %f4;
	mul.f32 	%f138, %f1, %f5;
	sub.f32 	%f139, %f138, %f137;
	mul.f32 	%f140, %f133, %f49;
	setp.eq.s64	%p40, %rd30, 0;
	selp.f32	%f141, %f133, %f140, %p40;
	mul.f32 	%f142, %f136, %f57;
	setp.eq.s64	%p41, %rd31, 0;
	selp.f32	%f143, %f136, %f142, %p41;
	mul.f32 	%f144, %f139, %f130;
	setp.eq.s64	%p42, %rd32, 0;
	selp.f32	%f145, %f139, %f144, %p42;
	add.s64 	%rd83, %rd79, %rd35;
	ld.global.f32 	%f146, [%rd83];
	fma.rn.f32 	%f147, %f141, 0f7869C321, %f146;
	st.global.f32 	[%rd83], %f147;
	add.s64 	%rd84, %rd78, %rd35;
	ld.global.f32 	%f148, [%rd84];
	fma.rn.f32 	%f149, %f143, 0f7869C321, %f148;
	st.global.f32 	[%rd84], %f149;
	add.s64 	%rd85, %rd77, %rd35;
	ld.global.f32 	%f150, [%rd85];
	fma.rn.f32 	%f151, %f145, 0f7869C321, %f150;
	st.global.f32 	[%rd85], %f151;

BB0_66:
	ret;
}


`
 )
