# Memory and Interconnect Configuration

**Source**: Page 71, Chunk 285  
**Category**: Memory and Interconnect Configuration  
**Chunk Index**: 285

---

Table 5. AMIB configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Table 6. AXI interconnect register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Table 7. Memory map and default device memory area attributes. . . . . . . . . . . . . . . . . . . . . . . . . 130

---

**AI Reasoning**: The content chunk includes tables related to memory mapping and interconnect configurations, which are technical specifications of the microcontroller. Grouping these under 'specifications' makes them easily accessible for users looking for detailed technical data. The filename captures the essence of the tables included in the chunk.
