INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sources_1/new/TD4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sources_1/new/data_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/ubuROBOTS/develop/FPGAworks/CPU/TD4/TD4/TD4.srcs/sim_1/new/TD4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4_sim
