
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036091                       # Number of seconds simulated
sim_ticks                                 36090560202                       # Number of ticks simulated
final_tick                               565654940139                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52933                       # Simulator instruction rate (inst/s)
host_op_rate                                    66858                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 866826                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891616                       # Number of bytes of host memory used
host_seconds                                 41635.29                       # Real time elapsed on the host
sim_insts                                  2203885427                       # Number of instructions simulated
sim_ops                                    2783633718                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2351616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2514304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4868864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       996864                       # Number of bytes written to this memory
system.physmem.bytes_written::total            996864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18372                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19643                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38038                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7788                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7788                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65158756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69666527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134906856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              81573                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27621184                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27621184                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27621184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65158756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69666527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              162528040                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86548107                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30990876                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25422873                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013210                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13052936                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088694                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162887                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87169                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31999962                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170067529                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30990876                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15251581                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36568581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10795195                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7308406                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15657045                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84626809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48058228     56.79%     56.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650704      4.31%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197979      3.78%     64.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3434830      4.06%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3026565      3.58%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574895      1.86%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025791      1.21%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2696848      3.19%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17960969     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84626809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965006                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33668693                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6885440                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34780493                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       548757                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8743417                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075178                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6645                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201756910                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50963                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8743417                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35329577                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3235598                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       938280                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33633783                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2746146                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194943461                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10416                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1724482                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          121                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270687621                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909013951                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909013951                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102428357                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33962                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7264410                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19254025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239992                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3190506                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183873704                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33941                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147734731                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282937                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60996945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186420705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1897                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84626809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745720                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30427811     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17863383     21.11%     57.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953588     14.13%     71.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7619175      9.00%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7545603      8.92%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437046      5.24%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378110      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746399      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655694      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84626809                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083891     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205991     13.29%     83.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259851     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121544258     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012524      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15726629     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8435298      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147734731                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706967                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549774                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010490                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381928978                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244905646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143587214                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149284505                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262325                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7041896                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          362                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1079                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286449                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          585                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8743417                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2472875                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160567                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183907645                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305487                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19254025                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028122                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17919                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6672                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1079                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358048                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145153107                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14787225                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581620                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22981803                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579336                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194578                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677138                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143732903                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143587214                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93677601                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261674202                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659045                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357993                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61489484                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038138                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75883392                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30576079     40.29%     40.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451418     26.95%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378663     11.04%     78.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290312      5.65%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682841      4.85%     88.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1805690      2.38%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998054      2.63%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008578      1.33%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3691757      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75883392                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3691757                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256103039                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376574448                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1921298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865481                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865481                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155427                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155427                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655350583                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196940799                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189182041                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86548107                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30705882                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24954454                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2092824                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12989333                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11999503                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3241156                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88923                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30818965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170284077                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30705882                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15240659                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37457028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11246792                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6732026                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15093048                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       898530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84115203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.500955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46658175     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3282750      3.90%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2664620      3.17%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6468767      7.69%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1764743      2.10%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2252241      2.68%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1622578      1.93%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916269      1.09%     78.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18485060     21.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84115203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354784                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.967508                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32239503                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6542649                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36023369                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243577                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9066096                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5246116                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41390                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203603752                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78041                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9066096                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34598151                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1440163                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1616024                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33851943                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3542818                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196437298                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32587                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1468431                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1100826                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1299                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    274982090                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917110502                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917110502                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168668907                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106313178                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40286                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22717                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9715564                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18305548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9333758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146587                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2920465                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185766713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147626818                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       287599                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64112388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195747670                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84115203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29406603     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18080849     21.50%     56.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11764776     13.99%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8743641     10.39%     80.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7540338      8.96%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3904766      4.64%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3333149      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627230      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713851      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84115203                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         864780     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175441     14.43%     85.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175521     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122999445     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2101792      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16338      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14651999      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7857244      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147626818                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.705720                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1215748                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380872186                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249918568                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143870784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148842566                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       556948                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7204957                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2960                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2391410                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9066096                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         579736                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81275                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185805543                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       406308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18305548                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9333758                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22490                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1250373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2428173                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145282429                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13752865                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2344389                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21400774                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20497075                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7647909                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.678632                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143966539                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143870784                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93763371                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264692541                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662322                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354235                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98812287                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121351020                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64455299                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2098168                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75049106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29374473     39.14%     39.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20705945     27.59%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8426707     11.23%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4741255      6.32%     84.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3867770      5.15%     89.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1568238      2.09%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1862337      2.48%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       937444      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3564937      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75049106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98812287                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121351020                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18042939                       # Number of memory references committed
system.switch_cpus1.commit.loads             11100591                       # Number of loads committed
system.switch_cpus1.commit.membars              16338                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17435853                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109341633                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2470510                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3564937                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257290488                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380684556                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2432904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98812287                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121351020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98812287                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.875884                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.875884                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.141704                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.141704                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653599597                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198817991                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187873925                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32676                       # number of misc regfile writes
system.l20.replacements                         18382                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684312                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26574                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.751185                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.405889                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.774903                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5435.938612                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2743.880596                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001026                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000461                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.663567                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.334946                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77627                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77627                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17881                       # number of Writeback hits
system.l20.Writeback_hits::total                17881                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77627                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77627                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77627                       # number of overall hits
system.l20.overall_hits::total                  77627                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18372                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18382                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18372                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18382                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18372                       # number of overall misses
system.l20.overall_misses::total                18382                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1837251561                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1837961451                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1837251561                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1837961451                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1837251561                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1837961451                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95999                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96009                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17881                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17881                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95999                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96009                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95999                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96009                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191377                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191461                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191377                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191461                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191377                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191461                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100002.806499                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99987.022685                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100002.806499                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99987.022685                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100002.806499                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99987.022685                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4258                       # number of writebacks
system.l20.writebacks::total                     4258                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18372                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18382                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18372                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18382                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18372                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18382                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1700315188                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1700951075                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1700315188                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1700951075                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1700315188                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1700951075                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191377                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191461                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191377                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191461                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191377                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191461                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92549.269976                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92533.515123                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92549.269976                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92533.515123                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92549.269976                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92533.515123                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19657                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          738725                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27849                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.526087                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.501892                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.340459                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3481.037658                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4499.119991                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024964                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000896                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.424931                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.549209                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52248                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52248                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19534                       # number of Writeback hits
system.l21.Writeback_hits::total                19534                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52248                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52248                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52248                       # number of overall hits
system.l21.overall_hits::total                  52248                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19643                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19656                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19643                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19656                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19643                       # number of overall misses
system.l21.overall_misses::total                19656                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       913653                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1891405226                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1892318879                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       913653                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1891405226                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1892318879                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       913653                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1891405226                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1892318879                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71891                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71904                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19534                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19534                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71891                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71904                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71891                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71904                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.273233                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.273364                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.273233                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.273364                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.273233                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.273364                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        70281                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 96289.020313                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 96271.819241                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        70281                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 96289.020313                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 96271.819241                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        70281                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 96289.020313                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 96271.819241                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3530                       # number of writebacks
system.l21.writebacks::total                     3530                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19643                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19656                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19643                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19656                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19643                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19656                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       811623                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1739332747                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1740144370                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       811623                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1739332747                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1740144370                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       811623                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1739332747                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1740144370                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.273233                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.273364                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.273233                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.273364                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.273233                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.273364                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62432.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88547.204959                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88529.933354                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 62432.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88547.204959                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88529.933354                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 62432.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88547.204959                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88529.933354                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997575                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015664695                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846663.081818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997575                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15657034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15657034                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15657034                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15657034                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15657034                       # number of overall hits
system.cpu0.icache.overall_hits::total       15657034                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15657045                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15657045                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15657045                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15657045                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15657045                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15657045                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95999                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191885634                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96255                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1993.513417                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.506692                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.493308                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916042                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083958                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11621281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11621281                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17084                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17084                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19330706                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19330706                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19330706                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19330706                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359271                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359371                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359371                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359371                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359371                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13448702803                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13448702803                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6971000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6971000                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13455673803                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13455673803                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13455673803                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13455673803                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11980552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11980552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19690077                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19690077                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19690077                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19690077                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029988                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018251                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018251                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018251                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018251                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37433.310239                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37433.310239                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        69710                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        69710                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37442.291679                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37442.291679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37442.291679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37442.291679                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17881                       # number of writebacks
system.cpu0.dcache.writebacks::total            17881                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263272                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263272                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263372                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263372                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95999                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95999                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95999                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95999                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95999                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95999                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2498078882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2498078882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2498078882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2498078882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2498078882                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2498078882                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004876                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004876                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004876                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004876                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26021.926083                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26021.926083                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26021.926083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26021.926083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26021.926083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26021.926083                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996723                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020173786                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056801.987903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996723                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15093031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15093031                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15093031                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15093031                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15093031                       # number of overall hits
system.cpu1.icache.overall_hits::total       15093031                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1237044                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1237044                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1237044                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1237044                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1237044                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1237044                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15093048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15093048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15093048                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15093048                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15093048                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15093048                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72767.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72767.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72767.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72767.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72767.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72767.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       926653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       926653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       926653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       926653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       926653                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       926653                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        71281                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        71281                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        71281                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        71281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        71281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        71281                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71891                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181125535                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72147                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2510.506812                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.716601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.283399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901237                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098763                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10443807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10443807                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6909672                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6909672                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22158                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16338                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17353479                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17353479                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17353479                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17353479                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153727                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153727                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153727                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153727                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153727                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7113770456                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7113770456                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7113770456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7113770456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7113770456                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7113770456                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10597534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10597534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6909672                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6909672                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17507206                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17507206                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17507206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17507206                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014506                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008781                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008781                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008781                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008781                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46275.348221                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46275.348221                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46275.348221                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46275.348221                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46275.348221                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46275.348221                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19534                       # number of writebacks
system.cpu1.dcache.writebacks::total            19534                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81836                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81836                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81836                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81836                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81836                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71891                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71891                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71891                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71891                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2309565165                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2309565165                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2309565165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2309565165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2309565165                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2309565165                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32125.929045                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32125.929045                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32125.929045                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32125.929045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32125.929045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32125.929045                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
