EES4725 - Digital Circuits and FPGA Design
---

## Reference Book - 
#### D. Harris, S. Harris, Digital Design and Computer Architecture (1st ed.), Morgan Kaufmann, 2007 [link](http://www.csit-sun.pub.ro/courses/cn2/Digital_design_book/Digital%20Design%20and%20Computer%20Architecture.pdf)

## Reference Materials -
#### IEEE Standard VerilogÂ® Hardware Description Language  [IEEE Std 1364-2001](http://www-inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf)

## Module Organization and Materials


#### Week 1 Schedule

| Date   | Lecture                                                                                                                              | Lecture Materials  | Lab             | Lab Materials    | Deliverables   |
| ------ | ------------------------------------------------------------------------------------------------------------------------------------ | ------------------ | --------------- | ---------------- | --------------- |
| Monday <br> 11 Dec | Lecture 1 <br> Module Introduction <br> Review of number systems, binary arithmetic, 2's Complement <br> Introduction to Verilog                    | [Slides](OOStatecharts.pdf)        | --              |                   |  Vivado Software Installation  |
| Tuesday <br> 12 Dec | Lecture 2 <br> Review of boolean algebra, truth tables, logic gates, logic minimization and karnaugh maps. <br> Logic gates in Verilog              | [Slides](test2.txt)       | --              |                   |               |
| Wednesday <br> 13 Dec | --         |        | Lab 1 - 5% <br> Introduction to Vivado <br> Simulation/ Implementation of combinational logic    | [Lab 1 Manual](test1.txt) <br> [Basys3.xdc](test1.txt)  | Lab Assignment 1  - 5%      |
| Thursday <br> 14 Dec | Lecture 3 <br> Combinational logic in Verilog using dataflow, behavioural and structural modeling styles. <br> Exercise Problems          | [Slides](test1.txt)        | -- | |    |
| Friday <br> 15 Dec | --         |       | Lab 2 - 5%  <br> Structural and Dataflow modeling of combinational logic  | [Lab 2 Manual](test1.txt)   | Lab Assignment 2  - 5%      |

---

### Week 2 Schedule

| Date   | Lecture                                                                                                                              | Lecture Materials  | Lab             | Lab Materials    | Deliverables   |
| ------ | ------------------------------------------------------------------------------------------------------------------------------------ | ------------------ | --------------- | ---------------- | --------------- |
| Monday <br> 18 Dec | Module Introduction <br> Review of number systems, binary arithmetic, 2's Complement <br> Introduction to Verilog                    | [Slides](#)        | --              |                   |  Vivado Software Installation  |
| Tuesday <br> 19 Dec | Review of boolean algebra, truth tables, logic gates, logic minimization and karnaugh maps. <br> Logic gates in Verilog              | [Slides](#)       | --              |                   |               |
| Wednesday <br> 20 Dec | --         |        | Lab 1 - 5% <br> Introduction to Vivado <br> Simulation/ Implementation of combinational logic    | [Lab 1 Manual](#) <br> [Basys3.xdc](#)  | Lab Assignment 1  - 5%      |
| Thursday <br> 21 Dec | Combinational logic in Verilog using dataflow, behavioural and structural modeling styles. <br> Exercise Problems          | [Slides](#)        | -- | |    |
| Friday <br> 22 Dec | --         |       | Lab 2 - 5%  <br> Structural and Dataflow modeling of combinational logic  | [Lab 2 Manual](#)   | Lab Assignment 2  - 5%      |
