#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000157492c1da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000015748cfe820 .scope module, "Top_tb" "Top_tb" 3 3;
 .timescale -9 -12;
P_0000015748cfe9b0 .param/l "INCREMENT" 0 3 12, +C4<00000001>;
P_0000015748cfe9e8 .param/l "LEARNING_RATE_A" 0 3 6, +C4<00000000000000000000000000010000>;
P_0000015748cfea20 .param/l "LEARNING_RATE_B" 0 3 7, +C4<00000000000000000000000000010000>;
P_0000015748cfea58 .param/l "LEARNING_RATE_C" 0 3 8, +C4<00000000000000000000000000010000>;
P_0000015748cfea90 .param/l "LEARNING_RATE_D" 0 3 9, +C4<00000000000000000000000000000001>;
P_0000015748cfeac8 .param/l "LOWER_CONV_BOUND" 0 3 10, +C4<11111111111111111111111111000000>;
P_0000015748cfeb00 .param/l "NUM_ITERATIONS" 0 3 5, +C4<00000000000000000000000000110010>;
P_0000015748cfeb38 .param/l "UPPER_CONV_BOUND" 0 3 11, +C4<00000000000000000000000001000000>;
v000001574936faf0_0 .var/s "a_input", 7 0;
v0000015749370450_0 .var/s "a_input_buffer", 7 0;
v000001574936e3d0_0 .net/s "a_min_out", 7 0, L_0000015749417350;  1 drivers
v000001574936ec90_0 .var/s "b_input", 7 0;
v000001574936e010_0 .var/s "b_input_buffer", 7 0;
v000001574936df70_0 .net/s "b_min_out", 7 0, L_0000015749417fd0;  1 drivers
v000001574936f370_0 .var/s "c_input", 7 0;
v000001574936f870_0 .var/s "c_input_buffer", 7 0;
v000001574936f410_0 .net/s "c_min_out", 7 0, L_00000157494184d0;  1 drivers
v000001574936fb90_0 .var "clk", 0 0;
v000001574936ff50_0 .var/s "d_input", 7 0;
v000001574936fd70_0 .var/s "d_input_buffer", 7 0;
v000001574936e1f0_0 .net/s "d_min_out", 7 0, L_00000157494186b0;  1 drivers
v000001574936dcf0_0 .net "done_op", 0 0, v000001574936ba90_0;  1 drivers
v000001574936e830_0 .var "rst_n", 0 0;
v000001574936f910_0 .var "start_op", 0 0;
v0000015749370270_0 .net/s "z_min", 31 0, v000001574936eab0_0;  1 drivers
S_0000015749027400 .scope begin, "$unm_blk_59" "$unm_blk_59" 3 69, 3 69 0, S_0000015748cfe820;
 .timescale -9 -12;
v000001574925ab40_0 .var/i "i", 31 0;
E_000001574922d710 .event anyedge, v000001574936ba90_0;
S_000001574900d830 .scope module, "uut" "GrDes" 3 46, 4 1 0, S_0000015748cfe820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_op";
    .port_info 3 /INPUT 8 "a_initial";
    .port_info 4 /INPUT 8 "b_initial";
    .port_info 5 /INPUT 8 "c_initial";
    .port_info 6 /INPUT 8 "d_initial";
    .port_info 7 /OUTPUT 32 "z_min";
    .port_info 8 /OUTPUT 8 "final_a_at_min";
    .port_info 9 /OUTPUT 8 "final_b_at_min";
    .port_info 10 /OUTPUT 8 "final_c_at_min";
    .port_info 11 /OUTPUT 8 "final_d_at_min";
    .port_info 12 /OUTPUT 1 "done_op";
P_000001574900d9c0 .param/l "CALL_FUNC" 1 4 88, C4<010>;
P_000001574900d9f8 .param/l "CMP_STR" 1 4 89, C4<011>;
P_000001574900da30 .param/l "DONE" 1 4 90, C4<100>;
P_000001574900da68 .param/l "IDLE" 1 4 86, C4<000>;
P_000001574900daa0 .param/l "INIT" 1 4 87, C4<001>;
P_000001574900dad8 .param/l "LEARNING_RATE_A" 0 4 3, +C4<00000000000000000000000000010000>;
P_000001574900db10 .param/l "LEARNING_RATE_B" 0 4 4, +C4<00000000000000000000000000010000>;
P_000001574900db48 .param/l "LEARNING_RATE_C" 0 4 5, +C4<00000000000000000000000000010000>;
P_000001574900db80 .param/l "LEARNING_RATE_D" 0 4 6, +C4<00000000000000000000000000000001>;
P_000001574900dbb8 .param/l "LOWER_CONV_BOUND" 0 4 7, +C4<11111111111111111111111111000000>;
P_000001574900dbf0 .param/l "NUM_ITERATIONS" 0 4 2, +C4<00000000000000000000000000110010>;
P_000001574900dc28 .param/l "UPPER_CONV_BOUND" 0 4 8, +C4<00000000000000000000000001000000>;
L_000001574937a498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001574936b770_0 .net/2u *"_ivl_0", 7 0, L_000001574937a498;  1 drivers
L_000001574937a570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001574936da70_0 .net/2u *"_ivl_12", 7 0, L_000001574937a570;  1 drivers
L_000001574937a4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001574936d2f0_0 .net/2u *"_ivl_4", 7 0, L_000001574937a4e0;  1 drivers
L_000001574937a528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001574936ccb0_0 .net/2u *"_ivl_8", 7 0, L_000001574937a528;  1 drivers
v000001574936c850_0 .var/s "a_at_min", 15 0;
v000001574936cdf0_0 .var/s "a_at_min_inter", 15 0;
v000001574936d930_0 .net "a_diff_out", 15 0, v000001574934fc10_0;  1 drivers
v000001574936d1b0_0 .var/s "a_in", 15 0;
v000001574936cc10_0 .net/s "a_init", 15 0, L_000001574936f5f0;  1 drivers
v000001574936d390_0 .net/s "a_initial", 7 0, v0000015749370450_0;  1 drivers
v000001574936d6b0_0 .net "a_next_val", 15 0, L_0000015749416950;  1 drivers
v000001574936b630_0 .var/s "b_at_min", 15 0;
v000001574936cf30_0 .var/s "b_at_min_inter", 15 0;
v000001574936bc70_0 .net "b_diff_out", 15 0, v0000015749350750_0;  1 drivers
v000001574936bf90_0 .var/s "b_in", 15 0;
v000001574936c030_0 .net/s "b_init", 15 0, L_000001574936de30;  1 drivers
v000001574936bdb0_0 .net/s "b_initial", 7 0, v000001574936e010_0;  1 drivers
v000001574936c170_0 .net "b_next_val", 15 0, L_0000015749414330;  1 drivers
v000001574936cfd0_0 .var/s "c_at_min", 15 0;
v000001574936d070_0 .var/s "c_at_min_inter", 15 0;
v000001574936c2b0_0 .net "c_diff_out", 15 0, v00000157493518d0_0;  1 drivers
v000001574936c8f0_0 .var/s "c_in", 15 0;
v000001574936d250_0 .net/s "c_init", 15 0, L_000001574936f690;  1 drivers
v000001574936d9d0_0 .net/s "c_initial", 7 0, v000001574936f870_0;  1 drivers
v000001574936c350_0 .net "c_next_val", 15 0, L_00000157494172b0;  1 drivers
v000001574936db10_0 .net "clk", 0 0, v000001574936fb90_0;  1 drivers
v000001574936c3f0_0 .net "comp_result", 0 0, L_0000015749415370;  1 drivers
v000001574936d7f0_0 .var "converged", 0 0;
v000001574936d4d0_0 .var "current_state", 2 0;
v000001574936b4f0_0 .var/s "d_at_min", 15 0;
v000001574936bd10_0 .var/s "d_at_min_inter", 15 0;
v000001574936c490_0 .net "d_diff_out", 15 0, v0000015749352cd0_0;  1 drivers
v000001574936d570_0 .var/s "d_in", 15 0;
v000001574936d610_0 .net/s "d_init", 15 0, L_000001574936fcd0;  1 drivers
v000001574936b590_0 .net/s "d_initial", 7 0, v000001574936fd70_0;  1 drivers
v000001574936b6d0_0 .net "d_next_val", 15 0, L_0000015749418610;  1 drivers
v000001574936ba90_0 .var "done_op", 0 0;
v000001574936c530_0 .net/s "final_a_at_min", 7 0, L_0000015749417350;  alias, 1 drivers
v000001574936b8b0_0 .net/s "final_b_at_min", 7 0, L_0000015749417fd0;  alias, 1 drivers
v000001574936b950_0 .net/s "final_c_at_min", 7 0, L_00000157494184d0;  alias, 1 drivers
v000001574936c5d0_0 .net/s "final_d_at_min", 7 0, L_00000157494186b0;  alias, 1 drivers
v000001574936c670_0 .net "func_done", 0 0, v00000157493525f0_0;  1 drivers
v000001574936c710_0 .var "func_reset", 0 0;
v000001574936c7b0_0 .net "has_converged", 0 0, L_0000015749438600;  1 drivers
v000001574936e330_0 .var "iter_count", 5 0;
v000001574936e6f0_0 .var "next_state", 2 0;
v000001574936e790_0 .net "rst_n", 0 0, v000001574936e830_0;  1 drivers
v0000015749370310_0 .var "start_func", 0 0;
v000001574936f7d0_0 .net "start_op", 0 0, v000001574936f910_0;  1 drivers
v000001574936eab0_0 .var/s "z_min", 31 0;
v000001574936f730_0 .var/s "z_min_inter", 31 0;
v000001574936fe10_0 .net "z_out", 31 0, v0000015749353770_0;  1 drivers
v000001574936f4b0_0 .var/s "z_prev", 31 0;
E_000001574922d9d0/0 .event negedge, v000001574936e790_0;
E_000001574922d9d0/1 .event posedge, v0000015749316000_0;
E_000001574922d9d0 .event/or E_000001574922d9d0/0, E_000001574922d9d0/1;
E_000001574922d790/0 .event anyedge, v000001574936d4d0_0, v000001574936f7d0_0, v00000157493525f0_0, v000001574936e330_0;
E_000001574922d790/1 .event anyedge, v000001574936d7f0_0;
E_000001574922d790 .event/or E_000001574922d790/0, E_000001574922d790/1;
L_000001574936f5f0 .concat [ 8 8 0 0], L_000001574937a498, v0000015749370450_0;
L_000001574936de30 .concat [ 8 8 0 0], L_000001574937a4e0, v000001574936e010_0;
L_000001574936f690 .concat [ 8 8 0 0], L_000001574937a528, v000001574936f870_0;
L_000001574936fcd0 .concat [ 8 8 0 0], L_000001574937a570, v000001574936fd70_0;
S_000001574900b390 .scope module, "a_next" "fixed_16_capped_diff" 4 278, 5 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000157490532e0 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_0000015749053318 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_0000015749053350 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v0000015749259e20_0 .net/s *"_ivl_0", 16 0, L_0000015749414470;  1 drivers
L_000001574937d0c0 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749257a80_0 .net/2s *"_ivl_10", 16 0, L_000001574937d0c0;  1 drivers
L_000001574937d108 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749257b20_0 .net/2u *"_ivl_14", 15 0, L_000001574937d108;  1 drivers
L_000001574937d150 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749258700_0 .net/2u *"_ivl_16", 15 0, L_000001574937d150;  1 drivers
v0000015749258fc0_0 .net *"_ivl_19", 15 0, L_00000157494168b0;  1 drivers
v0000015749258ca0_0 .net/s *"_ivl_2", 16 0, L_0000015749416130;  1 drivers
v0000015749257bc0_0 .net *"_ivl_20", 15 0, L_0000015749414fb0;  1 drivers
L_000001574937d078 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749258b60_0 .net/2s *"_ivl_6", 16 0, L_000001574937d078;  1 drivers
v0000015749257f80_0 .net/s "a_in", 15 0, v000001574936d1b0_0;  1 drivers
v0000015749258340_0 .net/s "b_in", 15 0, v000001574934fc10_0;  alias, 1 drivers
v00000157492592e0_0 .net/s "next_val", 15 0, L_0000015749416950;  alias, 1 drivers
v0000015749258d40_0 .net "overflow", 0 0, L_00000157494159b0;  1 drivers
v0000015749258de0_0 .net/s "temp_result", 16 0, L_00000157494161d0;  1 drivers
v0000015749259060_0 .net "underflow_q", 0 0, L_0000015749414510;  1 drivers
L_0000015749414470 .extend/s 17, v000001574936d1b0_0;
L_0000015749416130 .extend/s 17, v000001574934fc10_0;
L_00000157494161d0 .arith/sub 17, L_0000015749414470, L_0000015749416130;
L_00000157494159b0 .cmp/gt.s 17, L_00000157494161d0, L_000001574937d078;
L_0000015749414510 .cmp/gt.s 17, L_000001574937d0c0, L_00000157494161d0;
L_00000157494168b0 .part L_00000157494161d0, 0, 16;
L_0000015749414fb0 .functor MUXZ 16, L_00000157494168b0, L_000001574937d150, L_0000015749414510, C4<>;
L_0000015749416950 .functor MUXZ 16, L_0000015749414fb0, L_000001574937d108, L_00000157494159b0, C4<>;
S_000001574900b520 .scope module, "b_next" "fixed_16_capped_diff" 4 286, 5 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000015749053020 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_0000015749053058 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_0000015749053090 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v00000157491d5db0_0 .net/s *"_ivl_0", 16 0, L_00000157494148d0;  1 drivers
L_000001574937d1e0 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157491d60d0_0 .net/2s *"_ivl_10", 16 0, L_000001574937d1e0;  1 drivers
L_000001574937d228 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749200410_0 .net/2u *"_ivl_14", 15 0, L_000001574937d228;  1 drivers
L_000001574937d270 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157491fff10_0 .net/2u *"_ivl_16", 15 0, L_000001574937d270;  1 drivers
v0000015749145ce0_0 .net *"_ivl_19", 15 0, L_0000015749414970;  1 drivers
v0000015749145d80_0 .net/s *"_ivl_2", 16 0, L_00000157494150f0;  1 drivers
v000001574930ef90_0 .net *"_ivl_20", 15 0, L_0000015749415b90;  1 drivers
L_000001574937d198 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v000001574930e310_0 .net/2s *"_ivl_6", 16 0, L_000001574937d198;  1 drivers
v000001574930e4f0_0 .net/s "a_in", 15 0, v000001574936bf90_0;  1 drivers
v000001574930f670_0 .net/s "b_in", 15 0, v0000015749350750_0;  alias, 1 drivers
v000001574930fa30_0 .net/s "next_val", 15 0, L_0000015749414330;  alias, 1 drivers
v000001574930e1d0_0 .net "overflow", 0 0, L_0000015749415050;  1 drivers
v000001574930fc10_0 .net/s "temp_result", 16 0, L_0000015749416270;  1 drivers
v0000015749310570_0 .net "underflow_q", 0 0, L_0000015749416310;  1 drivers
L_00000157494148d0 .extend/s 17, v000001574936bf90_0;
L_00000157494150f0 .extend/s 17, v0000015749350750_0;
L_0000015749416270 .arith/sub 17, L_00000157494148d0, L_00000157494150f0;
L_0000015749415050 .cmp/gt.s 17, L_0000015749416270, L_000001574937d198;
L_0000015749416310 .cmp/gt.s 17, L_000001574937d1e0, L_0000015749416270;
L_0000015749414970 .part L_0000015749416270, 0, 16;
L_0000015749415b90 .functor MUXZ 16, L_0000015749414970, L_000001574937d270, L_0000015749416310, C4<>;
L_0000015749414330 .functor MUXZ 16, L_0000015749415b90, L_000001574937d228, L_0000015749415050, C4<>;
S_000001574904d650 .scope module, "c_next" "fixed_16_capped_diff" 4 294, 5 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000157490542b0 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_00000157490542e8 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_0000015749054320 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v000001574930f710_0 .net/s *"_ivl_0", 16 0, L_00000157494163b0;  1 drivers
L_000001574937d300 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157493106b0_0 .net/2s *"_ivl_10", 16 0, L_000001574937d300;  1 drivers
L_000001574937d348 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000001574930f210_0 .net/2u *"_ivl_14", 15 0, L_000001574937d348;  1 drivers
L_000001574937d390 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000001574930f850_0 .net/2u *"_ivl_16", 15 0, L_000001574937d390;  1 drivers
v0000015749310750_0 .net *"_ivl_19", 15 0, L_0000015749415550;  1 drivers
v0000015749310070_0 .net/s *"_ivl_2", 16 0, L_00000157494145b0;  1 drivers
v000001574930e450_0 .net *"_ivl_20", 15 0, L_0000015749416810;  1 drivers
L_000001574937d2b8 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v000001574930eef0_0 .net/2s *"_ivl_6", 16 0, L_000001574937d2b8;  1 drivers
v000001574930ffd0_0 .net/s "a_in", 15 0, v000001574936c8f0_0;  1 drivers
v000001574930f030_0 .net/s "b_in", 15 0, v00000157493518d0_0;  alias, 1 drivers
v000001574930ea90_0 .net/s "next_val", 15 0, L_00000157494172b0;  alias, 1 drivers
v000001574930e130_0 .net "overflow", 0 0, L_00000157494164f0;  1 drivers
v000001574930ed10_0 .net/s "temp_result", 16 0, L_00000157494154b0;  1 drivers
v000001574930fad0_0 .net "underflow_q", 0 0, L_0000015749416630;  1 drivers
L_00000157494163b0 .extend/s 17, v000001574936c8f0_0;
L_00000157494145b0 .extend/s 17, v00000157493518d0_0;
L_00000157494154b0 .arith/sub 17, L_00000157494163b0, L_00000157494145b0;
L_00000157494164f0 .cmp/gt.s 17, L_00000157494154b0, L_000001574937d2b8;
L_0000015749416630 .cmp/gt.s 17, L_000001574937d300, L_00000157494154b0;
L_0000015749415550 .part L_00000157494154b0, 0, 16;
L_0000015749416810 .functor MUXZ 16, L_0000015749415550, L_000001574937d390, L_0000015749416630, C4<>;
L_00000157494172b0 .functor MUXZ 16, L_0000015749416810, L_000001574937d348, L_00000157494164f0, C4<>;
S_000001574904d7e0 .scope module, "check_conv" "fixed_32_check_conv" 4 272, 6 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 1 "converged";
P_00000157491e26d0 .param/l "LOWER_CONV_BOUND" 0 6 2, +C4<11111111111111111111111111000000>;
P_00000157491e2708 .param/l "UPPER_CONV_BOUND" 0 6 3, +C4<00000000000000000000000001000000>;
L_0000015749438600 .functor AND 1, L_0000015749414bf0, L_00000157494166d0, C4<1>, C4<1>;
L_000001574937cfe8 .functor BUFT 1, C4<11111111111111111111111111000000>, C4<0>, C4<0>, C4<0>;
v000001574930e270_0 .net/2s *"_ivl_2", 31 0, L_000001574937cfe8;  1 drivers
L_000001574937d030 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001574930f7b0_0 .net/2s *"_ivl_6", 31 0, L_000001574937d030;  1 drivers
v000001574930ebd0_0 .net/s "a_in", 31 0, v0000015749353770_0;  alias, 1 drivers
v000001574930e810_0 .net/s "b_in", 31 0, v000001574936f4b0_0;  1 drivers
v000001574930f8f0_0 .net "converged", 0 0, L_0000015749438600;  alias, 1 drivers
v000001574930ee50_0 .net/s "diff", 31 0, L_0000015749414830;  1 drivers
v000001574930fd50_0 .net "greater_than", 0 0, L_00000157494166d0;  1 drivers
v000001574930f990_0 .net "less_than", 0 0, L_0000015749414bf0;  1 drivers
L_0000015749414830 .arith/sub 32, v0000015749353770_0, v000001574936f4b0_0;
L_0000015749414bf0 .cmp/gt.s 32, L_0000015749414830, L_000001574937cfe8;
L_00000157494166d0 .cmp/gt.s 32, L_000001574937d030, L_0000015749414830;
S_0000015749006ed0 .scope module, "compare" "fixed_32_comp" 4 263, 7 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 1 "comp_result";
v000001574930ec70_0 .net/s "a_in", 31 0, v000001574936f730_0;  1 drivers
v000001574930e950_0 .net/s "b_in", 31 0, v000001574936eab0_0;  alias, 1 drivers
v000001574930f350_0 .net "comp_result", 0 0, L_0000015749415370;  alias, 1 drivers
L_0000015749415370 .cmp/gt.s 32, v000001574936eab0_0, v000001574936f730_0;
S_0000015749007060 .scope module, "d_next" "fixed_16_capped_diff" 4 302, 5 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a_in";
    .port_info 1 /INPUT 16 "b_in";
    .port_info 2 /OUTPUT 16 "next_val";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_0000015749054af0 .param/l "FRACT_BITS" 1 5 8, +C4<00000000000000000000000000001000>;
P_0000015749054b28 .param/l "Q8_8_MAX" 1 5 10, +C4<0111111111111111>;
P_0000015749054b60 .param/l "Q8_8_MIN" 1 5 11, +C4<1000000000000000>;
v0000015749310610_0 .net/s *"_ivl_0", 16 0, L_00000157494169f0;  1 drivers
L_000001574937d420 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v000001574930fdf0_0 .net/2s *"_ivl_10", 16 0, L_000001574937d420;  1 drivers
L_000001574937d468 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000001574930fb70_0 .net/2u *"_ivl_14", 15 0, L_000001574937d468;  1 drivers
L_000001574937d4b0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000001574930f170_0 .net/2u *"_ivl_16", 15 0, L_000001574937d4b0;  1 drivers
v000001574930fcb0_0 .net *"_ivl_19", 15 0, L_00000157494182f0;  1 drivers
v0000015749310390_0 .net/s *"_ivl_2", 16 0, L_0000015749416ef0;  1 drivers
v000001574930fe90_0 .net *"_ivl_20", 15 0, L_0000015749418390;  1 drivers
L_000001574937d3d8 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v000001574930f5d0_0 .net/2s *"_ivl_6", 16 0, L_000001574937d3d8;  1 drivers
v000001574930ff30_0 .net/s "a_in", 15 0, v000001574936d570_0;  1 drivers
v0000015749310430_0 .net/s "b_in", 15 0, v0000015749352cd0_0;  alias, 1 drivers
v0000015749310110_0 .net/s "next_val", 15 0, L_0000015749418610;  alias, 1 drivers
v000001574930e3b0_0 .net "overflow", 0 0, L_0000015749416a90;  1 drivers
v000001574930e9f0_0 .net/s "temp_result", 16 0, L_00000157494173f0;  1 drivers
v000001574930f0d0_0 .net "underflow_q", 0 0, L_0000015749416f90;  1 drivers
L_00000157494169f0 .extend/s 17, v000001574936d570_0;
L_0000015749416ef0 .extend/s 17, v0000015749352cd0_0;
L_00000157494173f0 .arith/sub 17, L_00000157494169f0, L_0000015749416ef0;
L_0000015749416a90 .cmp/gt.s 17, L_00000157494173f0, L_000001574937d3d8;
L_0000015749416f90 .cmp/gt.s 17, L_000001574937d420, L_00000157494173f0;
L_00000157494182f0 .part L_00000157494173f0, 0, 16;
L_0000015749418390 .functor MUXZ 16, L_00000157494182f0, L_000001574937d4b0, L_0000015749416f90, C4<>;
L_0000015749418610 .functor MUXZ 16, L_0000015749418390, L_000001574937d468, L_0000015749416a90, C4<>;
S_0000015749006240 .scope module, "grad_val_diff" "func_grad_val_diff" 4 246, 8 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "value";
    .port_info 8 /OUTPUT 16 "a_diff_out";
    .port_info 9 /OUTPUT 16 "b_diff_out";
    .port_info 10 /OUTPUT 16 "c_diff_out";
    .port_info 11 /OUTPUT 16 "d_diff_out";
    .port_info 12 /OUTPUT 1 "func_done";
    .port_info 13 /OUTPUT 1 "overflow";
P_00000157490063d0 .param/l "CALL_FUNC" 1 8 119, C4<010>;
P_0000015749006408 .param/l "CLAMP_DIFF" 1 8 122, C4<101>;
P_0000015749006440 .param/l "COMP_DIFF" 1 8 121, C4<100>;
P_0000015749006478 .param/l "COMP_GRAD" 1 8 120, C4<011>;
P_00000157490064b0 .param/l "DONE" 1 8 123, C4<110>;
P_00000157490064e8 .param/l "IDLE" 1 8 117, C4<000>;
P_0000015749006520 .param/l "INIT" 1 8 118, C4<001>;
P_0000015749006558 .param/l "LEARNING_RATE_A" 0 8 2, +C4<00000000000000000000000000010000>;
P_0000015749006590 .param/l "LEARNING_RATE_B" 0 8 3, +C4<00000000000000000000000000010000>;
P_00000157490065c8 .param/l "LEARNING_RATE_C" 0 8 4, +C4<00000000000000000000000000010000>;
P_0000015749006600 .param/l "LEARNING_RATE_D" 0 8 5, +C4<00000000000000000000000000000001>;
P_0000015749006638 .param/l "TWO_H" 1 8 23, C4<0000000000000010>;
v000001574934fc10_0 .var/s "a_diff_out", 15 0;
v000001574934f2b0_0 .var/s "a_diff_unclamped", 63 0;
v000001574934f850_0 .net/s "a_diff_unclamped_wire", 63 0, L_000001574921edd0;  1 drivers
v0000015749350390_0 .net/s "a_diff_wire", 15 0, L_00000157493709f0;  1 drivers
v000001574934f030_0 .var/s "a_grad", 31 0;
v000001574934f3f0_0 .var/s "a_grad_wire", 31 0;
v000001574934f530_0 .net/s "a_in", 15 0, v000001574936d1b0_0;  alias, 1 drivers
v000001574934f5d0_0 .var/s "a_in_buffer", 15 0;
v000001574934f670_0 .var/s "a_in_lim_wire", 15 0;
v000001574934fd50_0 .var/s "a_in_limit", 15 0;
v000001574934fa30_0 .var "all_func_done", 0 0;
v0000015749350750_0 .var/s "b_diff_out", 15 0;
v0000015749350cf0_0 .var/s "b_diff_unclamped", 63 0;
v0000015749350e30_0 .net/s "b_diff_unclamped_wire", 63 0, L_0000015749220180;  1 drivers
v000001574934fdf0_0 .net/s "b_diff_wire", 15 0, L_0000015749371210;  1 drivers
v000001574934fad0_0 .var/s "b_grad", 31 0;
v000001574934fcb0_0 .var/s "b_grad_wire", 31 0;
v000001574934fe90_0 .net/s "b_in", 15 0, v000001574936bf90_0;  alias, 1 drivers
v0000015749352370_0 .var/s "b_in_buffer", 15 0;
v00000157493511f0_0 .var/s "b_in_lim_wire", 15 0;
v0000015749352eb0_0 .var/s "b_in_limit", 15 0;
v00000157493518d0_0 .var/s "c_diff_out", 15 0;
v0000015749353090_0 .var/s "c_diff_unclamped", 63 0;
v00000157493522d0_0 .net/s "c_diff_unclamped_wire", 63 0, L_000001574921ee40;  1 drivers
v0000015749352c30_0 .net/s "c_diff_wire", 15 0, L_0000015749371a30;  1 drivers
v0000015749353630_0 .var/s "c_grad", 31 0;
v0000015749351970_0 .var/s "c_grad_wire", 31 0;
v0000015749351830_0 .net/s "c_in", 15 0, v000001574936c8f0_0;  alias, 1 drivers
v0000015749352730_0 .var/s "c_in_buffer", 15 0;
v0000015749351470_0 .var/s "c_in_lim_wire", 15 0;
v0000015749351510_0 .var/s "c_in_limit", 15 0;
v00000157493531d0_0 .net "clk", 0 0, v000001574936fb90_0;  alias, 1 drivers
v0000015749353450_0 .var "curr_state", 2 0;
v0000015749352cd0_0 .var/s "d_diff_out", 15 0;
v0000015749352690_0 .var/s "d_diff_unclamped", 63 0;
v0000015749351290_0 .net/s "d_diff_unclamped_wire", 63 0, L_000001574921eeb0;  1 drivers
v0000015749352af0_0 .net/s "d_diff_wire", 15 0, L_0000015749370ef0;  1 drivers
v0000015749352d70_0 .var/s "d_grad", 31 0;
v00000157493527d0_0 .var/s "d_grad_wire", 31 0;
v0000015749353310_0 .net/s "d_in", 15 0, v000001574936d570_0;  alias, 1 drivers
v0000015749351fb0_0 .var/s "d_in_buffer", 15 0;
v0000015749351a10_0 .var/s "d_in_lim_wire", 15 0;
v00000157493536d0_0 .var/s "d_in_limit", 15 0;
v00000157493513d0_0 .net "func_a_grad_done", 0 0, v0000015749316a00_0;  1 drivers
v0000015749351c90_0 .net "func_a_grad_overflow", 0 0, v0000015749316780_0;  1 drivers
v0000015749352b90_0 .net "func_b_grad_done", 0 0, v0000015749335cd0_0;  1 drivers
v0000015749351bf0_0 .net "func_b_grad_overflow", 0 0, v0000015749335eb0_0;  1 drivers
v0000015749351d30_0 .net "func_c_grad_done", 0 0, v000001574933f130_0;  1 drivers
v0000015749352870_0 .net "func_c_grad_overflow", 0 0, v0000015749340710_0;  1 drivers
v0000015749351dd0_0 .net "func_d_grad_done", 0 0, v0000015749354210_0;  1 drivers
v0000015749351e70_0 .net "func_d_grad_overflow", 0 0, v0000015749355f70_0;  1 drivers
v00000157493525f0_0 .var "func_done", 0 0;
v0000015749351330_0 .net "func_val_done", 0 0, v0000015749350570_0;  1 drivers
v0000015749353270_0 .net "func_val_overflow", 0 0, v000001574934ef90_0;  1 drivers
v0000015749351b50_0 .var "next_state", 2 0;
v0000015749352910_0 .var "overflow", 0 0;
v0000015749352f50_0 .net "rst_n", 0 0, v000001574936c710_0;  1 drivers
v00000157493524b0_0 .var "rst_n_grad_func", 0 0;
v00000157493529b0_0 .net "start_func", 0 0, v0000015749370310_0;  1 drivers
v00000157493534f0_0 .var "start_grad_func", 0 0;
v0000015749353770_0 .var/s "value", 31 0;
v00000157493533b0_0 .net/s "z_limit_a", 31 0, v0000015749317720_0;  1 drivers
v0000015749352050_0 .net/s "z_limit_b", 31 0, v0000015749330d70_0;  1 drivers
v00000157493515b0_0 .net/s "z_limit_c", 31 0, v000001574933f4f0_0;  1 drivers
v0000015749351650_0 .net/s "z_limit_d", 31 0, v0000015749354030_0;  1 drivers
v0000015749352a50_0 .net/s "z_val", 31 0, v0000015749350b10_0;  1 drivers
E_000001574922ebd0/0 .event negedge, v0000015749352f50_0;
E_000001574922ebd0/1 .event posedge, v0000015749316000_0;
E_000001574922ebd0 .event/or E_000001574922ebd0/0, E_000001574922ebd0/1;
E_000001574922e950 .event anyedge, v0000015749353450_0, v00000157493529b0_0, v000001574934fa30_0;
E_000001574922eb90/0 .event anyedge, v0000015749257f80_0, v000001574930e4f0_0, v000001574930ffd0_0, v000001574930ff30_0;
E_000001574922eb90/1 .event anyedge, v0000015749350b10_0, v0000015749317720_0, v0000015749330d70_0, v000001574933f4f0_0;
E_000001574922eb90/2 .event anyedge, v0000015749354030_0, v0000015749350570_0, v0000015749316a00_0, v0000015749335cd0_0;
E_000001574922eb90/3 .event anyedge, v000001574933f130_0, v0000015749354210_0, v000001574934ef90_0, v0000015749316780_0;
E_000001574922eb90/4 .event anyedge, v0000015749335eb0_0, v0000015749340710_0, v0000015749355f70_0;
E_000001574922eb90 .event/or E_000001574922eb90/0, E_000001574922eb90/1, E_000001574922eb90/2, E_000001574922eb90/3, E_000001574922eb90/4;
S_0000015748ff8580 .scope module, "calc_a_diff" "fixed_64_mult" 8 252, 9 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_000001574922e4d0 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_000001574921edd0 .functor BUFZ 64, L_000001574936ded0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001574930e590_0 .net/s *"_ivl_0", 63 0, L_00000157493701d0;  1 drivers
v000001574930f2b0_0 .net/s *"_ivl_2", 63 0, L_000001574936e290;  1 drivers
v000001574930eb30_0 .net *"_ivl_8", 55 0, L_000001574936dd90;  1 drivers
v000001574930f3f0_0 .net/s "a_in", 31 0, v000001574934f030_0;  1 drivers
L_000001574937a5b8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001574930f490_0 .net/s "b_in", 31 0, L_000001574937a5b8;  1 drivers
v000001574930dff0_0 .net/s "p_out", 63 0, L_000001574921edd0;  alias, 1 drivers
v000001574930f530_0 .net/s "p_raw_shifted", 63 0, L_000001574936ded0;  1 drivers
v00000157493101b0_0 .net/s "product_full", 63 0, L_00000157493703b0;  1 drivers
L_00000157493701d0 .extend/s 64, v000001574934f030_0;
L_000001574936e290 .extend/s 64, L_000001574937a5b8;
L_00000157493703b0 .arith/mult 64, L_00000157493701d0, L_000001574936e290;
L_000001574936dd90 .part L_00000157493703b0, 8, 56;
L_000001574936ded0 .extend/s 64, L_000001574936dd90;
S_0000015748ff8710 .scope module, "calc_b_diff" "fixed_64_mult" 8 257, 9 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_000001574922e290 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_0000015749220180 .functor BUFZ 64, L_000001574936e970, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000015749310250_0 .net/s *"_ivl_0", 63 0, L_000001574936e470;  1 drivers
v000001574930e630_0 .net/s *"_ivl_2", 63 0, L_000001574936ef10;  1 drivers
v000001574930e6d0_0 .net *"_ivl_8", 55 0, L_000001574936e5b0;  1 drivers
v00000157493102f0_0 .net/s "a_in", 31 0, v000001574934fad0_0;  1 drivers
L_000001574937a600 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001574930e770_0 .net/s "b_in", 31 0, L_000001574937a600;  1 drivers
v000001574930e8b0_0 .net/s "p_out", 63 0, L_0000015749220180;  alias, 1 drivers
v00000157493104d0_0 .net/s "p_raw_shifted", 63 0, L_000001574936e970;  1 drivers
v000001574930edb0_0 .net/s "product_full", 63 0, L_000001574936e510;  1 drivers
L_000001574936e470 .extend/s 64, v000001574934fad0_0;
L_000001574936ef10 .extend/s 64, L_000001574937a600;
L_000001574936e510 .arith/mult 64, L_000001574936e470, L_000001574936ef10;
L_000001574936e5b0 .part L_000001574936e510, 8, 56;
L_000001574936e970 .extend/s 64, L_000001574936e5b0;
S_0000015748fff330 .scope module, "calc_c_diff" "fixed_64_mult" 8 262, 9 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_000001574922e490 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_000001574921ee40 .functor BUFZ 64, L_000001574936f050, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000157493124b0_0 .net/s *"_ivl_0", 63 0, L_000001574936eb50;  1 drivers
v0000015749311290_0 .net/s *"_ivl_2", 63 0, L_000001574936f2d0;  1 drivers
v0000015749312d70_0 .net *"_ivl_8", 55 0, L_000001574936efb0;  1 drivers
v0000015749310a70_0 .net/s "a_in", 31 0, v0000015749353630_0;  1 drivers
L_000001574937a648 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000015749311f10_0 .net/s "b_in", 31 0, L_000001574937a648;  1 drivers
v0000015749312eb0_0 .net/s "p_out", 63 0, L_000001574921ee40;  alias, 1 drivers
v00000157493118d0_0 .net/s "p_raw_shifted", 63 0, L_000001574936f050;  1 drivers
v00000157493110b0_0 .net/s "product_full", 63 0, L_000001574936ee70;  1 drivers
L_000001574936eb50 .extend/s 64, v0000015749353630_0;
L_000001574936f2d0 .extend/s 64, L_000001574937a648;
L_000001574936ee70 .arith/mult 64, L_000001574936eb50, L_000001574936f2d0;
L_000001574936efb0 .part L_000001574936ee70, 8, 56;
L_000001574936f050 .extend/s 64, L_000001574936efb0;
S_0000015748fff4c0 .scope module, "calc_d_diff" "fixed_64_mult" 8 267, 9 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 64 "p_out";
P_000001574922e610 .param/l "FRACT_BITS" 1 9 6, +C4<00000000000000000000000000001000>;
L_000001574921eeb0 .functor BUFZ 64, L_0000015749371d50, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000015749311a10_0 .net/s *"_ivl_0", 63 0, L_000001574936f190;  1 drivers
v00000157493127d0_0 .net/s *"_ivl_2", 63 0, L_000001574936f0f0;  1 drivers
v0000015749311790_0 .net *"_ivl_8", 55 0, L_00000157493721b0;  1 drivers
v0000015749312f50_0 .net/s "a_in", 31 0, v0000015749352d70_0;  1 drivers
L_000001574937a690 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015749310c50_0 .net/s "b_in", 31 0, L_000001574937a690;  1 drivers
v0000015749312230_0 .net/s "p_out", 63 0, L_000001574921eeb0;  alias, 1 drivers
v00000157493115b0_0 .net/s "p_raw_shifted", 63 0, L_0000015749371d50;  1 drivers
v00000157493125f0_0 .net/s "product_full", 63 0, L_000001574936f230;  1 drivers
L_000001574936f190 .extend/s 64, v0000015749352d70_0;
L_000001574936f0f0 .extend/s 64, L_000001574937a690;
L_000001574936f230 .arith/mult 64, L_000001574936f190, L_000001574936f0f0;
L_00000157493721b0 .part L_000001574936f230, 8, 56;
L_0000015749371d50 .extend/s 64, L_00000157493721b0;
S_0000015748ffbc60 .scope module, "clamp_a" "fixed_64_clamp" 8 273, 10 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_00000157492c0090 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_00000157492c00c8 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_00000157492c0100 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_00000157492c0138 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_000001574937a6d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749311010_0 .net/2s *"_ivl_0", 63 0, L_000001574937a6d8;  1 drivers
L_000001574937a7b0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749311fb0_0 .net/2u *"_ivl_10", 15 0, L_000001574937a7b0;  1 drivers
v0000015749312cd0_0 .net *"_ivl_13", 15 0, L_0000015749371710;  1 drivers
v0000015749312190_0 .net *"_ivl_14", 15 0, L_0000015749371c10;  1 drivers
L_000001574937a720 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749312550_0 .net/2s *"_ivl_4", 63 0, L_000001574937a720;  1 drivers
L_000001574937a768 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749312050_0 .net/2u *"_ivl_8", 15 0, L_000001574937a768;  1 drivers
v00000157493113d0_0 .net/s "a_in", 63 0, v000001574934f2b0_0;  1 drivers
v0000015749312690_0 .net/s "b_out", 15 0, L_00000157493709f0;  alias, 1 drivers
v0000015749311830_0 .net "overflow", 0 0, L_0000015749370630;  1 drivers
v0000015749310e30_0 .net "underflow_q", 0 0, L_0000015749370d10;  1 drivers
L_0000015749370630 .cmp/gt.s 64, v000001574934f2b0_0, L_000001574937a6d8;
L_0000015749370d10 .cmp/gt.s 64, L_000001574937a720, v000001574934f2b0_0;
L_0000015749371710 .part v000001574934f2b0_0, 0, 16;
L_0000015749371c10 .functor MUXZ 16, L_0000015749371710, L_000001574937a7b0, L_0000015749370d10, C4<>;
L_00000157493709f0 .functor MUXZ 16, L_0000015749371c10, L_000001574937a768, L_0000015749370630, C4<>;
S_00000157492ab650 .scope module, "clamp_b" "fixed_64_clamp" 8 277, 10 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_0000015748fff650 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_0000015748fff688 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_0000015748fff6c0 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_0000015748fff6f8 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_000001574937a7f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749311150_0 .net/2s *"_ivl_0", 63 0, L_000001574937a7f8;  1 drivers
L_000001574937a8d0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157493120f0_0 .net/2u *"_ivl_10", 15 0, L_000001574937a8d0;  1 drivers
v0000015749312e10_0 .net *"_ivl_13", 15 0, L_0000015749371ad0;  1 drivers
v00000157493122d0_0 .net *"_ivl_14", 15 0, L_00000157493722f0;  1 drivers
L_000001574937a840 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749312730_0 .net/2s *"_ivl_4", 63 0, L_000001574937a840;  1 drivers
L_000001574937a888 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749312370_0 .net/2u *"_ivl_8", 15 0, L_000001574937a888;  1 drivers
v0000015749311470_0 .net/s "a_in", 63 0, v0000015749350cf0_0;  1 drivers
v0000015749312870_0 .net/s "b_out", 15 0, L_0000015749371210;  alias, 1 drivers
v0000015749311970_0 .net "overflow", 0 0, L_0000015749372390;  1 drivers
v0000015749310ed0_0 .net "underflow_q", 0 0, L_0000015749372890;  1 drivers
L_0000015749372390 .cmp/gt.s 64, v0000015749350cf0_0, L_000001574937a7f8;
L_0000015749372890 .cmp/gt.s 64, L_000001574937a840, v0000015749350cf0_0;
L_0000015749371ad0 .part v0000015749350cf0_0, 0, 16;
L_00000157493722f0 .functor MUXZ 16, L_0000015749371ad0, L_000001574937a8d0, L_0000015749372890, C4<>;
L_0000015749371210 .functor MUXZ 16, L_00000157493722f0, L_000001574937a888, L_0000015749372390, C4<>;
S_00000157492ab7e0 .scope module, "clamp_c" "fixed_64_clamp" 8 281, 10 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_0000015748ff88a0 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_0000015748ff88d8 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_0000015748ff8910 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_0000015748ff8948 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_000001574937a918 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749312910_0 .net/2s *"_ivl_0", 63 0, L_000001574937a918;  1 drivers
L_000001574937a9f0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749312410_0 .net/2u *"_ivl_10", 15 0, L_000001574937a9f0;  1 drivers
v0000015749311ab0_0 .net *"_ivl_13", 15 0, L_0000015749371df0;  1 drivers
v0000015749311510_0 .net *"_ivl_14", 15 0, L_0000015749370db0;  1 drivers
L_000001574937a960 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749312b90_0 .net/2s *"_ivl_4", 63 0, L_000001574937a960;  1 drivers
L_000001574937a9a8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000157493116f0_0 .net/2u *"_ivl_8", 15 0, L_000001574937a9a8;  1 drivers
v00000157493129b0_0 .net/s "a_in", 63 0, v0000015749353090_0;  1 drivers
v0000015749310f70_0 .net/s "b_out", 15 0, L_0000015749371a30;  alias, 1 drivers
v0000015749312c30_0 .net "overflow", 0 0, L_0000015749370950;  1 drivers
v0000015749312a50_0 .net "underflow_q", 0 0, L_0000015749371fd0;  1 drivers
L_0000015749370950 .cmp/gt.s 64, v0000015749353090_0, L_000001574937a918;
L_0000015749371fd0 .cmp/gt.s 64, L_000001574937a960, v0000015749353090_0;
L_0000015749371df0 .part v0000015749353090_0, 0, 16;
L_0000015749370db0 .functor MUXZ 16, L_0000015749371df0, L_000001574937a9f0, L_0000015749371fd0, C4<>;
L_0000015749371a30 .functor MUXZ 16, L_0000015749370db0, L_000001574937a9a8, L_0000015749370950, C4<>;
S_00000157492ab970 .scope module, "clamp_d" "fixed_64_clamp" 8 285, 10 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a_in";
    .port_info 1 /OUTPUT 16 "b_out";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 1 "underflow_q";
P_00000157490071f0 .param/l "Q8_8_MAX" 1 10 7, +C4<0111111111111111>;
P_0000015749007228 .param/l "Q8_8_MAX_EXT" 1 10 10, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_0000015749007260 .param/l "Q8_8_MIN" 1 10 8, +C4<1000000000000000>;
P_0000015749007298 .param/l "Q8_8_MIN_EXT" 1 10 11, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
L_000001574937aa38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v00000157493107f0_0 .net/2s *"_ivl_0", 63 0, L_000001574937aa38;  1 drivers
L_000001574937ab10 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157493111f0_0 .net/2u *"_ivl_10", 15 0, L_000001574937ab10;  1 drivers
v0000015749311dd0_0 .net *"_ivl_13", 15 0, L_0000015749372610;  1 drivers
v0000015749311b50_0 .net *"_ivl_14", 15 0, L_0000015749372430;  1 drivers
L_000001574937aa80 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015749310cf0_0 .net/2s *"_ivl_4", 63 0, L_000001574937aa80;  1 drivers
L_000001574937aac8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0000015749311d30_0 .net/2u *"_ivl_8", 15 0, L_000001574937aac8;  1 drivers
v0000015749311330_0 .net/s "a_in", 63 0, v0000015749352690_0;  1 drivers
v0000015749310890_0 .net/s "b_out", 15 0, L_0000015749370ef0;  alias, 1 drivers
v00000157493109d0_0 .net "overflow", 0 0, L_00000157493706d0;  1 drivers
v0000015749311bf0_0 .net "underflow_q", 0 0, L_0000015749371b70;  1 drivers
L_00000157493706d0 .cmp/gt.s 64, v0000015749352690_0, L_000001574937aa38;
L_0000015749371b70 .cmp/gt.s 64, L_000001574937aa80, v0000015749352690_0;
L_0000015749372610 .part v0000015749352690_0, 0, 16;
L_0000015749372430 .functor MUXZ 16, L_0000015749372610, L_000001574937ab10, L_0000015749371b70, C4<>;
L_0000015749370ef0 .functor MUXZ 16, L_0000015749372430, L_000001574937aac8, L_00000157493706d0, C4<>;
S_00000157492abb00 .scope module, "func_a_grad" "func" 8 304, 11 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_0000015748ffbdf0 .param/l "COMP_1" 1 11 45, C4<010>;
P_0000015748ffbe28 .param/l "COMP_2" 1 11 46, C4<011>;
P_0000015748ffbe60 .param/l "COMP_3" 1 11 47, C4<100>;
P_0000015748ffbe98 .param/l "DONE" 1 11 48, C4<101>;
P_0000015748ffbed0 .param/l "IDLE" 1 11 43, C4<000>;
P_0000015748ffbf08 .param/l "INIT" 1 11 44, C4<001>;
P_0000015748ffbf40 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_0000015748ffbf78 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_0000015748ffbfb0 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_0000015748ffbfe8 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v0000015749317fe0_0 .net *"_ivl_1", 0 0, L_0000015749366590;  1 drivers
v0000015749317040_0 .net *"_ivl_13", 0 0, L_000001574936ad70;  1 drivers
v0000015749316140_0 .net *"_ivl_14", 15 0, L_000001574936ae10;  1 drivers
v00000157493172c0_0 .net *"_ivl_2", 15 0, L_0000015749366a90;  1 drivers
v0000015749317860_0 .net *"_ivl_21", 0 0, L_000001574936a230;  1 drivers
v0000015749317e00_0 .net *"_ivl_22", 15 0, L_000001574936a0f0;  1 drivers
v0000015749318580_0 .net *"_ivl_31", 0 0, L_0000015749369510;  1 drivers
v0000015749316960_0 .net *"_ivl_32", 15 0, L_0000015749369830;  1 drivers
v00000157493186c0_0 .net *"_ivl_7", 0 0, L_0000015749366c70;  1 drivers
v0000015749318760_0 .net *"_ivl_8", 15 0, L_0000015749366e50;  1 drivers
v0000015749317900_0 .net/s "a_in", 15 0, v000001574934fd50_0;  1 drivers
v00000157493160a0_0 .var/s "a_in_buffer", 15 0;
v0000015749316640_0 .net/s "b_in", 15 0, v0000015749352370_0;  1 drivers
v0000015749317ae0_0 .var/s "b_in_buffer", 15 0;
v00000157493184e0_0 .net/s "c_in", 15 0, v0000015749352730_0;  1 drivers
v0000015749318620_0 .var/s "c_in_buffer", 15 0;
v0000015749316000_0 .net "clk", 0 0, v000001574936fb90_0;  alias, 1 drivers
v0000015749318080_0 .var "curr_state", 2 0;
v00000157493165a0_0 .net/s "d_in", 15 0, v0000015749351fb0_0;  1 drivers
v00000157493166e0_0 .var/s "d_in_buffer", 15 0;
v00000157493161e0_0 .net/s "final_value", 31 0, L_00000157493ef1e0;  1 drivers
v0000015749316a00_0 .var "func_done", 0 0;
v0000015749316fa0_0 .var "next_state", 2 0;
v0000015749316780_0 .var "overflow", 0 0;
v0000015749317680_0 .net "rst_n", 0 0, v00000157493524b0_0;  1 drivers
v0000015749317ea0_0 .net "start_func", 0 0, v00000157493534f0_0;  1 drivers
v00000157493179a0_0 .net/s "term1", 31 0, L_00000157493ecbc0;  1 drivers
v0000015749316320_0 .net/s "term1_partial", 31 0, L_0000015749368890;  1 drivers
v0000015749316b40_0 .var/s "term1_partial_reg", 31 0;
v00000157493163c0_0 .net/s "term1_plus_term2", 31 0, L_00000157493ebc20;  1 drivers
v0000015749316460_0 .var/s "term1_plus_term2_reg", 31 0;
v0000015749316500_0 .var/s "term1_reg", 31 0;
v0000015749316820_0 .net/s "term2", 31 0, L_00000157493ecd00;  1 drivers
v0000015749317a40_0 .net/s "term2_partial", 31 0, L_0000015749369290;  1 drivers
v00000157493168c0_0 .var/s "term2_partial_reg", 31 0;
v0000015749316aa0_0 .var/s "term2_reg", 31 0;
v0000015749316be0_0 .net/s "term3", 31 0, L_00000157493eb540;  1 drivers
v0000015749316c80_0 .net/s "term3_partial", 31 0, L_000001574936acd0;  1 drivers
v0000015749316f00_0 .var/s "term3_partial_reg", 31 0;
v0000015749318120_0 .net/s "term3_plus_term4", 31 0, L_00000157493ee920;  1 drivers
v0000015749316e60_0 .var/s "term3_plus_term4_reg", 31 0;
v0000015749317360_0 .var/s "term3_reg", 31 0;
v00000157493181c0_0 .net/s "term4", 31 0, L_00000157493ebea0;  1 drivers
v0000015749317400_0 .net/s "term4_partial", 31 0, L_0000015749369790;  1 drivers
v00000157493174a0_0 .var/s "term4_partial_reg", 31 0;
v0000015749317540_0 .var/s "term4_reg", 31 0;
v0000015749317720_0 .var/s "z_out", 31 0;
E_000001574922e1d0/0 .event negedge, v0000015749317680_0;
E_000001574922e1d0/1 .event posedge, v0000015749316000_0;
E_000001574922e1d0 .event/or E_000001574922e1d0/0, E_000001574922e1d0/1;
E_000001574922e9d0 .event anyedge, v0000015749318080_0, v0000015749317ea0_0;
L_0000015749366590 .part v0000015749317ae0_0, 15, 1;
LS_0000015749366a90_0_0 .concat [ 1 1 1 1], L_0000015749366590, L_0000015749366590, L_0000015749366590, L_0000015749366590;
LS_0000015749366a90_0_4 .concat [ 1 1 1 1], L_0000015749366590, L_0000015749366590, L_0000015749366590, L_0000015749366590;
LS_0000015749366a90_0_8 .concat [ 1 1 1 1], L_0000015749366590, L_0000015749366590, L_0000015749366590, L_0000015749366590;
LS_0000015749366a90_0_12 .concat [ 1 1 1 1], L_0000015749366590, L_0000015749366590, L_0000015749366590, L_0000015749366590;
L_0000015749366a90 .concat [ 4 4 4 4], LS_0000015749366a90_0_0, LS_0000015749366a90_0_4, LS_0000015749366a90_0_8, LS_0000015749366a90_0_12;
L_0000015749366bd0 .concat [ 16 16 0 0], v0000015749317ae0_0, L_0000015749366a90;
L_0000015749366c70 .part v0000015749317ae0_0, 15, 1;
LS_0000015749366e50_0_0 .concat [ 1 1 1 1], L_0000015749366c70, L_0000015749366c70, L_0000015749366c70, L_0000015749366c70;
LS_0000015749366e50_0_4 .concat [ 1 1 1 1], L_0000015749366c70, L_0000015749366c70, L_0000015749366c70, L_0000015749366c70;
LS_0000015749366e50_0_8 .concat [ 1 1 1 1], L_0000015749366c70, L_0000015749366c70, L_0000015749366c70, L_0000015749366c70;
LS_0000015749366e50_0_12 .concat [ 1 1 1 1], L_0000015749366c70, L_0000015749366c70, L_0000015749366c70, L_0000015749366c70;
L_0000015749366e50 .concat [ 4 4 4 4], LS_0000015749366e50_0_0, LS_0000015749366e50_0_4, LS_0000015749366e50_0_8, LS_0000015749366e50_0_12;
L_000001574936b450 .concat [ 16 16 0 0], v0000015749317ae0_0, L_0000015749366e50;
L_000001574936ad70 .part v00000157493166e0_0, 15, 1;
LS_000001574936ae10_0_0 .concat [ 1 1 1 1], L_000001574936ad70, L_000001574936ad70, L_000001574936ad70, L_000001574936ad70;
LS_000001574936ae10_0_4 .concat [ 1 1 1 1], L_000001574936ad70, L_000001574936ad70, L_000001574936ad70, L_000001574936ad70;
LS_000001574936ae10_0_8 .concat [ 1 1 1 1], L_000001574936ad70, L_000001574936ad70, L_000001574936ad70, L_000001574936ad70;
LS_000001574936ae10_0_12 .concat [ 1 1 1 1], L_000001574936ad70, L_000001574936ad70, L_000001574936ad70, L_000001574936ad70;
L_000001574936ae10 .concat [ 4 4 4 4], LS_000001574936ae10_0_0, LS_000001574936ae10_0_4, LS_000001574936ae10_0_8, LS_000001574936ae10_0_12;
L_000001574936a870 .concat [ 16 16 0 0], v00000157493166e0_0, L_000001574936ae10;
L_000001574936a230 .part v0000015749318620_0, 15, 1;
LS_000001574936a0f0_0_0 .concat [ 1 1 1 1], L_000001574936a230, L_000001574936a230, L_000001574936a230, L_000001574936a230;
LS_000001574936a0f0_0_4 .concat [ 1 1 1 1], L_000001574936a230, L_000001574936a230, L_000001574936a230, L_000001574936a230;
LS_000001574936a0f0_0_8 .concat [ 1 1 1 1], L_000001574936a230, L_000001574936a230, L_000001574936a230, L_000001574936a230;
LS_000001574936a0f0_0_12 .concat [ 1 1 1 1], L_000001574936a230, L_000001574936a230, L_000001574936a230, L_000001574936a230;
L_000001574936a0f0 .concat [ 4 4 4 4], LS_000001574936a0f0_0_0, LS_000001574936a0f0_0_4, LS_000001574936a0f0_0_8, LS_000001574936a0f0_0_12;
L_000001574936ab90 .concat [ 16 16 0 0], v0000015749318620_0, L_000001574936a0f0;
L_0000015749369510 .part v00000157493160a0_0, 15, 1;
LS_0000015749369830_0_0 .concat [ 1 1 1 1], L_0000015749369510, L_0000015749369510, L_0000015749369510, L_0000015749369510;
LS_0000015749369830_0_4 .concat [ 1 1 1 1], L_0000015749369510, L_0000015749369510, L_0000015749369510, L_0000015749369510;
LS_0000015749369830_0_8 .concat [ 1 1 1 1], L_0000015749369510, L_0000015749369510, L_0000015749369510, L_0000015749369510;
LS_0000015749369830_0_12 .concat [ 1 1 1 1], L_0000015749369510, L_0000015749369510, L_0000015749369510, L_0000015749369510;
L_0000015749369830 .concat [ 4 4 4 4], LS_0000015749369830_0_0, LS_0000015749369830_0_4, LS_0000015749369830_0_8, LS_0000015749369830_0_12;
L_000001574936a190 .concat [ 16 16 0 0], v00000157493160a0_0, L_0000015749369830;
S_00000157492abc90 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937b968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6390 .functor XNOR 1, L_000001574937b9b0, L_000001574937b968, C4<0>, C4<0>;
L_00000157493e6400 .functor XOR 1, L_00000157493ef5a0, L_00000157493eee20, C4<0>, C4<0>;
v0000015749311c90_0 .net/2u *"_ivl_0", 0 0, L_000001574937b968;  1 drivers
v0000015749312af0_0 .net *"_ivl_11", 0 0, L_00000157493effa0;  1 drivers
v0000015749310930_0 .net *"_ivl_12", 0 0, L_00000157493eea60;  1 drivers
v0000015749310b10_0 .net *"_ivl_14", 32 0, L_00000157493f0040;  1 drivers
v0000015749310bb0_0 .net *"_ivl_16", 32 0, L_00000157493efbe0;  1 drivers
v0000015749311650_0 .net *"_ivl_19", 0 0, L_00000157493f00e0;  1 drivers
v0000015749310d90_0 .net *"_ivl_2", 0 0, L_00000157493e6390;  1 drivers
v0000015749311e70_0 .net *"_ivl_20", 0 0, L_00000157493efc80;  1 drivers
v0000015749313a90_0 .net *"_ivl_22", 32 0, L_00000157493eeba0;  1 drivers
v0000015749313450_0 .net *"_ivl_25", 0 0, L_00000157493edfc0;  1 drivers
v00000157493142b0_0 .net *"_ivl_26", 0 0, L_00000157493eec40;  1 drivers
v0000015749314850_0 .net *"_ivl_28", 32 0, L_00000157493edac0;  1 drivers
v0000015749315610_0 .net *"_ivl_30", 32 0, L_00000157493ef3c0;  1 drivers
v0000015749314e90_0 .net *"_ivl_37", 0 0, L_00000157493ef5a0;  1 drivers
v00000157493148f0_0 .net *"_ivl_39", 0 0, L_00000157493eee20;  1 drivers
v0000015749313310_0 .net *"_ivl_5", 0 0, L_00000157493efa00;  1 drivers
v0000015749314c10_0 .net *"_ivl_6", 0 0, L_00000157493ef640;  1 drivers
v0000015749313130_0 .net *"_ivl_8", 32 0, L_00000157493ee2e0;  1 drivers
v00000157493133b0_0 .net/s "a_in", 31 0, v0000015749316460_0;  1 drivers
v0000015749314530_0 .net/s "b_in", 31 0, v0000015749316e60_0;  1 drivers
v0000015749313270_0 .net "overflow", 0 0, L_00000157493e6400;  1 drivers
v00000157493140d0_0 .net "sub_n_add", 0 0, L_000001574937b9b0;  1 drivers
v0000015749314d50_0 .net/s "sum_diff_out", 31 0, L_00000157493ef1e0;  alias, 1 drivers
v00000157493156b0_0 .net/s "temp_result_wide", 32 0, L_00000157493ee4c0;  1 drivers
L_00000157493efa00 .part v0000015749316460_0, 31, 1;
L_00000157493ef640 .concat [ 1 0 0 0], L_00000157493efa00;
L_00000157493ee2e0 .concat [ 32 1 0 0], v0000015749316460_0, L_00000157493ef640;
L_00000157493effa0 .part v0000015749316e60_0, 31, 1;
L_00000157493eea60 .concat [ 1 0 0 0], L_00000157493effa0;
L_00000157493f0040 .concat [ 32 1 0 0], v0000015749316e60_0, L_00000157493eea60;
L_00000157493efbe0 .arith/sub 33, L_00000157493ee2e0, L_00000157493f0040;
L_00000157493f00e0 .part v0000015749316460_0, 31, 1;
L_00000157493efc80 .concat [ 1 0 0 0], L_00000157493f00e0;
L_00000157493eeba0 .concat [ 32 1 0 0], v0000015749316460_0, L_00000157493efc80;
L_00000157493edfc0 .part v0000015749316e60_0, 31, 1;
L_00000157493eec40 .concat [ 1 0 0 0], L_00000157493edfc0;
L_00000157493edac0 .concat [ 32 1 0 0], v0000015749316e60_0, L_00000157493eec40;
L_00000157493ef3c0 .arith/sum 33, L_00000157493eeba0, L_00000157493edac0;
L_00000157493ee4c0 .functor MUXZ 33, L_00000157493ef3c0, L_00000157493efbe0, L_00000157493e6390, C4<>;
L_00000157493ef1e0 .part L_00000157493ee4c0, 0, 32;
L_00000157493ef5a0 .part L_00000157493ee4c0, 32, 1;
L_00000157493eee20 .part L_00000157493ef1e0, 31, 1;
S_00000157492ac140 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937b5c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5130 .functor XNOR 1, L_000001574937b650, L_000001574937b5c0, C4<0>, C4<0>;
L_00000157493e4e20 .functor XOR 1, L_00000157493eb2c0, L_00000157493eca80, C4<0>, C4<0>;
v0000015749313db0_0 .net/2u *"_ivl_0", 0 0, L_000001574937b5c0;  1 drivers
v00000157493134f0_0 .net *"_ivl_11", 0 0, L_0000015749369e70;  1 drivers
v0000015749313590_0 .net *"_ivl_12", 0 0, L_0000015749369f10;  1 drivers
v0000015749314f30_0 .net *"_ivl_14", 32 0, L_000001574936a050;  1 drivers
v0000015749315390_0 .net *"_ivl_16", 32 0, L_00000157493ecda0;  1 drivers
v0000015749314710_0 .net *"_ivl_19", 0 0, L_00000157493ed0c0;  1 drivers
v0000015749313d10_0 .net *"_ivl_2", 0 0, L_00000157493e5130;  1 drivers
v0000015749314350_0 .net *"_ivl_20", 0 0, L_00000157493ecee0;  1 drivers
v0000015749314990_0 .net *"_ivl_22", 32 0, L_00000157493eb220;  1 drivers
v0000015749314df0_0 .net *"_ivl_25", 0 0, L_00000157493ecf80;  1 drivers
v0000015749315570_0 .net *"_ivl_26", 0 0, L_00000157493ec120;  1 drivers
v0000015749313950_0 .net *"_ivl_28", 32 0, L_00000157493ec580;  1 drivers
v0000015749315750_0 .net *"_ivl_30", 32 0, L_00000157493ed200;  1 drivers
v00000157493131d0_0 .net *"_ivl_37", 0 0, L_00000157493eb2c0;  1 drivers
v0000015749313630_0 .net *"_ivl_39", 0 0, L_00000157493eca80;  1 drivers
v00000157493136d0_0 .net *"_ivl_5", 0 0, L_0000015749369b50;  1 drivers
v0000015749314b70_0 .net *"_ivl_6", 0 0, L_0000015749369bf0;  1 drivers
v0000015749314210_0 .net *"_ivl_8", 32 0, L_0000015749369dd0;  1 drivers
v00000157493154d0_0 .net/s "a_in", 31 0, v0000015749316b40_0;  1 drivers
L_000001574937b608 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749312ff0_0 .net/s "b_in", 31 0, L_000001574937b608;  1 drivers
v0000015749315430_0 .net "overflow", 0 0, L_00000157493e4e20;  1 drivers
v00000157493147b0_0 .net "sub_n_add", 0 0, L_000001574937b650;  1 drivers
v0000015749314cb0_0 .net/s "sum_diff_out", 31 0, L_00000157493ecbc0;  alias, 1 drivers
v0000015749313e50_0 .net/s "temp_result_wide", 32 0, L_00000157493ed020;  1 drivers
L_0000015749369b50 .part v0000015749316b40_0, 31, 1;
L_0000015749369bf0 .concat [ 1 0 0 0], L_0000015749369b50;
L_0000015749369dd0 .concat [ 32 1 0 0], v0000015749316b40_0, L_0000015749369bf0;
L_0000015749369e70 .part L_000001574937b608, 31, 1;
L_0000015749369f10 .concat [ 1 0 0 0], L_0000015749369e70;
L_000001574936a050 .concat [ 32 1 0 0], L_000001574937b608, L_0000015749369f10;
L_00000157493ecda0 .arith/sub 33, L_0000015749369dd0, L_000001574936a050;
L_00000157493ed0c0 .part v0000015749316b40_0, 31, 1;
L_00000157493ecee0 .concat [ 1 0 0 0], L_00000157493ed0c0;
L_00000157493eb220 .concat [ 32 1 0 0], v0000015749316b40_0, L_00000157493ecee0;
L_00000157493ecf80 .part L_000001574937b608, 31, 1;
L_00000157493ec120 .concat [ 1 0 0 0], L_00000157493ecf80;
L_00000157493ec580 .concat [ 32 1 0 0], L_000001574937b608, L_00000157493ec120;
L_00000157493ed200 .arith/sum 33, L_00000157493eb220, L_00000157493ec580;
L_00000157493ed020 .functor MUXZ 33, L_00000157493ed200, L_00000157493ecda0, L_00000157493e5130, C4<>;
L_00000157493ecbc0 .part L_00000157493ed020, 0, 32;
L_00000157493eb2c0 .part L_00000157493ed020, 32, 1;
L_00000157493eca80 .part L_00000157493ecbc0, 31, 1;
S_00000157492abe20 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e850 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937b2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e4b10 .functor XNOR 1, L_0000015749367850, L_000001574937b2a8, C4<0>, C4<0>;
L_00000157493e50c0 .functor AND 1, L_00000157493e4b10, L_0000015749368930, C4<1>, C4<1>;
L_000001574937b2f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e62b0 .functor XNOR 1, L_0000015749367850, L_000001574937b2f0, C4<0>, C4<0>;
L_00000157493e4c60 .functor NOT 1, L_00000157493689d0, C4<0>, C4<0>, C4<0>;
L_00000157493e51a0 .functor AND 1, L_00000157493e62b0, L_00000157493e4c60, C4<1>, C4<1>;
v0000015749313090_0 .net/s *"_ivl_0", 63 0, L_0000015749368750;  1 drivers
v0000015749313770_0 .net/2u *"_ivl_16", 0 0, L_000001574937b2a8;  1 drivers
v00000157493143f0_0 .net *"_ivl_18", 0 0, L_00000157493e4b10;  1 drivers
v0000015749314fd0_0 .net/s *"_ivl_2", 63 0, L_00000157493687f0;  1 drivers
v0000015749313810_0 .net *"_ivl_21", 0 0, L_0000015749368930;  1 drivers
v00000157493138b0_0 .net/2u *"_ivl_24", 0 0, L_000001574937b2f0;  1 drivers
v00000157493139f0_0 .net *"_ivl_26", 0 0, L_00000157493e62b0;  1 drivers
v0000015749314a30_0 .net *"_ivl_29", 0 0, L_00000157493689d0;  1 drivers
v0000015749313b30_0 .net *"_ivl_30", 0 0, L_00000157493e4c60;  1 drivers
v0000015749313bd0_0 .net *"_ivl_6", 63 0, L_00000157493677b0;  1 drivers
v0000015749313c70_0 .net *"_ivl_8", 55 0, L_0000015749368b10;  1 drivers
v0000015749313ef0_0 .net/s "a_in", 31 0, L_0000015749366bd0;  1 drivers
v0000015749313f90_0 .net/s "b_in", 31 0, L_000001574936b450;  1 drivers
v0000015749314ad0_0 .net "expected_sign", 0 0, L_0000015749367850;  1 drivers
v0000015749315070_0 .net "msb_of_product_full", 23 0, L_0000015749368c50;  1 drivers
v0000015749315110_0 .net "overflow", 0 0, L_00000157493e50c0;  1 drivers
v0000015749314030_0 .net/s "p_out", 31 0, L_0000015749368890;  alias, 1 drivers
v0000015749314170_0 .net/s "product_full", 63 0, L_0000015749366db0;  1 drivers
v0000015749314490_0 .net "underflow_q", 0 0, L_00000157493e51a0;  1 drivers
L_0000015749368750 .extend/s 64, L_0000015749366bd0;
L_00000157493687f0 .extend/s 64, L_000001574936b450;
L_0000015749366db0 .arith/mult 64, L_0000015749368750, L_00000157493687f0;
L_0000015749368b10 .part L_0000015749366db0, 8, 56;
L_00000157493677b0 .extend/s 64, L_0000015749368b10;
L_0000015749368890 .part L_00000157493677b0, 0, 32;
L_0000015749367850 .part L_0000015749368890, 31, 1;
L_0000015749368c50 .part L_0000015749366db0, 40, 24;
L_0000015749368930 .reduce/or L_0000015749368c50;
L_00000157493689d0 .reduce/and L_0000015749368c50;
S_00000157492abfb0 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937b848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5ad0 .functor XNOR 1, L_000001574937b890, L_000001574937b848, C4<0>, C4<0>;
L_00000157493e4950 .functor XOR 1, L_00000157493ebcc0, L_00000157493ec6c0, C4<0>, C4<0>;
v00000157493145d0_0 .net/2u *"_ivl_0", 0 0, L_000001574937b848;  1 drivers
v00000157493151b0_0 .net *"_ivl_11", 0 0, L_00000157493ec3a0;  1 drivers
v0000015749314670_0 .net *"_ivl_12", 0 0, L_00000157493ed480;  1 drivers
v0000015749315250_0 .net *"_ivl_14", 32 0, L_00000157493ed5c0;  1 drivers
v00000157493152f0_0 .net *"_ivl_16", 32 0, L_00000157493ec440;  1 drivers
v0000015749315ed0_0 .net *"_ivl_19", 0 0, L_00000157493ed660;  1 drivers
v0000015749315bb0_0 .net *"_ivl_2", 0 0, L_00000157493e5ad0;  1 drivers
v00000157493157f0_0 .net *"_ivl_20", 0 0, L_00000157493ed700;  1 drivers
v0000015749315e30_0 .net *"_ivl_22", 32 0, L_00000157493eba40;  1 drivers
v0000015749315890_0 .net *"_ivl_25", 0 0, L_00000157493ed7a0;  1 drivers
v0000015749315930_0 .net *"_ivl_26", 0 0, L_00000157493ed8e0;  1 drivers
v0000015749315d90_0 .net *"_ivl_28", 32 0, L_00000157493eb180;  1 drivers
v00000157493159d0_0 .net *"_ivl_30", 32 0, L_00000157493ebb80;  1 drivers
v0000015749315cf0_0 .net *"_ivl_37", 0 0, L_00000157493ebcc0;  1 drivers
v0000015749315a70_0 .net *"_ivl_39", 0 0, L_00000157493ec6c0;  1 drivers
v0000015749315b10_0 .net *"_ivl_5", 0 0, L_00000157493ec8a0;  1 drivers
v0000015749315c50_0 .net *"_ivl_6", 0 0, L_00000157493eb9a0;  1 drivers
v0000015749318800_0 .net *"_ivl_8", 32 0, L_00000157493ec300;  1 drivers
v0000015749319c00_0 .net/s "a_in", 31 0, v0000015749316500_0;  1 drivers
v000001574931a880_0 .net/s "b_in", 31 0, v0000015749316aa0_0;  1 drivers
v0000015749318d00_0 .net "overflow", 0 0, L_00000157493e4950;  1 drivers
v000001574931ab00_0 .net "sub_n_add", 0 0, L_000001574937b890;  1 drivers
v0000015749319f20_0 .net/s "sum_diff_out", 31 0, L_00000157493ebc20;  alias, 1 drivers
v000001574931a380_0 .net/s "temp_result_wide", 32 0, L_00000157493ec4e0;  1 drivers
L_00000157493ec8a0 .part v0000015749316500_0, 31, 1;
L_00000157493eb9a0 .concat [ 1 0 0 0], L_00000157493ec8a0;
L_00000157493ec300 .concat [ 32 1 0 0], v0000015749316500_0, L_00000157493eb9a0;
L_00000157493ec3a0 .part v0000015749316aa0_0, 31, 1;
L_00000157493ed480 .concat [ 1 0 0 0], L_00000157493ec3a0;
L_00000157493ed5c0 .concat [ 32 1 0 0], v0000015749316aa0_0, L_00000157493ed480;
L_00000157493ec440 .arith/sub 33, L_00000157493ec300, L_00000157493ed5c0;
L_00000157493ed660 .part v0000015749316500_0, 31, 1;
L_00000157493ed700 .concat [ 1 0 0 0], L_00000157493ed660;
L_00000157493eba40 .concat [ 32 1 0 0], v0000015749316500_0, L_00000157493ed700;
L_00000157493ed7a0 .part v0000015749316aa0_0, 31, 1;
L_00000157493ed8e0 .concat [ 1 0 0 0], L_00000157493ed7a0;
L_00000157493eb180 .concat [ 32 1 0 0], v0000015749316aa0_0, L_00000157493ed8e0;
L_00000157493ebb80 .arith/sum 33, L_00000157493eba40, L_00000157493eb180;
L_00000157493ec4e0 .functor MUXZ 33, L_00000157493ebb80, L_00000157493ec440, L_00000157493e5ad0, C4<>;
L_00000157493ebc20 .part L_00000157493ec4e0, 0, 32;
L_00000157493ebcc0 .part L_00000157493ec4e0, 32, 1;
L_00000157493ec6c0 .part L_00000157493ebc20, 31, 1;
S_00000157492ab330 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922ecd0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937b698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e53d0 .functor XNOR 1, L_00000157493eb360, L_000001574937b698, C4<0>, C4<0>;
L_00000157493e4b80 .functor AND 1, L_00000157493e53d0, L_00000157493ebfe0, C4<1>, C4<1>;
L_000001574937b6e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6080 .functor XNOR 1, L_00000157493eb360, L_000001574937b6e0, C4<0>, C4<0>;
L_00000157493e5830 .functor NOT 1, L_00000157493ebe00, C4<0>, C4<0>, C4<0>;
L_00000157493e6160 .functor AND 1, L_00000157493e6080, L_00000157493e5830, C4<1>, C4<1>;
v00000157493197a0_0 .net/s *"_ivl_0", 63 0, L_00000157493ebf40;  1 drivers
v0000015749319ca0_0 .net/2u *"_ivl_16", 0 0, L_000001574937b698;  1 drivers
v0000015749318a80_0 .net *"_ivl_18", 0 0, L_00000157493e53d0;  1 drivers
v0000015749319d40_0 .net/s *"_ivl_2", 63 0, L_00000157493ecc60;  1 drivers
v000001574931aba0_0 .net *"_ivl_21", 0 0, L_00000157493ebfe0;  1 drivers
v0000015749318ee0_0 .net/2u *"_ivl_24", 0 0, L_000001574937b6e0;  1 drivers
v000001574931a9c0_0 .net *"_ivl_26", 0 0, L_00000157493e6080;  1 drivers
v000001574931a600_0 .net *"_ivl_29", 0 0, L_00000157493ebe00;  1 drivers
v0000015749318b20_0 .net *"_ivl_30", 0 0, L_00000157493e5830;  1 drivers
v0000015749318bc0_0 .net *"_ivl_6", 63 0, L_00000157493eb680;  1 drivers
v0000015749319e80_0 .net *"_ivl_8", 55 0, L_00000157493ec080;  1 drivers
v000001574931a240_0 .net/s "a_in", 31 0, v00000157493168c0_0;  1 drivers
v0000015749318f80_0 .net/s "b_in", 31 0, v00000157493168c0_0;  alias, 1 drivers
v00000157493188a0_0 .net "expected_sign", 0 0, L_00000157493eb360;  1 drivers
v0000015749319de0_0 .net "msb_of_product_full", 23 0, L_00000157493ecb20;  1 drivers
v000001574931a920_0 .net "overflow", 0 0, L_00000157493e4b80;  1 drivers
v000001574931a7e0_0 .net/s "p_out", 31 0, L_00000157493ecd00;  alias, 1 drivers
v000001574931af60_0 .net/s "product_full", 63 0, L_00000157493ec1c0;  1 drivers
v00000157493190c0_0 .net "underflow_q", 0 0, L_00000157493e6160;  1 drivers
L_00000157493ebf40 .extend/s 64, v00000157493168c0_0;
L_00000157493ecc60 .extend/s 64, v00000157493168c0_0;
L_00000157493ec1c0 .arith/mult 64, L_00000157493ebf40, L_00000157493ecc60;
L_00000157493ec080 .part L_00000157493ec1c0, 8, 56;
L_00000157493eb680 .extend/s 64, L_00000157493ec080;
L_00000157493ecd00 .part L_00000157493eb680, 0, 32;
L_00000157493eb360 .part L_00000157493ecd00, 31, 1;
L_00000157493ecb20 .part L_00000157493ec1c0, 40, 24;
L_00000157493ebfe0 .reduce/or L_00000157493ecb20;
L_00000157493ebe00 .reduce/and L_00000157493ecb20;
S_00000157492ab4c0 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922ea10 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937b338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e54b0 .functor XNOR 1, L_000001574936a7d0, L_000001574937b338, C4<0>, C4<0>;
L_00000157493e4db0 .functor AND 1, L_00000157493e54b0, L_0000015749369650, C4<1>, C4<1>;
L_000001574937b380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e60f0 .functor XNOR 1, L_000001574936a7d0, L_000001574937b380, C4<0>, C4<0>;
L_00000157493e4f00 .functor NOT 1, L_000001574936b270, C4<0>, C4<0>, C4<0>;
L_00000157493e59f0 .functor AND 1, L_00000157493e60f0, L_00000157493e4f00, C4<1>, C4<1>;
v0000015749319020_0 .net/s *"_ivl_0", 63 0, L_0000015749368d90;  1 drivers
v0000015749319160_0 .net/2u *"_ivl_16", 0 0, L_000001574937b338;  1 drivers
v000001574931ac40_0 .net *"_ivl_18", 0 0, L_00000157493e54b0;  1 drivers
v000001574931a6a0_0 .net/s *"_ivl_2", 63 0, L_000001574936a410;  1 drivers
v000001574931ace0_0 .net *"_ivl_21", 0 0, L_0000015749369650;  1 drivers
v000001574931a740_0 .net/2u *"_ivl_24", 0 0, L_000001574937b380;  1 drivers
v0000015749318c60_0 .net *"_ivl_26", 0 0, L_00000157493e60f0;  1 drivers
v000001574931aa60_0 .net *"_ivl_29", 0 0, L_000001574936b270;  1 drivers
v000001574931ad80_0 .net *"_ivl_30", 0 0, L_00000157493e4f00;  1 drivers
v0000015749319840_0 .net *"_ivl_6", 63 0, L_000001574936a4b0;  1 drivers
v0000015749319fc0_0 .net *"_ivl_8", 55 0, L_0000015749369c90;  1 drivers
v0000015749319520_0 .net/s "a_in", 31 0, L_000001574936a870;  1 drivers
L_000001574937b3c8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000001574931a2e0_0 .net/s "b_in", 31 0, L_000001574937b3c8;  1 drivers
v00000157493195c0_0 .net "expected_sign", 0 0, L_000001574936a7d0;  1 drivers
v000001574931ae20_0 .net "msb_of_product_full", 23 0, L_000001574936a690;  1 drivers
v000001574931aec0_0 .net "overflow", 0 0, L_00000157493e4db0;  1 drivers
v000001574931a420_0 .net/s "p_out", 31 0, L_0000015749369290;  alias, 1 drivers
v0000015749318da0_0 .net/s "product_full", 63 0, L_000001574936a730;  1 drivers
v000001574931a4c0_0 .net "underflow_q", 0 0, L_00000157493e59f0;  1 drivers
L_0000015749368d90 .extend/s 64, L_000001574936a870;
L_000001574936a410 .extend/s 64, L_000001574937b3c8;
L_000001574936a730 .arith/mult 64, L_0000015749368d90, L_000001574936a410;
L_0000015749369c90 .part L_000001574936a730, 8, 56;
L_000001574936a4b0 .extend/s 64, L_0000015749369c90;
L_0000015749369290 .part L_000001574936a4b0, 0, 32;
L_000001574936a7d0 .part L_0000015749369290, 31, 1;
L_000001574936a690 .part L_000001574936a730, 40, 24;
L_0000015749369650 .reduce/or L_000001574936a690;
L_000001574936b270 .reduce/and L_000001574936a690;
S_00000157492addd0 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e310 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937b728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e5fa0 .functor XNOR 1, L_00000157493eb5e0, L_000001574937b728, C4<0>, C4<0>;
L_00000157493e5d70 .functor AND 1, L_00000157493e5fa0, L_00000157493ed2a0, C4<1>, C4<1>;
L_000001574937b770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5910 .functor XNOR 1, L_00000157493eb5e0, L_000001574937b770, C4<0>, C4<0>;
L_00000157493e5980 .functor NOT 1, L_00000157493eb720, C4<0>, C4<0>, C4<0>;
L_00000157493e5520 .functor AND 1, L_00000157493e5910, L_00000157493e5980, C4<1>, C4<1>;
v0000015749318940_0 .net/s *"_ivl_0", 63 0, L_00000157493eb400;  1 drivers
v00000157493189e0_0 .net/2u *"_ivl_16", 0 0, L_000001574937b728;  1 drivers
v000001574931a060_0 .net *"_ivl_18", 0 0, L_00000157493e5fa0;  1 drivers
v000001574931a100_0 .net/s *"_ivl_2", 63 0, L_00000157493ec620;  1 drivers
v000001574931a1a0_0 .net *"_ivl_21", 0 0, L_00000157493ed2a0;  1 drivers
v00000157493193e0_0 .net/2u *"_ivl_24", 0 0, L_000001574937b770;  1 drivers
v000001574931a560_0 .net *"_ivl_26", 0 0, L_00000157493e5910;  1 drivers
v0000015749319480_0 .net *"_ivl_29", 0 0, L_00000157493eb720;  1 drivers
v0000015749319ac0_0 .net *"_ivl_30", 0 0, L_00000157493e5980;  1 drivers
v0000015749318e40_0 .net *"_ivl_6", 63 0, L_00000157493eb4a0;  1 drivers
v0000015749319200_0 .net *"_ivl_8", 55 0, L_00000157493ed340;  1 drivers
v00000157493192a0_0 .net/s "a_in", 31 0, v0000015749316f00_0;  1 drivers
v0000015749319340_0 .net/s "b_in", 31 0, v0000015749316f00_0;  alias, 1 drivers
v0000015749319660_0 .net "expected_sign", 0 0, L_00000157493eb5e0;  1 drivers
v0000015749319700_0 .net "msb_of_product_full", 23 0, L_00000157493ec9e0;  1 drivers
v00000157493198e0_0 .net "overflow", 0 0, L_00000157493e5d70;  1 drivers
v0000015749319980_0 .net/s "p_out", 31 0, L_00000157493eb540;  alias, 1 drivers
v0000015749319a20_0 .net/s "product_full", 63 0, L_00000157493ed840;  1 drivers
v0000015749319b60_0 .net "underflow_q", 0 0, L_00000157493e5520;  1 drivers
L_00000157493eb400 .extend/s 64, v0000015749316f00_0;
L_00000157493ec620 .extend/s 64, v0000015749316f00_0;
L_00000157493ed840 .arith/mult 64, L_00000157493eb400, L_00000157493ec620;
L_00000157493ed340 .part L_00000157493ed840, 8, 56;
L_00000157493eb4a0 .extend/s 64, L_00000157493ed340;
L_00000157493eb540 .part L_00000157493eb4a0, 0, 32;
L_00000157493eb5e0 .part L_00000157493eb540, 31, 1;
L_00000157493ec9e0 .part L_00000157493ed840, 40, 24;
L_00000157493ed2a0 .reduce/or L_00000157493ec9e0;
L_00000157493eb720 .reduce/and L_00000157493ec9e0;
S_00000157492ac340 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937b410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5c90 .functor XNOR 1, L_000001574937b4a0, L_000001574937b410, C4<0>, C4<0>;
L_00000157493e4f70 .functor XOR 1, L_0000015749368cf0, L_00000157493695b0, C4<0>, C4<0>;
v000001574931b500_0 .net/2u *"_ivl_0", 0 0, L_000001574937b410;  1 drivers
v000001574931c5e0_0 .net *"_ivl_11", 0 0, L_0000015749369d30;  1 drivers
v000001574931b6e0_0 .net *"_ivl_12", 0 0, L_000001574936aeb0;  1 drivers
v000001574931baa0_0 .net *"_ivl_14", 32 0, L_0000015749369970;  1 drivers
v000001574931cb80_0 .net *"_ivl_16", 32 0, L_0000015749368ed0;  1 drivers
v000001574931ba00_0 .net *"_ivl_19", 0 0, L_0000015749368e30;  1 drivers
v000001574931bf00_0 .net *"_ivl_2", 0 0, L_00000157493e5c90;  1 drivers
v000001574931b460_0 .net *"_ivl_20", 0 0, L_000001574936aaf0;  1 drivers
v000001574931bdc0_0 .net *"_ivl_22", 32 0, L_000001574936b090;  1 drivers
v000001574931d620_0 .net *"_ivl_25", 0 0, L_000001574936aff0;  1 drivers
v000001574931d3a0_0 .net *"_ivl_26", 0 0, L_0000015749369a10;  1 drivers
v000001574931bb40_0 .net *"_ivl_28", 32 0, L_0000015749368f70;  1 drivers
v000001574931bfa0_0 .net *"_ivl_30", 32 0, L_000001574936a910;  1 drivers
v000001574931b8c0_0 .net *"_ivl_37", 0 0, L_0000015749368cf0;  1 drivers
v000001574931d6c0_0 .net *"_ivl_39", 0 0, L_00000157493695b0;  1 drivers
v000001574931d760_0 .net *"_ivl_5", 0 0, L_000001574936af50;  1 drivers
v000001574931c720_0 .net *"_ivl_6", 0 0, L_00000157493696f0;  1 drivers
v000001574931b000_0 .net *"_ivl_8", 32 0, L_000001574936b310;  1 drivers
v000001574931b960_0 .net/s "a_in", 31 0, L_000001574936ab90;  1 drivers
L_000001574937b458 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000001574931c4a0_0 .net/s "b_in", 31 0, L_000001574937b458;  1 drivers
v000001574931bbe0_0 .net "overflow", 0 0, L_00000157493e4f70;  1 drivers
v000001574931c040_0 .net "sub_n_add", 0 0, L_000001574937b4a0;  1 drivers
v000001574931c400_0 .net/s "sum_diff_out", 31 0, L_000001574936acd0;  alias, 1 drivers
v000001574931ca40_0 .net/s "temp_result_wide", 32 0, L_0000015749369330;  1 drivers
L_000001574936af50 .part L_000001574936ab90, 31, 1;
L_00000157493696f0 .concat [ 1 0 0 0], L_000001574936af50;
L_000001574936b310 .concat [ 32 1 0 0], L_000001574936ab90, L_00000157493696f0;
L_0000015749369d30 .part L_000001574937b458, 31, 1;
L_000001574936aeb0 .concat [ 1 0 0 0], L_0000015749369d30;
L_0000015749369970 .concat [ 32 1 0 0], L_000001574937b458, L_000001574936aeb0;
L_0000015749368ed0 .arith/sub 33, L_000001574936b310, L_0000015749369970;
L_0000015749368e30 .part L_000001574936ab90, 31, 1;
L_000001574936aaf0 .concat [ 1 0 0 0], L_0000015749368e30;
L_000001574936b090 .concat [ 32 1 0 0], L_000001574936ab90, L_000001574936aaf0;
L_000001574936aff0 .part L_000001574937b458, 31, 1;
L_0000015749369a10 .concat [ 1 0 0 0], L_000001574936aff0;
L_0000015749368f70 .concat [ 32 1 0 0], L_000001574937b458, L_0000015749369a10;
L_000001574936a910 .arith/sum 33, L_000001574936b090, L_0000015749368f70;
L_0000015749369330 .functor MUXZ 33, L_000001574936a910, L_0000015749368ed0, L_00000157493e5c90, C4<>;
L_000001574936acd0 .part L_0000015749369330, 0, 32;
L_0000015749368cf0 .part L_0000015749369330, 32, 1;
L_00000157493695b0 .part L_000001574936acd0, 31, 1;
S_00000157492ae0f0 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937b8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5210 .functor XNOR 1, L_000001574937b920, L_000001574937b8d8, C4<0>, C4<0>;
L_00000157493e5b40 .functor XOR 1, L_00000157493ee880, L_00000157493edca0, C4<0>, C4<0>;
v000001574931c540_0 .net/2u *"_ivl_0", 0 0, L_000001574937b8d8;  1 drivers
v000001574931bc80_0 .net *"_ivl_11", 0 0, L_00000157493efaa0;  1 drivers
v000001574931b5a0_0 .net *"_ivl_12", 0 0, L_00000157493ef500;  1 drivers
v000001574931c680_0 .net *"_ivl_14", 32 0, L_00000157493ee420;  1 drivers
v000001574931cae0_0 .net *"_ivl_16", 32 0, L_00000157493ee380;  1 drivers
v000001574931c0e0_0 .net *"_ivl_19", 0 0, L_00000157493ee240;  1 drivers
v000001574931bd20_0 .net *"_ivl_2", 0 0, L_00000157493e5210;  1 drivers
v000001574931be60_0 .net *"_ivl_20", 0 0, L_00000157493ee560;  1 drivers
v000001574931cd60_0 .net *"_ivl_22", 32 0, L_00000157493efb40;  1 drivers
v000001574931d300_0 .net *"_ivl_25", 0 0, L_00000157493ee600;  1 drivers
v000001574931c180_0 .net *"_ivl_26", 0 0, L_00000157493eeec0;  1 drivers
v000001574931c7c0_0 .net *"_ivl_28", 32 0, L_00000157493ef0a0;  1 drivers
v000001574931b0a0_0 .net *"_ivl_30", 32 0, L_00000157493edc00;  1 drivers
v000001574931b280_0 .net *"_ivl_37", 0 0, L_00000157493ee880;  1 drivers
v000001574931ce00_0 .net *"_ivl_39", 0 0, L_00000157493edca0;  1 drivers
v000001574931b140_0 .net *"_ivl_5", 0 0, L_00000157493ec800;  1 drivers
v000001574931c220_0 .net *"_ivl_6", 0 0, L_00000157493ec940;  1 drivers
v000001574931ccc0_0 .net *"_ivl_8", 32 0, L_00000157493eef60;  1 drivers
v000001574931d440_0 .net/s "a_in", 31 0, v0000015749317360_0;  1 drivers
v000001574931cea0_0 .net/s "b_in", 31 0, v0000015749317540_0;  1 drivers
v000001574931d4e0_0 .net "overflow", 0 0, L_00000157493e5b40;  1 drivers
v000001574931b640_0 .net "sub_n_add", 0 0, L_000001574937b920;  1 drivers
v000001574931c2c0_0 .net/s "sum_diff_out", 31 0, L_00000157493ee920;  alias, 1 drivers
v000001574931c360_0 .net/s "temp_result_wide", 32 0, L_00000157493efd20;  1 drivers
L_00000157493ec800 .part v0000015749317360_0, 31, 1;
L_00000157493ec940 .concat [ 1 0 0 0], L_00000157493ec800;
L_00000157493eef60 .concat [ 32 1 0 0], v0000015749317360_0, L_00000157493ec940;
L_00000157493efaa0 .part v0000015749317540_0, 31, 1;
L_00000157493ef500 .concat [ 1 0 0 0], L_00000157493efaa0;
L_00000157493ee420 .concat [ 32 1 0 0], v0000015749317540_0, L_00000157493ef500;
L_00000157493ee380 .arith/sub 33, L_00000157493eef60, L_00000157493ee420;
L_00000157493ee240 .part v0000015749317360_0, 31, 1;
L_00000157493ee560 .concat [ 1 0 0 0], L_00000157493ee240;
L_00000157493efb40 .concat [ 32 1 0 0], v0000015749317360_0, L_00000157493ee560;
L_00000157493ee600 .part v0000015749317540_0, 31, 1;
L_00000157493eeec0 .concat [ 1 0 0 0], L_00000157493ee600;
L_00000157493ef0a0 .concat [ 32 1 0 0], v0000015749317540_0, L_00000157493eeec0;
L_00000157493edc00 .arith/sum 33, L_00000157493efb40, L_00000157493ef0a0;
L_00000157493efd20 .functor MUXZ 33, L_00000157493edc00, L_00000157493ee380, L_00000157493e5210, C4<>;
L_00000157493ee920 .part L_00000157493efd20, 0, 32;
L_00000157493ee880 .part L_00000157493efd20, 32, 1;
L_00000157493edca0 .part L_00000157493ee920, 31, 1;
S_00000157492ac4d0 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e150 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937b7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e5670 .functor XNOR 1, L_00000157493ebae0, L_000001574937b7b8, C4<0>, C4<0>;
L_00000157493e61d0 .functor AND 1, L_00000157493e5670, L_00000157493eb860, C4<1>, C4<1>;
L_000001574937b800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6320 .functor XNOR 1, L_00000157493ebae0, L_000001574937b800, C4<0>, C4<0>;
L_00000157493e4bf0 .functor NOT 1, L_00000157493eb900, C4<0>, C4<0>, C4<0>;
L_00000157493e5a60 .functor AND 1, L_00000157493e6320, L_00000157493e4bf0, C4<1>, C4<1>;
v000001574931c860_0 .net/s *"_ivl_0", 63 0, L_00000157493ece40;  1 drivers
v000001574931b1e0_0 .net/2u *"_ivl_16", 0 0, L_000001574937b7b8;  1 drivers
v000001574931d580_0 .net *"_ivl_18", 0 0, L_00000157493e5670;  1 drivers
v000001574931c900_0 .net/s *"_ivl_2", 63 0, L_00000157493ed520;  1 drivers
v000001574931b320_0 .net *"_ivl_21", 0 0, L_00000157493eb860;  1 drivers
v000001574931b3c0_0 .net/2u *"_ivl_24", 0 0, L_000001574937b800;  1 drivers
v000001574931b780_0 .net *"_ivl_26", 0 0, L_00000157493e6320;  1 drivers
v000001574931cf40_0 .net *"_ivl_29", 0 0, L_00000157493eb900;  1 drivers
v000001574931b820_0 .net *"_ivl_30", 0 0, L_00000157493e4bf0;  1 drivers
v000001574931cc20_0 .net *"_ivl_6", 63 0, L_00000157493ebd60;  1 drivers
v000001574931c9a0_0 .net *"_ivl_8", 55 0, L_00000157493ed160;  1 drivers
v000001574931cfe0_0 .net/s "a_in", 31 0, v00000157493174a0_0;  1 drivers
v000001574931d080_0 .net/s "b_in", 31 0, v00000157493174a0_0;  alias, 1 drivers
v000001574931d120_0 .net "expected_sign", 0 0, L_00000157493ebae0;  1 drivers
v000001574931d1c0_0 .net "msb_of_product_full", 23 0, L_00000157493eb7c0;  1 drivers
v000001574931d260_0 .net "overflow", 0 0, L_00000157493e61d0;  1 drivers
v000001574931dc60_0 .net/s "p_out", 31 0, L_00000157493ebea0;  alias, 1 drivers
v000001574931dee0_0 .net/s "product_full", 63 0, L_00000157493ec260;  1 drivers
v000001574931d940_0 .net "underflow_q", 0 0, L_00000157493e5a60;  1 drivers
L_00000157493ece40 .extend/s 64, v00000157493174a0_0;
L_00000157493ed520 .extend/s 64, v00000157493174a0_0;
L_00000157493ec260 .arith/mult 64, L_00000157493ece40, L_00000157493ed520;
L_00000157493ed160 .part L_00000157493ec260, 8, 56;
L_00000157493ebd60 .extend/s 64, L_00000157493ed160;
L_00000157493ebea0 .part L_00000157493ebd60, 0, 32;
L_00000157493ebae0 .part L_00000157493ebea0, 31, 1;
L_00000157493eb7c0 .part L_00000157493ec260, 40, 24;
L_00000157493eb860 .reduce/or L_00000157493eb7c0;
L_00000157493eb900 .reduce/and L_00000157493eb7c0;
S_00000157492ad150 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000157492abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937b4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e4aa0 .functor XNOR 1, L_000001574937b578, L_000001574937b4e8, C4<0>, C4<0>;
L_00000157493e5f30 .functor XOR 1, L_00000157493693d0, L_0000015749369fb0, C4<0>, C4<0>;
v000001574931d9e0_0 .net/2u *"_ivl_0", 0 0, L_000001574937b4e8;  1 drivers
v000001574931d800_0 .net *"_ivl_11", 0 0, L_000001574936a550;  1 drivers
v000001574931d8a0_0 .net *"_ivl_12", 0 0, L_000001574936b130;  1 drivers
v000001574931da80_0 .net *"_ivl_14", 32 0, L_000001574936aa50;  1 drivers
v000001574931dd00_0 .net *"_ivl_16", 32 0, L_000001574936a5f0;  1 drivers
v000001574931dda0_0 .net *"_ivl_19", 0 0, L_000001574936a2d0;  1 drivers
v000001574931de40_0 .net *"_ivl_2", 0 0, L_00000157493e4aa0;  1 drivers
v000001574931db20_0 .net *"_ivl_20", 0 0, L_0000015749369010;  1 drivers
v000001574931dbc0_0 .net *"_ivl_22", 32 0, L_000001574936a9b0;  1 drivers
v00000157493183a0_0 .net *"_ivl_25", 0 0, L_000001574936b1d0;  1 drivers
v0000015749317c20_0 .net *"_ivl_26", 0 0, L_000001574936b3b0;  1 drivers
v00000157493175e0_0 .net *"_ivl_28", 32 0, L_00000157493690b0;  1 drivers
v0000015749317b80_0 .net *"_ivl_30", 32 0, L_0000015749369150;  1 drivers
v00000157493177c0_0 .net *"_ivl_37", 0 0, L_00000157493693d0;  1 drivers
v00000157493170e0_0 .net *"_ivl_39", 0 0, L_0000015749369fb0;  1 drivers
v0000015749316280_0 .net *"_ivl_5", 0 0, L_000001574936ac30;  1 drivers
v0000015749317d60_0 .net *"_ivl_6", 0 0, L_0000015749369ab0;  1 drivers
v0000015749316d20_0 .net *"_ivl_8", 32 0, L_000001574936a370;  1 drivers
v0000015749317220_0 .net/s "a_in", 31 0, L_000001574936a190;  1 drivers
L_000001574937b530 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000015749317cc0_0 .net/s "b_in", 31 0, L_000001574937b530;  1 drivers
v0000015749318440_0 .net "overflow", 0 0, L_00000157493e5f30;  1 drivers
v0000015749317f40_0 .net "sub_n_add", 0 0, L_000001574937b578;  1 drivers
v0000015749316dc0_0 .net/s "sum_diff_out", 31 0, L_0000015749369790;  alias, 1 drivers
v0000015749317180_0 .net/s "temp_result_wide", 32 0, L_00000157493691f0;  1 drivers
L_000001574936ac30 .part L_000001574936a190, 31, 1;
L_0000015749369ab0 .concat [ 1 0 0 0], L_000001574936ac30;
L_000001574936a370 .concat [ 32 1 0 0], L_000001574936a190, L_0000015749369ab0;
L_000001574936a550 .part L_000001574937b530, 31, 1;
L_000001574936b130 .concat [ 1 0 0 0], L_000001574936a550;
L_000001574936aa50 .concat [ 32 1 0 0], L_000001574937b530, L_000001574936b130;
L_000001574936a5f0 .arith/sub 33, L_000001574936a370, L_000001574936aa50;
L_000001574936a2d0 .part L_000001574936a190, 31, 1;
L_0000015749369010 .concat [ 1 0 0 0], L_000001574936a2d0;
L_000001574936a9b0 .concat [ 32 1 0 0], L_000001574936a190, L_0000015749369010;
L_000001574936b1d0 .part L_000001574937b530, 31, 1;
L_000001574936b3b0 .concat [ 1 0 0 0], L_000001574936b1d0;
L_00000157493690b0 .concat [ 32 1 0 0], L_000001574937b530, L_000001574936b3b0;
L_0000015749369150 .arith/sum 33, L_000001574936a9b0, L_00000157493690b0;
L_00000157493691f0 .functor MUXZ 33, L_0000015749369150, L_000001574936a5f0, L_00000157493e4aa0, C4<>;
L_0000015749369790 .part L_00000157493691f0, 0, 32;
L_00000157493693d0 .part L_00000157493691f0, 32, 1;
L_0000015749369fb0 .part L_0000015749369790, 31, 1;
S_00000157492ad2e0 .scope module, "func_b_grad" "func" 8 317, 11 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_0000015749076090 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000157490760c8 .param/l "COMP_2" 1 11 46, C4<011>;
P_0000015749076100 .param/l "COMP_3" 1 11 47, C4<100>;
P_0000015749076138 .param/l "DONE" 1 11 48, C4<101>;
P_0000015749076170 .param/l "IDLE" 1 11 43, C4<000>;
P_00000157490761a8 .param/l "INIT" 1 11 44, C4<001>;
P_00000157490761e0 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_0000015749076218 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_0000015749076250 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_0000015749076288 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v00000157493375d0_0 .net *"_ivl_1", 0 0, L_00000157493eff00;  1 drivers
v0000015749336f90_0 .net *"_ivl_13", 0 0, L_00000157493ee100;  1 drivers
v0000015749337170_0 .net *"_ivl_14", 15 0, L_00000157493ee1a0;  1 drivers
v0000015749335410_0 .net *"_ivl_2", 15 0, L_00000157493eece0;  1 drivers
v00000157493354b0_0 .net *"_ivl_21", 0 0, L_00000157493f2200;  1 drivers
v0000015749335190_0 .net *"_ivl_22", 15 0, L_00000157493f28e0;  1 drivers
v0000015749337210_0 .net *"_ivl_31", 0 0, L_00000157493f0720;  1 drivers
v0000015749336630_0 .net *"_ivl_32", 15 0, L_00000157493f1f80;  1 drivers
v00000157493372b0_0 .net *"_ivl_7", 0 0, L_00000157493ef000;  1 drivers
v0000015749335230_0 .net *"_ivl_8", 15 0, L_00000157493ef320;  1 drivers
v0000015749337350_0 .net/s "a_in", 15 0, v000001574934f5d0_0;  1 drivers
v0000015749335370_0 .var/s "a_in_buffer", 15 0;
v0000015749335550_0 .net/s "b_in", 15 0, v0000015749352eb0_0;  1 drivers
v0000015749335a50_0 .var/s "b_in_buffer", 15 0;
v0000015749335af0_0 .net/s "c_in", 15 0, v0000015749352730_0;  alias, 1 drivers
v0000015749335b90_0 .var/s "c_in_buffer", 15 0;
v0000015749335e10_0 .net "clk", 0 0, v000001574936fb90_0;  alias, 1 drivers
v0000015749335730_0 .var "curr_state", 2 0;
v00000157493357d0_0 .net/s "d_in", 15 0, v0000015749351fb0_0;  alias, 1 drivers
v0000015749335c30_0 .var/s "d_in_buffer", 15 0;
v0000015749336590_0 .net/s "final_value", 31 0, L_00000157493f77a0;  1 drivers
v0000015749335cd0_0 .var "func_done", 0 0;
v0000015749336090_0 .var "next_state", 2 0;
v0000015749335eb0_0 .var "overflow", 0 0;
v0000015749336130_0 .net "rst_n", 0 0, v00000157493524b0_0;  alias, 1 drivers
v00000157493366d0_0 .net "start_func", 0 0, v00000157493534f0_0;  alias, 1 drivers
v00000157493361d0_0 .net/s "term1", 31 0, L_00000157493f27a0;  1 drivers
v0000015749336270_0 .net/s "term1_partial", 31 0, L_00000157493ee740;  1 drivers
v0000015749336310_0 .var/s "term1_partial_reg", 31 0;
v00000157493363b0_0 .net/s "term1_plus_term2", 31 0, L_00000157493f45a0;  1 drivers
v0000015749336450_0 .var/s "term1_plus_term2_reg", 31 0;
v00000157493378f0_0 .var/s "term1_reg", 31 0;
v0000015749337990_0 .net/s "term2", 31 0, L_00000157493f3060;  1 drivers
v0000015749337c10_0 .net/s "term2_partial", 31 0, L_00000157493edb60;  1 drivers
v0000015749337b70_0 .var/s "term2_partial_reg", 31 0;
v0000015749337cb0_0 .var/s "term2_reg", 31 0;
v0000015749337df0_0 .net/s "term3", 31 0, L_00000157493f40a0;  1 drivers
v0000015749337e90_0 .net/s "term3_partial", 31 0, L_00000157493f0f40;  1 drivers
v0000015749337f30_0 .var/s "term3_partial_reg", 31 0;
v0000015749337a30_0 .net/s "term3_plus_term4", 31 0, L_00000157493f72a0;  1 drivers
v0000015749337850_0 .var/s "term3_plus_term4_reg", 31 0;
v0000015749337d50_0 .var/s "term3_reg", 31 0;
v0000015749337ad0_0 .net/s "term4", 31 0, L_00000157493f4460;  1 drivers
v0000015749332530_0 .net/s "term4_partial", 31 0, L_00000157493f0680;  1 drivers
v0000015749331130_0 .var/s "term4_partial_reg", 31 0;
v00000157493319f0_0 .var/s "term4_reg", 31 0;
v0000015749330d70_0 .var/s "z_out", 31 0;
E_000001574922e690 .event anyedge, v0000015749335730_0, v0000015749317ea0_0;
L_00000157493eff00 .part v0000015749335a50_0, 15, 1;
LS_00000157493eece0_0_0 .concat [ 1 1 1 1], L_00000157493eff00, L_00000157493eff00, L_00000157493eff00, L_00000157493eff00;
LS_00000157493eece0_0_4 .concat [ 1 1 1 1], L_00000157493eff00, L_00000157493eff00, L_00000157493eff00, L_00000157493eff00;
LS_00000157493eece0_0_8 .concat [ 1 1 1 1], L_00000157493eff00, L_00000157493eff00, L_00000157493eff00, L_00000157493eff00;
LS_00000157493eece0_0_12 .concat [ 1 1 1 1], L_00000157493eff00, L_00000157493eff00, L_00000157493eff00, L_00000157493eff00;
L_00000157493eece0 .concat [ 4 4 4 4], LS_00000157493eece0_0_0, LS_00000157493eece0_0_4, LS_00000157493eece0_0_8, LS_00000157493eece0_0_12;
L_00000157493eed80 .concat [ 16 16 0 0], v0000015749335a50_0, L_00000157493eece0;
L_00000157493ef000 .part v0000015749335a50_0, 15, 1;
LS_00000157493ef320_0_0 .concat [ 1 1 1 1], L_00000157493ef000, L_00000157493ef000, L_00000157493ef000, L_00000157493ef000;
LS_00000157493ef320_0_4 .concat [ 1 1 1 1], L_00000157493ef000, L_00000157493ef000, L_00000157493ef000, L_00000157493ef000;
LS_00000157493ef320_0_8 .concat [ 1 1 1 1], L_00000157493ef000, L_00000157493ef000, L_00000157493ef000, L_00000157493ef000;
LS_00000157493ef320_0_12 .concat [ 1 1 1 1], L_00000157493ef000, L_00000157493ef000, L_00000157493ef000, L_00000157493ef000;
L_00000157493ef320 .concat [ 4 4 4 4], LS_00000157493ef320_0_0, LS_00000157493ef320_0_4, LS_00000157493ef320_0_8, LS_00000157493ef320_0_12;
L_00000157493ef460 .concat [ 16 16 0 0], v0000015749335a50_0, L_00000157493ef320;
L_00000157493ee100 .part v0000015749335c30_0, 15, 1;
LS_00000157493ee1a0_0_0 .concat [ 1 1 1 1], L_00000157493ee100, L_00000157493ee100, L_00000157493ee100, L_00000157493ee100;
LS_00000157493ee1a0_0_4 .concat [ 1 1 1 1], L_00000157493ee100, L_00000157493ee100, L_00000157493ee100, L_00000157493ee100;
LS_00000157493ee1a0_0_8 .concat [ 1 1 1 1], L_00000157493ee100, L_00000157493ee100, L_00000157493ee100, L_00000157493ee100;
LS_00000157493ee1a0_0_12 .concat [ 1 1 1 1], L_00000157493ee100, L_00000157493ee100, L_00000157493ee100, L_00000157493ee100;
L_00000157493ee1a0 .concat [ 4 4 4 4], LS_00000157493ee1a0_0_0, LS_00000157493ee1a0_0_4, LS_00000157493ee1a0_0_8, LS_00000157493ee1a0_0_12;
L_00000157493f2840 .concat [ 16 16 0 0], v0000015749335c30_0, L_00000157493ee1a0;
L_00000157493f2200 .part v0000015749335b90_0, 15, 1;
LS_00000157493f28e0_0_0 .concat [ 1 1 1 1], L_00000157493f2200, L_00000157493f2200, L_00000157493f2200, L_00000157493f2200;
LS_00000157493f28e0_0_4 .concat [ 1 1 1 1], L_00000157493f2200, L_00000157493f2200, L_00000157493f2200, L_00000157493f2200;
LS_00000157493f28e0_0_8 .concat [ 1 1 1 1], L_00000157493f2200, L_00000157493f2200, L_00000157493f2200, L_00000157493f2200;
LS_00000157493f28e0_0_12 .concat [ 1 1 1 1], L_00000157493f2200, L_00000157493f2200, L_00000157493f2200, L_00000157493f2200;
L_00000157493f28e0 .concat [ 4 4 4 4], LS_00000157493f28e0_0_0, LS_00000157493f28e0_0_4, LS_00000157493f28e0_0_8, LS_00000157493f28e0_0_12;
L_00000157493f1300 .concat [ 16 16 0 0], v0000015749335b90_0, L_00000157493f28e0;
L_00000157493f0720 .part v0000015749335370_0, 15, 1;
LS_00000157493f1f80_0_0 .concat [ 1 1 1 1], L_00000157493f0720, L_00000157493f0720, L_00000157493f0720, L_00000157493f0720;
LS_00000157493f1f80_0_4 .concat [ 1 1 1 1], L_00000157493f0720, L_00000157493f0720, L_00000157493f0720, L_00000157493f0720;
LS_00000157493f1f80_0_8 .concat [ 1 1 1 1], L_00000157493f0720, L_00000157493f0720, L_00000157493f0720, L_00000157493f0720;
LS_00000157493f1f80_0_12 .concat [ 1 1 1 1], L_00000157493f0720, L_00000157493f0720, L_00000157493f0720, L_00000157493f0720;
L_00000157493f1f80 .concat [ 4 4 4 4], LS_00000157493f1f80_0_0, LS_00000157493f1f80_0_4, LS_00000157493f1f80_0_8, LS_00000157493f1f80_0_12;
L_00000157493f2160 .concat [ 16 16 0 0], v0000015749335370_0, L_00000157493f1f80;
S_00000157492ac7f0 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937c0b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6fd0 .functor XNOR 1, L_000001574937c100, L_000001574937c0b8, C4<0>, C4<0>;
L_00000157493e7040 .functor XOR 1, L_00000157493f6260, L_00000157493f6b20, C4<0>, C4<0>;
v0000015749318260_0 .net/2u *"_ivl_0", 0 0, L_000001574937c0b8;  1 drivers
v0000015749318300_0 .net *"_ivl_11", 0 0, L_00000157493f66c0;  1 drivers
v0000015749322a70_0 .net *"_ivl_12", 0 0, L_00000157493f7340;  1 drivers
v0000015749322570_0 .net *"_ivl_14", 32 0, L_00000157493f6760;  1 drivers
v00000157493224d0_0 .net *"_ivl_16", 32 0, L_00000157493f68a0;  1 drivers
v00000157493212b0_0 .net *"_ivl_19", 0 0, L_00000157493f73e0;  1 drivers
v0000015749321e90_0 .net *"_ivl_2", 0 0, L_00000157493e6fd0;  1 drivers
v0000015749321d50_0 .net *"_ivl_20", 0 0, L_00000157493f6f80;  1 drivers
v0000015749321990_0 .net *"_ivl_22", 32 0, L_00000157493f5680;  1 drivers
v00000157493213f0_0 .net *"_ivl_25", 0 0, L_00000157493f5220;  1 drivers
v0000015749322bb0_0 .net *"_ivl_26", 0 0, L_00000157493f6620;  1 drivers
v0000015749322430_0 .net *"_ivl_28", 32 0, L_00000157493f7020;  1 drivers
v0000015749321df0_0 .net *"_ivl_30", 32 0, L_00000157493f6ee0;  1 drivers
v0000015749322390_0 .net *"_ivl_37", 0 0, L_00000157493f6260;  1 drivers
v0000015749321fd0_0 .net *"_ivl_39", 0 0, L_00000157493f6b20;  1 drivers
v00000157493218f0_0 .net *"_ivl_5", 0 0, L_00000157493f5d60;  1 drivers
v0000015749322c50_0 .net *"_ivl_6", 0 0, L_00000157493f5cc0;  1 drivers
v00000157493209f0_0 .net *"_ivl_8", 32 0, L_00000157493f5e00;  1 drivers
v0000015749321210_0 .net/s "a_in", 31 0, v0000015749336450_0;  1 drivers
v0000015749321350_0 .net/s "b_in", 31 0, v0000015749337850_0;  1 drivers
v00000157493210d0_0 .net "overflow", 0 0, L_00000157493e7040;  1 drivers
v0000015749322e30_0 .net "sub_n_add", 0 0, L_000001574937c100;  1 drivers
v0000015749321a30_0 .net/s "sum_diff_out", 31 0, L_00000157493f77a0;  alias, 1 drivers
v0000015749321710_0 .net/s "temp_result_wide", 32 0, L_00000157493f6940;  1 drivers
L_00000157493f5d60 .part v0000015749336450_0, 31, 1;
L_00000157493f5cc0 .concat [ 1 0 0 0], L_00000157493f5d60;
L_00000157493f5e00 .concat [ 32 1 0 0], v0000015749336450_0, L_00000157493f5cc0;
L_00000157493f66c0 .part v0000015749337850_0, 31, 1;
L_00000157493f7340 .concat [ 1 0 0 0], L_00000157493f66c0;
L_00000157493f6760 .concat [ 32 1 0 0], v0000015749337850_0, L_00000157493f7340;
L_00000157493f68a0 .arith/sub 33, L_00000157493f5e00, L_00000157493f6760;
L_00000157493f73e0 .part v0000015749336450_0, 31, 1;
L_00000157493f6f80 .concat [ 1 0 0 0], L_00000157493f73e0;
L_00000157493f5680 .concat [ 32 1 0 0], v0000015749336450_0, L_00000157493f6f80;
L_00000157493f5220 .part v0000015749337850_0, 31, 1;
L_00000157493f6620 .concat [ 1 0 0 0], L_00000157493f5220;
L_00000157493f7020 .concat [ 32 1 0 0], v0000015749337850_0, L_00000157493f6620;
L_00000157493f6ee0 .arith/sum 33, L_00000157493f5680, L_00000157493f7020;
L_00000157493f6940 .functor MUXZ 33, L_00000157493f6ee0, L_00000157493f68a0, L_00000157493e6fd0, C4<>;
L_00000157493f77a0 .part L_00000157493f6940, 0, 32;
L_00000157493f6260 .part L_00000157493f6940, 32, 1;
L_00000157493f6b20 .part L_00000157493f77a0, 31, 1;
S_00000157492ad790 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937bda0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937bd10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5e50 .functor XNOR 1, L_000001574937bda0, L_000001574937bd10, C4<0>, C4<0>;
L_00000157493e56e0 .functor XOR 1, L_00000157493f0a40, L_00000157493f0540, C4<0>, C4<0>;
v0000015749322ed0_0 .net/2u *"_ivl_0", 0 0, L_000001574937bd10;  1 drivers
v0000015749322250_0 .net *"_ivl_11", 0 0, L_00000157493f1080;  1 drivers
v0000015749322610_0 .net *"_ivl_12", 0 0, L_00000157493f1120;  1 drivers
v0000015749322f70_0 .net *"_ivl_14", 32 0, L_00000157493f1260;  1 drivers
v0000015749320a90_0 .net *"_ivl_16", 32 0, L_00000157493f23e0;  1 drivers
v00000157493229d0_0 .net *"_ivl_19", 0 0, L_00000157493f13a0;  1 drivers
v0000015749321490_0 .net *"_ivl_2", 0 0, L_00000157493e5e50;  1 drivers
v00000157493217b0_0 .net *"_ivl_20", 0 0, L_00000157493f2480;  1 drivers
v0000015749320b30_0 .net *"_ivl_22", 32 0, L_00000157493f14e0;  1 drivers
v00000157493208b0_0 .net *"_ivl_25", 0 0, L_00000157493f2520;  1 drivers
v0000015749322070_0 .net *"_ivl_26", 0 0, L_00000157493f25c0;  1 drivers
v0000015749322110_0 .net *"_ivl_28", 32 0, L_00000157493f0900;  1 drivers
v00000157493226b0_0 .net *"_ivl_30", 32 0, L_00000157493f1580;  1 drivers
v0000015749321850_0 .net *"_ivl_37", 0 0, L_00000157493f0a40;  1 drivers
v00000157493227f0_0 .net *"_ivl_39", 0 0, L_00000157493f0540;  1 drivers
v0000015749322b10_0 .net *"_ivl_5", 0 0, L_00000157493f22a0;  1 drivers
v0000015749321530_0 .net *"_ivl_6", 0 0, L_00000157493f2340;  1 drivers
v0000015749322d90_0 .net *"_ivl_8", 32 0, L_00000157493f0c20;  1 drivers
v0000015749322cf0_0 .net/s "a_in", 31 0, v0000015749336310_0;  1 drivers
L_000001574937bd58 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749321ad0_0 .net/s "b_in", 31 0, L_000001574937bd58;  1 drivers
v00000157493221b0_0 .net "overflow", 0 0, L_00000157493e56e0;  1 drivers
v0000015749320810_0 .net "sub_n_add", 0 0, L_000001574937bda0;  1 drivers
v0000015749321030_0 .net/s "sum_diff_out", 31 0, L_00000157493f27a0;  alias, 1 drivers
v0000015749320950_0 .net/s "temp_result_wide", 32 0, L_00000157493f2700;  1 drivers
L_00000157493f22a0 .part v0000015749336310_0, 31, 1;
L_00000157493f2340 .concat [ 1 0 0 0], L_00000157493f22a0;
L_00000157493f0c20 .concat [ 32 1 0 0], v0000015749336310_0, L_00000157493f2340;
L_00000157493f1080 .part L_000001574937bd58, 31, 1;
L_00000157493f1120 .concat [ 1 0 0 0], L_00000157493f1080;
L_00000157493f1260 .concat [ 32 1 0 0], L_000001574937bd58, L_00000157493f1120;
L_00000157493f23e0 .arith/sub 33, L_00000157493f0c20, L_00000157493f1260;
L_00000157493f13a0 .part v0000015749336310_0, 31, 1;
L_00000157493f2480 .concat [ 1 0 0 0], L_00000157493f13a0;
L_00000157493f14e0 .concat [ 32 1 0 0], v0000015749336310_0, L_00000157493f2480;
L_00000157493f2520 .part L_000001574937bd58, 31, 1;
L_00000157493f25c0 .concat [ 1 0 0 0], L_00000157493f2520;
L_00000157493f0900 .concat [ 32 1 0 0], L_000001574937bd58, L_00000157493f25c0;
L_00000157493f1580 .arith/sum 33, L_00000157493f14e0, L_00000157493f0900;
L_00000157493f2700 .functor MUXZ 33, L_00000157493f1580, L_00000157493f23e0, L_00000157493e5e50, C4<>;
L_00000157493f27a0 .part L_00000157493f2700, 0, 32;
L_00000157493f0a40 .part L_00000157493f2700, 32, 1;
L_00000157493f0540 .part L_00000157493f27a0, 31, 1;
S_00000157492acfc0 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e790 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937b9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e4cd0 .functor XNOR 1, L_00000157493ede80, L_000001574937b9f8, C4<0>, C4<0>;
L_00000157493e4e90 .functor AND 1, L_00000157493e4cd0, L_00000157493ed980, C4<1>, C4<1>;
L_000001574937ba40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6470 .functor XNOR 1, L_00000157493ede80, L_000001574937ba40, C4<0>, C4<0>;
L_00000157493e4d40 .functor NOT 1, L_00000157493efe60, C4<0>, C4<0>, C4<0>;
L_00000157493e5bb0 .functor AND 1, L_00000157493e6470, L_00000157493e4d40, C4<1>, C4<1>;
v00000157493215d0_0 .net/s *"_ivl_0", 63 0, L_00000157493ee9c0;  1 drivers
v0000015749321c10_0 .net/2u *"_ivl_16", 0 0, L_000001574937b9f8;  1 drivers
v0000015749321670_0 .net *"_ivl_18", 0 0, L_00000157493e4cd0;  1 drivers
v0000015749320bd0_0 .net/s *"_ivl_2", 63 0, L_00000157493edde0;  1 drivers
v0000015749322750_0 .net *"_ivl_21", 0 0, L_00000157493ed980;  1 drivers
v00000157493222f0_0 .net/2u *"_ivl_24", 0 0, L_000001574937ba40;  1 drivers
v0000015749322890_0 .net *"_ivl_26", 0 0, L_00000157493e6470;  1 drivers
v0000015749322930_0 .net *"_ivl_29", 0 0, L_00000157493efe60;  1 drivers
v0000015749320c70_0 .net *"_ivl_30", 0 0, L_00000157493e4d40;  1 drivers
v0000015749321170_0 .net *"_ivl_6", 63 0, L_00000157493ee6a0;  1 drivers
v0000015749320d10_0 .net *"_ivl_8", 55 0, L_00000157493efdc0;  1 drivers
v0000015749320db0_0 .net/s "a_in", 31 0, L_00000157493eed80;  1 drivers
v0000015749320e50_0 .net/s "b_in", 31 0, L_00000157493ef460;  1 drivers
v0000015749320ef0_0 .net "expected_sign", 0 0, L_00000157493ede80;  1 drivers
v0000015749320f90_0 .net "msb_of_product_full", 23 0, L_00000157493ee7e0;  1 drivers
v0000015749321b70_0 .net "overflow", 0 0, L_00000157493e4e90;  1 drivers
v0000015749321cb0_0 .net/s "p_out", 31 0, L_00000157493ee740;  alias, 1 drivers
v0000015749321f30_0 .net/s "product_full", 63 0, L_00000157493eeb00;  1 drivers
v0000015749325450_0 .net "underflow_q", 0 0, L_00000157493e5bb0;  1 drivers
L_00000157493ee9c0 .extend/s 64, L_00000157493eed80;
L_00000157493edde0 .extend/s 64, L_00000157493ef460;
L_00000157493eeb00 .arith/mult 64, L_00000157493ee9c0, L_00000157493edde0;
L_00000157493efdc0 .part L_00000157493eeb00, 8, 56;
L_00000157493ee6a0 .extend/s 64, L_00000157493efdc0;
L_00000157493ee740 .part L_00000157493ee6a0, 0, 32;
L_00000157493ede80 .part L_00000157493ee740, 31, 1;
L_00000157493ee7e0 .part L_00000157493eeb00, 40, 24;
L_00000157493ed980 .reduce/or L_00000157493ee7e0;
L_00000157493efe60 .reduce/and L_00000157493ee7e0;
S_00000157492acb10 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937bfe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937bf98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6f60 .functor XNOR 1, L_000001574937bfe0, L_000001574937bf98, C4<0>, C4<0>;
L_00000157493e73c0 .functor XOR 1, L_00000157493f2e80, L_00000157493f4640, C4<0>, C4<0>;
v0000015749324a50_0 .net/2u *"_ivl_0", 0 0, L_000001574937bf98;  1 drivers
v0000015749324cd0_0 .net *"_ivl_11", 0 0, L_00000157493f2c00;  1 drivers
v00000157493242d0_0 .net *"_ivl_12", 0 0, L_00000157493f3ce0;  1 drivers
v00000157493245f0_0 .net *"_ivl_14", 32 0, L_00000157493f2de0;  1 drivers
v00000157493253b0_0 .net *"_ivl_16", 32 0, L_00000157493f4b40;  1 drivers
v0000015749325590_0 .net *"_ivl_19", 0 0, L_00000157493f2a20;  1 drivers
v0000015749323b50_0 .net *"_ivl_2", 0 0, L_00000157493e6f60;  1 drivers
v00000157493251d0_0 .net *"_ivl_20", 0 0, L_00000157493f2ca0;  1 drivers
v0000015749324730_0 .net *"_ivl_22", 32 0, L_00000157493f2d40;  1 drivers
v0000015749323010_0 .net *"_ivl_25", 0 0, L_00000157493f4280;  1 drivers
v0000015749323510_0 .net *"_ivl_26", 0 0, L_00000157493f4500;  1 drivers
v00000157493247d0_0 .net *"_ivl_28", 32 0, L_00000157493f39c0;  1 drivers
v00000157493235b0_0 .net *"_ivl_30", 32 0, L_00000157493f36a0;  1 drivers
v0000015749324870_0 .net *"_ivl_37", 0 0, L_00000157493f2e80;  1 drivers
v00000157493230b0_0 .net *"_ivl_39", 0 0, L_00000157493f4640;  1 drivers
v0000015749323330_0 .net *"_ivl_5", 0 0, L_00000157493f3ba0;  1 drivers
v0000015749323150_0 .net *"_ivl_6", 0 0, L_00000157493f4a00;  1 drivers
v0000015749323650_0 .net *"_ivl_8", 32 0, L_00000157493f3c40;  1 drivers
v0000015749324e10_0 .net/s "a_in", 31 0, v00000157493378f0_0;  1 drivers
v00000157493236f0_0 .net/s "b_in", 31 0, v0000015749337cb0_0;  1 drivers
v00000157493231f0_0 .net "overflow", 0 0, L_00000157493e73c0;  1 drivers
v00000157493254f0_0 .net "sub_n_add", 0 0, L_000001574937bfe0;  1 drivers
v00000157493240f0_0 .net/s "sum_diff_out", 31 0, L_00000157493f45a0;  alias, 1 drivers
v0000015749325630_0 .net/s "temp_result_wide", 32 0, L_00000157493f32e0;  1 drivers
L_00000157493f3ba0 .part v00000157493378f0_0, 31, 1;
L_00000157493f4a00 .concat [ 1 0 0 0], L_00000157493f3ba0;
L_00000157493f3c40 .concat [ 32 1 0 0], v00000157493378f0_0, L_00000157493f4a00;
L_00000157493f2c00 .part v0000015749337cb0_0, 31, 1;
L_00000157493f3ce0 .concat [ 1 0 0 0], L_00000157493f2c00;
L_00000157493f2de0 .concat [ 32 1 0 0], v0000015749337cb0_0, L_00000157493f3ce0;
L_00000157493f4b40 .arith/sub 33, L_00000157493f3c40, L_00000157493f2de0;
L_00000157493f2a20 .part v00000157493378f0_0, 31, 1;
L_00000157493f2ca0 .concat [ 1 0 0 0], L_00000157493f2a20;
L_00000157493f2d40 .concat [ 32 1 0 0], v00000157493378f0_0, L_00000157493f2ca0;
L_00000157493f4280 .part v0000015749337cb0_0, 31, 1;
L_00000157493f4500 .concat [ 1 0 0 0], L_00000157493f4280;
L_00000157493f39c0 .concat [ 32 1 0 0], v0000015749337cb0_0, L_00000157493f4500;
L_00000157493f36a0 .arith/sum 33, L_00000157493f2d40, L_00000157493f39c0;
L_00000157493f32e0 .functor MUXZ 33, L_00000157493f36a0, L_00000157493f4b40, L_00000157493e6f60, C4<>;
L_00000157493f45a0 .part L_00000157493f32e0, 0, 32;
L_00000157493f2e80 .part L_00000157493f32e0, 32, 1;
L_00000157493f4640 .part L_00000157493f45a0, 31, 1;
S_00000157492acca0 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922efd0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937bde8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e5c20 .functor XNOR 1, L_00000157493f4320, L_000001574937bde8, C4<0>, C4<0>;
L_00000157493e70b0 .functor AND 1, L_00000157493e5c20, L_00000157493f2ac0, C4<1>, C4<1>;
L_000001574937be30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e7580 .functor XNOR 1, L_00000157493f4320, L_000001574937be30, C4<0>, C4<0>;
L_00000157493e6a90 .functor NOT 1, L_00000157493f31a0, C4<0>, C4<0>, C4<0>;
L_00000157493e76d0 .functor AND 1, L_00000157493e7580, L_00000157493e6a90, C4<1>, C4<1>;
v0000015749324910_0 .net/s *"_ivl_0", 63 0, L_00000157493f3420;  1 drivers
v0000015749325770_0 .net/2u *"_ivl_16", 0 0, L_000001574937bde8;  1 drivers
v0000015749325090_0 .net *"_ivl_18", 0 0, L_00000157493e5c20;  1 drivers
v0000015749324690_0 .net/s *"_ivl_2", 63 0, L_00000157493f4000;  1 drivers
v0000015749324ff0_0 .net *"_ivl_21", 0 0, L_00000157493f2ac0;  1 drivers
v0000015749324410_0 .net/2u *"_ivl_24", 0 0, L_000001574937be30;  1 drivers
v0000015749324af0_0 .net *"_ivl_26", 0 0, L_00000157493e7580;  1 drivers
v0000015749324550_0 .net *"_ivl_29", 0 0, L_00000157493f31a0;  1 drivers
v0000015749324eb0_0 .net *"_ivl_30", 0 0, L_00000157493e6a90;  1 drivers
v0000015749323290_0 .net *"_ivl_6", 63 0, L_00000157493f3ec0;  1 drivers
v00000157493233d0_0 .net *"_ivl_8", 55 0, L_00000157493f48c0;  1 drivers
v00000157493244b0_0 .net/s "a_in", 31 0, v0000015749337b70_0;  1 drivers
v0000015749324f50_0 .net/s "b_in", 31 0, v0000015749337b70_0;  alias, 1 drivers
v0000015749323f10_0 .net "expected_sign", 0 0, L_00000157493f4320;  1 drivers
v0000015749323790_0 .net "msb_of_product_full", 23 0, L_00000157493f3560;  1 drivers
v00000157493249b0_0 .net "overflow", 0 0, L_00000157493e70b0;  1 drivers
v0000015749323470_0 .net/s "p_out", 31 0, L_00000157493f3060;  alias, 1 drivers
v0000015749324b90_0 .net/s "product_full", 63 0, L_00000157493f4e60;  1 drivers
v0000015749325130_0 .net "underflow_q", 0 0, L_00000157493e76d0;  1 drivers
L_00000157493f3420 .extend/s 64, v0000015749337b70_0;
L_00000157493f4000 .extend/s 64, v0000015749337b70_0;
L_00000157493f4e60 .arith/mult 64, L_00000157493f3420, L_00000157493f4000;
L_00000157493f48c0 .part L_00000157493f4e60, 8, 56;
L_00000157493f3ec0 .extend/s 64, L_00000157493f48c0;
L_00000157493f3060 .part L_00000157493f3ec0, 0, 32;
L_00000157493f4320 .part L_00000157493f3060, 31, 1;
L_00000157493f3560 .part L_00000157493f4e60, 40, 24;
L_00000157493f2ac0 .reduce/or L_00000157493f3560;
L_00000157493f31a0 .reduce/and L_00000157493f3560;
S_00000157492adf60 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922ec10 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937ba88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e5280 .functor XNOR 1, L_00000157493ef960, L_000001574937ba88, C4<0>, C4<0>;
L_00000157493e64e0 .functor AND 1, L_00000157493e5280, L_00000157493edf20, C4<1>, C4<1>;
L_000001574937bad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5de0 .functor XNOR 1, L_00000157493ef960, L_000001574937bad0, C4<0>, C4<0>;
L_00000157493e52f0 .functor NOT 1, L_00000157493ee060, C4<0>, C4<0>, C4<0>;
L_00000157493e4a30 .functor AND 1, L_00000157493e5de0, L_00000157493e52f0, C4<1>, C4<1>;
v0000015749324c30_0 .net/s *"_ivl_0", 63 0, L_00000157493ef6e0;  1 drivers
v00000157493256d0_0 .net/2u *"_ivl_16", 0 0, L_000001574937ba88;  1 drivers
v0000015749324190_0 .net *"_ivl_18", 0 0, L_00000157493e5280;  1 drivers
v0000015749324d70_0 .net/s *"_ivl_2", 63 0, L_00000157493ef780;  1 drivers
v0000015749323d30_0 .net *"_ivl_21", 0 0, L_00000157493edf20;  1 drivers
v0000015749324230_0 .net/2u *"_ivl_24", 0 0, L_000001574937bad0;  1 drivers
v0000015749325270_0 .net *"_ivl_26", 0 0, L_00000157493e5de0;  1 drivers
v0000015749323830_0 .net *"_ivl_29", 0 0, L_00000157493ee060;  1 drivers
v00000157493238d0_0 .net *"_ivl_30", 0 0, L_00000157493e52f0;  1 drivers
v0000015749325310_0 .net *"_ivl_6", 63 0, L_00000157493eda20;  1 drivers
v0000015749323970_0 .net *"_ivl_8", 55 0, L_00000157493ef8c0;  1 drivers
v0000015749323fb0_0 .net/s "a_in", 31 0, L_00000157493f2840;  1 drivers
L_000001574937bb18 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749323a10_0 .net/s "b_in", 31 0, L_000001574937bb18;  1 drivers
v0000015749323ab0_0 .net "expected_sign", 0 0, L_00000157493ef960;  1 drivers
v0000015749323bf0_0 .net "msb_of_product_full", 23 0, L_00000157493edd40;  1 drivers
v0000015749323c90_0 .net "overflow", 0 0, L_00000157493e64e0;  1 drivers
v0000015749323dd0_0 .net/s "p_out", 31 0, L_00000157493edb60;  alias, 1 drivers
v0000015749324370_0 .net/s "product_full", 63 0, L_00000157493ef820;  1 drivers
v0000015749323e70_0 .net "underflow_q", 0 0, L_00000157493e4a30;  1 drivers
L_00000157493ef6e0 .extend/s 64, L_00000157493f2840;
L_00000157493ef780 .extend/s 64, L_000001574937bb18;
L_00000157493ef820 .arith/mult 64, L_00000157493ef6e0, L_00000157493ef780;
L_00000157493ef8c0 .part L_00000157493ef820, 8, 56;
L_00000157493eda20 .extend/s 64, L_00000157493ef8c0;
L_00000157493edb60 .part L_00000157493eda20, 0, 32;
L_00000157493ef960 .part L_00000157493edb60, 31, 1;
L_00000157493edd40 .part L_00000157493ef820, 40, 24;
L_00000157493edf20 .reduce/or L_00000157493edd40;
L_00000157493ee060 .reduce/and L_00000157493edd40;
S_00000157492adab0 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e450 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937be78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e6ef0 .functor XNOR 1, L_00000157493f2fc0, L_000001574937be78, C4<0>, C4<0>;
L_00000157493e6d30 .functor AND 1, L_00000157493e6ef0, L_00000157493f3600, C4<1>, C4<1>;
L_000001574937bec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e7200 .functor XNOR 1, L_00000157493f2fc0, L_000001574937bec0, C4<0>, C4<0>;
L_00000157493e75f0 .functor NOT 1, L_00000157493f2b60, C4<0>, C4<0>, C4<0>;
L_00000157493e6710 .functor AND 1, L_00000157493e7200, L_00000157493e75f0, C4<1>, C4<1>;
v0000015749324050_0 .net/s *"_ivl_0", 63 0, L_00000157493f43c0;  1 drivers
v0000015749325c70_0 .net/2u *"_ivl_16", 0 0, L_000001574937be78;  1 drivers
v0000015749325e50_0 .net *"_ivl_18", 0 0, L_00000157493e6ef0;  1 drivers
v0000015749325d10_0 .net/s *"_ivl_2", 63 0, L_00000157493f5040;  1 drivers
v0000015749325ef0_0 .net *"_ivl_21", 0 0, L_00000157493f3600;  1 drivers
v0000015749325810_0 .net/2u *"_ivl_24", 0 0, L_000001574937bec0;  1 drivers
v00000157493258b0_0 .net *"_ivl_26", 0 0, L_00000157493e7200;  1 drivers
v0000015749325950_0 .net *"_ivl_29", 0 0, L_00000157493f2b60;  1 drivers
v0000015749325db0_0 .net *"_ivl_30", 0 0, L_00000157493e75f0;  1 drivers
v0000015749325a90_0 .net *"_ivl_6", 63 0, L_00000157493f2980;  1 drivers
v0000015749325b30_0 .net *"_ivl_8", 55 0, L_00000157493f4820;  1 drivers
v00000157493259f0_0 .net/s "a_in", 31 0, v0000015749337f30_0;  1 drivers
v0000015749325bd0_0 .net/s "b_in", 31 0, v0000015749337f30_0;  alias, 1 drivers
v000001574931f2d0_0 .net "expected_sign", 0 0, L_00000157493f2fc0;  1 drivers
v000001574931e650_0 .net "msb_of_product_full", 23 0, L_00000157493f3380;  1 drivers
v000001574931ef10_0 .net "overflow", 0 0, L_00000157493e6d30;  1 drivers
v00000157493203b0_0 .net/s "p_out", 31 0, L_00000157493f40a0;  alias, 1 drivers
v0000015749320590_0 .net/s "product_full", 63 0, L_00000157493f4780;  1 drivers
v000001574931eb50_0 .net "underflow_q", 0 0, L_00000157493e6710;  1 drivers
L_00000157493f43c0 .extend/s 64, v0000015749337f30_0;
L_00000157493f5040 .extend/s 64, v0000015749337f30_0;
L_00000157493f4780 .arith/mult 64, L_00000157493f43c0, L_00000157493f5040;
L_00000157493f4820 .part L_00000157493f4780, 8, 56;
L_00000157493f2980 .extend/s 64, L_00000157493f4820;
L_00000157493f40a0 .part L_00000157493f2980, 0, 32;
L_00000157493f2fc0 .part L_00000157493f40a0, 31, 1;
L_00000157493f3380 .part L_00000157493f4780, 40, 24;
L_00000157493f3600 .reduce/or L_00000157493f3380;
L_00000157493f2b60 .reduce/and L_00000157493f3380;
S_00000157492ad920 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937bbf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937bb60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5590 .functor XNOR 1, L_000001574937bbf0, L_000001574937bb60, C4<0>, C4<0>;
L_00000157493e57c0 .functor XOR 1, L_00000157493f1a80, L_00000157493f1940, C4<0>, C4<0>;
v0000015749320630_0 .net/2u *"_ivl_0", 0 0, L_000001574937bb60;  1 drivers
v000001574931fe10_0 .net *"_ivl_11", 0 0, L_00000157493f1440;  1 drivers
v000001574931f7d0_0 .net *"_ivl_12", 0 0, L_00000157493f0ae0;  1 drivers
v000001574931f190_0 .net *"_ivl_14", 32 0, L_00000157493f1800;  1 drivers
v000001574931fc30_0 .net *"_ivl_16", 32 0, L_00000157493f04a0;  1 drivers
v00000157493206d0_0 .net *"_ivl_19", 0 0, L_00000157493f1620;  1 drivers
v000001574931efb0_0 .net *"_ivl_2", 0 0, L_00000157493e5590;  1 drivers
v000001574931f5f0_0 .net *"_ivl_20", 0 0, L_00000157493f2020;  1 drivers
v000001574931fb90_0 .net *"_ivl_22", 32 0, L_00000157493f0e00;  1 drivers
v0000015749320450_0 .net *"_ivl_25", 0 0, L_00000157493f05e0;  1 drivers
v000001574931fa50_0 .net *"_ivl_26", 0 0, L_00000157493f16c0;  1 drivers
v000001574931e150_0 .net *"_ivl_28", 32 0, L_00000157493f18a0;  1 drivers
v000001574931e1f0_0 .net *"_ivl_30", 32 0, L_00000157493f19e0;  1 drivers
v000001574931ea10_0 .net *"_ivl_37", 0 0, L_00000157493f1a80;  1 drivers
v000001574931eab0_0 .net *"_ivl_39", 0 0, L_00000157493f1940;  1 drivers
v000001574931e8d0_0 .net *"_ivl_5", 0 0, L_00000157493f0d60;  1 drivers
v0000015749320770_0 .net *"_ivl_6", 0 0, L_00000157493f0ea0;  1 drivers
v000001574931ebf0_0 .net *"_ivl_8", 32 0, L_00000157493f1760;  1 drivers
v000001574931f230_0 .net/s "a_in", 31 0, L_00000157493f1300;  1 drivers
L_000001574937bba8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000001574931feb0_0 .net/s "b_in", 31 0, L_000001574937bba8;  1 drivers
v000001574931ec90_0 .net "overflow", 0 0, L_00000157493e57c0;  1 drivers
v000001574931fff0_0 .net "sub_n_add", 0 0, L_000001574937bbf0;  1 drivers
v000001574931e010_0 .net/s "sum_diff_out", 31 0, L_00000157493f0f40;  alias, 1 drivers
v000001574931f410_0 .net/s "temp_result_wide", 32 0, L_00000157493f1e40;  1 drivers
L_00000157493f0d60 .part L_00000157493f1300, 31, 1;
L_00000157493f0ea0 .concat [ 1 0 0 0], L_00000157493f0d60;
L_00000157493f1760 .concat [ 32 1 0 0], L_00000157493f1300, L_00000157493f0ea0;
L_00000157493f1440 .part L_000001574937bba8, 31, 1;
L_00000157493f0ae0 .concat [ 1 0 0 0], L_00000157493f1440;
L_00000157493f1800 .concat [ 32 1 0 0], L_000001574937bba8, L_00000157493f0ae0;
L_00000157493f04a0 .arith/sub 33, L_00000157493f1760, L_00000157493f1800;
L_00000157493f1620 .part L_00000157493f1300, 31, 1;
L_00000157493f2020 .concat [ 1 0 0 0], L_00000157493f1620;
L_00000157493f0e00 .concat [ 32 1 0 0], L_00000157493f1300, L_00000157493f2020;
L_00000157493f05e0 .part L_000001574937bba8, 31, 1;
L_00000157493f16c0 .concat [ 1 0 0 0], L_00000157493f05e0;
L_00000157493f18a0 .concat [ 32 1 0 0], L_000001574937bba8, L_00000157493f16c0;
L_00000157493f19e0 .arith/sum 33, L_00000157493f0e00, L_00000157493f18a0;
L_00000157493f1e40 .functor MUXZ 33, L_00000157493f19e0, L_00000157493f04a0, L_00000157493e5590, C4<>;
L_00000157493f0f40 .part L_00000157493f1e40, 0, 32;
L_00000157493f1a80 .part L_00000157493f1e40, 32, 1;
L_00000157493f1940 .part L_00000157493f0f40, 31, 1;
S_00000157492ac660 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937c028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6da0 .functor XNOR 1, L_000001574937c070, L_000001574937c028, C4<0>, C4<0>;
L_00000157493e7d60 .functor XOR 1, L_00000157493f6d00, L_00000157493f6800, C4<0>, C4<0>;
v0000015749320130_0 .net/2u *"_ivl_0", 0 0, L_000001574937c028;  1 drivers
v000001574931ff50_0 .net *"_ivl_11", 0 0, L_00000157493f46e0;  1 drivers
v000001574931edd0_0 .net *"_ivl_12", 0 0, L_00000157493f34c0;  1 drivers
v000001574931f730_0 .net *"_ivl_14", 32 0, L_00000157493f3b00;  1 drivers
v000001574931f370_0 .net *"_ivl_16", 32 0, L_00000157493f37e0;  1 drivers
v000001574931f690_0 .net *"_ivl_19", 0 0, L_00000157493f3880;  1 drivers
v000001574931e5b0_0 .net *"_ivl_2", 0 0, L_00000157493e6da0;  1 drivers
v0000015749320270_0 .net *"_ivl_20", 0 0, L_00000157493f3d80;  1 drivers
v0000015749320090_0 .net *"_ivl_22", 32 0, L_00000157493f4be0;  1 drivers
v000001574931fcd0_0 .net *"_ivl_25", 0 0, L_00000157493f3f60;  1 drivers
v000001574931f870_0 .net *"_ivl_26", 0 0, L_00000157493f4c80;  1 drivers
v000001574931fd70_0 .net *"_ivl_28", 32 0, L_00000157493f4dc0;  1 drivers
v000001574931f550_0 .net *"_ivl_30", 32 0, L_00000157493f4f00;  1 drivers
v000001574931e290_0 .net *"_ivl_37", 0 0, L_00000157493f6d00;  1 drivers
v000001574931f910_0 .net *"_ivl_39", 0 0, L_00000157493f6800;  1 drivers
v000001574931f4b0_0 .net *"_ivl_5", 0 0, L_00000157493f3240;  1 drivers
v000001574931e830_0 .net *"_ivl_6", 0 0, L_00000157493f3a60;  1 drivers
v000001574931e970_0 .net *"_ivl_8", 32 0, L_00000157493f4aa0;  1 drivers
v000001574931e0b0_0 .net/s "a_in", 31 0, v0000015749337d50_0;  1 drivers
v00000157493201d0_0 .net/s "b_in", 31 0, v00000157493319f0_0;  1 drivers
v0000015749320310_0 .net "overflow", 0 0, L_00000157493e7d60;  1 drivers
v000001574931f9b0_0 .net "sub_n_add", 0 0, L_000001574937c070;  1 drivers
v00000157493204f0_0 .net/s "sum_diff_out", 31 0, L_00000157493f72a0;  alias, 1 drivers
v000001574931e470_0 .net/s "temp_result_wide", 32 0, L_00000157493f4fa0;  1 drivers
L_00000157493f3240 .part v0000015749337d50_0, 31, 1;
L_00000157493f3a60 .concat [ 1 0 0 0], L_00000157493f3240;
L_00000157493f4aa0 .concat [ 32 1 0 0], v0000015749337d50_0, L_00000157493f3a60;
L_00000157493f46e0 .part v00000157493319f0_0, 31, 1;
L_00000157493f34c0 .concat [ 1 0 0 0], L_00000157493f46e0;
L_00000157493f3b00 .concat [ 32 1 0 0], v00000157493319f0_0, L_00000157493f34c0;
L_00000157493f37e0 .arith/sub 33, L_00000157493f4aa0, L_00000157493f3b00;
L_00000157493f3880 .part v0000015749337d50_0, 31, 1;
L_00000157493f3d80 .concat [ 1 0 0 0], L_00000157493f3880;
L_00000157493f4be0 .concat [ 32 1 0 0], v0000015749337d50_0, L_00000157493f3d80;
L_00000157493f3f60 .part v00000157493319f0_0, 31, 1;
L_00000157493f4c80 .concat [ 1 0 0 0], L_00000157493f3f60;
L_00000157493f4dc0 .concat [ 32 1 0 0], v00000157493319f0_0, L_00000157493f4c80;
L_00000157493f4f00 .arith/sum 33, L_00000157493f4be0, L_00000157493f4dc0;
L_00000157493f4fa0 .functor MUXZ 33, L_00000157493f4f00, L_00000157493f37e0, L_00000157493e6da0, C4<>;
L_00000157493f72a0 .part L_00000157493f4fa0, 0, 32;
L_00000157493f6d00 .part L_00000157493f4fa0, 32, 1;
L_00000157493f6800 .part L_00000157493f72a0, 31, 1;
S_00000157492ad470 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922ea50 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937bf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e7c10 .functor XNOR 1, L_00000157493f41e0, L_000001574937bf08, C4<0>, C4<0>;
L_00000157493e7890 .functor AND 1, L_00000157493e7c10, L_00000157493f50e0, C4<1>, C4<1>;
L_000001574937bf50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6780 .functor XNOR 1, L_00000157493f41e0, L_000001574937bf50, C4<0>, C4<0>;
L_00000157493e7270 .functor NOT 1, L_00000157493f3e20, C4<0>, C4<0>, C4<0>;
L_00000157493e7900 .functor AND 1, L_00000157493e6780, L_00000157493e7270, C4<1>, C4<1>;
v000001574931faf0_0 .net/s *"_ivl_0", 63 0, L_00000157493f4d20;  1 drivers
v000001574931e330_0 .net/2u *"_ivl_16", 0 0, L_000001574937bf08;  1 drivers
v000001574931e3d0_0 .net *"_ivl_18", 0 0, L_00000157493e7c10;  1 drivers
v000001574931e510_0 .net/s *"_ivl_2", 63 0, L_00000157493f3100;  1 drivers
v000001574931e6f0_0 .net *"_ivl_21", 0 0, L_00000157493f50e0;  1 drivers
v000001574931e790_0 .net/2u *"_ivl_24", 0 0, L_000001574937bf50;  1 drivers
v000001574931ed30_0 .net *"_ivl_26", 0 0, L_00000157493e6780;  1 drivers
v000001574931ee70_0 .net *"_ivl_29", 0 0, L_00000157493f3e20;  1 drivers
v000001574931f050_0 .net *"_ivl_30", 0 0, L_00000157493e7270;  1 drivers
v000001574931f0f0_0 .net *"_ivl_6", 63 0, L_00000157493f4140;  1 drivers
v0000015749336770_0 .net *"_ivl_8", 55 0, L_00000157493f3740;  1 drivers
v0000015749337710_0 .net/s "a_in", 31 0, v0000015749331130_0;  1 drivers
v0000015749337490_0 .net/s "b_in", 31 0, v0000015749331130_0;  alias, 1 drivers
v00000157493369f0_0 .net "expected_sign", 0 0, L_00000157493f41e0;  1 drivers
v00000157493370d0_0 .net "msb_of_product_full", 23 0, L_00000157493f4960;  1 drivers
v00000157493355f0_0 .net "overflow", 0 0, L_00000157493e7890;  1 drivers
v00000157493368b0_0 .net/s "p_out", 31 0, L_00000157493f4460;  alias, 1 drivers
v00000157493377b0_0 .net/s "product_full", 63 0, L_00000157493f3920;  1 drivers
v00000157493359b0_0 .net "underflow_q", 0 0, L_00000157493e7900;  1 drivers
L_00000157493f4d20 .extend/s 64, v0000015749331130_0;
L_00000157493f3100 .extend/s 64, v0000015749331130_0;
L_00000157493f3920 .arith/mult 64, L_00000157493f4d20, L_00000157493f3100;
L_00000157493f3740 .part L_00000157493f3920, 8, 56;
L_00000157493f4140 .extend/s 64, L_00000157493f3740;
L_00000157493f4460 .part L_00000157493f4140, 0, 32;
L_00000157493f41e0 .part L_00000157493f4460, 31, 1;
L_00000157493f4960 .part L_00000157493f3920, 40, 24;
L_00000157493f50e0 .reduce/or L_00000157493f4960;
L_00000157493f3e20 .reduce/and L_00000157493f4960;
S_00000157492ad600 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000157492ad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937bcc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937bc38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5360 .functor XNOR 1, L_000001574937bcc8, L_000001574937bc38, C4<0>, C4<0>;
L_00000157493e58a0 .functor XOR 1, L_00000157493f07c0, L_00000157493f0400, C4<0>, C4<0>;
v0000015749335870_0 .net/2u *"_ivl_0", 0 0, L_000001574937bc38;  1 drivers
v0000015749337670_0 .net *"_ivl_11", 0 0, L_00000157493f0cc0;  1 drivers
v00000157493352d0_0 .net *"_ivl_12", 0 0, L_00000157493f1d00;  1 drivers
v0000015749336bd0_0 .net *"_ivl_14", 32 0, L_00000157493f0180;  1 drivers
v0000015749336810_0 .net *"_ivl_16", 32 0, L_00000157493f0360;  1 drivers
v0000015749336c70_0 .net *"_ivl_19", 0 0, L_00000157493f09a0;  1 drivers
v00000157493364f0_0 .net *"_ivl_2", 0 0, L_00000157493e5360;  1 drivers
v0000015749336950_0 .net *"_ivl_20", 0 0, L_00000157493f11c0;  1 drivers
v00000157493350f0_0 .net *"_ivl_22", 32 0, L_00000157493f1da0;  1 drivers
v0000015749336a90_0 .net *"_ivl_25", 0 0, L_00000157493f20c0;  1 drivers
v0000015749336b30_0 .net *"_ivl_26", 0 0, L_00000157493f1ee0;  1 drivers
v0000015749335050_0 .net *"_ivl_28", 32 0, L_00000157493f0860;  1 drivers
v0000015749337530_0 .net *"_ivl_30", 32 0, L_00000157493f0b80;  1 drivers
v0000015749336d10_0 .net *"_ivl_37", 0 0, L_00000157493f07c0;  1 drivers
v0000015749336db0_0 .net *"_ivl_39", 0 0, L_00000157493f0400;  1 drivers
v0000015749335d70_0 .net *"_ivl_5", 0 0, L_00000157493f2660;  1 drivers
v0000015749336e50_0 .net *"_ivl_6", 0 0, L_00000157493f02c0;  1 drivers
v0000015749336ef0_0 .net *"_ivl_8", 32 0, L_00000157493f1bc0;  1 drivers
v0000015749335ff0_0 .net/s "a_in", 31 0, L_00000157493f2160;  1 drivers
L_000001574937bc80 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000015749335690_0 .net/s "b_in", 31 0, L_000001574937bc80;  1 drivers
v0000015749335f50_0 .net "overflow", 0 0, L_00000157493e58a0;  1 drivers
v00000157493373f0_0 .net "sub_n_add", 0 0, L_000001574937bcc8;  1 drivers
v0000015749335910_0 .net/s "sum_diff_out", 31 0, L_00000157493f0680;  alias, 1 drivers
v0000015749337030_0 .net/s "temp_result_wide", 32 0, L_00000157493f0fe0;  1 drivers
L_00000157493f2660 .part L_00000157493f2160, 31, 1;
L_00000157493f02c0 .concat [ 1 0 0 0], L_00000157493f2660;
L_00000157493f1bc0 .concat [ 32 1 0 0], L_00000157493f2160, L_00000157493f02c0;
L_00000157493f0cc0 .part L_000001574937bc80, 31, 1;
L_00000157493f1d00 .concat [ 1 0 0 0], L_00000157493f0cc0;
L_00000157493f0180 .concat [ 32 1 0 0], L_000001574937bc80, L_00000157493f1d00;
L_00000157493f0360 .arith/sub 33, L_00000157493f1bc0, L_00000157493f0180;
L_00000157493f09a0 .part L_00000157493f2160, 31, 1;
L_00000157493f11c0 .concat [ 1 0 0 0], L_00000157493f09a0;
L_00000157493f1da0 .concat [ 32 1 0 0], L_00000157493f2160, L_00000157493f11c0;
L_00000157493f20c0 .part L_000001574937bc80, 31, 1;
L_00000157493f1ee0 .concat [ 1 0 0 0], L_00000157493f20c0;
L_00000157493f0860 .concat [ 32 1 0 0], L_000001574937bc80, L_00000157493f1ee0;
L_00000157493f0b80 .arith/sum 33, L_00000157493f1da0, L_00000157493f0860;
L_00000157493f0fe0 .functor MUXZ 33, L_00000157493f0b80, L_00000157493f0360, L_00000157493e5360, C4<>;
L_00000157493f0680 .part L_00000157493f0fe0, 0, 32;
L_00000157493f07c0 .part L_00000157493f0fe0, 32, 1;
L_00000157493f0400 .part L_00000157493f0680, 31, 1;
S_00000157492ac980 .scope module, "func_c_grad" "func" 8 330, 11 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_0000015748cf6260 .param/l "COMP_1" 1 11 45, C4<010>;
P_0000015748cf6298 .param/l "COMP_2" 1 11 46, C4<011>;
P_0000015748cf62d0 .param/l "COMP_3" 1 11 47, C4<100>;
P_0000015748cf6308 .param/l "DONE" 1 11 48, C4<101>;
P_0000015748cf6340 .param/l "IDLE" 1 11 43, C4<000>;
P_0000015748cf6378 .param/l "INIT" 1 11 44, C4<001>;
P_0000015748cf63b0 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_0000015748cf63e8 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_0000015748cf6420 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_0000015748cf6458 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v000001574933ea50_0 .net *"_ivl_1", 0 0, L_00000157493f7160;  1 drivers
v000001574933ced0_0 .net *"_ivl_13", 0 0, L_00000157493f6a80;  1 drivers
v000001574933da10_0 .net *"_ivl_14", 15 0, L_00000157493f5400;  1 drivers
v000001574933d150_0 .net *"_ivl_2", 15 0, L_00000157493f5180;  1 drivers
v000001574933eeb0_0 .net *"_ivl_21", 0 0, L_00000157493f7f20;  1 drivers
v000001574933dab0_0 .net *"_ivl_22", 15 0, L_00000157493f8380;  1 drivers
v000001574933eaf0_0 .net *"_ivl_31", 0 0, L_00000157493ea500;  1 drivers
v000001574933eb90_0 .net *"_ivl_32", 15 0, L_00000157493eafa0;  1 drivers
v000001574933ed70_0 .net *"_ivl_7", 0 0, L_00000157493f5ea0;  1 drivers
v000001574933d010_0 .net *"_ivl_8", 15 0, L_00000157493f5a40;  1 drivers
v000001574933d0b0_0 .net/s "a_in", 15 0, v000001574934f5d0_0;  alias, 1 drivers
v000001574933d290_0 .var/s "a_in_buffer", 15 0;
v000001574933d330_0 .net/s "b_in", 15 0, v0000015749352370_0;  alias, 1 drivers
v000001574933f310_0 .var/s "b_in_buffer", 15 0;
v0000015749340490_0 .net/s "c_in", 15 0, v0000015749351510_0;  1 drivers
v0000015749341430_0 .var/s "c_in_buffer", 15 0;
v000001574933f770_0 .net "clk", 0 0, v000001574936fb90_0;  alias, 1 drivers
v0000015749341250_0 .var "curr_state", 2 0;
v000001574933fd10_0 .net/s "d_in", 15 0, v0000015749351fb0_0;  alias, 1 drivers
v000001574933fe50_0 .var/s "d_in_buffer", 15 0;
v000001574933fa90_0 .net/s "final_value", 31 0, L_000001574940cbd0;  1 drivers
v000001574933f130_0 .var "func_done", 0 0;
v0000015749340ad0_0 .var "next_state", 2 0;
v0000015749340710_0 .var "overflow", 0 0;
v0000015749340f30_0 .net "rst_n", 0 0, v00000157493524b0_0;  alias, 1 drivers
v0000015749340e90_0 .net "start_func", 0 0, v00000157493534f0_0;  alias, 1 drivers
v000001574933f270_0 .net/s "term1", 31 0, L_00000157493e9060;  1 drivers
v0000015749340df0_0 .net/s "term1_partial", 31 0, L_00000157493f63a0;  1 drivers
v0000015749340d50_0 .var/s "term1_partial_reg", 31 0;
v00000157493407b0_0 .net/s "term1_plus_term2", 31 0, L_000001574940df30;  1 drivers
v0000015749340c10_0 .var/s "term1_plus_term2_reg", 31 0;
v00000157493405d0_0 .var/s "term1_reg", 31 0;
v000001574933f3b0_0 .net/s "term2", 31 0, L_00000157493ea640;  1 drivers
v0000015749340850_0 .net/s "term2_partial", 31 0, L_00000157493f5900;  1 drivers
v0000015749340530_0 .var/s "term2_partial_reg", 31 0;
v000001574933f8b0_0 .var/s "term2_reg", 31 0;
v0000015749341390_0 .net/s "term3", 31 0, L_00000157493eac80;  1 drivers
v00000157493408f0_0 .net/s "term3_partial", 31 0, L_00000157493f7de0;  1 drivers
v0000015749341750_0 .var/s "term3_partial_reg", 31 0;
v000001574933fef0_0 .net/s "term3_plus_term4", 31 0, L_000001574940e4d0;  1 drivers
v0000015749340210_0 .var/s "term3_plus_term4_reg", 31 0;
v00000157493402b0_0 .var/s "term3_reg", 31 0;
v000001574933fc70_0 .net/s "term4", 31 0, L_00000157493e8980;  1 drivers
v0000015749340fd0_0 .net/s "term4_partial", 31 0, L_00000157493ea820;  1 drivers
v00000157493414d0_0 .var/s "term4_partial_reg", 31 0;
v00000157493417f0_0 .var/s "term4_reg", 31 0;
v000001574933f4f0_0 .var/s "z_out", 31 0;
E_000001574922e750 .event anyedge, v0000015749341250_0, v0000015749317ea0_0;
L_00000157493f7160 .part v000001574933f310_0, 15, 1;
LS_00000157493f5180_0_0 .concat [ 1 1 1 1], L_00000157493f7160, L_00000157493f7160, L_00000157493f7160, L_00000157493f7160;
LS_00000157493f5180_0_4 .concat [ 1 1 1 1], L_00000157493f7160, L_00000157493f7160, L_00000157493f7160, L_00000157493f7160;
LS_00000157493f5180_0_8 .concat [ 1 1 1 1], L_00000157493f7160, L_00000157493f7160, L_00000157493f7160, L_00000157493f7160;
LS_00000157493f5180_0_12 .concat [ 1 1 1 1], L_00000157493f7160, L_00000157493f7160, L_00000157493f7160, L_00000157493f7160;
L_00000157493f5180 .concat [ 4 4 4 4], LS_00000157493f5180_0_0, LS_00000157493f5180_0_4, LS_00000157493f5180_0_8, LS_00000157493f5180_0_12;
L_00000157493f5860 .concat [ 16 16 0 0], v000001574933f310_0, L_00000157493f5180;
L_00000157493f5ea0 .part v000001574933f310_0, 15, 1;
LS_00000157493f5a40_0_0 .concat [ 1 1 1 1], L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0;
LS_00000157493f5a40_0_4 .concat [ 1 1 1 1], L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0;
LS_00000157493f5a40_0_8 .concat [ 1 1 1 1], L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0;
LS_00000157493f5a40_0_12 .concat [ 1 1 1 1], L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0, L_00000157493f5ea0;
L_00000157493f5a40 .concat [ 4 4 4 4], LS_00000157493f5a40_0_0, LS_00000157493f5a40_0_4, LS_00000157493f5a40_0_8, LS_00000157493f5a40_0_12;
L_00000157493f7520 .concat [ 16 16 0 0], v000001574933f310_0, L_00000157493f5a40;
L_00000157493f6a80 .part v000001574933fe50_0, 15, 1;
LS_00000157493f5400_0_0 .concat [ 1 1 1 1], L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80;
LS_00000157493f5400_0_4 .concat [ 1 1 1 1], L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80;
LS_00000157493f5400_0_8 .concat [ 1 1 1 1], L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80;
LS_00000157493f5400_0_12 .concat [ 1 1 1 1], L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80, L_00000157493f6a80;
L_00000157493f5400 .concat [ 4 4 4 4], LS_00000157493f5400_0_0, LS_00000157493f5400_0_4, LS_00000157493f5400_0_8, LS_00000157493f5400_0_12;
L_00000157493f5540 .concat [ 16 16 0 0], v000001574933fe50_0, L_00000157493f5400;
L_00000157493f7f20 .part v0000015749341430_0, 15, 1;
LS_00000157493f8380_0_0 .concat [ 1 1 1 1], L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20;
LS_00000157493f8380_0_4 .concat [ 1 1 1 1], L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20;
LS_00000157493f8380_0_8 .concat [ 1 1 1 1], L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20;
LS_00000157493f8380_0_12 .concat [ 1 1 1 1], L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20, L_00000157493f7f20;
L_00000157493f8380 .concat [ 4 4 4 4], LS_00000157493f8380_0_0, LS_00000157493f8380_0_4, LS_00000157493f8380_0_8, LS_00000157493f8380_0_12;
L_00000157493f86a0 .concat [ 16 16 0 0], v0000015749341430_0, L_00000157493f8380;
L_00000157493ea500 .part v000001574933d290_0, 15, 1;
LS_00000157493eafa0_0_0 .concat [ 1 1 1 1], L_00000157493ea500, L_00000157493ea500, L_00000157493ea500, L_00000157493ea500;
LS_00000157493eafa0_0_4 .concat [ 1 1 1 1], L_00000157493ea500, L_00000157493ea500, L_00000157493ea500, L_00000157493ea500;
LS_00000157493eafa0_0_8 .concat [ 1 1 1 1], L_00000157493ea500, L_00000157493ea500, L_00000157493ea500, L_00000157493ea500;
LS_00000157493eafa0_0_12 .concat [ 1 1 1 1], L_00000157493ea500, L_00000157493ea500, L_00000157493ea500, L_00000157493ea500;
L_00000157493eafa0 .concat [ 4 4 4 4], LS_00000157493eafa0_0_0, LS_00000157493eafa0_0_4, LS_00000157493eafa0_0_8, LS_00000157493eafa0_0_12;
L_00000157493e9e20 .concat [ 16 16 0 0], v000001574933d290_0, L_00000157493eafa0;
S_00000157492adc40 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937c808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6940 .functor XNOR 1, L_000001574937c850, L_000001574937c808, C4<0>, C4<0>;
L_00000157493e6c50 .functor XOR 1, L_000001574940d670, L_000001574940ef70, C4<0>, C4<0>;
v0000015749332710_0 .net/2u *"_ivl_0", 0 0, L_000001574937c808;  1 drivers
v00000157493320d0_0 .net *"_ivl_11", 0 0, L_000001574940e2f0;  1 drivers
v0000015749331f90_0 .net *"_ivl_12", 0 0, L_000001574940e930;  1 drivers
v0000015749330c30_0 .net *"_ivl_14", 32 0, L_000001574940ecf0;  1 drivers
v0000015749332030_0 .net *"_ivl_16", 32 0, L_000001574940dad0;  1 drivers
v0000015749331090_0 .net *"_ivl_19", 0 0, L_000001574940ed90;  1 drivers
v0000015749331770_0 .net *"_ivl_2", 0 0, L_00000157493e6940;  1 drivers
v00000157493304b0_0 .net *"_ivl_20", 0 0, L_000001574940c9f0;  1 drivers
v0000015749331310_0 .net *"_ivl_22", 32 0, L_000001574940e390;  1 drivers
v0000015749330e10_0 .net *"_ivl_25", 0 0, L_000001574940db70;  1 drivers
v0000015749331e50_0 .net *"_ivl_26", 0 0, L_000001574940d530;  1 drivers
v00000157493325d0_0 .net *"_ivl_28", 32 0, L_000001574940e570;  1 drivers
v00000157493309b0_0 .net *"_ivl_30", 32 0, L_000001574940ee30;  1 drivers
v00000157493327b0_0 .net *"_ivl_37", 0 0, L_000001574940d670;  1 drivers
v0000015749330190_0 .net *"_ivl_39", 0 0, L_000001574940ef70;  1 drivers
v0000015749330230_0 .net *"_ivl_5", 0 0, L_000001574940ec50;  1 drivers
v0000015749330370_0 .net *"_ivl_6", 0 0, L_000001574940ca90;  1 drivers
v0000015749330cd0_0 .net *"_ivl_8", 32 0, L_000001574940e7f0;  1 drivers
v00000157493314f0_0 .net/s "a_in", 31 0, v0000015749340c10_0;  1 drivers
v0000015749332670_0 .net/s "b_in", 31 0, v0000015749340210_0;  1 drivers
v0000015749330050_0 .net "overflow", 0 0, L_00000157493e6c50;  1 drivers
v0000015749331db0_0 .net "sub_n_add", 0 0, L_000001574937c850;  1 drivers
v0000015749331a90_0 .net/s "sum_diff_out", 31 0, L_000001574940cbd0;  alias, 1 drivers
v0000015749331d10_0 .net/s "temp_result_wide", 32 0, L_000001574940eed0;  1 drivers
L_000001574940ec50 .part v0000015749340c10_0, 31, 1;
L_000001574940ca90 .concat [ 1 0 0 0], L_000001574940ec50;
L_000001574940e7f0 .concat [ 32 1 0 0], v0000015749340c10_0, L_000001574940ca90;
L_000001574940e2f0 .part v0000015749340210_0, 31, 1;
L_000001574940e930 .concat [ 1 0 0 0], L_000001574940e2f0;
L_000001574940ecf0 .concat [ 32 1 0 0], v0000015749340210_0, L_000001574940e930;
L_000001574940dad0 .arith/sub 33, L_000001574940e7f0, L_000001574940ecf0;
L_000001574940ed90 .part v0000015749340c10_0, 31, 1;
L_000001574940c9f0 .concat [ 1 0 0 0], L_000001574940ed90;
L_000001574940e390 .concat [ 32 1 0 0], v0000015749340c10_0, L_000001574940c9f0;
L_000001574940db70 .part v0000015749340210_0, 31, 1;
L_000001574940d530 .concat [ 1 0 0 0], L_000001574940db70;
L_000001574940e570 .concat [ 32 1 0 0], v0000015749340210_0, L_000001574940d530;
L_000001574940ee30 .arith/sum 33, L_000001574940e390, L_000001574940e570;
L_000001574940eed0 .functor MUXZ 33, L_000001574940ee30, L_000001574940dad0, L_00000157493e6940, C4<>;
L_000001574940cbd0 .part L_000001574940eed0, 0, 32;
L_000001574940d670 .part L_000001574940eed0, 32, 1;
L_000001574940ef70 .part L_000001574940cbd0, 31, 1;
S_00000157492ace30 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c4f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937c460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e72e0 .functor XNOR 1, L_000001574937c4f0, L_000001574937c460, C4<0>, C4<0>;
L_00000157493e7350 .functor XOR 1, L_00000157493ea320, L_00000157493e9560, C4<0>, C4<0>;
v00000157493313b0_0 .net/2u *"_ivl_0", 0 0, L_000001574937c460;  1 drivers
v0000015749331630_0 .net *"_ivl_11", 0 0, L_00000157493e97e0;  1 drivers
v00000157493318b0_0 .net *"_ivl_12", 0 0, L_00000157493eaf00;  1 drivers
v0000015749332170_0 .net *"_ivl_14", 32 0, L_00000157493e8de0;  1 drivers
v0000015749331270_0 .net *"_ivl_16", 32 0, L_00000157493ea960;  1 drivers
v0000015749331810_0 .net *"_ivl_19", 0 0, L_00000157493e9f60;  1 drivers
v0000015749331950_0 .net *"_ivl_2", 0 0, L_00000157493e72e0;  1 drivers
v0000015749330870_0 .net *"_ivl_20", 0 0, L_00000157493e92e0;  1 drivers
v00000157493307d0_0 .net *"_ivl_22", 32 0, L_00000157493ea5a0;  1 drivers
v0000015749330a50_0 .net *"_ivl_25", 0 0, L_00000157493ea140;  1 drivers
v00000157493300f0_0 .net *"_ivl_26", 0 0, L_00000157493e8ac0;  1 drivers
v0000015749331c70_0 .net *"_ivl_28", 32 0, L_00000157493e99c0;  1 drivers
v00000157493323f0_0 .net *"_ivl_30", 32 0, L_00000157493ea280;  1 drivers
v0000015749331ef0_0 .net *"_ivl_37", 0 0, L_00000157493ea320;  1 drivers
v00000157493316d0_0 .net *"_ivl_39", 0 0, L_00000157493e9560;  1 drivers
v0000015749331bd0_0 .net *"_ivl_5", 0 0, L_00000157493ea8c0;  1 drivers
v0000015749331b30_0 .net *"_ivl_6", 0 0, L_00000157493eae60;  1 drivers
v0000015749332210_0 .net *"_ivl_8", 32 0, L_00000157493e9880;  1 drivers
v00000157493302d0_0 .net/s "a_in", 31 0, v0000015749340d50_0;  1 drivers
L_000001574937c4a8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749330410_0 .net/s "b_in", 31 0, L_000001574937c4a8;  1 drivers
v0000015749330af0_0 .net "overflow", 0 0, L_00000157493e7350;  1 drivers
v0000015749330910_0 .net "sub_n_add", 0 0, L_000001574937c4f0;  1 drivers
v0000015749330eb0_0 .net/s "sum_diff_out", 31 0, L_00000157493e9060;  alias, 1 drivers
v00000157493322b0_0 .net/s "temp_result_wide", 32 0, L_00000157493ea0a0;  1 drivers
L_00000157493ea8c0 .part v0000015749340d50_0, 31, 1;
L_00000157493eae60 .concat [ 1 0 0 0], L_00000157493ea8c0;
L_00000157493e9880 .concat [ 32 1 0 0], v0000015749340d50_0, L_00000157493eae60;
L_00000157493e97e0 .part L_000001574937c4a8, 31, 1;
L_00000157493eaf00 .concat [ 1 0 0 0], L_00000157493e97e0;
L_00000157493e8de0 .concat [ 32 1 0 0], L_000001574937c4a8, L_00000157493eaf00;
L_00000157493ea960 .arith/sub 33, L_00000157493e9880, L_00000157493e8de0;
L_00000157493e9f60 .part v0000015749340d50_0, 31, 1;
L_00000157493e92e0 .concat [ 1 0 0 0], L_00000157493e9f60;
L_00000157493ea5a0 .concat [ 32 1 0 0], v0000015749340d50_0, L_00000157493e92e0;
L_00000157493ea140 .part L_000001574937c4a8, 31, 1;
L_00000157493e8ac0 .concat [ 1 0 0 0], L_00000157493ea140;
L_00000157493e99c0 .concat [ 32 1 0 0], L_000001574937c4a8, L_00000157493e8ac0;
L_00000157493ea280 .arith/sum 33, L_00000157493ea5a0, L_00000157493e99c0;
L_00000157493ea0a0 .functor MUXZ 33, L_00000157493ea280, L_00000157493ea960, L_00000157493e72e0, C4<>;
L_00000157493e9060 .part L_00000157493ea0a0, 0, 32;
L_00000157493ea320 .part L_00000157493ea0a0, 32, 1;
L_00000157493e9560 .part L_00000157493e9060, 31, 1;
S_0000015749338690 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e590 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937c148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e69b0 .functor XNOR 1, L_00000157493f69e0, L_000001574937c148, C4<0>, C4<0>;
L_00000157493e6b00 .functor AND 1, L_00000157493e69b0, L_00000157493f52c0, C4<1>, C4<1>;
L_000001574937c190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6be0 .functor XNOR 1, L_00000157493f69e0, L_000001574937c190, C4<0>, C4<0>;
L_00000157493e7c80 .functor NOT 1, L_00000157493f6bc0, C4<0>, C4<0>, C4<0>;
L_00000157493e7120 .functor AND 1, L_00000157493e6be0, L_00000157493e7c80, C4<1>, C4<1>;
v0000015749330ff0_0 .net/s *"_ivl_0", 63 0, L_00000157493f7480;  1 drivers
v0000015749331450_0 .net/2u *"_ivl_16", 0 0, L_000001574937c148;  1 drivers
v0000015749330550_0 .net *"_ivl_18", 0 0, L_00000157493e69b0;  1 drivers
v0000015749331590_0 .net/s *"_ivl_2", 63 0, L_00000157493f70c0;  1 drivers
v0000015749332490_0 .net *"_ivl_21", 0 0, L_00000157493f52c0;  1 drivers
v0000015749330730_0 .net/2u *"_ivl_24", 0 0, L_000001574937c190;  1 drivers
v0000015749332350_0 .net *"_ivl_26", 0 0, L_00000157493e6be0;  1 drivers
v00000157493305f0_0 .net *"_ivl_29", 0 0, L_00000157493f6bc0;  1 drivers
v0000015749330690_0 .net *"_ivl_30", 0 0, L_00000157493e7c80;  1 drivers
v0000015749330b90_0 .net *"_ivl_6", 63 0, L_00000157493f57c0;  1 drivers
v0000015749330f50_0 .net *"_ivl_8", 55 0, L_00000157493f6080;  1 drivers
v00000157493311d0_0 .net/s "a_in", 31 0, L_00000157493f5860;  1 drivers
v0000015749333ed0_0 .net/s "b_in", 31 0, L_00000157493f7520;  1 drivers
v0000015749332df0_0 .net "expected_sign", 0 0, L_00000157493f69e0;  1 drivers
v0000015749334ab0_0 .net "msb_of_product_full", 23 0, L_00000157493f5720;  1 drivers
v00000157493348d0_0 .net "overflow", 0 0, L_00000157493e6b00;  1 drivers
v0000015749334830_0 .net/s "p_out", 31 0, L_00000157493f63a0;  alias, 1 drivers
v0000015749334fb0_0 .net/s "product_full", 63 0, L_00000157493f7660;  1 drivers
v0000015749333110_0 .net "underflow_q", 0 0, L_00000157493e7120;  1 drivers
L_00000157493f7480 .extend/s 64, L_00000157493f5860;
L_00000157493f70c0 .extend/s 64, L_00000157493f7520;
L_00000157493f7660 .arith/mult 64, L_00000157493f7480, L_00000157493f70c0;
L_00000157493f6080 .part L_00000157493f7660, 8, 56;
L_00000157493f57c0 .extend/s 64, L_00000157493f6080;
L_00000157493f63a0 .part L_00000157493f57c0, 0, 32;
L_00000157493f69e0 .part L_00000157493f63a0, 31, 1;
L_00000157493f5720 .part L_00000157493f7660, 40, 24;
L_00000157493f52c0 .reduce/or L_00000157493f5720;
L_00000157493f6bc0 .reduce/and L_00000157493f5720;
S_00000157493381e0 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937c6e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e68d0 .functor XNOR 1, L_000001574937c730, L_000001574937c6e8, C4<0>, C4<0>;
L_00000157493e80e0 .functor XOR 1, L_000001574940cc70, L_000001574940e750, C4<0>, C4<0>;
v00000157493341f0_0 .net/2u *"_ivl_0", 0 0, L_000001574937c6e8;  1 drivers
v0000015749333070_0 .net *"_ivl_11", 0 0, L_00000157493e9ba0;  1 drivers
v0000015749333c50_0 .net *"_ivl_12", 0 0, L_00000157493e9ce0;  1 drivers
v00000157493334d0_0 .net *"_ivl_14", 32 0, L_00000157493e9d80;  1 drivers
v0000015749333610_0 .net *"_ivl_16", 32 0, L_00000157493e9ec0;  1 drivers
v0000015749333f70_0 .net *"_ivl_19", 0 0, L_000001574940e9d0;  1 drivers
v00000157493339d0_0 .net *"_ivl_2", 0 0, L_00000157493e68d0;  1 drivers
v00000157493340b0_0 .net *"_ivl_20", 0 0, L_000001574940d490;  1 drivers
v0000015749334150_0 .net *"_ivl_22", 32 0, L_000001574940d8f0;  1 drivers
v0000015749334b50_0 .net *"_ivl_25", 0 0, L_000001574940e110;  1 drivers
v0000015749334970_0 .net *"_ivl_26", 0 0, L_000001574940e430;  1 drivers
v0000015749332d50_0 .net *"_ivl_28", 32 0, L_000001574940cf90;  1 drivers
v0000015749332850_0 .net *"_ivl_30", 32 0, L_000001574940ea70;  1 drivers
v00000157493331b0_0 .net *"_ivl_37", 0 0, L_000001574940cc70;  1 drivers
v0000015749334dd0_0 .net *"_ivl_39", 0 0, L_000001574940e750;  1 drivers
v0000015749334d30_0 .net *"_ivl_5", 0 0, L_00000157493e96a0;  1 drivers
v0000015749333930_0 .net *"_ivl_6", 0 0, L_00000157493e9a60;  1 drivers
v0000015749333cf0_0 .net *"_ivl_8", 32 0, L_00000157493e9b00;  1 drivers
v0000015749333250_0 .net/s "a_in", 31 0, v00000157493405d0_0;  1 drivers
v0000015749334bf0_0 .net/s "b_in", 31 0, v000001574933f8b0_0;  1 drivers
v0000015749334290_0 .net "overflow", 0 0, L_00000157493e80e0;  1 drivers
v0000015749334c90_0 .net "sub_n_add", 0 0, L_000001574937c730;  1 drivers
v0000015749334790_0 .net/s "sum_diff_out", 31 0, L_000001574940df30;  alias, 1 drivers
v0000015749334a10_0 .net/s "temp_result_wide", 32 0, L_000001574940f150;  1 drivers
L_00000157493e96a0 .part v00000157493405d0_0, 31, 1;
L_00000157493e9a60 .concat [ 1 0 0 0], L_00000157493e96a0;
L_00000157493e9b00 .concat [ 32 1 0 0], v00000157493405d0_0, L_00000157493e9a60;
L_00000157493e9ba0 .part v000001574933f8b0_0, 31, 1;
L_00000157493e9ce0 .concat [ 1 0 0 0], L_00000157493e9ba0;
L_00000157493e9d80 .concat [ 32 1 0 0], v000001574933f8b0_0, L_00000157493e9ce0;
L_00000157493e9ec0 .arith/sub 33, L_00000157493e9b00, L_00000157493e9d80;
L_000001574940e9d0 .part v00000157493405d0_0, 31, 1;
L_000001574940d490 .concat [ 1 0 0 0], L_000001574940e9d0;
L_000001574940d8f0 .concat [ 32 1 0 0], v00000157493405d0_0, L_000001574940d490;
L_000001574940e110 .part v000001574933f8b0_0, 31, 1;
L_000001574940e430 .concat [ 1 0 0 0], L_000001574940e110;
L_000001574940cf90 .concat [ 32 1 0 0], v000001574933f8b0_0, L_000001574940e430;
L_000001574940ea70 .arith/sum 33, L_000001574940d8f0, L_000001574940cf90;
L_000001574940f150 .functor MUXZ 33, L_000001574940ea70, L_00000157493e9ec0, L_00000157493e68d0, C4<>;
L_000001574940df30 .part L_000001574940f150, 0, 32;
L_000001574940cc70 .part L_000001574940f150, 32, 1;
L_000001574940e750 .part L_000001574940df30, 31, 1;
S_0000015749339950 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e890 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937c538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e7f20 .functor XNOR 1, L_00000157493e9420, L_000001574937c538, C4<0>, C4<0>;
L_00000157493e74a0 .functor AND 1, L_00000157493e7f20, L_00000157493ea3c0, C4<1>, C4<1>;
L_000001574937c580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e8070 .functor XNOR 1, L_00000157493e9420, L_000001574937c580, C4<0>, C4<0>;
L_00000157493e7510 .functor NOT 1, L_00000157493e9740, C4<0>, C4<0>, C4<0>;
L_00000157493e6860 .functor AND 1, L_00000157493e8070, L_00000157493e7510, C4<1>, C4<1>;
v0000015749334010_0 .net/s *"_ivl_0", 63 0, L_00000157493e8c00;  1 drivers
v0000015749334470_0 .net/2u *"_ivl_16", 0 0, L_000001574937c538;  1 drivers
v0000015749334330_0 .net *"_ivl_18", 0 0, L_00000157493e7f20;  1 drivers
v0000015749334e70_0 .net/s *"_ivl_2", 63 0, L_00000157493eaa00;  1 drivers
v00000157493346f0_0 .net *"_ivl_21", 0 0, L_00000157493ea3c0;  1 drivers
v00000157493343d0_0 .net/2u *"_ivl_24", 0 0, L_000001574937c580;  1 drivers
v0000015749332b70_0 .net *"_ivl_26", 0 0, L_00000157493e8070;  1 drivers
v0000015749334f10_0 .net *"_ivl_29", 0 0, L_00000157493e9740;  1 drivers
v0000015749332990_0 .net *"_ivl_30", 0 0, L_00000157493e7510;  1 drivers
v0000015749334510_0 .net *"_ivl_6", 63 0, L_00000157493eabe0;  1 drivers
v00000157493328f0_0 .net *"_ivl_8", 55 0, L_00000157493eab40;  1 drivers
v0000015749333430_0 .net/s "a_in", 31 0, v0000015749340530_0;  1 drivers
v0000015749333d90_0 .net/s "b_in", 31 0, v0000015749340530_0;  alias, 1 drivers
v0000015749332a30_0 .net "expected_sign", 0 0, L_00000157493e9420;  1 drivers
v00000157493336b0_0 .net "msb_of_product_full", 23 0, L_00000157493ea000;  1 drivers
v00000157493345b0_0 .net "overflow", 0 0, L_00000157493e74a0;  1 drivers
v0000015749334650_0 .net/s "p_out", 31 0, L_00000157493ea640;  alias, 1 drivers
v0000015749333e30_0 .net/s "product_full", 63 0, L_00000157493eaaa0;  1 drivers
v0000015749332ad0_0 .net "underflow_q", 0 0, L_00000157493e6860;  1 drivers
L_00000157493e8c00 .extend/s 64, v0000015749340530_0;
L_00000157493eaa00 .extend/s 64, v0000015749340530_0;
L_00000157493eaaa0 .arith/mult 64, L_00000157493e8c00, L_00000157493eaa00;
L_00000157493eab40 .part L_00000157493eaaa0, 8, 56;
L_00000157493eabe0 .extend/s 64, L_00000157493eab40;
L_00000157493ea640 .part L_00000157493eabe0, 0, 32;
L_00000157493e9420 .part L_00000157493ea640, 31, 1;
L_00000157493ea000 .part L_00000157493eaaa0, 40, 24;
L_00000157493ea3c0 .reduce/or L_00000157493ea000;
L_00000157493e9740 .reduce/and L_00000157493ea000;
S_00000157493389b0 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e810 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937c1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e67f0 .functor XNOR 1, L_00000157493f6120, L_000001574937c1d8, C4<0>, C4<0>;
L_00000157493e7660 .functor AND 1, L_00000157493e67f0, L_00000157493f6c60, C4<1>, C4<1>;
L_000001574937c220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e7cf0 .functor XNOR 1, L_00000157493f6120, L_000001574937c220, C4<0>, C4<0>;
L_00000157493e6cc0 .functor NOT 1, L_00000157493f75c0, C4<0>, C4<0>, C4<0>;
L_00000157493e7430 .functor AND 1, L_00000157493e7cf0, L_00000157493e6cc0, C4<1>, C4<1>;
v0000015749332c10_0 .net/s *"_ivl_0", 63 0, L_00000157493f6da0;  1 drivers
v00000157493332f0_0 .net/2u *"_ivl_16", 0 0, L_000001574937c1d8;  1 drivers
v0000015749333390_0 .net *"_ivl_18", 0 0, L_00000157493e67f0;  1 drivers
v0000015749332cb0_0 .net/s *"_ivl_2", 63 0, L_00000157493f5360;  1 drivers
v0000015749332e90_0 .net *"_ivl_21", 0 0, L_00000157493f6c60;  1 drivers
v0000015749332f30_0 .net/2u *"_ivl_24", 0 0, L_000001574937c220;  1 drivers
v0000015749332fd0_0 .net *"_ivl_26", 0 0, L_00000157493e7cf0;  1 drivers
v00000157493337f0_0 .net *"_ivl_29", 0 0, L_00000157493f75c0;  1 drivers
v0000015749333570_0 .net *"_ivl_30", 0 0, L_00000157493e6cc0;  1 drivers
v0000015749333750_0 .net *"_ivl_6", 63 0, L_00000157493f78e0;  1 drivers
v0000015749333890_0 .net *"_ivl_8", 55 0, L_00000157493f7200;  1 drivers
v0000015749333a70_0 .net/s "a_in", 31 0, L_00000157493f5540;  1 drivers
L_000001574937c268 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749333b10_0 .net/s "b_in", 31 0, L_000001574937c268;  1 drivers
v0000015749333bb0_0 .net "expected_sign", 0 0, L_00000157493f6120;  1 drivers
v000001574933a1d0_0 .net "msb_of_product_full", 23 0, L_00000157493f54a0;  1 drivers
v000001574933bad0_0 .net "overflow", 0 0, L_00000157493e7660;  1 drivers
v000001574933a090_0 .net/s "p_out", 31 0, L_00000157493f5900;  alias, 1 drivers
v000001574933c430_0 .net/s "product_full", 63 0, L_00000157493f5f40;  1 drivers
v000001574933aa90_0 .net "underflow_q", 0 0, L_00000157493e7430;  1 drivers
L_00000157493f6da0 .extend/s 64, L_00000157493f5540;
L_00000157493f5360 .extend/s 64, L_000001574937c268;
L_00000157493f5f40 .arith/mult 64, L_00000157493f6da0, L_00000157493f5360;
L_00000157493f7200 .part L_00000157493f5f40, 8, 56;
L_00000157493f78e0 .extend/s 64, L_00000157493f7200;
L_00000157493f5900 .part L_00000157493f78e0, 0, 32;
L_00000157493f6120 .part L_00000157493f5900, 31, 1;
L_00000157493f54a0 .part L_00000157493f5f40, 40, 24;
L_00000157493f6c60 .reduce/or L_00000157493f54a0;
L_00000157493f75c0 .reduce/and L_00000157493f54a0;
S_0000015749338b40 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e410 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937c5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e7820 .functor XNOR 1, L_00000157493ea460, L_000001574937c5c8, C4<0>, C4<0>;
L_00000157493e79e0 .functor AND 1, L_00000157493e7820, L_00000157493eadc0, C4<1>, C4<1>;
L_000001574937c610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e7a50 .functor XNOR 1, L_00000157493ea460, L_000001574937c610, C4<0>, C4<0>;
L_00000157493e7ac0 .functor NOT 1, L_00000157493eb040, C4<0>, C4<0>, C4<0>;
L_00000157493e7b30 .functor AND 1, L_00000157493e7a50, L_00000157493e7ac0, C4<1>, C4<1>;
v000001574933bb70_0 .net/s *"_ivl_0", 63 0, L_00000157493e9920;  1 drivers
v000001574933ac70_0 .net/2u *"_ivl_16", 0 0, L_000001574937c5c8;  1 drivers
v000001574933ad10_0 .net *"_ivl_18", 0 0, L_00000157493e7820;  1 drivers
v000001574933adb0_0 .net/s *"_ivl_2", 63 0, L_00000157493e9380;  1 drivers
v000001574933b030_0 .net *"_ivl_21", 0 0, L_00000157493eadc0;  1 drivers
v000001574933a590_0 .net/2u *"_ivl_24", 0 0, L_000001574937c610;  1 drivers
v000001574933a270_0 .net *"_ivl_26", 0 0, L_00000157493e7a50;  1 drivers
v000001574933a310_0 .net *"_ivl_29", 0 0, L_00000157493eb040;  1 drivers
v000001574933a9f0_0 .net *"_ivl_30", 0 0, L_00000157493e7ac0;  1 drivers
v000001574933c4d0_0 .net *"_ivl_6", 63 0, L_00000157493e8fc0;  1 drivers
v000001574933a8b0_0 .net *"_ivl_8", 55 0, L_00000157493ea1e0;  1 drivers
v000001574933c070_0 .net/s "a_in", 31 0, v0000015749341750_0;  1 drivers
v000001574933b2b0_0 .net/s "b_in", 31 0, v0000015749341750_0;  alias, 1 drivers
v000001574933bc10_0 .net "expected_sign", 0 0, L_00000157493ea460;  1 drivers
v000001574933a130_0 .net "msb_of_product_full", 23 0, L_00000157493ead20;  1 drivers
v000001574933a3b0_0 .net "overflow", 0 0, L_00000157493e79e0;  1 drivers
v000001574933be90_0 .net/s "p_out", 31 0, L_00000157493eac80;  alias, 1 drivers
v000001574933b850_0 .net/s "product_full", 63 0, L_00000157493e8f20;  1 drivers
v000001574933b3f0_0 .net "underflow_q", 0 0, L_00000157493e7b30;  1 drivers
L_00000157493e9920 .extend/s 64, v0000015749341750_0;
L_00000157493e9380 .extend/s 64, v0000015749341750_0;
L_00000157493e8f20 .arith/mult 64, L_00000157493e9920, L_00000157493e9380;
L_00000157493ea1e0 .part L_00000157493e8f20, 8, 56;
L_00000157493e8fc0 .extend/s 64, L_00000157493ea1e0;
L_00000157493eac80 .part L_00000157493e8fc0, 0, 32;
L_00000157493ea460 .part L_00000157493eac80, 31, 1;
L_00000157493ead20 .part L_00000157493e8f20, 40, 24;
L_00000157493eadc0 .reduce/or L_00000157493ead20;
L_00000157493eb040 .reduce/and L_00000157493ead20;
S_0000015749339c70 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937c2b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e7190 .functor XNOR 1, L_000001574937c340, L_000001574937c2b0, C4<0>, C4<0>;
L_00000157493e7740 .functor XOR 1, L_00000157493f8600, L_00000157493f82e0, C4<0>, C4<0>;
v000001574933af90_0 .net/2u *"_ivl_0", 0 0, L_000001574937c2b0;  1 drivers
v000001574933a630_0 .net *"_ivl_11", 0 0, L_00000157493f6440;  1 drivers
v000001574933bcb0_0 .net *"_ivl_12", 0 0, L_00000157493f5ae0;  1 drivers
v000001574933bd50_0 .net *"_ivl_14", 32 0, L_00000157493f7700;  1 drivers
v000001574933a450_0 .net *"_ivl_16", 32 0, L_00000157493f55e0;  1 drivers
v000001574933ae50_0 .net *"_ivl_19", 0 0, L_00000157493f59a0;  1 drivers
v000001574933a4f0_0 .net *"_ivl_2", 0 0, L_00000157493e7190;  1 drivers
v000001574933ab30_0 .net *"_ivl_20", 0 0, L_00000157493f5b80;  1 drivers
v000001574933a950_0 .net *"_ivl_22", 32 0, L_00000157493f6300;  1 drivers
v000001574933aef0_0 .net *"_ivl_25", 0 0, L_00000157493f64e0;  1 drivers
v000001574933b8f0_0 .net *"_ivl_26", 0 0, L_00000157493f6580;  1 drivers
v000001574933b0d0_0 .net *"_ivl_28", 32 0, L_00000157493f81a0;  1 drivers
v000001574933b170_0 .net *"_ivl_30", 32 0, L_00000157493f8240;  1 drivers
v000001574933abd0_0 .net *"_ivl_37", 0 0, L_00000157493f8600;  1 drivers
v000001574933c110_0 .net *"_ivl_39", 0 0, L_00000157493f82e0;  1 drivers
v000001574933b490_0 .net *"_ivl_5", 0 0, L_00000157493f5fe0;  1 drivers
v000001574933bdf0_0 .net *"_ivl_6", 0 0, L_00000157493f61c0;  1 drivers
v000001574933bf30_0 .net *"_ivl_8", 32 0, L_00000157493f6e40;  1 drivers
v000001574933b670_0 .net/s "a_in", 31 0, L_00000157493f86a0;  1 drivers
L_000001574937c2f8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000001574933c750_0 .net/s "b_in", 31 0, L_000001574937c2f8;  1 drivers
v000001574933c1b0_0 .net "overflow", 0 0, L_00000157493e7740;  1 drivers
v000001574933c250_0 .net "sub_n_add", 0 0, L_000001574937c340;  1 drivers
v000001574933bfd0_0 .net/s "sum_diff_out", 31 0, L_00000157493f7de0;  alias, 1 drivers
v000001574933b210_0 .net/s "temp_result_wide", 32 0, L_00000157493f8420;  1 drivers
L_00000157493f5fe0 .part L_00000157493f86a0, 31, 1;
L_00000157493f61c0 .concat [ 1 0 0 0], L_00000157493f5fe0;
L_00000157493f6e40 .concat [ 32 1 0 0], L_00000157493f86a0, L_00000157493f61c0;
L_00000157493f6440 .part L_000001574937c2f8, 31, 1;
L_00000157493f5ae0 .concat [ 1 0 0 0], L_00000157493f6440;
L_00000157493f7700 .concat [ 32 1 0 0], L_000001574937c2f8, L_00000157493f5ae0;
L_00000157493f55e0 .arith/sub 33, L_00000157493f6e40, L_00000157493f7700;
L_00000157493f59a0 .part L_00000157493f86a0, 31, 1;
L_00000157493f5b80 .concat [ 1 0 0 0], L_00000157493f59a0;
L_00000157493f6300 .concat [ 32 1 0 0], L_00000157493f86a0, L_00000157493f5b80;
L_00000157493f64e0 .part L_000001574937c2f8, 31, 1;
L_00000157493f6580 .concat [ 1 0 0 0], L_00000157493f64e0;
L_00000157493f81a0 .concat [ 32 1 0 0], L_000001574937c2f8, L_00000157493f6580;
L_00000157493f8240 .arith/sum 33, L_00000157493f6300, L_00000157493f81a0;
L_00000157493f8420 .functor MUXZ 33, L_00000157493f8240, L_00000157493f55e0, L_00000157493e7190, C4<>;
L_00000157493f7de0 .part L_00000157493f8420, 0, 32;
L_00000157493f8600 .part L_00000157493f8420, 32, 1;
L_00000157493f82e0 .part L_00000157493f7de0, 31, 1;
S_00000157493394a0 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937c778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6e10 .functor XNOR 1, L_000001574937c7c0, L_000001574937c778, C4<0>, C4<0>;
L_00000157493e7f90 .functor XOR 1, L_000001574940e6b0, L_000001574940da30, C4<0>, C4<0>;
v000001574933c2f0_0 .net/2u *"_ivl_0", 0 0, L_000001574937c778;  1 drivers
v000001574933a6d0_0 .net *"_ivl_11", 0 0, L_000001574940d990;  1 drivers
v000001574933c390_0 .net *"_ivl_12", 0 0, L_000001574940dfd0;  1 drivers
v000001574933c7f0_0 .net *"_ivl_14", 32 0, L_000001574940e610;  1 drivers
v000001574933b350_0 .net *"_ivl_16", 32 0, L_000001574940d350;  1 drivers
v000001574933b5d0_0 .net *"_ivl_19", 0 0, L_000001574940ebb0;  1 drivers
v000001574933a770_0 .net *"_ivl_2", 0 0, L_00000157493e6e10;  1 drivers
v000001574933b530_0 .net *"_ivl_20", 0 0, L_000001574940e1b0;  1 drivers
v000001574933ba30_0 .net *"_ivl_22", 32 0, L_000001574940cb30;  1 drivers
v000001574933b710_0 .net *"_ivl_25", 0 0, L_000001574940e890;  1 drivers
v000001574933c570_0 .net *"_ivl_26", 0 0, L_000001574940d210;  1 drivers
v000001574933b990_0 .net *"_ivl_28", 32 0, L_000001574940e250;  1 drivers
v000001574933a810_0 .net *"_ivl_30", 32 0, L_000001574940e070;  1 drivers
v000001574933b7b0_0 .net *"_ivl_37", 0 0, L_000001574940e6b0;  1 drivers
v000001574933c610_0 .net *"_ivl_39", 0 0, L_000001574940da30;  1 drivers
v000001574933c6b0_0 .net *"_ivl_5", 0 0, L_000001574940d7b0;  1 drivers
v000001574933d470_0 .net *"_ivl_6", 0 0, L_000001574940ce50;  1 drivers
v000001574933dc90_0 .net *"_ivl_8", 32 0, L_000001574940d5d0;  1 drivers
v000001574933d8d0_0 .net/s "a_in", 31 0, v00000157493402b0_0;  1 drivers
v000001574933dfb0_0 .net/s "b_in", 31 0, v00000157493417f0_0;  1 drivers
v000001574933d5b0_0 .net "overflow", 0 0, L_00000157493e7f90;  1 drivers
v000001574933db50_0 .net "sub_n_add", 0 0, L_000001574937c7c0;  1 drivers
v000001574933e0f0_0 .net/s "sum_diff_out", 31 0, L_000001574940e4d0;  alias, 1 drivers
v000001574933e370_0 .net/s "temp_result_wide", 32 0, L_000001574940eb10;  1 drivers
L_000001574940d7b0 .part v00000157493402b0_0, 31, 1;
L_000001574940ce50 .concat [ 1 0 0 0], L_000001574940d7b0;
L_000001574940d5d0 .concat [ 32 1 0 0], v00000157493402b0_0, L_000001574940ce50;
L_000001574940d990 .part v00000157493417f0_0, 31, 1;
L_000001574940dfd0 .concat [ 1 0 0 0], L_000001574940d990;
L_000001574940e610 .concat [ 32 1 0 0], v00000157493417f0_0, L_000001574940dfd0;
L_000001574940d350 .arith/sub 33, L_000001574940d5d0, L_000001574940e610;
L_000001574940ebb0 .part v00000157493402b0_0, 31, 1;
L_000001574940e1b0 .concat [ 1 0 0 0], L_000001574940ebb0;
L_000001574940cb30 .concat [ 32 1 0 0], v00000157493402b0_0, L_000001574940e1b0;
L_000001574940e890 .part v00000157493417f0_0, 31, 1;
L_000001574940d210 .concat [ 1 0 0 0], L_000001574940e890;
L_000001574940e250 .concat [ 32 1 0 0], v00000157493417f0_0, L_000001574940d210;
L_000001574940e070 .arith/sum 33, L_000001574940cb30, L_000001574940e250;
L_000001574940eb10 .functor MUXZ 33, L_000001574940e070, L_000001574940d350, L_00000157493e6e10, C4<>;
L_000001574940e4d0 .part L_000001574940eb10, 0, 32;
L_000001574940e6b0 .part L_000001574940eb10, 32, 1;
L_000001574940da30 .part L_000001574940e4d0, 31, 1;
S_0000015749339310 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922f010 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937c658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e7ba0 .functor XNOR 1, L_00000157493e8ca0, L_000001574937c658, C4<0>, C4<0>;
L_00000157493e7dd0 .functor AND 1, L_00000157493e7ba0, L_00000157493e9240, C4<1>, C4<1>;
L_000001574937c6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e7e40 .functor XNOR 1, L_00000157493e8ca0, L_000001574937c6a0, C4<0>, C4<0>;
L_00000157493e6550 .functor NOT 1, L_00000157493e94c0, C4<0>, C4<0>, C4<0>;
L_00000157493e7eb0 .functor AND 1, L_00000157493e7e40, L_00000157493e6550, C4<1>, C4<1>;
v000001574933c9d0_0 .net/s *"_ivl_0", 63 0, L_00000157493e9600;  1 drivers
v000001574933c930_0 .net/2u *"_ivl_16", 0 0, L_000001574937c658;  1 drivers
v000001574933e050_0 .net *"_ivl_18", 0 0, L_00000157493e7ba0;  1 drivers
v000001574933e190_0 .net/s *"_ivl_2", 63 0, L_00000157493e9c40;  1 drivers
v000001574933ef50_0 .net *"_ivl_21", 0 0, L_00000157493e9240;  1 drivers
v000001574933ecd0_0 .net/2u *"_ivl_24", 0 0, L_000001574937c6a0;  1 drivers
v000001574933e230_0 .net *"_ivl_26", 0 0, L_00000157493e7e40;  1 drivers
v000001574933e910_0 .net *"_ivl_29", 0 0, L_00000157493e94c0;  1 drivers
v000001574933ddd0_0 .net *"_ivl_30", 0 0, L_00000157493e6550;  1 drivers
v000001574933cf70_0 .net *"_ivl_6", 63 0, L_00000157493e91a0;  1 drivers
v000001574933eff0_0 .net *"_ivl_8", 55 0, L_00000157493e9100;  1 drivers
v000001574933d1f0_0 .net/s "a_in", 31 0, v00000157493414d0_0;  1 drivers
v000001574933dbf0_0 .net/s "b_in", 31 0, v00000157493414d0_0;  alias, 1 drivers
v000001574933ca70_0 .net "expected_sign", 0 0, L_00000157493e8ca0;  1 drivers
v000001574933d790_0 .net "msb_of_product_full", 23 0, L_00000157493e8d40;  1 drivers
v000001574933e2d0_0 .net "overflow", 0 0, L_00000157493e7dd0;  1 drivers
v000001574933e410_0 .net/s "p_out", 31 0, L_00000157493e8980;  alias, 1 drivers
v000001574933e4b0_0 .net/s "product_full", 63 0, L_00000157493eb0e0;  1 drivers
v000001574933dd30_0 .net "underflow_q", 0 0, L_00000157493e7eb0;  1 drivers
L_00000157493e9600 .extend/s 64, v00000157493414d0_0;
L_00000157493e9c40 .extend/s 64, v00000157493414d0_0;
L_00000157493eb0e0 .arith/mult 64, L_00000157493e9600, L_00000157493e9c40;
L_00000157493e9100 .part L_00000157493eb0e0, 8, 56;
L_00000157493e91a0 .extend/s 64, L_00000157493e9100;
L_00000157493e8980 .part L_00000157493e91a0, 0, 32;
L_00000157493e8ca0 .part L_00000157493e8980, 31, 1;
L_00000157493e8d40 .part L_00000157493eb0e0, 40, 24;
L_00000157493e9240 .reduce/or L_00000157493e8d40;
L_00000157493e94c0 .reduce/and L_00000157493e8d40;
S_0000015749338820 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_00000157492ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937c418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937c388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e77b0 .functor XNOR 1, L_000001574937c418, L_000001574937c388, C4<0>, C4<0>;
L_00000157493e7970 .functor XOR 1, L_00000157493e8b60, L_00000157493ea6e0, C4<0>, C4<0>;
v000001574933e550_0 .net/2u *"_ivl_0", 0 0, L_000001574937c388;  1 drivers
v000001574933d6f0_0 .net *"_ivl_11", 0 0, L_00000157493f7d40;  1 drivers
v000001574933ec30_0 .net *"_ivl_12", 0 0, L_00000157493f7ca0;  1 drivers
v000001574933e5f0_0 .net *"_ivl_14", 32 0, L_00000157493f8100;  1 drivers
v000001574933d650_0 .net *"_ivl_16", 32 0, L_00000157493f84c0;  1 drivers
v000001574933d510_0 .net *"_ivl_19", 0 0, L_00000157493f8560;  1 drivers
v000001574933e690_0 .net *"_ivl_2", 0 0, L_00000157493e77b0;  1 drivers
v000001574933d830_0 .net *"_ivl_20", 0 0, L_00000157493f7980;  1 drivers
v000001574933de70_0 .net *"_ivl_22", 32 0, L_00000157493f7a20;  1 drivers
v000001574933d970_0 .net *"_ivl_25", 0 0, L_00000157493f7ac0;  1 drivers
v000001574933e730_0 .net *"_ivl_26", 0 0, L_00000157493f7c00;  1 drivers
v000001574933ee10_0 .net *"_ivl_28", 32 0, L_00000157493f7fc0;  1 drivers
v000001574933d3d0_0 .net *"_ivl_30", 32 0, L_00000157493f8060;  1 drivers
v000001574933cb10_0 .net *"_ivl_37", 0 0, L_00000157493e8b60;  1 drivers
v000001574933cbb0_0 .net *"_ivl_39", 0 0, L_00000157493ea6e0;  1 drivers
v000001574933c890_0 .net *"_ivl_5", 0 0, L_00000157493f87e0;  1 drivers
v000001574933cd90_0 .net *"_ivl_6", 0 0, L_00000157493f7e80;  1 drivers
v000001574933df10_0 .net *"_ivl_8", 32 0, L_00000157493f7b60;  1 drivers
v000001574933cc50_0 .net/s "a_in", 31 0, L_00000157493e9e20;  1 drivers
L_000001574937c3d0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000001574933ccf0_0 .net/s "b_in", 31 0, L_000001574937c3d0;  1 drivers
v000001574933e9b0_0 .net "overflow", 0 0, L_00000157493e7970;  1 drivers
v000001574933ce30_0 .net "sub_n_add", 0 0, L_000001574937c418;  1 drivers
v000001574933e7d0_0 .net/s "sum_diff_out", 31 0, L_00000157493ea820;  alias, 1 drivers
v000001574933e870_0 .net/s "temp_result_wide", 32 0, L_00000157493e8a20;  1 drivers
L_00000157493f87e0 .part L_00000157493e9e20, 31, 1;
L_00000157493f7e80 .concat [ 1 0 0 0], L_00000157493f87e0;
L_00000157493f7b60 .concat [ 32 1 0 0], L_00000157493e9e20, L_00000157493f7e80;
L_00000157493f7d40 .part L_000001574937c3d0, 31, 1;
L_00000157493f7ca0 .concat [ 1 0 0 0], L_00000157493f7d40;
L_00000157493f8100 .concat [ 32 1 0 0], L_000001574937c3d0, L_00000157493f7ca0;
L_00000157493f84c0 .arith/sub 33, L_00000157493f7b60, L_00000157493f8100;
L_00000157493f8560 .part L_00000157493e9e20, 31, 1;
L_00000157493f7980 .concat [ 1 0 0 0], L_00000157493f8560;
L_00000157493f7a20 .concat [ 32 1 0 0], L_00000157493e9e20, L_00000157493f7980;
L_00000157493f7ac0 .part L_000001574937c3d0, 31, 1;
L_00000157493f7c00 .concat [ 1 0 0 0], L_00000157493f7ac0;
L_00000157493f7fc0 .concat [ 32 1 0 0], L_000001574937c3d0, L_00000157493f7c00;
L_00000157493f8060 .arith/sum 33, L_00000157493f7a20, L_00000157493f7fc0;
L_00000157493e8a20 .functor MUXZ 33, L_00000157493f8060, L_00000157493f84c0, L_00000157493e77b0, C4<>;
L_00000157493ea820 .part L_00000157493e8a20, 0, 32;
L_00000157493e8b60 .part L_00000157493e8a20, 32, 1;
L_00000157493ea6e0 .part L_00000157493ea820, 31, 1;
S_0000015749339630 .scope module, "func_d_grad" "func" 8 343, 11 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000157492ae510 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000157492ae548 .param/l "COMP_2" 1 11 46, C4<011>;
P_00000157492ae580 .param/l "COMP_3" 1 11 47, C4<100>;
P_00000157492ae5b8 .param/l "DONE" 1 11 48, C4<101>;
P_00000157492ae5f0 .param/l "IDLE" 1 11 43, C4<000>;
P_00000157492ae628 .param/l "INIT" 1 11 44, C4<001>;
P_00000157492ae660 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_00000157492ae698 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_00000157492ae6d0 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_00000157492ae708 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v00000157493493b0_0 .net *"_ivl_1", 0 0, L_000001574940d850;  1 drivers
v0000015749349d10_0 .net *"_ivl_13", 0 0, L_000001574940f290;  1 drivers
v0000015749349270_0 .net *"_ivl_14", 15 0, L_000001574940fab0;  1 drivers
v0000015749349310_0 .net *"_ivl_2", 15 0, L_000001574940d3f0;  1 drivers
v0000015749349810_0 .net *"_ivl_21", 0 0, L_0000015749410b90;  1 drivers
v0000015749349db0_0 .net *"_ivl_22", 15 0, L_0000015749411590;  1 drivers
v0000015749349450_0 .net *"_ivl_31", 0 0, L_0000015749410410;  1 drivers
v00000157493551b0_0 .net *"_ivl_32", 15 0, L_0000015749410730;  1 drivers
v0000015749353ef0_0 .net *"_ivl_7", 0 0, L_000001574940d710;  1 drivers
v0000015749353d10_0 .net *"_ivl_8", 15 0, L_000001574940f650;  1 drivers
v0000015749354670_0 .net/s "a_in", 15 0, v000001574934f5d0_0;  alias, 1 drivers
v0000015749355390_0 .var/s "a_in_buffer", 15 0;
v0000015749354490_0 .net/s "b_in", 15 0, v0000015749352370_0;  alias, 1 drivers
v0000015749355110_0 .var/s "b_in_buffer", 15 0;
v0000015749354530_0 .net/s "c_in", 15 0, v0000015749352730_0;  alias, 1 drivers
v00000157493545d0_0 .var/s "c_in_buffer", 15 0;
v00000157493543f0_0 .net "clk", 0 0, v000001574936fb90_0;  alias, 1 drivers
v0000015749354710_0 .var "curr_state", 2 0;
v0000015749355ed0_0 .net/s "d_in", 15 0, v00000157493536d0_0;  1 drivers
v0000015749354cb0_0 .var/s "d_in_buffer", 15 0;
v0000015749354df0_0 .net/s "final_value", 31 0, L_0000015749414790;  1 drivers
v0000015749354210_0 .var "func_done", 0 0;
v0000015749354e90_0 .var "next_state", 2 0;
v0000015749355f70_0 .var "overflow", 0 0;
v0000015749353f90_0 .net "rst_n", 0 0, v00000157493524b0_0;  alias, 1 drivers
v00000157493559d0_0 .net "start_func", 0 0, v00000157493534f0_0;  alias, 1 drivers
v0000015749354d50_0 .net/s "term1", 31 0, L_0000015749412ad0;  1 drivers
v00000157493556b0_0 .net/s "term1_partial", 31 0, L_000001574940cef0;  1 drivers
v00000157493547b0_0 .var/s "term1_partial_reg", 31 0;
v0000015749353b30_0 .net/s "term1_plus_term2", 31 0, L_0000015749412fd0;  1 drivers
v0000015749354f30_0 .var/s "term1_plus_term2_reg", 31 0;
v00000157493552f0_0 .var/s "term1_reg", 31 0;
v0000015749354fd0_0 .net/s "term2", 31 0, L_00000157494120d0;  1 drivers
v0000015749353e50_0 .net/s "term2_partial", 31 0, L_0000015749410690;  1 drivers
v0000015749353a90_0 .var/s "term2_partial_reg", 31 0;
v0000015749355610_0 .var/s "term2_reg", 31 0;
v0000015749355570_0 .net/s "term3", 31 0, L_0000015749413250;  1 drivers
v0000015749355070_0 .net/s "term3_partial", 31 0, L_000001574940f3d0;  1 drivers
v0000015749355430_0 .var/s "term3_partial_reg", 31 0;
v0000015749355250_0 .net/s "term3_plus_term4", 31 0, L_0000015749415910;  1 drivers
v0000015749353bd0_0 .var/s "term3_plus_term4_reg", 31 0;
v0000015749355890_0 .var/s "term3_reg", 31 0;
v0000015749354ad0_0 .net/s "term4", 31 0, L_0000015749412cb0;  1 drivers
v00000157493554d0_0 .net/s "term4_partial", 31 0, L_00000157494113b0;  1 drivers
v0000015749355e30_0 .var/s "term4_partial_reg", 31 0;
v00000157493540d0_0 .var/s "term4_reg", 31 0;
v0000015749354030_0 .var/s "z_out", 31 0;
E_000001574922e8d0 .event anyedge, v0000015749354710_0, v0000015749317ea0_0;
L_000001574940d850 .part v0000015749355110_0, 15, 1;
LS_000001574940d3f0_0_0 .concat [ 1 1 1 1], L_000001574940d850, L_000001574940d850, L_000001574940d850, L_000001574940d850;
LS_000001574940d3f0_0_4 .concat [ 1 1 1 1], L_000001574940d850, L_000001574940d850, L_000001574940d850, L_000001574940d850;
LS_000001574940d3f0_0_8 .concat [ 1 1 1 1], L_000001574940d850, L_000001574940d850, L_000001574940d850, L_000001574940d850;
LS_000001574940d3f0_0_12 .concat [ 1 1 1 1], L_000001574940d850, L_000001574940d850, L_000001574940d850, L_000001574940d850;
L_000001574940d3f0 .concat [ 4 4 4 4], LS_000001574940d3f0_0_0, LS_000001574940d3f0_0_4, LS_000001574940d3f0_0_8, LS_000001574940d3f0_0_12;
L_000001574940ddf0 .concat [ 16 16 0 0], v0000015749355110_0, L_000001574940d3f0;
L_000001574940d710 .part v0000015749355110_0, 15, 1;
LS_000001574940f650_0_0 .concat [ 1 1 1 1], L_000001574940d710, L_000001574940d710, L_000001574940d710, L_000001574940d710;
LS_000001574940f650_0_4 .concat [ 1 1 1 1], L_000001574940d710, L_000001574940d710, L_000001574940d710, L_000001574940d710;
LS_000001574940f650_0_8 .concat [ 1 1 1 1], L_000001574940d710, L_000001574940d710, L_000001574940d710, L_000001574940d710;
LS_000001574940f650_0_12 .concat [ 1 1 1 1], L_000001574940d710, L_000001574940d710, L_000001574940d710, L_000001574940d710;
L_000001574940f650 .concat [ 4 4 4 4], LS_000001574940f650_0_0, LS_000001574940f650_0_4, LS_000001574940f650_0_8, LS_000001574940f650_0_12;
L_000001574940f6f0 .concat [ 16 16 0 0], v0000015749355110_0, L_000001574940f650;
L_000001574940f290 .part v0000015749354cb0_0, 15, 1;
LS_000001574940fab0_0_0 .concat [ 1 1 1 1], L_000001574940f290, L_000001574940f290, L_000001574940f290, L_000001574940f290;
LS_000001574940fab0_0_4 .concat [ 1 1 1 1], L_000001574940f290, L_000001574940f290, L_000001574940f290, L_000001574940f290;
LS_000001574940fab0_0_8 .concat [ 1 1 1 1], L_000001574940f290, L_000001574940f290, L_000001574940f290, L_000001574940f290;
LS_000001574940fab0_0_12 .concat [ 1 1 1 1], L_000001574940f290, L_000001574940f290, L_000001574940f290, L_000001574940f290;
L_000001574940fab0 .concat [ 4 4 4 4], LS_000001574940fab0_0_0, LS_000001574940fab0_0_4, LS_000001574940fab0_0_8, LS_000001574940fab0_0_12;
L_0000015749410af0 .concat [ 16 16 0 0], v0000015749354cb0_0, L_000001574940fab0;
L_0000015749410b90 .part v00000157493545d0_0, 15, 1;
LS_0000015749411590_0_0 .concat [ 1 1 1 1], L_0000015749410b90, L_0000015749410b90, L_0000015749410b90, L_0000015749410b90;
LS_0000015749411590_0_4 .concat [ 1 1 1 1], L_0000015749410b90, L_0000015749410b90, L_0000015749410b90, L_0000015749410b90;
LS_0000015749411590_0_8 .concat [ 1 1 1 1], L_0000015749410b90, L_0000015749410b90, L_0000015749410b90, L_0000015749410b90;
LS_0000015749411590_0_12 .concat [ 1 1 1 1], L_0000015749410b90, L_0000015749410b90, L_0000015749410b90, L_0000015749410b90;
L_0000015749411590 .concat [ 4 4 4 4], LS_0000015749411590_0_0, LS_0000015749411590_0_4, LS_0000015749411590_0_8, LS_0000015749411590_0_12;
L_000001574940f790 .concat [ 16 16 0 0], v00000157493545d0_0, L_0000015749411590;
L_0000015749410410 .part v0000015749355390_0, 15, 1;
LS_0000015749410730_0_0 .concat [ 1 1 1 1], L_0000015749410410, L_0000015749410410, L_0000015749410410, L_0000015749410410;
LS_0000015749410730_0_4 .concat [ 1 1 1 1], L_0000015749410410, L_0000015749410410, L_0000015749410410, L_0000015749410410;
LS_0000015749410730_0_8 .concat [ 1 1 1 1], L_0000015749410410, L_0000015749410410, L_0000015749410410, L_0000015749410410;
LS_0000015749410730_0_12 .concat [ 1 1 1 1], L_0000015749410410, L_0000015749410410, L_0000015749410410, L_0000015749410410;
L_0000015749410730 .concat [ 4 4 4 4], LS_0000015749410730_0_0, LS_0000015749410730_0_4, LS_0000015749410730_0_8, LS_0000015749410730_0_12;
L_00000157494116d0 .concat [ 16 16 0 0], v0000015749355390_0, L_0000015749410730;
S_00000157493397c0 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937cfa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937cf58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157494386e0 .functor XNOR 1, L_000001574937cfa0, L_000001574937cf58, C4<0>, C4<0>;
L_0000015749438590 .functor XOR 1, L_0000015749415870, L_0000015749416090, C4<0>, C4<0>;
v000001574933f590_0 .net/2u *"_ivl_0", 0 0, L_000001574937cf58;  1 drivers
v0000015749340990_0 .net *"_ivl_11", 0 0, L_0000015749414f10;  1 drivers
v0000015749340a30_0 .net *"_ivl_12", 0 0, L_0000015749416450;  1 drivers
v0000015749341070_0 .net *"_ivl_14", 32 0, L_0000015749414650;  1 drivers
v00000157493412f0_0 .net *"_ivl_16", 32 0, L_0000015749414ab0;  1 drivers
v0000015749341110_0 .net *"_ivl_19", 0 0, L_00000157494155f0;  1 drivers
v00000157493411b0_0 .net *"_ivl_2", 0 0, L_00000157494386e0;  1 drivers
v000001574933f090_0 .net *"_ivl_20", 0 0, L_0000015749415f50;  1 drivers
v000001574933f950_0 .net *"_ivl_22", 32 0, L_0000015749414a10;  1 drivers
v0000015749340670_0 .net *"_ivl_25", 0 0, L_00000157494143d0;  1 drivers
v000001574933f450_0 .net *"_ivl_26", 0 0, L_0000015749414c90;  1 drivers
v0000015749340b70_0 .net *"_ivl_28", 32 0, L_0000015749415ff0;  1 drivers
v0000015749340cb0_0 .net *"_ivl_30", 32 0, L_0000015749414dd0;  1 drivers
v000001574933f9f0_0 .net *"_ivl_37", 0 0, L_0000015749415870;  1 drivers
v0000015749341570_0 .net *"_ivl_39", 0 0, L_0000015749416090;  1 drivers
v0000015749341610_0 .net *"_ivl_5", 0 0, L_0000015749415e10;  1 drivers
v000001574933f1d0_0 .net *"_ivl_6", 0 0, L_0000015749415cd0;  1 drivers
v00000157493416b0_0 .net *"_ivl_8", 32 0, L_0000015749415d70;  1 drivers
v000001574933f630_0 .net/s "a_in", 31 0, v0000015749354f30_0;  1 drivers
v000001574933ff90_0 .net/s "b_in", 31 0, v0000015749353bd0_0;  1 drivers
v000001574933f6d0_0 .net "overflow", 0 0, L_0000015749438590;  1 drivers
v000001574933f810_0 .net "sub_n_add", 0 0, L_000001574937cfa0;  1 drivers
v0000015749340030_0 .net/s "sum_diff_out", 31 0, L_0000015749414790;  alias, 1 drivers
v000001574933fb30_0 .net/s "temp_result_wide", 32 0, L_0000015749414e70;  1 drivers
L_0000015749415e10 .part v0000015749354f30_0, 31, 1;
L_0000015749415cd0 .concat [ 1 0 0 0], L_0000015749415e10;
L_0000015749415d70 .concat [ 32 1 0 0], v0000015749354f30_0, L_0000015749415cd0;
L_0000015749414f10 .part v0000015749353bd0_0, 31, 1;
L_0000015749416450 .concat [ 1 0 0 0], L_0000015749414f10;
L_0000015749414650 .concat [ 32 1 0 0], v0000015749353bd0_0, L_0000015749416450;
L_0000015749414ab0 .arith/sub 33, L_0000015749415d70, L_0000015749414650;
L_00000157494155f0 .part v0000015749354f30_0, 31, 1;
L_0000015749415f50 .concat [ 1 0 0 0], L_00000157494155f0;
L_0000015749414a10 .concat [ 32 1 0 0], v0000015749354f30_0, L_0000015749415f50;
L_00000157494143d0 .part v0000015749353bd0_0, 31, 1;
L_0000015749414c90 .concat [ 1 0 0 0], L_00000157494143d0;
L_0000015749415ff0 .concat [ 32 1 0 0], v0000015749353bd0_0, L_0000015749414c90;
L_0000015749414dd0 .arith/sum 33, L_0000015749414a10, L_0000015749415ff0;
L_0000015749414e70 .functor MUXZ 33, L_0000015749414dd0, L_0000015749414ab0, L_00000157494386e0, C4<>;
L_0000015749414790 .part L_0000015749414e70, 0, 32;
L_0000015749415870 .part L_0000015749414e70, 32, 1;
L_0000015749416090 .part L_0000015749414790, 31, 1;
S_0000015749339ae0 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937cc40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937cbb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e8380 .functor XNOR 1, L_000001574937cc40, L_000001574937cbb0, C4<0>, C4<0>;
L_00000157493e8310 .functor XOR 1, L_0000015749413610, L_00000157494119f0, C4<0>, C4<0>;
v000001574933fbd0_0 .net/2u *"_ivl_0", 0 0, L_000001574937cbb0;  1 drivers
v000001574933fdb0_0 .net *"_ivl_11", 0 0, L_00000157494105f0;  1 drivers
v00000157493400d0_0 .net *"_ivl_12", 0 0, L_000001574940f1f0;  1 drivers
v0000015749340170_0 .net *"_ivl_14", 32 0, L_0000015749411e50;  1 drivers
v0000015749340350_0 .net *"_ivl_16", 32 0, L_0000015749413570;  1 drivers
v00000157493403f0_0 .net *"_ivl_19", 0 0, L_0000015749413d90;  1 drivers
v0000015749342470_0 .net *"_ivl_2", 0 0, L_00000157493e8380;  1 drivers
v00000157493428d0_0 .net *"_ivl_20", 0 0, L_0000015749412e90;  1 drivers
v00000157493432d0_0 .net *"_ivl_22", 32 0, L_0000015749411a90;  1 drivers
v0000015749343d70_0 .net *"_ivl_25", 0 0, L_0000015749412a30;  1 drivers
v0000015749343c30_0 .net *"_ivl_26", 0 0, L_0000015749413430;  1 drivers
v0000015749343910_0 .net *"_ivl_28", 32 0, L_0000015749412990;  1 drivers
v0000015749341e30_0 .net *"_ivl_30", 32 0, L_00000157494136b0;  1 drivers
v0000015749341f70_0 .net *"_ivl_37", 0 0, L_0000015749413610;  1 drivers
v0000015749343f50_0 .net *"_ivl_39", 0 0, L_00000157494119f0;  1 drivers
v00000157493421f0_0 .net *"_ivl_5", 0 0, L_00000157494104b0;  1 drivers
v0000015749342b50_0 .net *"_ivl_6", 0 0, L_0000015749411770;  1 drivers
v0000015749342e70_0 .net *"_ivl_8", 32 0, L_0000015749410550;  1 drivers
v0000015749343cd0_0 .net/s "a_in", 31 0, v00000157493547b0_0;  1 drivers
L_000001574937cbf8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749342290_0 .net/s "b_in", 31 0, L_000001574937cbf8;  1 drivers
v0000015749343eb0_0 .net "overflow", 0 0, L_00000157493e8310;  1 drivers
v0000015749342ab0_0 .net "sub_n_add", 0 0, L_000001574937cc40;  1 drivers
v0000015749341b10_0 .net/s "sum_diff_out", 31 0, L_0000015749412ad0;  alias, 1 drivers
v0000015749341930_0 .net/s "temp_result_wide", 32 0, L_00000157494134d0;  1 drivers
L_00000157494104b0 .part v00000157493547b0_0, 31, 1;
L_0000015749411770 .concat [ 1 0 0 0], L_00000157494104b0;
L_0000015749410550 .concat [ 32 1 0 0], v00000157493547b0_0, L_0000015749411770;
L_00000157494105f0 .part L_000001574937cbf8, 31, 1;
L_000001574940f1f0 .concat [ 1 0 0 0], L_00000157494105f0;
L_0000015749411e50 .concat [ 32 1 0 0], L_000001574937cbf8, L_000001574940f1f0;
L_0000015749413570 .arith/sub 33, L_0000015749410550, L_0000015749411e50;
L_0000015749413d90 .part v00000157493547b0_0, 31, 1;
L_0000015749412e90 .concat [ 1 0 0 0], L_0000015749413d90;
L_0000015749411a90 .concat [ 32 1 0 0], v00000157493547b0_0, L_0000015749412e90;
L_0000015749412a30 .part L_000001574937cbf8, 31, 1;
L_0000015749413430 .concat [ 1 0 0 0], L_0000015749412a30;
L_0000015749412990 .concat [ 32 1 0 0], L_000001574937cbf8, L_0000015749413430;
L_00000157494136b0 .arith/sum 33, L_0000015749411a90, L_0000015749412990;
L_00000157494134d0 .functor MUXZ 33, L_00000157494136b0, L_0000015749413570, L_00000157493e8380, C4<>;
L_0000015749412ad0 .part L_00000157494134d0, 0, 32;
L_0000015749413610 .part L_00000157494134d0, 32, 1;
L_00000157494119f0 .part L_0000015749412ad0, 31, 1;
S_0000015749339180 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e910 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937c898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e8000 .functor XNOR 1, L_000001574940d030, L_000001574937c898, C4<0>, C4<0>;
L_00000157493e65c0 .functor AND 1, L_00000157493e8000, L_000001574940d170, C4<1>, C4<1>;
L_000001574937c8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6630 .functor XNOR 1, L_000001574940d030, L_000001574937c8e0, C4<0>, C4<0>;
L_00000157493e6e80 .functor NOT 1, L_000001574940d2b0, C4<0>, C4<0>, C4<0>;
L_00000157493e66a0 .functor AND 1, L_00000157493e6630, L_00000157493e6e80, C4<1>, C4<1>;
v0000015749343550_0 .net/s *"_ivl_0", 63 0, L_000001574940f0b0;  1 drivers
v0000015749341d90_0 .net/2u *"_ivl_16", 0 0, L_000001574937c898;  1 drivers
v0000015749342f10_0 .net *"_ivl_18", 0 0, L_00000157493e8000;  1 drivers
v00000157493419d0_0 .net/s *"_ivl_2", 63 0, L_000001574940dc10;  1 drivers
v0000015749343370_0 .net *"_ivl_21", 0 0, L_000001574940d170;  1 drivers
v0000015749343410_0 .net/2u *"_ivl_24", 0 0, L_000001574937c8e0;  1 drivers
v0000015749343e10_0 .net *"_ivl_26", 0 0, L_00000157493e6630;  1 drivers
v0000015749341c50_0 .net *"_ivl_29", 0 0, L_000001574940d2b0;  1 drivers
v0000015749341a70_0 .net *"_ivl_30", 0 0, L_00000157493e6e80;  1 drivers
v0000015749341cf0_0 .net *"_ivl_6", 63 0, L_000001574940cdb0;  1 drivers
v0000015749342650_0 .net *"_ivl_8", 55 0, L_000001574940cd10;  1 drivers
v00000157493434b0_0 .net/s "a_in", 31 0, L_000001574940ddf0;  1 drivers
v0000015749342510_0 .net/s "b_in", 31 0, L_000001574940f6f0;  1 drivers
v0000015749342fb0_0 .net "expected_sign", 0 0, L_000001574940d030;  1 drivers
v0000015749343ff0_0 .net "msb_of_product_full", 23 0, L_000001574940d0d0;  1 drivers
v0000015749341890_0 .net "overflow", 0 0, L_00000157493e65c0;  1 drivers
v00000157493435f0_0 .net/s "p_out", 31 0, L_000001574940cef0;  alias, 1 drivers
v00000157493439b0_0 .net/s "product_full", 63 0, L_000001574940dd50;  1 drivers
v0000015749341ed0_0 .net "underflow_q", 0 0, L_00000157493e66a0;  1 drivers
L_000001574940f0b0 .extend/s 64, L_000001574940ddf0;
L_000001574940dc10 .extend/s 64, L_000001574940f6f0;
L_000001574940dd50 .arith/mult 64, L_000001574940f0b0, L_000001574940dc10;
L_000001574940cd10 .part L_000001574940dd50, 8, 56;
L_000001574940cdb0 .extend/s 64, L_000001574940cd10;
L_000001574940cef0 .part L_000001574940cdb0, 0, 32;
L_000001574940d030 .part L_000001574940cef0, 31, 1;
L_000001574940d0d0 .part L_000001574940dd50, 40, 24;
L_000001574940d170 .reduce/or L_000001574940d0d0;
L_000001574940d2b0 .reduce/and L_000001574940d0d0;
S_0000015749339e00 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937ce80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937ce38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000015749437f00 .functor XNOR 1, L_000001574937ce80, L_000001574937ce38, C4<0>, C4<0>;
L_0000015749437f70 .functor XOR 1, L_0000015749414010, L_00000157494140b0, C4<0>, C4<0>;
v0000015749342bf0_0 .net/2u *"_ivl_0", 0 0, L_000001574937ce38;  1 drivers
v0000015749343050_0 .net *"_ivl_11", 0 0, L_00000157494122b0;  1 drivers
v00000157493430f0_0 .net *"_ivl_12", 0 0, L_00000157494123f0;  1 drivers
v0000015749343870_0 .net *"_ivl_14", 32 0, L_0000015749413930;  1 drivers
v0000015749342c90_0 .net *"_ivl_16", 32 0, L_00000157494125d0;  1 drivers
v0000015749343190_0 .net *"_ivl_19", 0 0, L_00000157494132f0;  1 drivers
v0000015749343230_0 .net *"_ivl_2", 0 0, L_0000015749437f00;  1 drivers
v00000157493420b0_0 .net *"_ivl_20", 0 0, L_0000015749412df0;  1 drivers
v0000015749342010_0 .net *"_ivl_22", 32 0, L_00000157494139d0;  1 drivers
v0000015749342330_0 .net *"_ivl_25", 0 0, L_0000015749413b10;  1 drivers
v0000015749341bb0_0 .net *"_ivl_26", 0 0, L_0000015749413bb0;  1 drivers
v0000015749343690_0 .net *"_ivl_28", 32 0, L_0000015749412f30;  1 drivers
v0000015749342150_0 .net *"_ivl_30", 32 0, L_0000015749412670;  1 drivers
v0000015749343730_0 .net *"_ivl_37", 0 0, L_0000015749414010;  1 drivers
v00000157493437d0_0 .net *"_ivl_39", 0 0, L_00000157494140b0;  1 drivers
v00000157493423d0_0 .net *"_ivl_5", 0 0, L_0000015749413390;  1 drivers
v0000015749343a50_0 .net *"_ivl_6", 0 0, L_0000015749412d50;  1 drivers
v0000015749343af0_0 .net *"_ivl_8", 32 0, L_0000015749413890;  1 drivers
v00000157493425b0_0 .net/s "a_in", 31 0, v00000157493552f0_0;  1 drivers
v00000157493426f0_0 .net/s "b_in", 31 0, v0000015749355610_0;  1 drivers
v0000015749342790_0 .net "overflow", 0 0, L_0000015749437f70;  1 drivers
v0000015749342830_0 .net "sub_n_add", 0 0, L_000001574937ce80;  1 drivers
v0000015749342970_0 .net/s "sum_diff_out", 31 0, L_0000015749412fd0;  alias, 1 drivers
v0000015749343b90_0 .net/s "temp_result_wide", 32 0, L_0000015749413f70;  1 drivers
L_0000015749413390 .part v00000157493552f0_0, 31, 1;
L_0000015749412d50 .concat [ 1 0 0 0], L_0000015749413390;
L_0000015749413890 .concat [ 32 1 0 0], v00000157493552f0_0, L_0000015749412d50;
L_00000157494122b0 .part v0000015749355610_0, 31, 1;
L_00000157494123f0 .concat [ 1 0 0 0], L_00000157494122b0;
L_0000015749413930 .concat [ 32 1 0 0], v0000015749355610_0, L_00000157494123f0;
L_00000157494125d0 .arith/sub 33, L_0000015749413890, L_0000015749413930;
L_00000157494132f0 .part v00000157493552f0_0, 31, 1;
L_0000015749412df0 .concat [ 1 0 0 0], L_00000157494132f0;
L_00000157494139d0 .concat [ 32 1 0 0], v00000157493552f0_0, L_0000015749412df0;
L_0000015749413b10 .part v0000015749355610_0, 31, 1;
L_0000015749413bb0 .concat [ 1 0 0 0], L_0000015749413b10;
L_0000015749412f30 .concat [ 32 1 0 0], v0000015749355610_0, L_0000015749413bb0;
L_0000015749412670 .arith/sum 33, L_00000157494139d0, L_0000015749412f30;
L_0000015749413f70 .functor MUXZ 33, L_0000015749412670, L_00000157494125d0, L_0000015749437f00, C4<>;
L_0000015749412fd0 .part L_0000015749413f70, 0, 32;
L_0000015749414010 .part L_0000015749413f70, 32, 1;
L_00000157494140b0 .part L_0000015749412fd0, 31, 1;
S_0000015749338cd0 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e550 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937cc88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e85b0 .functor XNOR 1, L_0000015749411ef0, L_000001574937cc88, C4<0>, C4<0>;
L_00000157493e8620 .functor AND 1, L_00000157493e85b0, L_0000015749413cf0, C4<1>, C4<1>;
L_000001574937ccd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e8700 .functor XNOR 1, L_0000015749411ef0, L_000001574937ccd0, C4<0>, C4<0>;
L_00000157493e8770 .functor NOT 1, L_0000015749412490, C4<0>, C4<0>, C4<0>;
L_00000157493e8150 .functor AND 1, L_00000157493e8700, L_00000157493e8770, C4<1>, C4<1>;
v0000015749342a10_0 .net/s *"_ivl_0", 63 0, L_0000015749411c70;  1 drivers
v0000015749342d30_0 .net/2u *"_ivl_16", 0 0, L_000001574937cc88;  1 drivers
v0000015749342dd0_0 .net *"_ivl_18", 0 0, L_00000157493e85b0;  1 drivers
v00000157493449f0_0 .net/s *"_ivl_2", 63 0, L_0000015749411b30;  1 drivers
v00000157493467f0_0 .net *"_ivl_21", 0 0, L_0000015749413cf0;  1 drivers
v0000015749344270_0 .net/2u *"_ivl_24", 0 0, L_000001574937ccd0;  1 drivers
v0000015749345490_0 .net *"_ivl_26", 0 0, L_00000157493e8700;  1 drivers
v0000015749345030_0 .net *"_ivl_29", 0 0, L_0000015749412490;  1 drivers
v0000015749344d10_0 .net *"_ivl_30", 0 0, L_00000157493e8770;  1 drivers
v0000015749344590_0 .net *"_ivl_6", 63 0, L_0000015749413070;  1 drivers
v00000157493457b0_0 .net *"_ivl_8", 55 0, L_0000015749411d10;  1 drivers
v0000015749345210_0 .net/s "a_in", 31 0, v0000015749353a90_0;  1 drivers
v0000015749345530_0 .net/s "b_in", 31 0, v0000015749353a90_0;  alias, 1 drivers
v0000015749345f30_0 .net "expected_sign", 0 0, L_0000015749411ef0;  1 drivers
v0000015749345e90_0 .net "msb_of_product_full", 23 0, L_00000157494127b0;  1 drivers
v00000157493450d0_0 .net "overflow", 0 0, L_00000157493e8620;  1 drivers
v0000015749345df0_0 .net/s "p_out", 31 0, L_00000157494120d0;  alias, 1 drivers
v0000015749346390_0 .net/s "product_full", 63 0, L_0000015749411bd0;  1 drivers
v0000015749344b30_0 .net "underflow_q", 0 0, L_00000157493e8150;  1 drivers
L_0000015749411c70 .extend/s 64, v0000015749353a90_0;
L_0000015749411b30 .extend/s 64, v0000015749353a90_0;
L_0000015749411bd0 .arith/mult 64, L_0000015749411c70, L_0000015749411b30;
L_0000015749411d10 .part L_0000015749411bd0, 8, 56;
L_0000015749413070 .extend/s 64, L_0000015749411d10;
L_00000157494120d0 .part L_0000015749413070, 0, 32;
L_0000015749411ef0 .part L_00000157494120d0, 31, 1;
L_00000157494127b0 .part L_0000015749411bd0, 40, 24;
L_0000015749413cf0 .reduce/or L_00000157494127b0;
L_0000015749412490 .reduce/and L_00000157494127b0;
S_0000015749338370 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e7d0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937c928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e6a20 .functor XNOR 1, L_0000015749410e10, L_000001574937c928, C4<0>, C4<0>;
L_00000157493e6b70 .functor AND 1, L_00000157493e6a20, L_0000015749410a50, C4<1>, C4<1>;
L_000001574937c970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e84d0 .functor XNOR 1, L_0000015749410e10, L_000001574937c970, C4<0>, C4<0>;
L_00000157493e8230 .functor NOT 1, L_0000015749410230, C4<0>, C4<0>, C4<0>;
L_00000157493e82a0 .functor AND 1, L_00000157493e84d0, L_00000157493e8230, C4<1>, C4<1>;
v0000015749344db0_0 .net/s *"_ivl_0", 63 0, L_0000015749410d70;  1 drivers
v0000015749346430_0 .net/2u *"_ivl_16", 0 0, L_000001574937c928;  1 drivers
v0000015749346750_0 .net *"_ivl_18", 0 0, L_00000157493e6a20;  1 drivers
v0000015749345fd0_0 .net/s *"_ivl_2", 63 0, L_000001574940f510;  1 drivers
v0000015749346110_0 .net *"_ivl_21", 0 0, L_0000015749410a50;  1 drivers
v00000157493444f0_0 .net/2u *"_ivl_24", 0 0, L_000001574937c970;  1 drivers
v0000015749344f90_0 .net *"_ivl_26", 0 0, L_00000157493e84d0;  1 drivers
v0000015749344c70_0 .net *"_ivl_29", 0 0, L_0000015749410230;  1 drivers
v00000157493462f0_0 .net *"_ivl_30", 0 0, L_00000157493e8230;  1 drivers
v00000157493464d0_0 .net *"_ivl_6", 63 0, L_000001574940fa10;  1 drivers
v0000015749344090_0 .net *"_ivl_8", 55 0, L_0000015749411090;  1 drivers
v0000015749344630_0 .net/s "a_in", 31 0, L_0000015749410af0;  1 drivers
L_000001574937c9b8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749345350_0 .net/s "b_in", 31 0, L_000001574937c9b8;  1 drivers
v00000157493458f0_0 .net "expected_sign", 0 0, L_0000015749410e10;  1 drivers
v0000015749345b70_0 .net "msb_of_product_full", 23 0, L_0000015749410190;  1 drivers
v0000015749345d50_0 .net "overflow", 0 0, L_00000157493e6b70;  1 drivers
v0000015749346610_0 .net/s "p_out", 31 0, L_0000015749410690;  alias, 1 drivers
v0000015749345850_0 .net/s "product_full", 63 0, L_000001574940f330;  1 drivers
v0000015749346570_0 .net "underflow_q", 0 0, L_00000157493e82a0;  1 drivers
L_0000015749410d70 .extend/s 64, L_0000015749410af0;
L_000001574940f510 .extend/s 64, L_000001574937c9b8;
L_000001574940f330 .arith/mult 64, L_0000015749410d70, L_000001574940f510;
L_0000015749411090 .part L_000001574940f330, 8, 56;
L_000001574940fa10 .extend/s 64, L_0000015749411090;
L_0000015749410690 .part L_000001574940fa10, 0, 32;
L_0000015749410e10 .part L_0000015749410690, 31, 1;
L_0000015749410190 .part L_000001574940f330, 40, 24;
L_0000015749410a50 .reduce/or L_0000015749410190;
L_0000015749410230 .reduce/and L_0000015749410190;
S_0000015749338500 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922ec50 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937cd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000157493e81c0 .functor XNOR 1, L_0000015749413c50, L_000001574937cd18, C4<0>, C4<0>;
L_00000157493e83f0 .functor AND 1, L_00000157493e81c0, L_00000157494137f0, C4<1>, C4<1>;
L_000001574937cd60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e8460 .functor XNOR 1, L_0000015749413c50, L_000001574937cd60, C4<0>, C4<0>;
L_0000015749437e90 .functor NOT 1, L_0000015749412710, C4<0>, C4<0>, C4<0>;
L_0000015749438bb0 .functor AND 1, L_00000157493e8460, L_0000015749437e90, C4<1>, C4<1>;
v0000015749346070_0 .net/s *"_ivl_0", 63 0, L_0000015749411db0;  1 drivers
v0000015749344a90_0 .net/2u *"_ivl_16", 0 0, L_000001574937cd18;  1 drivers
v0000015749344bd0_0 .net *"_ivl_18", 0 0, L_00000157493e81c0;  1 drivers
v0000015749344310_0 .net/s *"_ivl_2", 63 0, L_0000015749412b70;  1 drivers
v0000015749344130_0 .net *"_ivl_21", 0 0, L_00000157494137f0;  1 drivers
v00000157493441d0_0 .net/2u *"_ivl_24", 0 0, L_000001574937cd60;  1 drivers
v00000157493446d0_0 .net *"_ivl_26", 0 0, L_00000157493e8460;  1 drivers
v0000015749345170_0 .net *"_ivl_29", 0 0, L_0000015749412710;  1 drivers
v0000015749345710_0 .net *"_ivl_30", 0 0, L_0000015749437e90;  1 drivers
v00000157493466b0_0 .net *"_ivl_6", 63 0, L_0000015749413750;  1 drivers
v0000015749345cb0_0 .net *"_ivl_8", 55 0, L_0000015749413110;  1 drivers
v00000157493443b0_0 .net/s "a_in", 31 0, v0000015749355430_0;  1 drivers
v00000157493461b0_0 .net/s "b_in", 31 0, v0000015749355430_0;  alias, 1 drivers
v0000015749345670_0 .net "expected_sign", 0 0, L_0000015749413c50;  1 drivers
v0000015749344770_0 .net "msb_of_product_full", 23 0, L_0000015749413a70;  1 drivers
v0000015749346250_0 .net "overflow", 0 0, L_00000157493e83f0;  1 drivers
v0000015749344450_0 .net/s "p_out", 31 0, L_0000015749413250;  alias, 1 drivers
v0000015749345c10_0 .net/s "product_full", 63 0, L_00000157494128f0;  1 drivers
v0000015749344810_0 .net "underflow_q", 0 0, L_0000015749438bb0;  1 drivers
L_0000015749411db0 .extend/s 64, v0000015749355430_0;
L_0000015749412b70 .extend/s 64, v0000015749355430_0;
L_00000157494128f0 .arith/mult 64, L_0000015749411db0, L_0000015749412b70;
L_0000015749413110 .part L_00000157494128f0, 8, 56;
L_0000015749413750 .extend/s 64, L_0000015749413110;
L_0000015749413250 .part L_0000015749413750, 0, 32;
L_0000015749413c50 .part L_0000015749413250, 31, 1;
L_0000015749413a70 .part L_00000157494128f0, 40, 24;
L_00000157494137f0 .reduce/or L_0000015749413a70;
L_0000015749412710 .reduce/and L_0000015749413a70;
S_0000015749338e60 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937ca90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937ca00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e87e0 .functor XNOR 1, L_000001574937ca90, L_000001574937ca00, C4<0>, C4<0>;
L_00000157493e8540 .functor XOR 1, L_000001574940fb50, L_000001574940f970, C4<0>, C4<0>;
v00000157493448b0_0 .net/2u *"_ivl_0", 0 0, L_000001574937ca00;  1 drivers
v00000157493452b0_0 .net *"_ivl_11", 0 0, L_0000015749411450;  1 drivers
v0000015749344950_0 .net *"_ivl_12", 0 0, L_000001574940fbf0;  1 drivers
v0000015749344e50_0 .net *"_ivl_14", 32 0, L_0000015749411810;  1 drivers
v0000015749344ef0_0 .net *"_ivl_16", 32 0, L_000001574940fd30;  1 drivers
v00000157493453f0_0 .net *"_ivl_19", 0 0, L_0000015749410910;  1 drivers
v00000157493455d0_0 .net *"_ivl_2", 0 0, L_00000157493e87e0;  1 drivers
v0000015749345ad0_0 .net *"_ivl_20", 0 0, L_00000157494111d0;  1 drivers
v0000015749345990_0 .net *"_ivl_22", 32 0, L_0000015749410870;  1 drivers
v0000015749345a30_0 .net *"_ivl_25", 0 0, L_0000015749410c30;  1 drivers
v0000015749348f50_0 .net *"_ivl_26", 0 0, L_000001574940f470;  1 drivers
v00000157493489b0_0 .net *"_ivl_28", 32 0, L_0000015749410cd0;  1 drivers
v0000015749347830_0 .net *"_ivl_30", 32 0, L_0000015749411130;  1 drivers
v0000015749346bb0_0 .net *"_ivl_37", 0 0, L_000001574940fb50;  1 drivers
v0000015749346d90_0 .net *"_ivl_39", 0 0, L_000001574940f970;  1 drivers
v0000015749347fb0_0 .net *"_ivl_5", 0 0, L_00000157494107d0;  1 drivers
v0000015749347a10_0 .net *"_ivl_6", 0 0, L_0000015749410ff0;  1 drivers
v0000015749347f10_0 .net *"_ivl_8", 32 0, L_0000015749410eb0;  1 drivers
v0000015749346e30_0 .net/s "a_in", 31 0, L_000001574940f790;  1 drivers
L_000001574937ca48 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000015749346a70_0 .net/s "b_in", 31 0, L_000001574937ca48;  1 drivers
v00000157493485f0_0 .net "overflow", 0 0, L_00000157493e8540;  1 drivers
v0000015749346ed0_0 .net "sub_n_add", 0 0, L_000001574937ca90;  1 drivers
v0000015749348b90_0 .net/s "sum_diff_out", 31 0, L_000001574940f3d0;  alias, 1 drivers
v0000015749347330_0 .net/s "temp_result_wide", 32 0, L_00000157494100f0;  1 drivers
L_00000157494107d0 .part L_000001574940f790, 31, 1;
L_0000015749410ff0 .concat [ 1 0 0 0], L_00000157494107d0;
L_0000015749410eb0 .concat [ 32 1 0 0], L_000001574940f790, L_0000015749410ff0;
L_0000015749411450 .part L_000001574937ca48, 31, 1;
L_000001574940fbf0 .concat [ 1 0 0 0], L_0000015749411450;
L_0000015749411810 .concat [ 32 1 0 0], L_000001574937ca48, L_000001574940fbf0;
L_000001574940fd30 .arith/sub 33, L_0000015749410eb0, L_0000015749411810;
L_0000015749410910 .part L_000001574940f790, 31, 1;
L_00000157494111d0 .concat [ 1 0 0 0], L_0000015749410910;
L_0000015749410870 .concat [ 32 1 0 0], L_000001574940f790, L_00000157494111d0;
L_0000015749410c30 .part L_000001574937ca48, 31, 1;
L_000001574940f470 .concat [ 1 0 0 0], L_0000015749410c30;
L_0000015749410cd0 .concat [ 32 1 0 0], L_000001574937ca48, L_000001574940f470;
L_0000015749411130 .arith/sum 33, L_0000015749410870, L_0000015749410cd0;
L_00000157494100f0 .functor MUXZ 33, L_0000015749411130, L_000001574940fd30, L_00000157493e87e0, C4<>;
L_000001574940f3d0 .part L_00000157494100f0, 0, 32;
L_000001574940fb50 .part L_00000157494100f0, 32, 1;
L_000001574940f970 .part L_000001574940f3d0, 31, 1;
S_0000015749338ff0 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937cf10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937cec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157494378e0 .functor XNOR 1, L_000001574937cf10, L_000001574937cec8, C4<0>, C4<0>;
L_0000015749438670 .functor XOR 1, L_00000157494141f0, L_00000157494146f0, C4<0>, C4<0>;
v0000015749347d30_0 .net/2u *"_ivl_0", 0 0, L_000001574937cec8;  1 drivers
v0000015749347970_0 .net *"_ivl_11", 0 0, L_0000015749416590;  1 drivers
v0000015749348550_0 .net *"_ivl_12", 0 0, L_0000015749415690;  1 drivers
v0000015749348ff0_0 .net *"_ivl_14", 32 0, L_0000015749414290;  1 drivers
v0000015749347650_0 .net *"_ivl_16", 32 0, L_0000015749415230;  1 drivers
v0000015749346cf0_0 .net *"_ivl_19", 0 0, L_0000015749415af0;  1 drivers
v0000015749347790_0 .net *"_ivl_2", 0 0, L_00000157494378e0;  1 drivers
v0000015749347470_0 .net *"_ivl_20", 0 0, L_0000015749416770;  1 drivers
v00000157493487d0_0 .net *"_ivl_22", 32 0, L_0000015749415730;  1 drivers
v00000157493478d0_0 .net *"_ivl_25", 0 0, L_0000015749415c30;  1 drivers
v0000015749348050_0 .net *"_ivl_26", 0 0, L_0000015749415eb0;  1 drivers
v00000157493475b0_0 .net *"_ivl_28", 32 0, L_0000015749414b50;  1 drivers
v00000157493482d0_0 .net *"_ivl_30", 32 0, L_0000015749415410;  1 drivers
v00000157493476f0_0 .net *"_ivl_37", 0 0, L_00000157494141f0;  1 drivers
v0000015749348690_0 .net *"_ivl_39", 0 0, L_00000157494146f0;  1 drivers
v0000015749348e10_0 .net *"_ivl_5", 0 0, L_0000015749414150;  1 drivers
v00000157493471f0_0 .net *"_ivl_6", 0 0, L_0000015749414d30;  1 drivers
v0000015749348c30_0 .net *"_ivl_8", 32 0, L_0000015749415a50;  1 drivers
v0000015749346890_0 .net/s "a_in", 31 0, v0000015749355890_0;  1 drivers
v00000157493480f0_0 .net/s "b_in", 31 0, v00000157493540d0_0;  1 drivers
v0000015749346930_0 .net "overflow", 0 0, L_0000015749438670;  1 drivers
v00000157493470b0_0 .net "sub_n_add", 0 0, L_000001574937cf10;  1 drivers
v0000015749348190_0 .net/s "sum_diff_out", 31 0, L_0000015749415910;  alias, 1 drivers
v0000015749348230_0 .net/s "temp_result_wide", 32 0, L_00000157494152d0;  1 drivers
L_0000015749414150 .part v0000015749355890_0, 31, 1;
L_0000015749414d30 .concat [ 1 0 0 0], L_0000015749414150;
L_0000015749415a50 .concat [ 32 1 0 0], v0000015749355890_0, L_0000015749414d30;
L_0000015749416590 .part v00000157493540d0_0, 31, 1;
L_0000015749415690 .concat [ 1 0 0 0], L_0000015749416590;
L_0000015749414290 .concat [ 32 1 0 0], v00000157493540d0_0, L_0000015749415690;
L_0000015749415230 .arith/sub 33, L_0000015749415a50, L_0000015749414290;
L_0000015749415af0 .part v0000015749355890_0, 31, 1;
L_0000015749416770 .concat [ 1 0 0 0], L_0000015749415af0;
L_0000015749415730 .concat [ 32 1 0 0], v0000015749355890_0, L_0000015749416770;
L_0000015749415c30 .part v00000157493540d0_0, 31, 1;
L_0000015749415eb0 .concat [ 1 0 0 0], L_0000015749415c30;
L_0000015749414b50 .concat [ 32 1 0 0], v00000157493540d0_0, L_0000015749415eb0;
L_0000015749415410 .arith/sum 33, L_0000015749415730, L_0000015749414b50;
L_00000157494152d0 .functor MUXZ 33, L_0000015749415410, L_0000015749415230, L_00000157494378e0, C4<>;
L_0000015749415910 .part L_00000157494152d0, 0, 32;
L_00000157494141f0 .part L_00000157494152d0, 32, 1;
L_00000157494146f0 .part L_0000015749415910, 31, 1;
S_0000015749338050 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922ed90 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937cda8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000015749438910 .functor XNOR 1, L_0000015749412350, L_000001574937cda8, C4<0>, C4<0>;
L_0000015749438440 .functor AND 1, L_0000015749438910, L_0000015749413e30, C4<1>, C4<1>;
L_000001574937cdf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000015749437b80 .functor XNOR 1, L_0000015749412350, L_000001574937cdf0, C4<0>, C4<0>;
L_0000015749438980 .functor NOT 1, L_00000157494131b0, C4<0>, C4<0>, C4<0>;
L_0000015749439010 .functor AND 1, L_0000015749437b80, L_0000015749438980, C4<1>, C4<1>;
v0000015749346f70_0 .net/s *"_ivl_0", 63 0, L_0000015749411f90;  1 drivers
v0000015749348370_0 .net/2u *"_ivl_16", 0 0, L_000001574937cda8;  1 drivers
v0000015749347ab0_0 .net *"_ivl_18", 0 0, L_0000015749438910;  1 drivers
v0000015749347010_0 .net/s *"_ivl_2", 63 0, L_0000015749412c10;  1 drivers
v0000015749348410_0 .net *"_ivl_21", 0 0, L_0000015749413e30;  1 drivers
v0000015749347dd0_0 .net/2u *"_ivl_24", 0 0, L_000001574937cdf0;  1 drivers
v0000015749347150_0 .net *"_ivl_26", 0 0, L_0000015749437b80;  1 drivers
v0000015749347b50_0 .net *"_ivl_29", 0 0, L_00000157494131b0;  1 drivers
v0000015749347290_0 .net *"_ivl_30", 0 0, L_0000015749438980;  1 drivers
v0000015749348cd0_0 .net *"_ivl_6", 63 0, L_0000015749412210;  1 drivers
v0000015749348730_0 .net *"_ivl_8", 55 0, L_0000015749413ed0;  1 drivers
v0000015749348d70_0 .net/s "a_in", 31 0, v0000015749355e30_0;  1 drivers
v0000015749348870_0 .net/s "b_in", 31 0, v0000015749355e30_0;  alias, 1 drivers
v00000157493473d0_0 .net "expected_sign", 0 0, L_0000015749412350;  1 drivers
v0000015749348910_0 .net "msb_of_product_full", 23 0, L_0000015749412530;  1 drivers
v0000015749347c90_0 .net "overflow", 0 0, L_0000015749438440;  1 drivers
v0000015749348eb0_0 .net/s "p_out", 31 0, L_0000015749412cb0;  alias, 1 drivers
v00000157493484b0_0 .net/s "product_full", 63 0, L_0000015749412170;  1 drivers
v0000015749347bf0_0 .net "underflow_q", 0 0, L_0000015749439010;  1 drivers
L_0000015749411f90 .extend/s 64, v0000015749355e30_0;
L_0000015749412c10 .extend/s 64, v0000015749355e30_0;
L_0000015749412170 .arith/mult 64, L_0000015749411f90, L_0000015749412c10;
L_0000015749413ed0 .part L_0000015749412170, 8, 56;
L_0000015749412210 .extend/s 64, L_0000015749413ed0;
L_0000015749412cb0 .part L_0000015749412210, 0, 32;
L_0000015749412350 .part L_0000015749412cb0, 31, 1;
L_0000015749412530 .part L_0000015749412170, 40, 24;
L_0000015749413e30 .reduce/or L_0000015749412530;
L_00000157494131b0 .reduce/and L_0000015749412530;
S_000001574934a840 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_0000015749339630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937cb68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937cad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e8690 .functor XNOR 1, L_000001574937cb68, L_000001574937cad8, C4<0>, C4<0>;
L_00000157493e8850 .functor XOR 1, L_0000015749411950, L_0000015749410370, C4<0>, C4<0>;
v0000015749348a50_0 .net/2u *"_ivl_0", 0 0, L_000001574937cad8;  1 drivers
v0000015749346c50_0 .net *"_ivl_11", 0 0, L_000001574940fdd0;  1 drivers
v00000157493469d0_0 .net *"_ivl_12", 0 0, L_000001574940f5b0;  1 drivers
v0000015749348af0_0 .net *"_ivl_14", 32 0, L_0000015749411270;  1 drivers
v0000015749346b10_0 .net *"_ivl_16", 32 0, L_000001574940f830;  1 drivers
v0000015749347510_0 .net *"_ivl_19", 0 0, L_000001574940f8d0;  1 drivers
v0000015749347e70_0 .net *"_ivl_2", 0 0, L_00000157493e8690;  1 drivers
v0000015749349e50_0 .net *"_ivl_20", 0 0, L_0000015749411310;  1 drivers
v0000015749349ef0_0 .net *"_ivl_22", 32 0, L_000001574940fe70;  1 drivers
v00000157493499f0_0 .net *"_ivl_25", 0 0, L_000001574940ff10;  1 drivers
v0000015749349b30_0 .net *"_ivl_26", 0 0, L_000001574940ffb0;  1 drivers
v0000015749349590_0 .net *"_ivl_28", 32 0, L_0000015749410050;  1 drivers
v0000015749349a90_0 .net *"_ivl_30", 32 0, L_0000015749410f50;  1 drivers
v0000015749349bd0_0 .net *"_ivl_37", 0 0, L_0000015749411950;  1 drivers
v00000157493494f0_0 .net *"_ivl_39", 0 0, L_0000015749410370;  1 drivers
v0000015749349770_0 .net *"_ivl_5", 0 0, L_00000157494114f0;  1 drivers
v00000157493498b0_0 .net *"_ivl_6", 0 0, L_000001574940fc90;  1 drivers
v0000015749349950_0 .net *"_ivl_8", 32 0, L_00000157494118b0;  1 drivers
v0000015749349090_0 .net/s "a_in", 31 0, L_00000157494116d0;  1 drivers
L_000001574937cb20 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000015749349630_0 .net/s "b_in", 31 0, L_000001574937cb20;  1 drivers
v00000157493491d0_0 .net "overflow", 0 0, L_00000157493e8850;  1 drivers
v0000015749349c70_0 .net "sub_n_add", 0 0, L_000001574937cb68;  1 drivers
v0000015749349130_0 .net/s "sum_diff_out", 31 0, L_00000157494113b0;  alias, 1 drivers
v00000157493496d0_0 .net/s "temp_result_wide", 32 0, L_00000157494102d0;  1 drivers
L_00000157494114f0 .part L_00000157494116d0, 31, 1;
L_000001574940fc90 .concat [ 1 0 0 0], L_00000157494114f0;
L_00000157494118b0 .concat [ 32 1 0 0], L_00000157494116d0, L_000001574940fc90;
L_000001574940fdd0 .part L_000001574937cb20, 31, 1;
L_000001574940f5b0 .concat [ 1 0 0 0], L_000001574940fdd0;
L_0000015749411270 .concat [ 32 1 0 0], L_000001574937cb20, L_000001574940f5b0;
L_000001574940f830 .arith/sub 33, L_00000157494118b0, L_0000015749411270;
L_000001574940f8d0 .part L_00000157494116d0, 31, 1;
L_0000015749411310 .concat [ 1 0 0 0], L_000001574940f8d0;
L_000001574940fe70 .concat [ 32 1 0 0], L_00000157494116d0, L_0000015749411310;
L_000001574940ff10 .part L_000001574937cb20, 31, 1;
L_000001574940ffb0 .concat [ 1 0 0 0], L_000001574940ff10;
L_0000015749410050 .concat [ 32 1 0 0], L_000001574937cb20, L_000001574940ffb0;
L_0000015749410f50 .arith/sum 33, L_000001574940fe70, L_0000015749410050;
L_00000157494102d0 .functor MUXZ 33, L_0000015749410f50, L_000001574940f830, L_00000157493e8690, C4<>;
L_00000157494113b0 .part L_00000157494102d0, 0, 32;
L_0000015749411950 .part L_00000157494102d0, 32, 1;
L_0000015749410370 .part L_00000157494113b0, 31, 1;
S_000001574934be20 .scope module, "func_val" "func" 8 291, 11 1 0, S_0000015749006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000157492ae960 .param/l "COMP_1" 1 11 45, C4<010>;
P_00000157492ae998 .param/l "COMP_2" 1 11 46, C4<011>;
P_00000157492ae9d0 .param/l "COMP_3" 1 11 47, C4<100>;
P_00000157492aea08 .param/l "DONE" 1 11 48, C4<101>;
P_00000157492aea40 .param/l "IDLE" 1 11 43, C4<000>;
P_00000157492aea78 .param/l "INIT" 1 11 44, C4<001>;
P_00000157492aeab0 .param/l "MINUS_FIVE" 1 11 51, C4<11111111111111111111101100000000>;
P_00000157492aeae8 .param/l "MINUS_TWO" 1 11 52, C4<11111111111111111111111000000000>;
P_00000157492aeb20 .param/l "PLUS_FIVE" 1 11 53, C4<00000000000000000000010100000000>;
P_00000157492aeb58 .param/l "PLUS_TWO" 1 11 54, C4<00000000000000000000001000000000>;
v000001574934d4b0_0 .net *"_ivl_1", 0 0, L_0000015749372b10;  1 drivers
v000001574934ed10_0 .net *"_ivl_13", 0 0, L_0000015749371e90;  1 drivers
v00000157493507f0_0 .net *"_ivl_14", 15 0, L_0000015749371670;  1 drivers
v000001574934f8f0_0 .net *"_ivl_2", 15 0, L_00000157493715d0;  1 drivers
v000001574934ffd0_0 .net *"_ivl_21", 0 0, L_00000157493731f0;  1 drivers
v00000157493504d0_0 .net *"_ivl_22", 15 0, L_0000015749374730;  1 drivers
v0000015749350110_0 .net *"_ivl_31", 0 0, L_0000015749374f50;  1 drivers
v000001574934edb0_0 .net *"_ivl_32", 15 0, L_0000015749374c30;  1 drivers
v000001574934f710_0 .net *"_ivl_7", 0 0, L_0000015749372750;  1 drivers
v00000157493501b0_0 .net *"_ivl_8", 15 0, L_0000015749372bb0;  1 drivers
v000001574934ebd0_0 .net/s "a_in", 15 0, v000001574934f5d0_0;  alias, 1 drivers
v0000015749350c50_0 .var/s "a_in_buffer", 15 0;
v0000015749351010_0 .net/s "b_in", 15 0, v0000015749352370_0;  alias, 1 drivers
v000001574934e9f0_0 .var/s "b_in_buffer", 15 0;
v000001574934ec70_0 .net/s "c_in", 15 0, v0000015749352730_0;  alias, 1 drivers
v0000015749350430_0 .var/s "c_in_buffer", 15 0;
v0000015749350070_0 .net "clk", 0 0, v000001574936fb90_0;  alias, 1 drivers
v0000015749350250_0 .var "curr_state", 2 0;
v0000015749350f70_0 .net/s "d_in", 15 0, v0000015749351fb0_0;  alias, 1 drivers
v0000015749350d90_0 .var/s "d_in_buffer", 15 0;
v0000015749350890_0 .net/s "final_value", 31 0, L_0000015749366ef0;  1 drivers
v0000015749350570_0 .var "func_done", 0 0;
v000001574934ee50_0 .var "next_state", 2 0;
v000001574934ef90_0 .var "overflow", 0 0;
v000001574934f490_0 .net "rst_n", 0 0, v00000157493524b0_0;  alias, 1 drivers
v00000157493502f0_0 .net "start_func", 0 0, v00000157493534f0_0;  alias, 1 drivers
v000001574934f210_0 .net/s "term1", 31 0, L_0000015749375090;  1 drivers
v000001574934fb70_0 .net/s "term1_partial", 31 0, L_0000015749372a70;  1 drivers
v000001574934ea90_0 .var/s "term1_partial_reg", 31 0;
v00000157493506b0_0 .net/s "term1_plus_term2", 31 0, L_00000157493684d0;  1 drivers
v000001574934f0d0_0 .var/s "term1_plus_term2_reg", 31 0;
v0000015749350930_0 .var/s "term1_reg", 31 0;
v0000015749350bb0_0 .net/s "term2", 31 0, L_0000015749374050;  1 drivers
v000001574934f350_0 .net/s "term2_partial", 31 0, L_00000157493710d0;  1 drivers
v000001574934ff30_0 .var/s "term2_partial_reg", 31 0;
v0000015749350ed0_0 .var/s "term2_reg", 31 0;
v000001574934eb30_0 .net/s "term3", 31 0, L_0000015749375bd0;  1 drivers
v0000015749350610_0 .net/s "term3_partial", 31 0, L_0000015749372f70;  1 drivers
v000001574934e8b0_0 .var/s "term3_partial_reg", 31 0;
v000001574934f990_0 .net/s "term3_plus_term4", 31 0, L_0000015749368a70;  1 drivers
v000001574934f170_0 .var/s "term3_plus_term4_reg", 31 0;
v000001574934e950_0 .var/s "term3_reg", 31 0;
v00000157493509d0_0 .net/s "term4", 31 0, L_0000015749375770;  1 drivers
v0000015749350a70_0 .net/s "term4_partial", 31 0, L_00000157493751d0;  1 drivers
v000001574934eef0_0 .var/s "term4_partial_reg", 31 0;
v000001574934f7b0_0 .var/s "term4_reg", 31 0;
v0000015749350b10_0 .var/s "z_out", 31 0;
E_000001574922e5d0 .event anyedge, v0000015749350250_0, v0000015749317ea0_0;
L_0000015749372b10 .part v000001574934e9f0_0, 15, 1;
LS_00000157493715d0_0_0 .concat [ 1 1 1 1], L_0000015749372b10, L_0000015749372b10, L_0000015749372b10, L_0000015749372b10;
LS_00000157493715d0_0_4 .concat [ 1 1 1 1], L_0000015749372b10, L_0000015749372b10, L_0000015749372b10, L_0000015749372b10;
LS_00000157493715d0_0_8 .concat [ 1 1 1 1], L_0000015749372b10, L_0000015749372b10, L_0000015749372b10, L_0000015749372b10;
LS_00000157493715d0_0_12 .concat [ 1 1 1 1], L_0000015749372b10, L_0000015749372b10, L_0000015749372b10, L_0000015749372b10;
L_00000157493715d0 .concat [ 4 4 4 4], LS_00000157493715d0_0_0, LS_00000157493715d0_0_4, LS_00000157493715d0_0_8, LS_00000157493715d0_0_12;
L_00000157493717b0 .concat [ 16 16 0 0], v000001574934e9f0_0, L_00000157493715d0;
L_0000015749372750 .part v000001574934e9f0_0, 15, 1;
LS_0000015749372bb0_0_0 .concat [ 1 1 1 1], L_0000015749372750, L_0000015749372750, L_0000015749372750, L_0000015749372750;
LS_0000015749372bb0_0_4 .concat [ 1 1 1 1], L_0000015749372750, L_0000015749372750, L_0000015749372750, L_0000015749372750;
LS_0000015749372bb0_0_8 .concat [ 1 1 1 1], L_0000015749372750, L_0000015749372750, L_0000015749372750, L_0000015749372750;
LS_0000015749372bb0_0_12 .concat [ 1 1 1 1], L_0000015749372750, L_0000015749372750, L_0000015749372750, L_0000015749372750;
L_0000015749372bb0 .concat [ 4 4 4 4], LS_0000015749372bb0_0_0, LS_0000015749372bb0_0_4, LS_0000015749372bb0_0_8, LS_0000015749372bb0_0_12;
L_0000015749370b30 .concat [ 16 16 0 0], v000001574934e9f0_0, L_0000015749372bb0;
L_0000015749371e90 .part v0000015749350d90_0, 15, 1;
LS_0000015749371670_0_0 .concat [ 1 1 1 1], L_0000015749371e90, L_0000015749371e90, L_0000015749371e90, L_0000015749371e90;
LS_0000015749371670_0_4 .concat [ 1 1 1 1], L_0000015749371e90, L_0000015749371e90, L_0000015749371e90, L_0000015749371e90;
LS_0000015749371670_0_8 .concat [ 1 1 1 1], L_0000015749371e90, L_0000015749371e90, L_0000015749371e90, L_0000015749371e90;
LS_0000015749371670_0_12 .concat [ 1 1 1 1], L_0000015749371e90, L_0000015749371e90, L_0000015749371e90, L_0000015749371e90;
L_0000015749371670 .concat [ 4 4 4 4], LS_0000015749371670_0_0, LS_0000015749371670_0_4, LS_0000015749371670_0_8, LS_0000015749371670_0_12;
L_0000015749371f30 .concat [ 16 16 0 0], v0000015749350d90_0, L_0000015749371670;
L_00000157493731f0 .part v0000015749350430_0, 15, 1;
LS_0000015749374730_0_0 .concat [ 1 1 1 1], L_00000157493731f0, L_00000157493731f0, L_00000157493731f0, L_00000157493731f0;
LS_0000015749374730_0_4 .concat [ 1 1 1 1], L_00000157493731f0, L_00000157493731f0, L_00000157493731f0, L_00000157493731f0;
LS_0000015749374730_0_8 .concat [ 1 1 1 1], L_00000157493731f0, L_00000157493731f0, L_00000157493731f0, L_00000157493731f0;
LS_0000015749374730_0_12 .concat [ 1 1 1 1], L_00000157493731f0, L_00000157493731f0, L_00000157493731f0, L_00000157493731f0;
L_0000015749374730 .concat [ 4 4 4 4], LS_0000015749374730_0_0, LS_0000015749374730_0_4, LS_0000015749374730_0_8, LS_0000015749374730_0_12;
L_0000015749373790 .concat [ 16 16 0 0], v0000015749350430_0, L_0000015749374730;
L_0000015749374f50 .part v0000015749350c50_0, 15, 1;
LS_0000015749374c30_0_0 .concat [ 1 1 1 1], L_0000015749374f50, L_0000015749374f50, L_0000015749374f50, L_0000015749374f50;
LS_0000015749374c30_0_4 .concat [ 1 1 1 1], L_0000015749374f50, L_0000015749374f50, L_0000015749374f50, L_0000015749374f50;
LS_0000015749374c30_0_8 .concat [ 1 1 1 1], L_0000015749374f50, L_0000015749374f50, L_0000015749374f50, L_0000015749374f50;
LS_0000015749374c30_0_12 .concat [ 1 1 1 1], L_0000015749374f50, L_0000015749374f50, L_0000015749374f50, L_0000015749374f50;
L_0000015749374c30 .concat [ 4 4 4 4], LS_0000015749374c30_0_0, LS_0000015749374c30_0_4, LS_0000015749374c30_0_8, LS_0000015749374c30_0_12;
L_0000015749373fb0 .concat [ 16 16 0 0], v0000015749350c50_0, L_0000015749374c30;
S_000001574934b330 .scope module, "final_val" "fixed_32_add_sub" 11 276, 12 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937b218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6010 .functor XNOR 1, L_000001574937b260, L_000001574937b218, C4<0>, C4<0>;
L_00000157493e5ec0 .functor XOR 1, L_0000015749367710, L_0000015749367990, C4<0>, C4<0>;
v0000015749355750_0 .net/2u *"_ivl_0", 0 0, L_000001574937b218;  1 drivers
v0000015749354850_0 .net *"_ivl_11", 0 0, L_0000015749368070;  1 drivers
v00000157493548f0_0 .net *"_ivl_12", 0 0, L_0000015749367670;  1 drivers
v00000157493557f0_0 .net *"_ivl_14", 32 0, L_0000015749366f90;  1 drivers
v0000015749355930_0 .net *"_ivl_16", 32 0, L_0000015749366810;  1 drivers
v0000015749355a70_0 .net *"_ivl_19", 0 0, L_0000015749367030;  1 drivers
v0000015749355c50_0 .net *"_ivl_2", 0 0, L_00000157493e6010;  1 drivers
v0000015749353c70_0 .net *"_ivl_20", 0 0, L_0000015749368110;  1 drivers
v0000015749355b10_0 .net *"_ivl_22", 32 0, L_00000157493681b0;  1 drivers
v0000015749354990_0 .net *"_ivl_25", 0 0, L_00000157493686b0;  1 drivers
v0000015749354a30_0 .net *"_ivl_26", 0 0, L_00000157493668b0;  1 drivers
v00000157493542b0_0 .net *"_ivl_28", 32 0, L_00000157493678f0;  1 drivers
v0000015749353950_0 .net *"_ivl_30", 32 0, L_00000157493669f0;  1 drivers
v0000015749355bb0_0 .net *"_ivl_37", 0 0, L_0000015749367710;  1 drivers
v0000015749355cf0_0 .net *"_ivl_39", 0 0, L_0000015749367990;  1 drivers
v0000015749355d90_0 .net *"_ivl_5", 0 0, L_0000015749368570;  1 drivers
v0000015749354b70_0 .net *"_ivl_6", 0 0, L_0000015749366770;  1 drivers
v0000015749353db0_0 .net *"_ivl_8", 32 0, L_00000157493664f0;  1 drivers
v0000015749356010_0 .net/s "a_in", 31 0, v000001574934f0d0_0;  1 drivers
v0000015749354170_0 .net/s "b_in", 31 0, v000001574934f170_0;  1 drivers
v00000157493538b0_0 .net "overflow", 0 0, L_00000157493e5ec0;  1 drivers
v00000157493539f0_0 .net "sub_n_add", 0 0, L_000001574937b260;  1 drivers
v0000015749354350_0 .net/s "sum_diff_out", 31 0, L_0000015749366ef0;  alias, 1 drivers
v0000015749354c10_0 .net/s "temp_result_wide", 32 0, L_0000015749368610;  1 drivers
L_0000015749368570 .part v000001574934f0d0_0, 31, 1;
L_0000015749366770 .concat [ 1 0 0 0], L_0000015749368570;
L_00000157493664f0 .concat [ 32 1 0 0], v000001574934f0d0_0, L_0000015749366770;
L_0000015749368070 .part v000001574934f170_0, 31, 1;
L_0000015749367670 .concat [ 1 0 0 0], L_0000015749368070;
L_0000015749366f90 .concat [ 32 1 0 0], v000001574934f170_0, L_0000015749367670;
L_0000015749366810 .arith/sub 33, L_00000157493664f0, L_0000015749366f90;
L_0000015749367030 .part v000001574934f0d0_0, 31, 1;
L_0000015749368110 .concat [ 1 0 0 0], L_0000015749367030;
L_00000157493681b0 .concat [ 32 1 0 0], v000001574934f0d0_0, L_0000015749368110;
L_00000157493686b0 .part v000001574934f170_0, 31, 1;
L_00000157493668b0 .concat [ 1 0 0 0], L_00000157493686b0;
L_00000157493678f0 .concat [ 32 1 0 0], v000001574934f170_0, L_00000157493668b0;
L_00000157493669f0 .arith/sum 33, L_00000157493681b0, L_00000157493678f0;
L_0000015749368610 .functor MUXZ 33, L_00000157493669f0, L_0000015749366810, L_00000157493e6010, C4<>;
L_0000015749366ef0 .part L_0000015749368610, 0, 32;
L_0000015749367710 .part L_0000015749368610, 32, 1;
L_0000015749367990 .part L_0000015749366ef0, 31, 1;
S_000001574934bb00 .scope module, "t1" "fixed_32_add_sub" 11 221, 12 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937af00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937ae70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000015749220b90 .functor XNOR 1, L_000001574937af00, L_000001574937ae70, C4<0>, C4<0>;
L_0000015749220c70 .functor XOR 1, L_0000015749375130, L_0000015749375270, C4<0>, C4<0>;
v0000015749358450_0 .net/2u *"_ivl_0", 0 0, L_000001574937ae70;  1 drivers
v0000015749356e70_0 .net *"_ivl_11", 0 0, L_0000015749374870;  1 drivers
v0000015749356510_0 .net *"_ivl_12", 0 0, L_00000157493736f0;  1 drivers
v00000157493565b0_0 .net *"_ivl_14", 32 0, L_00000157493749b0;  1 drivers
v0000015749358310_0 .net *"_ivl_16", 32 0, L_0000015749374d70;  1 drivers
v00000157493584f0_0 .net *"_ivl_19", 0 0, L_0000015749374a50;  1 drivers
v0000015749358770_0 .net *"_ivl_2", 0 0, L_0000015749220b90;  1 drivers
v00000157493561f0_0 .net *"_ivl_20", 0 0, L_0000015749374e10;  1 drivers
v0000015749357cd0_0 .net *"_ivl_22", 32 0, L_0000015749373d30;  1 drivers
v0000015749357f50_0 .net *"_ivl_25", 0 0, L_0000015749374ff0;  1 drivers
v0000015749356650_0 .net *"_ivl_26", 0 0, L_0000015749373330;  1 drivers
v0000015749357690_0 .net *"_ivl_28", 32 0, L_00000157493738d0;  1 drivers
v0000015749357910_0 .net *"_ivl_30", 32 0, L_0000015749373dd0;  1 drivers
v00000157493563d0_0 .net *"_ivl_37", 0 0, L_0000015749375130;  1 drivers
v0000015749357d70_0 .net *"_ivl_39", 0 0, L_0000015749375270;  1 drivers
v0000015749357550_0 .net *"_ivl_5", 0 0, L_00000157493747d0;  1 drivers
v0000015749357ff0_0 .net *"_ivl_6", 0 0, L_0000015749374910;  1 drivers
v00000157493568d0_0 .net *"_ivl_8", 32 0, L_0000015749373650;  1 drivers
v00000157493570f0_0 .net/s "a_in", 31 0, v000001574934ea90_0;  1 drivers
L_000001574937aeb8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v0000015749357af0_0 .net/s "b_in", 31 0, L_000001574937aeb8;  1 drivers
v0000015749356f10_0 .net "overflow", 0 0, L_0000015749220c70;  1 drivers
v0000015749358590_0 .net "sub_n_add", 0 0, L_000001574937af00;  1 drivers
v0000015749358630_0 .net/s "sum_diff_out", 31 0, L_0000015749375090;  alias, 1 drivers
v0000015749358130_0 .net/s "temp_result_wide", 32 0, L_0000015749373970;  1 drivers
L_00000157493747d0 .part v000001574934ea90_0, 31, 1;
L_0000015749374910 .concat [ 1 0 0 0], L_00000157493747d0;
L_0000015749373650 .concat [ 32 1 0 0], v000001574934ea90_0, L_0000015749374910;
L_0000015749374870 .part L_000001574937aeb8, 31, 1;
L_00000157493736f0 .concat [ 1 0 0 0], L_0000015749374870;
L_00000157493749b0 .concat [ 32 1 0 0], L_000001574937aeb8, L_00000157493736f0;
L_0000015749374d70 .arith/sub 33, L_0000015749373650, L_00000157493749b0;
L_0000015749374a50 .part v000001574934ea90_0, 31, 1;
L_0000015749374e10 .concat [ 1 0 0 0], L_0000015749374a50;
L_0000015749373d30 .concat [ 32 1 0 0], v000001574934ea90_0, L_0000015749374e10;
L_0000015749374ff0 .part L_000001574937aeb8, 31, 1;
L_0000015749373330 .concat [ 1 0 0 0], L_0000015749374ff0;
L_00000157493738d0 .concat [ 32 1 0 0], L_000001574937aeb8, L_0000015749373330;
L_0000015749373dd0 .arith/sum 33, L_0000015749373d30, L_00000157493738d0;
L_0000015749373970 .functor MUXZ 33, L_0000015749373dd0, L_0000015749374d70, L_0000015749220b90, C4<>;
L_0000015749375090 .part L_0000015749373970, 0, 32;
L_0000015749375130 .part L_0000015749373970, 32, 1;
L_0000015749375270 .part L_0000015749375090, 31, 1;
S_000001574934a070 .scope module, "t1_par" "fixed_32_mult" 11 183, 13 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e510 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937ab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574921ef20 .functor XNOR 1, L_0000015749370770, L_000001574937ab58, C4<0>, C4<0>;
L_000001574921ef90 .functor AND 1, L_000001574921ef20, L_0000015749371030, C4<1>, C4<1>;
L_000001574937aba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574921f000 .functor XNOR 1, L_0000015749370770, L_000001574937aba0, C4<0>, C4<0>;
L_000001574921f070 .functor NOT 1, L_0000015749372570, C4<0>, C4<0>, C4<0>;
L_000001574921f150 .functor AND 1, L_000001574921f000, L_000001574921f070, C4<1>, C4<1>;
v0000015749356290_0 .net/s *"_ivl_0", 63 0, L_0000015749371990;  1 drivers
v00000157493586d0_0 .net/2u *"_ivl_16", 0 0, L_000001574937ab58;  1 drivers
v0000015749358810_0 .net *"_ivl_18", 0 0, L_000001574921ef20;  1 drivers
v00000157493560b0_0 .net/s *"_ivl_2", 63 0, L_0000015749370a90;  1 drivers
v0000015749356150_0 .net *"_ivl_21", 0 0, L_0000015749371030;  1 drivers
v00000157493581d0_0 .net/2u *"_ivl_24", 0 0, L_000001574937aba0;  1 drivers
v00000157493566f0_0 .net *"_ivl_26", 0 0, L_000001574921f000;  1 drivers
v00000157493579b0_0 .net *"_ivl_29", 0 0, L_0000015749372570;  1 drivers
v0000015749357b90_0 .net *"_ivl_30", 0 0, L_000001574921f070;  1 drivers
v0000015749357e10_0 .net *"_ivl_6", 63 0, L_0000015749370f90;  1 drivers
v0000015749357050_0 .net *"_ivl_8", 55 0, L_0000015749372250;  1 drivers
v0000015749356790_0 .net/s "a_in", 31 0, L_00000157493717b0;  1 drivers
v0000015749356fb0_0 .net/s "b_in", 31 0, L_0000015749370b30;  1 drivers
v0000015749357a50_0 .net "expected_sign", 0 0, L_0000015749370770;  1 drivers
v0000015749356ab0_0 .net "msb_of_product_full", 23 0, L_00000157493718f0;  1 drivers
v0000015749356330_0 .net "overflow", 0 0, L_000001574921ef90;  1 drivers
v00000157493572d0_0 .net/s "p_out", 31 0, L_0000015749372a70;  alias, 1 drivers
v00000157493577d0_0 .net/s "product_full", 63 0, L_0000015749371490;  1 drivers
v0000015749357c30_0 .net "underflow_q", 0 0, L_000001574921f150;  1 drivers
L_0000015749371990 .extend/s 64, L_00000157493717b0;
L_0000015749370a90 .extend/s 64, L_0000015749370b30;
L_0000015749371490 .arith/mult 64, L_0000015749371990, L_0000015749370a90;
L_0000015749372250 .part L_0000015749371490, 8, 56;
L_0000015749370f90 .extend/s 64, L_0000015749372250;
L_0000015749372a70 .part L_0000015749370f90, 0, 32;
L_0000015749370770 .part L_0000015749372a70, 31, 1;
L_00000157493718f0 .part L_0000015749371490, 40, 24;
L_0000015749371030 .reduce/or L_00000157493718f0;
L_0000015749372570 .reduce/and L_00000157493718f0;
S_000001574934b4c0 .scope module, "t1_sum_t2" "fixed_32_add_sub" 11 256, 12 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937b0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e6240 .functor XNOR 1, L_000001574937b140, L_000001574937b0f8, C4<0>, C4<0>;
L_00000157493e5600 .functor XOR 1, L_0000015749367170, L_0000015749367350, C4<0>, C4<0>;
v0000015749356470_0 .net/2u *"_ivl_0", 0 0, L_000001574937b0f8;  1 drivers
v0000015749357eb0_0 .net *"_ivl_11", 0 0, L_0000015749375810;  1 drivers
v0000015749356830_0 .net *"_ivl_12", 0 0, L_00000157493758b0;  1 drivers
v0000015749357730_0 .net *"_ivl_14", 32 0, L_00000157493759f0;  1 drivers
v0000015749356970_0 .net *"_ivl_16", 32 0, L_0000015749375a90;  1 drivers
v0000015749358270_0 .net *"_ivl_19", 0 0, L_0000015749375b30;  1 drivers
v0000015749356a10_0 .net *"_ivl_2", 0 0, L_00000157493e6240;  1 drivers
v0000015749357870_0 .net *"_ivl_20", 0 0, L_00000157493670d0;  1 drivers
v00000157493583b0_0 .net *"_ivl_22", 32 0, L_0000015749367a30;  1 drivers
v0000015749356b50_0 .net *"_ivl_25", 0 0, L_0000015749367c10;  1 drivers
v0000015749356bf0_0 .net *"_ivl_26", 0 0, L_0000015749367ad0;  1 drivers
v0000015749356c90_0 .net *"_ivl_28", 32 0, L_0000015749367b70;  1 drivers
v0000015749357190_0 .net *"_ivl_30", 32 0, L_0000015749368390;  1 drivers
v0000015749358090_0 .net *"_ivl_37", 0 0, L_0000015749367170;  1 drivers
v0000015749356d30_0 .net *"_ivl_39", 0 0, L_0000015749367350;  1 drivers
v0000015749356dd0_0 .net *"_ivl_5", 0 0, L_0000015749375590;  1 drivers
v0000015749357370_0 .net *"_ivl_6", 0 0, L_0000015749375630;  1 drivers
v0000015749357230_0 .net *"_ivl_8", 32 0, L_00000157493756d0;  1 drivers
v0000015749357410_0 .net/s "a_in", 31 0, v0000015749350930_0;  1 drivers
v00000157493574b0_0 .net/s "b_in", 31 0, v0000015749350ed0_0;  1 drivers
v00000157493575f0_0 .net "overflow", 0 0, L_00000157493e5600;  1 drivers
v0000015749359cb0_0 .net "sub_n_add", 0 0, L_000001574937b140;  1 drivers
v000001574935b010_0 .net/s "sum_diff_out", 31 0, L_00000157493684d0;  alias, 1 drivers
v0000015749358a90_0 .net/s "temp_result_wide", 32 0, L_0000015749368430;  1 drivers
L_0000015749375590 .part v0000015749350930_0, 31, 1;
L_0000015749375630 .concat [ 1 0 0 0], L_0000015749375590;
L_00000157493756d0 .concat [ 32 1 0 0], v0000015749350930_0, L_0000015749375630;
L_0000015749375810 .part v0000015749350ed0_0, 31, 1;
L_00000157493758b0 .concat [ 1 0 0 0], L_0000015749375810;
L_00000157493759f0 .concat [ 32 1 0 0], v0000015749350ed0_0, L_00000157493758b0;
L_0000015749375a90 .arith/sub 33, L_00000157493756d0, L_00000157493759f0;
L_0000015749375b30 .part v0000015749350930_0, 31, 1;
L_00000157493670d0 .concat [ 1 0 0 0], L_0000015749375b30;
L_0000015749367a30 .concat [ 32 1 0 0], v0000015749350930_0, L_00000157493670d0;
L_0000015749367c10 .part v0000015749350ed0_0, 31, 1;
L_0000015749367ad0 .concat [ 1 0 0 0], L_0000015749367c10;
L_0000015749367b70 .concat [ 32 1 0 0], v0000015749350ed0_0, L_0000015749367ad0;
L_0000015749368390 .arith/sum 33, L_0000015749367a30, L_0000015749367b70;
L_0000015749368430 .functor MUXZ 33, L_0000015749368390, L_0000015749375a90, L_00000157493e6240, C4<>;
L_00000157493684d0 .part L_0000015749368430, 0, 32;
L_0000015749367170 .part L_0000015749368430, 32, 1;
L_0000015749367350 .part L_00000157493684d0, 31, 1;
S_000001574934acf0 .scope module, "t2" "fixed_32_mult" 11 229, 13 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e210 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937af48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000015749220810 .functor XNOR 1, L_0000015749373bf0, L_000001574937af48, C4<0>, C4<0>;
L_0000015749220f10 .functor AND 1, L_0000015749220810, L_00000157493730b0, C4<1>, C4<1>;
L_000001574937af90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157492208f0 .functor XNOR 1, L_0000015749373bf0, L_000001574937af90, C4<0>, C4<0>;
L_0000015749220ab0 .functor NOT 1, L_00000157493735b0, C4<0>, C4<0>, C4<0>;
L_0000015749220dc0 .functor AND 1, L_00000157492208f0, L_0000015749220ab0, C4<1>, C4<1>;
v000001574935a2f0_0 .net/s *"_ivl_0", 63 0, L_0000015749372cf0;  1 drivers
v000001574935a110_0 .net/2u *"_ivl_16", 0 0, L_000001574937af48;  1 drivers
v000001574935ab10_0 .net *"_ivl_18", 0 0, L_0000015749220810;  1 drivers
v000001574935a930_0 .net/s *"_ivl_2", 63 0, L_0000015749372d90;  1 drivers
v0000015749358db0_0 .net *"_ivl_21", 0 0, L_00000157493730b0;  1 drivers
v00000157493588b0_0 .net/2u *"_ivl_24", 0 0, L_000001574937af90;  1 drivers
v0000015749359170_0 .net *"_ivl_26", 0 0, L_00000157492208f0;  1 drivers
v0000015749359f30_0 .net *"_ivl_29", 0 0, L_00000157493735b0;  1 drivers
v0000015749359df0_0 .net *"_ivl_30", 0 0, L_0000015749220ab0;  1 drivers
v0000015749358b30_0 .net *"_ivl_6", 63 0, L_0000015749373470;  1 drivers
v000001574935a610_0 .net *"_ivl_8", 55 0, L_0000015749372ed0;  1 drivers
v000001574935af70_0 .net/s "a_in", 31 0, v000001574934ff30_0;  1 drivers
v0000015749359990_0 .net/s "b_in", 31 0, v000001574934ff30_0;  alias, 1 drivers
v0000015749359210_0 .net "expected_sign", 0 0, L_0000015749373bf0;  1 drivers
v000001574935a1b0_0 .net "msb_of_product_full", 23 0, L_0000015749373010;  1 drivers
v0000015749358950_0 .net "overflow", 0 0, L_0000015749220f10;  1 drivers
v000001574935a6b0_0 .net/s "p_out", 31 0, L_0000015749374050;  alias, 1 drivers
v0000015749359a30_0 .net/s "product_full", 63 0, L_0000015749372e30;  1 drivers
v0000015749359ad0_0 .net "underflow_q", 0 0, L_0000015749220dc0;  1 drivers
L_0000015749372cf0 .extend/s 64, v000001574934ff30_0;
L_0000015749372d90 .extend/s 64, v000001574934ff30_0;
L_0000015749372e30 .arith/mult 64, L_0000015749372cf0, L_0000015749372d90;
L_0000015749372ed0 .part L_0000015749372e30, 8, 56;
L_0000015749373470 .extend/s 64, L_0000015749372ed0;
L_0000015749374050 .part L_0000015749373470, 0, 32;
L_0000015749373bf0 .part L_0000015749374050, 31, 1;
L_0000015749373010 .part L_0000015749372e30, 40, 24;
L_00000157493730b0 .reduce/or L_0000015749373010;
L_00000157493735b0 .reduce/and L_0000015749373010;
S_000001574934ae80 .scope module, "t2_par" "fixed_32_mult" 11 192, 13 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e710 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937abe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000015749220d50 .functor XNOR 1, L_0000015749372070, L_000001574937abe8, C4<0>, C4<0>;
L_0000015749220960 .functor AND 1, L_0000015749220d50, L_00000157493727f0, C4<1>, C4<1>;
L_000001574937ac30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000015749220880 .functor XNOR 1, L_0000015749372070, L_000001574937ac30, C4<0>, C4<0>;
L_0000015749220c00 .functor NOT 1, L_0000015749372930, C4<0>, C4<0>, C4<0>;
L_0000015749220a40 .functor AND 1, L_0000015749220880, L_0000015749220c00, C4<1>, C4<1>;
v00000157493595d0_0 .net/s *"_ivl_0", 63 0, L_00000157493724d0;  1 drivers
v000001574935a250_0 .net/2u *"_ivl_16", 0 0, L_000001574937abe8;  1 drivers
v0000015749358e50_0 .net *"_ivl_18", 0 0, L_0000015749220d50;  1 drivers
v0000015749359e90_0 .net/s *"_ivl_2", 63 0, L_0000015749371530;  1 drivers
v000001574935a390_0 .net *"_ivl_21", 0 0, L_00000157493727f0;  1 drivers
v0000015749358bd0_0 .net/2u *"_ivl_24", 0 0, L_000001574937ac30;  1 drivers
v000001574935a4d0_0 .net *"_ivl_26", 0 0, L_0000015749220880;  1 drivers
v00000157493589f0_0 .net *"_ivl_29", 0 0, L_0000015749372930;  1 drivers
v0000015749358c70_0 .net *"_ivl_30", 0 0, L_0000015749220c00;  1 drivers
v0000015749358d10_0 .net *"_ivl_6", 63 0, L_00000157493726b0;  1 drivers
v0000015749359490_0 .net *"_ivl_8", 55 0, L_0000015749372110;  1 drivers
v0000015749359d50_0 .net/s "a_in", 31 0, L_0000015749371f30;  1 drivers
L_000001574937ac78 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000001574935ad90_0 .net/s "b_in", 31 0, L_000001574937ac78;  1 drivers
v00000157493598f0_0 .net "expected_sign", 0 0, L_0000015749372070;  1 drivers
v0000015749358ef0_0 .net "msb_of_product_full", 23 0, L_0000015749371cb0;  1 drivers
v0000015749358f90_0 .net "overflow", 0 0, L_0000015749220960;  1 drivers
v000001574935a570_0 .net/s "p_out", 31 0, L_00000157493710d0;  alias, 1 drivers
v000001574935a750_0 .net/s "product_full", 63 0, L_0000015749372c50;  1 drivers
v0000015749359030_0 .net "underflow_q", 0 0, L_0000015749220a40;  1 drivers
L_00000157493724d0 .extend/s 64, L_0000015749371f30;
L_0000015749371530 .extend/s 64, L_000001574937ac78;
L_0000015749372c50 .arith/mult 64, L_00000157493724d0, L_0000015749371530;
L_0000015749372110 .part L_0000015749372c50, 8, 56;
L_00000157493726b0 .extend/s 64, L_0000015749372110;
L_00000157493710d0 .part L_00000157493726b0, 0, 32;
L_0000015749372070 .part L_00000157493710d0, 31, 1;
L_0000015749371cb0 .part L_0000015749372c50, 40, 24;
L_00000157493727f0 .reduce/or L_0000015749371cb0;
L_0000015749372930 .reduce/and L_0000015749371cb0;
S_000001574934b650 .scope module, "t3" "fixed_32_mult" 11 237, 13 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922f050 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937afd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000015749220ce0 .functor XNOR 1, L_00000157493760d0, L_000001574937afd8, C4<0>, C4<0>;
L_000001574921d320 .functor AND 1, L_0000015749220ce0, L_0000015749375d10, C4<1>, C4<1>;
L_000001574937b020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574907af40 .functor XNOR 1, L_00000157493760d0, L_000001574937b020, C4<0>, C4<0>;
L_00000157490385b0 .functor NOT 1, L_0000015749376350, C4<0>, C4<0>, C4<0>;
L_00000157491dfe40 .functor AND 1, L_000001574907af40, L_00000157490385b0, C4<1>, C4<1>;
v00000157493590d0_0 .net/s *"_ivl_0", 63 0, L_0000015749373150;  1 drivers
v00000157493592b0_0 .net/2u *"_ivl_16", 0 0, L_000001574937afd8;  1 drivers
v0000015749359fd0_0 .net *"_ivl_18", 0 0, L_0000015749220ce0;  1 drivers
v000001574935a070_0 .net/s *"_ivl_2", 63 0, L_0000015749373a10;  1 drivers
v0000015749359350_0 .net *"_ivl_21", 0 0, L_0000015749375d10;  1 drivers
v000001574935acf0_0 .net/2u *"_ivl_24", 0 0, L_000001574937b020;  1 drivers
v000001574935a430_0 .net *"_ivl_26", 0 0, L_000001574907af40;  1 drivers
v000001574935a9d0_0 .net *"_ivl_29", 0 0, L_0000015749376350;  1 drivers
v000001574935a7f0_0 .net *"_ivl_30", 0 0, L_00000157490385b0;  1 drivers
v00000157493593f0_0 .net *"_ivl_6", 63 0, L_00000157493762b0;  1 drivers
v0000015749359530_0 .net *"_ivl_8", 55 0, L_0000015749373b50;  1 drivers
v0000015749359670_0 .net/s "a_in", 31 0, v000001574934e8b0_0;  1 drivers
v0000015749359b70_0 .net/s "b_in", 31 0, v000001574934e8b0_0;  alias, 1 drivers
v0000015749359710_0 .net "expected_sign", 0 0, L_00000157493760d0;  1 drivers
v00000157493597b0_0 .net "msb_of_product_full", 23 0, L_0000015749375c70;  1 drivers
v000001574935a890_0 .net "overflow", 0 0, L_000001574921d320;  1 drivers
v0000015749359850_0 .net/s "p_out", 31 0, L_0000015749375bd0;  alias, 1 drivers
v0000015749359c10_0 .net/s "product_full", 63 0, L_0000015749373510;  1 drivers
v000001574935aa70_0 .net "underflow_q", 0 0, L_00000157491dfe40;  1 drivers
L_0000015749373150 .extend/s 64, v000001574934e8b0_0;
L_0000015749373a10 .extend/s 64, v000001574934e8b0_0;
L_0000015749373510 .arith/mult 64, L_0000015749373150, L_0000015749373a10;
L_0000015749373b50 .part L_0000015749373510, 8, 56;
L_00000157493762b0 .extend/s 64, L_0000015749373b50;
L_0000015749375bd0 .part L_00000157493762b0, 0, 32;
L_00000157493760d0 .part L_0000015749375bd0, 31, 1;
L_0000015749375c70 .part L_0000015749373510, 40, 24;
L_0000015749375d10 .reduce/or L_0000015749375c70;
L_0000015749376350 .reduce/and L_0000015749375c70;
S_000001574934b970 .scope module, "t3_par" "fixed_32_add_sub" 11 200, 12 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937ad50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937acc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000015749220e30 .functor XNOR 1, L_000001574937ad50, L_000001574937acc0, C4<0>, C4<0>;
L_0000015749220ea0 .functor XOR 1, L_00000157493742d0, L_00000157493753b0, C4<0>, C4<0>;
v000001574935abb0_0 .net/2u *"_ivl_0", 0 0, L_000001574937acc0;  1 drivers
v000001574935ac50_0 .net *"_ivl_11", 0 0, L_00000157493704f0;  1 drivers
v000001574935ae30_0 .net *"_ivl_12", 0 0, L_0000015749370590;  1 drivers
v000001574935aed0_0 .net *"_ivl_14", 32 0, L_0000015749370810;  1 drivers
v000001574935b650_0 .net *"_ivl_16", 32 0, L_00000157493708b0;  1 drivers
v000001574935b290_0 .net *"_ivl_19", 0 0, L_0000015749370c70;  1 drivers
v000001574935bc90_0 .net *"_ivl_2", 0 0, L_0000015749220e30;  1 drivers
v000001574935bd30_0 .net *"_ivl_20", 0 0, L_0000015749371170;  1 drivers
v000001574935b150_0 .net *"_ivl_22", 32 0, L_00000157493712b0;  1 drivers
v000001574935b470_0 .net *"_ivl_25", 0 0, L_0000015749371350;  1 drivers
v000001574935b6f0_0 .net *"_ivl_26", 0 0, L_00000157493713f0;  1 drivers
v000001574935b1f0_0 .net *"_ivl_28", 32 0, L_0000015749371850;  1 drivers
v000001574935b5b0_0 .net *"_ivl_30", 32 0, L_0000015749373f10;  1 drivers
v000001574935bab0_0 .net *"_ivl_37", 0 0, L_00000157493742d0;  1 drivers
v000001574935b510_0 .net *"_ivl_39", 0 0, L_00000157493753b0;  1 drivers
v000001574935b970_0 .net *"_ivl_5", 0 0, L_00000157493729d0;  1 drivers
v000001574935b790_0 .net *"_ivl_6", 0 0, L_0000015749370bd0;  1 drivers
v000001574935b830_0 .net *"_ivl_8", 32 0, L_0000015749370e50;  1 drivers
v000001574935b8d0_0 .net/s "a_in", 31 0, L_0000015749373790;  1 drivers
L_000001574937ad08 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000001574935b330_0 .net/s "b_in", 31 0, L_000001574937ad08;  1 drivers
v000001574935ba10_0 .net "overflow", 0 0, L_0000015749220ea0;  1 drivers
v000001574935bb50_0 .net "sub_n_add", 0 0, L_000001574937ad50;  1 drivers
v000001574935bbf0_0 .net/s "sum_diff_out", 31 0, L_0000015749372f70;  alias, 1 drivers
v000001574935b3d0_0 .net/s "temp_result_wide", 32 0, L_00000157493740f0;  1 drivers
L_00000157493729d0 .part L_0000015749373790, 31, 1;
L_0000015749370bd0 .concat [ 1 0 0 0], L_00000157493729d0;
L_0000015749370e50 .concat [ 32 1 0 0], L_0000015749373790, L_0000015749370bd0;
L_00000157493704f0 .part L_000001574937ad08, 31, 1;
L_0000015749370590 .concat [ 1 0 0 0], L_00000157493704f0;
L_0000015749370810 .concat [ 32 1 0 0], L_000001574937ad08, L_0000015749370590;
L_00000157493708b0 .arith/sub 33, L_0000015749370e50, L_0000015749370810;
L_0000015749370c70 .part L_0000015749373790, 31, 1;
L_0000015749371170 .concat [ 1 0 0 0], L_0000015749370c70;
L_00000157493712b0 .concat [ 32 1 0 0], L_0000015749373790, L_0000015749371170;
L_0000015749371350 .part L_000001574937ad08, 31, 1;
L_00000157493713f0 .concat [ 1 0 0 0], L_0000015749371350;
L_0000015749371850 .concat [ 32 1 0 0], L_000001574937ad08, L_00000157493713f0;
L_0000015749373f10 .arith/sum 33, L_00000157493712b0, L_0000015749371850;
L_00000157493740f0 .functor MUXZ 33, L_0000015749373f10, L_00000157493708b0, L_0000015749220e30, C4<>;
L_0000015749372f70 .part L_00000157493740f0, 0, 32;
L_00000157493742d0 .part L_00000157493740f0, 32, 1;
L_00000157493753b0 .part L_0000015749372f70, 31, 1;
S_000001574934b1a0 .scope module, "t3_sum_t4" "fixed_32_add_sub" 11 264, 12 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937b1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574937b188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e5d00 .functor XNOR 1, L_000001574937b1d0, L_000001574937b188, C4<0>, C4<0>;
L_00000157493e4fe0 .functor XOR 1, L_00000157493682f0, L_00000157493675d0, C4<0>, C4<0>;
v000001574935bdd0_0 .net/2u *"_ivl_0", 0 0, L_000001574937b188;  1 drivers
v000001574935be70_0 .net *"_ivl_11", 0 0, L_0000015749366630;  1 drivers
v000001574935b0b0_0 .net *"_ivl_12", 0 0, L_0000015749367df0;  1 drivers
v000001574935bf10_0 .net *"_ivl_14", 32 0, L_0000015749366d10;  1 drivers
v000001574934df50_0 .net *"_ivl_16", 32 0, L_0000015749367e90;  1 drivers
v000001574934c290_0 .net *"_ivl_19", 0 0, L_0000015749367490;  1 drivers
v000001574934de10_0 .net *"_ivl_2", 0 0, L_00000157493e5d00;  1 drivers
v000001574934c5b0_0 .net *"_ivl_20", 0 0, L_0000015749367f30;  1 drivers
v000001574934e810_0 .net *"_ivl_22", 32 0, L_0000015749367210;  1 drivers
v000001574934dc30_0 .net *"_ivl_25", 0 0, L_0000015749368bb0;  1 drivers
v000001574934d5f0_0 .net *"_ivl_26", 0 0, L_00000157493672b0;  1 drivers
v000001574934c330_0 .net *"_ivl_28", 32 0, L_0000015749367530;  1 drivers
v000001574934d7d0_0 .net *"_ivl_30", 32 0, L_00000157493666d0;  1 drivers
v000001574934d550_0 .net *"_ivl_37", 0 0, L_00000157493682f0;  1 drivers
v000001574934c8d0_0 .net *"_ivl_39", 0 0, L_00000157493675d0;  1 drivers
v000001574934e3b0_0 .net *"_ivl_5", 0 0, L_0000015749366950;  1 drivers
v000001574934d910_0 .net *"_ivl_6", 0 0, L_0000015749367cb0;  1 drivers
v000001574934dff0_0 .net *"_ivl_8", 32 0, L_0000015749367d50;  1 drivers
v000001574934e130_0 .net/s "a_in", 31 0, v000001574934e950_0;  1 drivers
v000001574934c510_0 .net/s "b_in", 31 0, v000001574934f7b0_0;  1 drivers
v000001574934cfb0_0 .net "overflow", 0 0, L_00000157493e4fe0;  1 drivers
v000001574934cc90_0 .net "sub_n_add", 0 0, L_000001574937b1d0;  1 drivers
v000001574934e310_0 .net/s "sum_diff_out", 31 0, L_0000015749368a70;  alias, 1 drivers
v000001574934e6d0_0 .net/s "temp_result_wide", 32 0, L_0000015749366b30;  1 drivers
L_0000015749366950 .part v000001574934e950_0, 31, 1;
L_0000015749367cb0 .concat [ 1 0 0 0], L_0000015749366950;
L_0000015749367d50 .concat [ 32 1 0 0], v000001574934e950_0, L_0000015749367cb0;
L_0000015749366630 .part v000001574934f7b0_0, 31, 1;
L_0000015749367df0 .concat [ 1 0 0 0], L_0000015749366630;
L_0000015749366d10 .concat [ 32 1 0 0], v000001574934f7b0_0, L_0000015749367df0;
L_0000015749367e90 .arith/sub 33, L_0000015749367d50, L_0000015749366d10;
L_0000015749367490 .part v000001574934e950_0, 31, 1;
L_0000015749367f30 .concat [ 1 0 0 0], L_0000015749367490;
L_0000015749367210 .concat [ 32 1 0 0], v000001574934e950_0, L_0000015749367f30;
L_0000015749368bb0 .part v000001574934f7b0_0, 31, 1;
L_00000157493672b0 .concat [ 1 0 0 0], L_0000015749368bb0;
L_0000015749367530 .concat [ 32 1 0 0], v000001574934f7b0_0, L_00000157493672b0;
L_00000157493666d0 .arith/sum 33, L_0000015749367210, L_0000015749367530;
L_0000015749366b30 .functor MUXZ 33, L_00000157493666d0, L_0000015749367e90, L_00000157493e5d00, C4<>;
L_0000015749368a70 .part L_0000015749366b30, 0, 32;
L_00000157493682f0 .part L_0000015749366b30, 32, 1;
L_00000157493675d0 .part L_0000015749368a70, 31, 1;
S_000001574934b7e0 .scope module, "t4" "fixed_32_mult" 11 245, 13 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000001574922e3d0 .param/l "FRACT_BITS" 1 13 9, +C4<00000000000000000000000000001000>;
L_000001574937b068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001574912a3c0 .functor XNOR 1, L_0000015749376030, L_000001574937b068, C4<0>, C4<0>;
L_00000157493e5050 .functor AND 1, L_000001574912a3c0, L_0000015749376210, C4<1>, C4<1>;
L_000001574937b0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157493e49c0 .functor XNOR 1, L_0000015749376030, L_000001574937b0b0, C4<0>, C4<0>;
L_00000157493e5440 .functor NOT 1, L_00000157493754f0, C4<0>, C4<0>, C4<0>;
L_00000157493e5750 .functor AND 1, L_00000157493e49c0, L_00000157493e5440, C4<1>, C4<1>;
v000001574934d730_0 .net/s *"_ivl_0", 63 0, L_0000015749375db0;  1 drivers
v000001574934e630_0 .net/2u *"_ivl_16", 0 0, L_000001574937b068;  1 drivers
v000001574934dd70_0 .net *"_ivl_18", 0 0, L_000001574912a3c0;  1 drivers
v000001574934e770_0 .net/s *"_ivl_2", 63 0, L_0000015749375e50;  1 drivers
v000001574934d050_0 .net *"_ivl_21", 0 0, L_0000015749376210;  1 drivers
v000001574934daf0_0 .net/2u *"_ivl_24", 0 0, L_000001574937b0b0;  1 drivers
v000001574934deb0_0 .net *"_ivl_26", 0 0, L_00000157493e49c0;  1 drivers
v000001574934db90_0 .net *"_ivl_29", 0 0, L_00000157493754f0;  1 drivers
v000001574934c0b0_0 .net *"_ivl_30", 0 0, L_00000157493e5440;  1 drivers
v000001574934d870_0 .net *"_ivl_6", 63 0, L_0000015749375f90;  1 drivers
v000001574934e450_0 .net *"_ivl_8", 55 0, L_0000015749376170;  1 drivers
v000001574934d0f0_0 .net/s "a_in", 31 0, v000001574934eef0_0;  1 drivers
v000001574934c970_0 .net/s "b_in", 31 0, v000001574934eef0_0;  alias, 1 drivers
v000001574934c150_0 .net "expected_sign", 0 0, L_0000015749376030;  1 drivers
v000001574934dcd0_0 .net "msb_of_product_full", 23 0, L_0000015749375950;  1 drivers
v000001574934cd30_0 .net "overflow", 0 0, L_00000157493e5050;  1 drivers
v000001574934e090_0 .net/s "p_out", 31 0, L_0000015749375770;  alias, 1 drivers
v000001574934cdd0_0 .net/s "product_full", 63 0, L_0000015749375ef0;  1 drivers
v000001574934ce70_0 .net "underflow_q", 0 0, L_00000157493e5750;  1 drivers
L_0000015749375db0 .extend/s 64, v000001574934eef0_0;
L_0000015749375e50 .extend/s 64, v000001574934eef0_0;
L_0000015749375ef0 .arith/mult 64, L_0000015749375db0, L_0000015749375e50;
L_0000015749376170 .part L_0000015749375ef0, 8, 56;
L_0000015749375f90 .extend/s 64, L_0000015749376170;
L_0000015749375770 .part L_0000015749375f90, 0, 32;
L_0000015749376030 .part L_0000015749375770, 31, 1;
L_0000015749375950 .part L_0000015749375ef0, 40, 24;
L_0000015749376210 .reduce/or L_0000015749375950;
L_00000157493754f0 .reduce/and L_0000015749375950;
S_000001574934bc90 .scope module, "t4_par" "fixed_32_add_sub" 11 208, 12 1 0, S_000001574934be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000001574937ae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001574937ad98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000157492209d0 .functor XNOR 1, L_000001574937ae28, L_000001574937ad98, C4<0>, C4<0>;
L_0000015749220b20 .functor XOR 1, L_00000157493745f0, L_0000015749374690, C4<0>, C4<0>;
v000001574934e1d0_0 .net/2u *"_ivl_0", 0 0, L_000001574937ad98;  1 drivers
v000001574934e270_0 .net *"_ivl_11", 0 0, L_0000015749374230;  1 drivers
v000001574934c1f0_0 .net *"_ivl_12", 0 0, L_0000015749374eb0;  1 drivers
v000001574934c790_0 .net *"_ivl_14", 32 0, L_0000015749374370;  1 drivers
v000001574934e4f0_0 .net *"_ivl_16", 32 0, L_0000015749375450;  1 drivers
v000001574934c3d0_0 .net *"_ivl_19", 0 0, L_0000015749374190;  1 drivers
v000001574934c650_0 .net *"_ivl_2", 0 0, L_00000157492209d0;  1 drivers
v000001574934cab0_0 .net *"_ivl_20", 0 0, L_0000015749374af0;  1 drivers
v000001574934c470_0 .net *"_ivl_22", 32 0, L_0000015749373290;  1 drivers
v000001574934d690_0 .net *"_ivl_25", 0 0, L_0000015749373e70;  1 drivers
v000001574934e590_0 .net *"_ivl_26", 0 0, L_0000015749374410;  1 drivers
v000001574934c6f0_0 .net *"_ivl_28", 32 0, L_0000015749374b90;  1 drivers
v000001574934c830_0 .net *"_ivl_30", 32 0, L_0000015749374cd0;  1 drivers
v000001574934ca10_0 .net *"_ivl_37", 0 0, L_00000157493745f0;  1 drivers
v000001574934cb50_0 .net *"_ivl_39", 0 0, L_0000015749374690;  1 drivers
v000001574934cbf0_0 .net *"_ivl_5", 0 0, L_0000015749373ab0;  1 drivers
v000001574934cf10_0 .net *"_ivl_6", 0 0, L_0000015749374550;  1 drivers
v000001574934d190_0 .net *"_ivl_8", 32 0, L_00000157493744b0;  1 drivers
v000001574934d9b0_0 .net/s "a_in", 31 0, L_0000015749373fb0;  1 drivers
L_000001574937ade0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000001574934da50_0 .net/s "b_in", 31 0, L_000001574937ade0;  1 drivers
v000001574934d230_0 .net "overflow", 0 0, L_0000015749220b20;  1 drivers
v000001574934d2d0_0 .net "sub_n_add", 0 0, L_000001574937ae28;  1 drivers
v000001574934d370_0 .net/s "sum_diff_out", 31 0, L_00000157493751d0;  alias, 1 drivers
v000001574934d410_0 .net/s "temp_result_wide", 32 0, L_0000015749373830;  1 drivers
L_0000015749373ab0 .part L_0000015749373fb0, 31, 1;
L_0000015749374550 .concat [ 1 0 0 0], L_0000015749373ab0;
L_00000157493744b0 .concat [ 32 1 0 0], L_0000015749373fb0, L_0000015749374550;
L_0000015749374230 .part L_000001574937ade0, 31, 1;
L_0000015749374eb0 .concat [ 1 0 0 0], L_0000015749374230;
L_0000015749374370 .concat [ 32 1 0 0], L_000001574937ade0, L_0000015749374eb0;
L_0000015749375450 .arith/sub 33, L_00000157493744b0, L_0000015749374370;
L_0000015749374190 .part L_0000015749373fb0, 31, 1;
L_0000015749374af0 .concat [ 1 0 0 0], L_0000015749374190;
L_0000015749373290 .concat [ 32 1 0 0], L_0000015749373fb0, L_0000015749374af0;
L_0000015749373e70 .part L_000001574937ade0, 31, 1;
L_0000015749374410 .concat [ 1 0 0 0], L_0000015749373e70;
L_0000015749374b90 .concat [ 32 1 0 0], L_000001574937ade0, L_0000015749374410;
L_0000015749374cd0 .arith/sum 33, L_0000015749373290, L_0000015749374b90;
L_0000015749373830 .functor MUXZ 33, L_0000015749374cd0, L_0000015749375450, L_00000157492209d0, C4<>;
L_00000157493751d0 .part L_0000015749373830, 0, 32;
L_00000157493745f0 .part L_0000015749373830, 32, 1;
L_0000015749374690 .part L_00000157493751d0, 31, 1;
S_000001574934a9d0 .scope module, "snap_a" "snap_to_closest_int" 4 310, 14 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_00000157490539c0 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_00000157490539f8 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_0000015749053a30 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v0000015749353590_0 .net/s *"_ivl_0", 16 0, L_00000157494187f0;  1 drivers
L_000001574937d588 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000157493516f0_0 .net/2s *"_ivl_12", 7 0, L_000001574937d588;  1 drivers
L_000001574937d4f8 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v0000015749351ab0_0 .net/2s *"_ivl_2", 16 0, L_000001574937d4f8;  1 drivers
L_000001574937d540 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v0000015749353810_0 .net/2s *"_ivl_6", 15 0, L_000001574937d540;  1 drivers
v0000015749351790_0 .net/s "fixed_point_in", 15 0, v000001574936c850_0;  1 drivers
v00000157493520f0_0 .net "overflow", 0 0, L_0000015749417030;  1 drivers
v0000015749351f10_0 .net/s "rounded_integer_out", 7 0, L_0000015749417350;  alias, 1 drivers
v0000015749352190_0 .net/s "temp_res", 16 0, L_0000015749418570;  1 drivers
v0000015749352230_0 .net/s "truncated_integer", 7 0, L_0000015749416e50;  1 drivers
L_00000157494187f0 .extend/s 17, v000001574936c850_0;
L_0000015749418570 .arith/sum 17, L_00000157494187f0, L_000001574937d4f8;
L_0000015749417030 .cmp/gt.s 16, v000001574936c850_0, L_000001574937d540;
L_0000015749416e50 .part L_0000015749418570, 8, 8;
L_0000015749417350 .functor MUXZ 8, L_0000015749416e50, L_000001574937d588, L_0000015749417030, C4<>;
S_000001574934a200 .scope module, "snap_b" "snap_to_closest_int" 4 314, 14 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_0000015749054780 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_00000157490547b8 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_00000157490547f0 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v00000157493510b0_0 .net/s *"_ivl_0", 16 0, L_0000015749417df0;  1 drivers
L_000001574937d660 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0000015749352e10_0 .net/2s *"_ivl_12", 7 0, L_000001574937d660;  1 drivers
L_000001574937d5d0 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v0000015749351150_0 .net/2s *"_ivl_2", 16 0, L_000001574937d5d0;  1 drivers
L_000001574937d618 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v0000015749352410_0 .net/2s *"_ivl_6", 15 0, L_000001574937d618;  1 drivers
v0000015749352ff0_0 .net/s "fixed_point_in", 15 0, v000001574936b630_0;  1 drivers
v0000015749352550_0 .net "overflow", 0 0, L_0000015749417f30;  1 drivers
v0000015749353130_0 .net/s "rounded_integer_out", 7 0, L_0000015749417fd0;  alias, 1 drivers
v000001574936d750_0 .net/s "temp_res", 16 0, L_0000015749418110;  1 drivers
v000001574936dbb0_0 .net/s "truncated_integer", 7 0, L_0000015749418bb0;  1 drivers
L_0000015749417df0 .extend/s 17, v000001574936b630_0;
L_0000015749418110 .arith/sum 17, L_0000015749417df0, L_000001574937d5d0;
L_0000015749417f30 .cmp/gt.s 16, v000001574936b630_0, L_000001574937d618;
L_0000015749418bb0 .part L_0000015749418110, 8, 8;
L_0000015749417fd0 .functor MUXZ 8, L_0000015749418bb0, L_000001574937d660, L_0000015749417f30, C4<>;
S_000001574934a6b0 .scope module, "snap_c" "snap_to_closest_int" 4 318, 14 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_0000015749053de0 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_0000015749053e18 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_0000015749053e50 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v000001574936dc50_0 .net/s *"_ivl_0", 16 0, L_0000015749418430;  1 drivers
L_000001574937d738 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001574936c210_0 .net/2s *"_ivl_12", 7 0, L_000001574937d738;  1 drivers
L_000001574937d6a8 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v000001574936cd50_0 .net/2s *"_ivl_2", 16 0, L_000001574937d6a8;  1 drivers
L_000001574937d6f0 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v000001574936b9f0_0 .net/2s *"_ivl_6", 15 0, L_000001574937d6f0;  1 drivers
v000001574936cad0_0 .net/s "fixed_point_in", 15 0, v000001574936cfd0_0;  1 drivers
v000001574936be50_0 .net "overflow", 0 0, L_00000157494178f0;  1 drivers
v000001574936b810_0 .net/s "rounded_integer_out", 7 0, L_00000157494184d0;  alias, 1 drivers
v000001574936d110_0 .net/s "temp_res", 16 0, L_0000015749416bd0;  1 drivers
v000001574936c990_0 .net/s "truncated_integer", 7 0, L_0000015749417490;  1 drivers
L_0000015749418430 .extend/s 17, v000001574936cfd0_0;
L_0000015749416bd0 .arith/sum 17, L_0000015749418430, L_000001574937d6a8;
L_00000157494178f0 .cmp/gt.s 16, v000001574936cfd0_0, L_000001574937d6f0;
L_0000015749417490 .part L_0000015749416bd0, 8, 8;
L_00000157494184d0 .functor MUXZ 8, L_0000015749417490, L_000001574937d738, L_00000157494178f0, C4<>;
S_000001574934ab60 .scope module, "snap_d" "snap_to_closest_int" 4 322, 14 1 0, S_000001574900d830;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "fixed_point_in";
    .port_info 1 /OUTPUT 8 "rounded_integer_out";
P_0000015749054150 .param/l "MAX_8_BIT" 1 14 5, +C4<01111111>;
P_0000015749054188 .param/l "MAX_8_BIT_16" 1 14 6, +C4<0111111100000000>;
P_00000157490541c0 .param/l "OVERFLOW_CONST" 1 14 7, +C4<0000000001111111>;
v000001574936d430_0 .net/s *"_ivl_0", 16 0, L_00000157494190b0;  1 drivers
L_000001574937d810 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001574936ca30_0 .net/2s *"_ivl_12", 7 0, L_000001574937d810;  1 drivers
L_000001574937d780 .functor BUFT 1, C4<00000000001111111>, C4<0>, C4<0>, C4<0>;
v000001574936bbd0_0 .net/2s *"_ivl_2", 16 0, L_000001574937d780;  1 drivers
L_000001574937d7c8 .functor BUFT 1, C4<0111111100000000>, C4<0>, C4<0>, C4<0>;
v000001574936ce90_0 .net/2s *"_ivl_6", 15 0, L_000001574937d7c8;  1 drivers
v000001574936c0d0_0 .net/s "fixed_point_in", 15 0, v000001574936b4f0_0;  1 drivers
v000001574936bb30_0 .net "overflow", 0 0, L_0000015749417210;  1 drivers
v000001574936cb70_0 .net/s "rounded_integer_out", 7 0, L_00000157494186b0;  alias, 1 drivers
v000001574936d890_0 .net/s "temp_res", 16 0, L_0000015749417e90;  1 drivers
v000001574936bef0_0 .net/s "truncated_integer", 7 0, L_0000015749418070;  1 drivers
L_00000157494190b0 .extend/s 17, v000001574936b4f0_0;
L_0000015749417e90 .arith/sum 17, L_00000157494190b0, L_000001574937d780;
L_0000015749417210 .cmp/gt.s 16, v000001574936b4f0_0, L_000001574937d7c8;
L_0000015749418070 .part L_0000015749417e90, 8, 8;
L_00000157494186b0 .functor MUXZ 8, L_0000015749418070, L_000001574937d810, L_0000015749417210, C4<>;
S_0000015749027270 .scope module, "fixed_32_capped_mult" "fixed_32_capped_mult" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 16 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000157492708a0 .param/l "FRACT_BITS" 1 15 8, +C4<00000000000000000000000000001000>;
P_00000157492708d8 .param/l "Q8_8_MAX" 1 15 10, +C4<0111111111111111>;
P_0000015749270910 .param/l "Q8_8_MAX_EXT" 1 15 13, +C4<0000000000000000000000000000000000000000000000000111111111111111>;
P_0000015749270948 .param/l "Q8_8_MIN" 1 15 11, +C4<1000000000000000>;
P_0000015749270980 .param/l "Q8_8_MIN_EXT" 1 15 14, +C4<1111111111111111111111111111111111111111111111111000000000000000>;
v000001574936e0b0_0 .net/s *"_ivl_0", 63 0, L_00000157494181b0;  1 drivers
L_000001574937d858 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v000001574936fa50_0 .net/2s *"_ivl_10", 63 0, L_000001574937d858;  1 drivers
L_000001574937d8a0 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v000001574936ed30_0 .net/2s *"_ivl_14", 63 0, L_000001574937d8a0;  1 drivers
L_000001574937d8e8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000001574936feb0_0 .net/2u *"_ivl_18", 15 0, L_000001574937d8e8;  1 drivers
v000001574936fff0_0 .net/s *"_ivl_2", 63 0, L_00000157494170d0;  1 drivers
L_000001574937d930 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000001574936fc30_0 .net/2u *"_ivl_20", 15 0, L_000001574937d930;  1 drivers
v0000015749370090_0 .net *"_ivl_23", 15 0, L_0000015749418890;  1 drivers
v000001574936e150_0 .net *"_ivl_24", 15 0, L_0000015749418250;  1 drivers
v000001574936ebf0_0 .net *"_ivl_8", 55 0, L_0000015749417530;  1 drivers
o00000157492d8888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000015749370130_0 .net/s "a_in", 31 0, o00000157492d8888;  0 drivers
o00000157492d88b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001574936edd0_0 .net/s "b_in", 31 0, o00000157492d88b8;  0 drivers
v000001574936e8d0_0 .net "overflow", 0 0, L_0000015749417c10;  1 drivers
v000001574936f550_0 .net/s "p_out", 15 0, L_0000015749418930;  1 drivers
v000001574936ea10_0 .net/s "p_raw_shifted", 63 0, L_00000157494175d0;  1 drivers
v000001574936f9b0_0 .net/s "product_full", 63 0, L_0000015749418750;  1 drivers
v000001574936e650_0 .net "underflow_q", 0 0, L_0000015749417a30;  1 drivers
L_00000157494181b0 .extend/s 64, o00000157492d8888;
L_00000157494170d0 .extend/s 64, o00000157492d88b8;
L_0000015749418750 .arith/mult 64, L_00000157494181b0, L_00000157494170d0;
L_0000015749417530 .part L_0000015749418750, 8, 56;
L_00000157494175d0 .extend/s 64, L_0000015749417530;
L_0000015749417c10 .cmp/gt.s 64, L_00000157494175d0, L_000001574937d858;
L_0000015749417a30 .cmp/gt.s 64, L_000001574937d8a0, L_00000157494175d0;
L_0000015749418890 .part L_00000157494175d0, 0, 16;
L_0000015749418250 .functor MUXZ 16, L_0000015749418890, L_000001574937d930, L_0000015749417a30, C4<>;
L_0000015749418930 .functor MUXZ 16, L_0000015749418250, L_000001574937d8e8, L_0000015749417c10, C4<>;
    .scope S_000001574934be20;
T_0 ;
    %wait E_000001574922e5d0;
    %load/vec4 v0000015749350250_0;
    %store/vec4 v000001574934ee50_0, 0, 3;
    %load/vec4 v0000015749350250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001574934ee50_0, 0, 3;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v00000157493502f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001574934ee50_0, 0, 3;
T_0.8 ;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001574934ee50_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001574934ee50_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001574934ee50_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001574934ee50_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000157493502f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001574934ee50_0, 0, 3;
T_0.10 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001574934be20;
T_1 ;
    %wait E_000001574922e1d0;
    %load/vec4 v000001574934f490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749350c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574934e9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749350430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749350d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749350b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015749350250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749350570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574934ef90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934ff30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934e8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934eef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749350930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749350ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934e950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934f7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934f0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934f170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001574934ee50_0;
    %assign/vec4 v0000015749350250_0, 0;
    %load/vec4 v0000015749350250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749350570_0, 0;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000001574934ebd0_0;
    %assign/vec4 v0000015749350c50_0, 0;
    %load/vec4 v0000015749351010_0;
    %assign/vec4 v000001574934e9f0_0, 0;
    %load/vec4 v000001574934ec70_0;
    %assign/vec4 v0000015749350430_0, 0;
    %load/vec4 v0000015749350f70_0;
    %assign/vec4 v0000015749350d90_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001574934fb70_0;
    %assign/vec4 v000001574934ea90_0, 0;
    %load/vec4 v000001574934f350_0;
    %assign/vec4 v000001574934ff30_0, 0;
    %load/vec4 v0000015749350610_0;
    %assign/vec4 v000001574934e8b0_0, 0;
    %load/vec4 v0000015749350a70_0;
    %assign/vec4 v000001574934eef0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001574934f210_0;
    %assign/vec4 v0000015749350930_0, 0;
    %load/vec4 v0000015749350bb0_0;
    %assign/vec4 v0000015749350ed0_0, 0;
    %load/vec4 v000001574934eb30_0;
    %assign/vec4 v000001574934e950_0, 0;
    %load/vec4 v00000157493509d0_0;
    %assign/vec4 v000001574934f7b0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000157493506b0_0;
    %assign/vec4 v000001574934f0d0_0, 0;
    %load/vec4 v000001574934f990_0;
    %assign/vec4 v000001574934f170_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0000015749350890_0;
    %assign/vec4 v0000015749350b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015749350570_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000157492abb00;
T_2 ;
    %wait E_000001574922e9d0;
    %load/vec4 v0000015749318080_0;
    %store/vec4 v0000015749316fa0_0, 0, 3;
    %load/vec4 v0000015749318080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749316fa0_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0000015749317ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015749316fa0_0, 0, 3;
T_2.8 ;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015749316fa0_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015749316fa0_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000015749316fa0_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000015749316fa0_0, 0, 3;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0000015749317ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749316fa0_0, 0, 3;
T_2.10 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000157492abb00;
T_3 ;
    %wait E_000001574922e1d0;
    %load/vec4 v0000015749317680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000157493160a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749317ae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749318620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000157493166e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749317720_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015749318080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749316a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749316780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749316b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493168c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749316f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493174a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749316500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749316aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749317360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749317540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749316460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749316e60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000015749316fa0_0;
    %assign/vec4 v0000015749318080_0, 0;
    %load/vec4 v0000015749318080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749316a00_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000015749317900_0;
    %assign/vec4 v00000157493160a0_0, 0;
    %load/vec4 v0000015749316640_0;
    %assign/vec4 v0000015749317ae0_0, 0;
    %load/vec4 v00000157493184e0_0;
    %assign/vec4 v0000015749318620_0, 0;
    %load/vec4 v00000157493165a0_0;
    %assign/vec4 v00000157493166e0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000015749316320_0;
    %assign/vec4 v0000015749316b40_0, 0;
    %load/vec4 v0000015749317a40_0;
    %assign/vec4 v00000157493168c0_0, 0;
    %load/vec4 v0000015749316c80_0;
    %assign/vec4 v0000015749316f00_0, 0;
    %load/vec4 v0000015749317400_0;
    %assign/vec4 v00000157493174a0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000157493179a0_0;
    %assign/vec4 v0000015749316500_0, 0;
    %load/vec4 v0000015749316820_0;
    %assign/vec4 v0000015749316aa0_0, 0;
    %load/vec4 v0000015749316be0_0;
    %assign/vec4 v0000015749317360_0, 0;
    %load/vec4 v00000157493181c0_0;
    %assign/vec4 v0000015749317540_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000157493163c0_0;
    %assign/vec4 v0000015749316460_0, 0;
    %load/vec4 v0000015749318120_0;
    %assign/vec4 v0000015749316e60_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000157493161e0_0;
    %assign/vec4 v0000015749317720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015749316a00_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000157492ad2e0;
T_4 ;
    %wait E_000001574922e690;
    %load/vec4 v0000015749335730_0;
    %store/vec4 v0000015749336090_0, 0, 3;
    %load/vec4 v0000015749335730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749336090_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v00000157493366d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015749336090_0, 0, 3;
T_4.8 ;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015749336090_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015749336090_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000015749336090_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000015749336090_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000157493366d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749336090_0, 0, 3;
T_4.10 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000157492ad2e0;
T_5 ;
    %wait E_000001574922e1d0;
    %load/vec4 v0000015749336130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749335370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749335a50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749335b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749335c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749330d70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015749335730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749335cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749335eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749336310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749337b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749337f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749331130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493378f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749337cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749337d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493319f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749336450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749337850_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000015749336090_0;
    %assign/vec4 v0000015749335730_0, 0;
    %load/vec4 v0000015749335730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749335cd0_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0000015749337350_0;
    %assign/vec4 v0000015749335370_0, 0;
    %load/vec4 v0000015749335550_0;
    %assign/vec4 v0000015749335a50_0, 0;
    %load/vec4 v0000015749335af0_0;
    %assign/vec4 v0000015749335b90_0, 0;
    %load/vec4 v00000157493357d0_0;
    %assign/vec4 v0000015749335c30_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000015749336270_0;
    %assign/vec4 v0000015749336310_0, 0;
    %load/vec4 v0000015749337c10_0;
    %assign/vec4 v0000015749337b70_0, 0;
    %load/vec4 v0000015749337e90_0;
    %assign/vec4 v0000015749337f30_0, 0;
    %load/vec4 v0000015749332530_0;
    %assign/vec4 v0000015749331130_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v00000157493361d0_0;
    %assign/vec4 v00000157493378f0_0, 0;
    %load/vec4 v0000015749337990_0;
    %assign/vec4 v0000015749337cb0_0, 0;
    %load/vec4 v0000015749337df0_0;
    %assign/vec4 v0000015749337d50_0, 0;
    %load/vec4 v0000015749337ad0_0;
    %assign/vec4 v00000157493319f0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v00000157493363b0_0;
    %assign/vec4 v0000015749336450_0, 0;
    %load/vec4 v0000015749337a30_0;
    %assign/vec4 v0000015749337850_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000015749336590_0;
    %assign/vec4 v0000015749330d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015749335cd0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000157492ac980;
T_6 ;
    %wait E_000001574922e750;
    %load/vec4 v0000015749341250_0;
    %store/vec4 v0000015749340ad0_0, 0, 3;
    %load/vec4 v0000015749341250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749340ad0_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0000015749340e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015749340ad0_0, 0, 3;
T_6.8 ;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015749340ad0_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015749340ad0_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000015749340ad0_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000015749340ad0_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000015749340e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749340ad0_0, 0, 3;
T_6.10 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000157492ac980;
T_7 ;
    %wait E_000001574922e1d0;
    %load/vec4 v0000015749340f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574933d290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574933f310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749341430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574933fe50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574933f4f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015749341250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574933f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749340710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749340d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749340530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749341750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493414d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493405d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574933f8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493402b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493417f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749340c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749340210_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000015749340ad0_0;
    %assign/vec4 v0000015749341250_0, 0;
    %load/vec4 v0000015749341250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574933f130_0, 0;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v000001574933d0b0_0;
    %assign/vec4 v000001574933d290_0, 0;
    %load/vec4 v000001574933d330_0;
    %assign/vec4 v000001574933f310_0, 0;
    %load/vec4 v0000015749340490_0;
    %assign/vec4 v0000015749341430_0, 0;
    %load/vec4 v000001574933fd10_0;
    %assign/vec4 v000001574933fe50_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0000015749340df0_0;
    %assign/vec4 v0000015749340d50_0, 0;
    %load/vec4 v0000015749340850_0;
    %assign/vec4 v0000015749340530_0, 0;
    %load/vec4 v00000157493408f0_0;
    %assign/vec4 v0000015749341750_0, 0;
    %load/vec4 v0000015749340fd0_0;
    %assign/vec4 v00000157493414d0_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000001574933f270_0;
    %assign/vec4 v00000157493405d0_0, 0;
    %load/vec4 v000001574933f3b0_0;
    %assign/vec4 v000001574933f8b0_0, 0;
    %load/vec4 v0000015749341390_0;
    %assign/vec4 v00000157493402b0_0, 0;
    %load/vec4 v000001574933fc70_0;
    %assign/vec4 v00000157493417f0_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v00000157493407b0_0;
    %assign/vec4 v0000015749340c10_0, 0;
    %load/vec4 v000001574933fef0_0;
    %assign/vec4 v0000015749340210_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v000001574933fa90_0;
    %assign/vec4 v000001574933f4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001574933f130_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000015749339630;
T_8 ;
    %wait E_000001574922e8d0;
    %load/vec4 v0000015749354710_0;
    %store/vec4 v0000015749354e90_0, 0, 3;
    %load/vec4 v0000015749354710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749354e90_0, 0, 3;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v00000157493559d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015749354e90_0, 0, 3;
T_8.8 ;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015749354e90_0, 0, 3;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015749354e90_0, 0, 3;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000015749354e90_0, 0, 3;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000015749354e90_0, 0, 3;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v00000157493559d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749354e90_0, 0, 3;
T_8.10 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000015749339630;
T_9 ;
    %wait E_000001574922e1d0;
    %load/vec4 v0000015749353f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749355390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749355110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000157493545d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749354cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749354030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015749354710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749354210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749355f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493547b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749353a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749355430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749355e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493552f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749355610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749355890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157493540d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749354f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749353bd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000015749354e90_0;
    %assign/vec4 v0000015749354710_0, 0;
    %load/vec4 v0000015749354710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749354210_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0000015749354670_0;
    %assign/vec4 v0000015749355390_0, 0;
    %load/vec4 v0000015749354490_0;
    %assign/vec4 v0000015749355110_0, 0;
    %load/vec4 v0000015749354530_0;
    %assign/vec4 v00000157493545d0_0, 0;
    %load/vec4 v0000015749355ed0_0;
    %assign/vec4 v0000015749354cb0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v00000157493556b0_0;
    %assign/vec4 v00000157493547b0_0, 0;
    %load/vec4 v0000015749353e50_0;
    %assign/vec4 v0000015749353a90_0, 0;
    %load/vec4 v0000015749355070_0;
    %assign/vec4 v0000015749355430_0, 0;
    %load/vec4 v00000157493554d0_0;
    %assign/vec4 v0000015749355e30_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0000015749354d50_0;
    %assign/vec4 v00000157493552f0_0, 0;
    %load/vec4 v0000015749354fd0_0;
    %assign/vec4 v0000015749355610_0, 0;
    %load/vec4 v0000015749355570_0;
    %assign/vec4 v0000015749355890_0, 0;
    %load/vec4 v0000015749354ad0_0;
    %assign/vec4 v00000157493540d0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0000015749353b30_0;
    %assign/vec4 v0000015749354f30_0, 0;
    %load/vec4 v0000015749355250_0;
    %assign/vec4 v0000015749353bd0_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0000015749354df0_0;
    %assign/vec4 v0000015749354030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015749354210_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000015749006240;
T_10 ;
    %wait E_000001574922eb90;
    %load/vec4 v000001574934f530_0;
    %subi 2, 0, 16;
    %assign/vec4 v000001574934f670_0, 0;
    %load/vec4 v000001574934fe90_0;
    %subi 2, 0, 16;
    %assign/vec4 v00000157493511f0_0, 0;
    %load/vec4 v0000015749351830_0;
    %subi 2, 0, 16;
    %assign/vec4 v0000015749351470_0, 0;
    %load/vec4 v0000015749353310_0;
    %subi 2, 0, 16;
    %assign/vec4 v0000015749351a10_0, 0;
    %load/vec4 v0000015749352a50_0;
    %load/vec4 v00000157493533b0_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001574934f3f0_0, 0;
    %load/vec4 v0000015749352a50_0;
    %load/vec4 v0000015749352050_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001574934fcb0_0, 0;
    %load/vec4 v0000015749352a50_0;
    %load/vec4 v00000157493515b0_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000015749351970_0, 0;
    %load/vec4 v0000015749352a50_0;
    %load/vec4 v0000015749351650_0;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000157493527d0_0, 0;
    %load/vec4 v0000015749351330_0;
    %load/vec4 v00000157493513d0_0;
    %and;
    %load/vec4 v0000015749352b90_0;
    %and;
    %load/vec4 v0000015749351d30_0;
    %and;
    %load/vec4 v0000015749351dd0_0;
    %and;
    %assign/vec4 v000001574934fa30_0, 0;
    %load/vec4 v0000015749353270_0;
    %load/vec4 v0000015749351c90_0;
    %or;
    %load/vec4 v0000015749351bf0_0;
    %or;
    %load/vec4 v0000015749352870_0;
    %or;
    %load/vec4 v0000015749351e70_0;
    %or;
    %assign/vec4 v0000015749352910_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000015749006240;
T_11 ;
    %wait E_000001574922e950;
    %load/vec4 v0000015749353450_0;
    %store/vec4 v0000015749351b50_0, 0, 3;
    %load/vec4 v0000015749353450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000015749351b50_0, 0, 3;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v00000157493529b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000015749351b50_0, 0, 3;
T_11.8 ;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000015749351b50_0, 0, 3;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v000001574934fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000015749351b50_0, 0, 3;
T_11.10 ;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000015749351b50_0, 0, 3;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000015749351b50_0, 0, 3;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000015749351b50_0, 0, 3;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000015749006240;
T_12 ;
    %wait E_000001574922ebd0;
    %load/vec4 v0000015749352f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015749353450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493525f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493534f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493524b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574934f5d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749352370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749352730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749351fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574934fd50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749352eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749351510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000157493536d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934f030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001574934fad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749353630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749352d70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574934fc10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749350750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000157493518d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015749352cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015749353770_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000015749351b50_0;
    %assign/vec4 v0000015749353450_0, 0;
    %load/vec4 v0000015749353450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015749353450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493525f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493534f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493524b0_0, 0;
    %jmp T_12.10;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493525f0_0, 0;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v000001574934f530_0;
    %assign/vec4 v000001574934f5d0_0, 0;
    %load/vec4 v000001574934fe90_0;
    %assign/vec4 v0000015749352370_0, 0;
    %load/vec4 v0000015749351830_0;
    %assign/vec4 v0000015749352730_0, 0;
    %load/vec4 v0000015749353310_0;
    %assign/vec4 v0000015749351fb0_0, 0;
    %load/vec4 v000001574934f670_0;
    %assign/vec4 v000001574934fd50_0, 0;
    %load/vec4 v00000157493511f0_0;
    %assign/vec4 v0000015749352eb0_0, 0;
    %load/vec4 v0000015749351470_0;
    %assign/vec4 v0000015749351510_0, 0;
    %load/vec4 v0000015749351a10_0;
    %assign/vec4 v00000157493536d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493534f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157493524b0_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157493534f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157493524b0_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v000001574934f3f0_0;
    %assign/vec4 v000001574934f030_0, 0;
    %load/vec4 v000001574934fcb0_0;
    %assign/vec4 v000001574934fad0_0, 0;
    %load/vec4 v0000015749351970_0;
    %assign/vec4 v0000015749353630_0, 0;
    %load/vec4 v00000157493527d0_0;
    %assign/vec4 v0000015749352d70_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v000001574934f850_0;
    %assign/vec4 v000001574934f2b0_0, 0;
    %load/vec4 v0000015749350e30_0;
    %assign/vec4 v0000015749350cf0_0, 0;
    %load/vec4 v00000157493522d0_0;
    %assign/vec4 v0000015749353090_0, 0;
    %load/vec4 v0000015749351290_0;
    %assign/vec4 v0000015749352690_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0000015749350390_0;
    %assign/vec4 v000001574934fc10_0, 0;
    %load/vec4 v000001574934fdf0_0;
    %assign/vec4 v0000015749350750_0, 0;
    %load/vec4 v0000015749352c30_0;
    %assign/vec4 v00000157493518d0_0, 0;
    %load/vec4 v0000015749352af0_0;
    %assign/vec4 v0000015749352cd0_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0000015749352a50_0;
    %assign/vec4 v0000015749353770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157493525f0_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001574900d830;
T_13 ;
    %wait E_000001574922d790;
    %load/vec4 v000001574936d4d0_0;
    %store/vec4 v000001574936e6f0_0, 0, 3;
    %load/vec4 v000001574936d4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v000001574936f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001574936e6f0_0, 0, 3;
T_13.6 ;
    %jmp T_13.5;
T_13.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001574936e6f0_0, 0, 3;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v000001574936c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001574936e6f0_0, 0, 3;
T_13.8 ;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v000001574936e330_0;
    %pad/u 32;
    %pushi/vec4 50, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001574936d7f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001574936e6f0_0, 0, 3;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001574936e6f0_0, 0, 3;
T_13.11 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001574936f7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001574936e6f0_0, 0, 3;
T_13.12 ;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001574900d830;
T_14 ;
    %wait E_000001574922d9d0;
    %load/vec4 v000001574936e790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001574936d4d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936d1b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936bf90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936c8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936d570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936c850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936b630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936cfd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936b4f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936cdf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936cf30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936d070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001574936bd10_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001574936eab0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001574936f730_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001574936f4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574936c710_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001574936e330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574936ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574936d7f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001574936e6f0_0;
    %assign/vec4 v000001574936d4d0_0, 0;
    %load/vec4 v000001574936d4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574936ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574936d7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001574936c710_0, 0;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v000001574936cc10_0;
    %assign/vec4 v000001574936d1b0_0, 0;
    %load/vec4 v000001574936c030_0;
    %assign/vec4 v000001574936bf90_0, 0;
    %load/vec4 v000001574936d250_0;
    %assign/vec4 v000001574936c8f0_0, 0;
    %load/vec4 v000001574936d610_0;
    %assign/vec4 v000001574936d570_0, 0;
    %load/vec4 v000001574936cc10_0;
    %assign/vec4 v000001574936c850_0, 0;
    %load/vec4 v000001574936c030_0;
    %assign/vec4 v000001574936b630_0, 0;
    %load/vec4 v000001574936d250_0;
    %assign/vec4 v000001574936cfd0_0, 0;
    %load/vec4 v000001574936d610_0;
    %assign/vec4 v000001574936b4f0_0, 0;
    %load/vec4 v000001574936cc10_0;
    %assign/vec4 v000001574936cdf0_0, 0;
    %load/vec4 v000001574936c030_0;
    %assign/vec4 v000001574936cf30_0, 0;
    %load/vec4 v000001574936d250_0;
    %assign/vec4 v000001574936d070_0, 0;
    %load/vec4 v000001574936d610_0;
    %assign/vec4 v000001574936bd10_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001574936eab0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001574936f730_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001574936f4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015749370310_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001574936e330_0, 0;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v000001574936c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v000001574936e330_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001574936e330_0, 0;
    %load/vec4 v000001574936fe10_0;
    %assign/vec4 v000001574936f730_0, 0;
    %load/vec4 v000001574936d1b0_0;
    %assign/vec4 v000001574936cdf0_0, 0;
    %load/vec4 v000001574936bf90_0;
    %assign/vec4 v000001574936cf30_0, 0;
    %load/vec4 v000001574936c8f0_0;
    %assign/vec4 v000001574936d070_0, 0;
    %load/vec4 v000001574936d570_0;
    %assign/vec4 v000001574936bd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015749370310_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000001574936f730_0;
    %assign/vec4 v000001574936f4b0_0, 0;
T_14.9 ;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v000001574936c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v000001574936f730_0;
    %assign/vec4 v000001574936eab0_0, 0;
    %load/vec4 v000001574936cdf0_0;
    %assign/vec4 v000001574936c850_0, 0;
    %load/vec4 v000001574936cf30_0;
    %assign/vec4 v000001574936b630_0, 0;
    %load/vec4 v000001574936d070_0;
    %assign/vec4 v000001574936cfd0_0, 0;
    %load/vec4 v000001574936bd10_0;
    %assign/vec4 v000001574936b4f0_0, 0;
    %load/vec4 v000001574936c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001574936d7f0_0, 0;
T_14.12 ;
T_14.10 ;
    %load/vec4 v000001574936d6b0_0;
    %assign/vec4 v000001574936d1b0_0, 0;
    %load/vec4 v000001574936c170_0;
    %assign/vec4 v000001574936bf90_0, 0;
    %load/vec4 v000001574936c350_0;
    %assign/vec4 v000001574936c8f0_0, 0;
    %load/vec4 v000001574936b6d0_0;
    %assign/vec4 v000001574936d570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015749370310_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001574936ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001574936c710_0, 0;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000015748cfe820;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001574936fb90_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v000001574936fb90_0;
    %inv;
    %store/vec4 v000001574936fb90_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0000015748cfe820;
T_16 ;
    %fork t_1, S_0000015749027400;
    %jmp t_0;
    .scope S_0000015749027400;
t_1 ;
    %vpi_call/w 3 73 "$dumpfile", "Top_tb.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015748cfe820 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001574936e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001574936f910_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001574936faf0_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001574936ec90_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001574936f370_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001574936ff50_0, 0, 8;
    %vpi_call/w 3 84 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 85 "$display", "----Starting Testbench for Default Polynomial Function---" {0 0 0};
    %vpi_call/w 3 86 "$display", "---------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001574936e830_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001574925ab40_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001574925ab40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v000001574936faf0_0;
    %store/vec4 v0000015749370450_0, 0, 8;
    %load/vec4 v000001574936ec90_0;
    %store/vec4 v000001574936e010_0, 0, 8;
    %load/vec4 v000001574936f370_0;
    %store/vec4 v000001574936f870_0, 0, 8;
    %load/vec4 v000001574936ff50_0;
    %store/vec4 v000001574936fd70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001574936f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001574936e830_0, 0, 1;
T_16.2 ;
    %load/vec4 v000001574936dcf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.3, 6;
    %wait E_000001574922d710;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call/w 3 100 "$display", "\012-------------------Test Case %0d-------------------", v000001574925ab40_0 {0 0 0};
    %vpi_call/w 3 101 "$display", "a input : %f (0x%H)", v000001574936faf0_0, v000001574936faf0_0 {0 0 0};
    %vpi_call/w 3 102 "$display", "b input : %f (0x%H)", v000001574936ec90_0, v000001574936ec90_0 {0 0 0};
    %vpi_call/w 3 103 "$display", "c input : %f (0x%H)", v000001574936f370_0, v000001574936f370_0 {0 0 0};
    %vpi_call/w 3 104 "$display", "d input : %f (0x%H)", v000001574936ff50_0, v000001574936ff50_0 {0 0 0};
    %vpi_func/r 3 105 "$itor", v0000015749370270_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 105 "$display", "Z min: %f (0x%H)", W<0,r>, v0000015749370270_0 {0 1 0};
    %vpi_call/w 3 106 "$display", "a min: %f (0x%H)", v000001574936e3d0_0, v000001574936e3d0_0 {0 0 0};
    %vpi_call/w 3 107 "$display", "b min: %f (0x%H)", v000001574936df70_0, v000001574936df70_0 {0 0 0};
    %vpi_call/w 3 108 "$display", "c min: %f (0x%H)", v000001574936f410_0, v000001574936f410_0 {0 0 0};
    %vpi_call/w 3 109 "$display", "d min: %f (0x%H)", v000001574936e1f0_0, v000001574936e1f0_0 {0 0 0};
    %vpi_call/w 3 110 "$display", "iter_count: %d ", v000001574936e330_0 {0 0 0};
    %vpi_call/w 3 111 "$display", "Convergence: %d ", v000001574936d7f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001574936f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001574936e830_0, 0, 1;
    %delay 10000, 0;
T_16.4 ;
    %load/vec4 v000001574936dcf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.5, 6;
    %wait E_000001574922d710;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v000001574936faf0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001574936faf0_0, 0, 8;
    %load/vec4 v000001574936ec90_0;
    %addi 1, 0, 8;
    %store/vec4 v000001574936ec90_0, 0, 8;
    %load/vec4 v000001574936f370_0;
    %addi 1, 0, 8;
    %store/vec4 v000001574936f370_0, 0, 8;
    %load/vec4 v000001574936ff50_0;
    %addi 1, 0, 8;
    %store/vec4 v000001574936ff50_0, 0, 8;
    %load/vec4 v000001574925ab40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001574925ab40_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call/w 3 125 "$finish" {0 0 0};
    %end;
    .scope S_0000015748cfe820;
t_0 %join;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "Top_tb.v";
    "GrDes.v";
    "fixed_16_capped_diff.v";
    "fixed_32_check_conv.v";
    "fixed_32_comp.v";
    "func_grad_val_diff.v";
    "fixed_64_mult.v";
    "fixed_64_clamp.v";
    "func.v";
    "fixed_32_add_sub.v";
    "fixed_32_mult.v";
    "snap_to_closest_int.v";
    "fixed_32_capped_mult.v";
