vhdl work "D:\GitHub\VHDL_Modules\Design_concepts\FIFO.vhd"
