$date
	Sun Sep 24 03:45:42 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! counter_out [3:0] $end
$var reg 1 " clock $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U_counter $end
$var wire 1 " clock $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 4 % counter_out [3:0] $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
1"
bx !
$end
#5
0"
1$
#10
1"
#11
b0 !
b0 %
#15
0"
0$
#20
1"
#25
0"
1#
#30
1"
#31
b1 !
b1 %
#35
0"
#40
1"
#41
b10 !
b10 %
#45
0"
#50
1"
#51
b11 !
b11 %
#55
0"
#60
1"
#61
b100 !
b100 %
#65
0"
#70
1"
#71
b101 !
b101 %
#75
0"
#80
1"
#81
b110 !
b110 %
#85
0"
#90
1"
#91
b111 !
b111 %
#95
0"
#100
1"
#101
b1000 !
b1000 %
#105
0"
#110
1"
#111
b1001 !
b1001 %
#115
0"
#120
1"
#121
b1010 !
b1010 %
#125
0"
#130
1"
#131
b1011 !
b1011 %
#135
0"
#140
1"
#141
b1100 !
b1100 %
#145
0"
#150
1"
#151
b1101 !
b1101 %
#155
0"
#160
1"
#161
b1110 !
b1110 %
#165
0"
#170
1"
#171
b1111 !
b1111 %
#175
0"
#180
1"
#181
b0 !
b0 %
#185
0"
#190
1"
#191
b1 !
b1 %
#195
0"
#200
1"
#201
b10 !
b10 %
#205
0"
0#
#210
1"
