

================================================================
== Vitis HLS Report for 'matrix_mult_3x3'
================================================================
* Date:           Mon Dec 15 16:25:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trabalho2SD
* Solution:       solution_array_partition (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcau25p-sfvb784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    18|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     360|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     168|    -|
|Register         |        -|     -|     121|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    18|     121|     528|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      600|  1200|  282000|  141000|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U1  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U2  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U3  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U4  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U5  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U6  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U7  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U8  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U9  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0| 360|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U10  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U11  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U12  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U13  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U14  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U15  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U16  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U17  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U18  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U19  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U20  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U21  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U22  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U23  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U24  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U25  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U26  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U27  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |R_address0  |  31|          6|    4|         24|
    |R_address1  |  26|          5|    4|         20|
    |R_d0        |  31|          6|   16|         96|
    |R_d1        |  26|          5|   16|         80|
    |ap_NS_fsm   |  54|         10|    1|         10|
    +------------+----+-----------+-----+-----------+
    |Total       | 168|         32|   41|        230|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   9|   0|    9|          0|
    |soma_11_reg_735  |  16|   0|   16|          0|
    |soma_13_reg_740  |  16|   0|   16|          0|
    |soma_15_reg_745  |  16|   0|   16|          0|
    |soma_17_reg_750  |  16|   0|   16|          0|
    |soma_5_reg_720   |  16|   0|   16|          0|
    |soma_7_reg_725   |  16|   0|   16|          0|
    |soma_9_reg_730   |  16|   0|   16|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 121|   0|  121|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|A_0_0       |   in|    8|     ap_none|            A_0_0|       pointer|
|A_0_1       |   in|    8|     ap_none|            A_0_1|       pointer|
|A_0_2       |   in|    8|     ap_none|            A_0_2|       pointer|
|A_1_0       |   in|    8|     ap_none|            A_1_0|       pointer|
|A_1_1       |   in|    8|     ap_none|            A_1_1|       pointer|
|A_1_2       |   in|    8|     ap_none|            A_1_2|       pointer|
|A_2_0       |   in|    8|     ap_none|            A_2_0|       pointer|
|A_2_1       |   in|    8|     ap_none|            A_2_1|       pointer|
|A_2_2       |   in|    8|     ap_none|            A_2_2|       pointer|
|B_0_0       |   in|    8|     ap_none|            B_0_0|       pointer|
|B_0_1       |   in|    8|     ap_none|            B_0_1|       pointer|
|B_0_2       |   in|    8|     ap_none|            B_0_2|       pointer|
|B_1_0       |   in|    8|     ap_none|            B_1_0|       pointer|
|B_1_1       |   in|    8|     ap_none|            B_1_1|       pointer|
|B_1_2       |   in|    8|     ap_none|            B_1_2|       pointer|
|B_2_0       |   in|    8|     ap_none|            B_2_0|       pointer|
|B_2_1       |   in|    8|     ap_none|            B_2_1|       pointer|
|B_2_2       |   in|    8|     ap_none|            B_2_2|       pointer|
|R_address0  |  out|    4|   ap_memory|                R|         array|
|R_ce0       |  out|    1|   ap_memory|                R|         array|
|R_we0       |  out|    1|   ap_memory|                R|         array|
|R_d0        |  out|   16|   ap_memory|                R|         array|
|R_address1  |  out|    4|   ap_memory|                R|         array|
|R_ce1       |  out|    1|   ap_memory|                R|         array|
|R_we1       |  out|    1|   ap_memory|                R|         array|
|R_d1        |  out|   16|   ap_memory|                R|         array|
+------------+-----+-----+------------+-----------------+--------------+

