\hypertarget{struct_t_i_m___type_def}{}\section{T\+I\+M\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_i_m___type_def}\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}


T\+IM.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{S\+M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{D\+I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{E\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{C\+C\+M\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{C\+C\+M\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{C\+C\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{C\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{P\+SC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{A\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{R\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{C\+C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{C\+C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{C\+C\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{C\+C\+R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{B\+D\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{D\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{D\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+IM. 

Definition at line 488 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!A\+RR@{A\+RR}}
\index{A\+RR@{A\+RR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+RR}{ARR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+RR}\hypertarget{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{}\label{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}
T\+IM auto-\/reload register, Address offset\+: 0x2C 

Definition at line 501 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!B\+D\+TR@{B\+D\+TR}}
\index{B\+D\+TR@{B\+D\+TR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+D\+TR}{BDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+D\+TR}\hypertarget{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{}\label{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}
T\+IM break and dead-\/time register, Address offset\+: 0x44 

Definition at line 507 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+ER@{C\+C\+ER}}
\index{C\+C\+ER@{C\+C\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+ER}{CCER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+ER}\hypertarget{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{}\label{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}
T\+IM capture/compare enable register, Address offset\+: 0x20 

Definition at line 498 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R1@{C\+C\+M\+R1}}
\index{C\+C\+M\+R1@{C\+C\+M\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+M\+R1}{CCMR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+M\+R1}\hypertarget{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{}\label{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}
T\+IM capture/compare mode register 1, Address offset\+: 0x18 

Definition at line 496 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R2@{C\+C\+M\+R2}}
\index{C\+C\+M\+R2@{C\+C\+M\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+M\+R2}{CCMR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+M\+R2}\hypertarget{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{}\label{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}
T\+IM capture/compare mode register 2, Address offset\+: 0x1C 

Definition at line 497 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R1@{C\+C\+R1}}
\index{C\+C\+R1@{C\+C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R1}{CCR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R1}\hypertarget{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{}\label{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}
T\+IM capture/compare register 1, Address offset\+: 0x34 

Definition at line 503 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R2@{C\+C\+R2}}
\index{C\+C\+R2@{C\+C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R2}{CCR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R2}\hypertarget{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{}\label{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}
T\+IM capture/compare register 2, Address offset\+: 0x38 

Definition at line 504 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R3@{C\+C\+R3}}
\index{C\+C\+R3@{C\+C\+R3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R3}{CCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R3}\hypertarget{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{}\label{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}
T\+IM capture/compare register 3, Address offset\+: 0x3C 

Definition at line 505 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R4@{C\+C\+R4}}
\index{C\+C\+R4@{C\+C\+R4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R4}{CCR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R4}\hypertarget{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{}\label{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}
T\+IM capture/compare register 4, Address offset\+: 0x40 

Definition at line 506 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+NT}{CNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+NT}\hypertarget{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{}\label{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}
T\+IM counter register, Address offset\+: 0x24 

Definition at line 499 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R1}\hypertarget{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{}\label{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}
T\+IM control register 1, Address offset\+: 0x00 

Definition at line 490 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R2}\hypertarget{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{}\label{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}
T\+IM control register 2, Address offset\+: 0x04 

Definition at line 491 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+CR}{DCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+CR}\hypertarget{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{}\label{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}
T\+IM D\+MA control register, Address offset\+: 0x48 

Definition at line 508 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+I\+ER@{D\+I\+ER}}
\index{D\+I\+ER@{D\+I\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+ER}{DIER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+I\+ER}\hypertarget{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{}\label{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}
T\+IM D\+M\+A/interrupt enable register, Address offset\+: 0x0C 

Definition at line 493 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+M\+AR@{D\+M\+AR}}
\index{D\+M\+AR@{D\+M\+AR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+AR}{DMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+AR}\hypertarget{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{}\label{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}
T\+IM D\+MA address for full transfer, Address offset\+: 0x4C 

Definition at line 509 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!E\+GR@{E\+GR}}
\index{E\+GR@{E\+GR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+GR}{EGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+GR}\hypertarget{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{}\label{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}
T\+IM event generation register, Address offset\+: 0x14 

Definition at line 495 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!OR@{OR}}
\index{OR@{OR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{OR}{OR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t OR}\hypertarget{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{}\label{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}
T\+IM option register, Address offset\+: 0x50 

Definition at line 510 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!P\+SC@{P\+SC}}
\index{P\+SC@{P\+SC}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+SC}{PSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+SC}\hypertarget{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{}\label{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}
T\+IM prescaler, Address offset\+: 0x28 

Definition at line 500 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+CR@{R\+CR}}
\index{R\+CR@{R\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+CR}{RCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+CR}\hypertarget{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{}\label{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}
T\+IM repetition counter register, Address offset\+: 0x30 

Definition at line 502 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!S\+M\+CR@{S\+M\+CR}}
\index{S\+M\+CR@{S\+M\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+M\+CR}{SMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+M\+CR}\hypertarget{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{}\label{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}
T\+IM slave mode control register, Address offset\+: 0x08 

Definition at line 492 of file stm32f401xc.\+h.

\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
T\+IM status register, Address offset\+: 0x10 

Definition at line 494 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
