// Seed: 4153690646
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input logic id_2,
    input wire id_3,
    output logic id_4
);
  always @(posedge 1) begin
    id_4 <= id_1 - 1'b0;
  end
  initial begin
    id_0 = 1;
  end
  tri0 id_6;
  assign id_4 = id_2;
  assign id_4 = id_2;
  xnor (id_0, id_1, id_2, id_3, id_6, id_7);
  always @(id_1 / id_1)
    if (id_6) id_0 <= 1;
    else id_0 <= 1'b0;
  wire id_7;
  module_0();
  wire id_8;
endmodule
