#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  5 09:03:00 2024
# Process ID: 23056
# Current directory: D:/Digital IC Design/Diploma/Project2_SPI/Slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3892 D:\Digital IC Design\Diploma\Project2_SPI\Slave\Slave.xpr
# Log file: D:/Digital IC Design/Diploma/Project2_SPI/Slave/vivado.log
# Journal file: D:/Digital IC Design/Diploma/Project2_SPI/Slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 812.887 ; gain = 96.156
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: SPI_SLAVE
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 912.938 ; gain = 84.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter CHK_CMD bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ_ADD bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:117]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (1#1) [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 958.754 ; gain = 129.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 958.754 ; gain = 129.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 958.754 ; gain = 129.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1327.324 ; gain = 498.543
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1327.324 ; gain = 498.543
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 09:06:16 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1346.113 ; gain = 1.168
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.895 ; gain = 448.418
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: SPI_SLAVE
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter CHK_CMD bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ_ADD bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:116]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (1#1) [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.156 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1798.156 ; gain = 0.000
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1798.156 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 09:12:47 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Slave/Slave.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1798.156 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 09:15:31 2024...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: SPI_Wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Wrapper' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter CHK_CMD bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ_ADD bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:116]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (1#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter MEM_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (2#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Wrapper' (3#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.961 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1902.941 ; gain = 76.980
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1902.941 ; gain = 76.980
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 09:16:19 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1902.941 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: SPI_Wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1902.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Wrapper' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter CHK_CMD bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ_ADD bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:116]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (1#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter MEM_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (2#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Wrapper' (3#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1919.770 ; gain = 16.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1919.770 ; gain = 16.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1919.770 ; gain = 16.828
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2063.672 ; gain = 160.730
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2063.672 ; gain = 160.730
current_design synth_1
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2063.672 ; gain = 0.000
[Mon Aug  5 09:27:11 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2063.672 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2063.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2063.672 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 12:40:38 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2063.672 ; gain = 0.000
[Mon Aug  5 12:44:16 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2064.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2064.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2064.090 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 6
[Mon Aug  5 14:54:24 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2064.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2064.090 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2064.090 ; gain = 0.000
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2064.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Wrapper' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter CHK_CMD bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ_ADD bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:117]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (1#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter MEM_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (2#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Wrapper' (3#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.156 ; gain = 18.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.156 ; gain = 18.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.156 ; gain = 18.066
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2177.957 ; gain = 113.867
current_design impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 15:06:22 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2177.957 ; gain = 0.000
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2177.957 ; gain = 0.000
[Mon Aug  5 15:24:58 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2177.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2177.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.957 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Aug  5 15:32:44 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 15:56:13 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2177.957 ; gain = 0.000
[Mon Aug  5 16:10:04 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Aug  5 16:14:19 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 16:20:16 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2177.957 ; gain = 0.000
[Mon Aug  5 16:21:35 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Aug  5 16:24:16 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2177.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2177.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_design impl_1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2435.855 ; gain = 0.164
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.961 . Memory (MB): peak = 2463.309 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Aug  5 16:30:55 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 16:33:09 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2463.309 ; gain = 0.000
[Mon Aug  5 16:34:32 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Aug  5 16:37:08 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2463.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2463.309 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.923 . Memory (MB): peak = 2463.309 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug  5 16:42:19 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
[Mon Aug  5 16:42:19 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Aug  5 16:44:08 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2463.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2463.309 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2463.309 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug  5 17:23:37 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
[Mon Aug  5 17:23:38 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2463.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2463.309 ; gain = 0.000
current_design synth_1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.879 . Memory (MB): peak = 2463.309 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 17:27:30 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a35tcpg236-1I
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2492.355 ; gain = 23.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Wrapper' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter CHK_CMD bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ_ADD bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "one_hot" *) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:116]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (1#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter MEM_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (2#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Wrapper' (3#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2517.906 ; gain = 49.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2517.906 ; gain = 49.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2517.906 ; gain = 49.230
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2613.711 ; gain = 145.035
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2613.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Wrapper' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter CHK_CMD bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ_ADD bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:116]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (1#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/SPI_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter MEM_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (2#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Single_Port_RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Wrapper' (3#1) [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/sources_1/imports/Project2_SPI/Wrapper.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2613.711 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2613.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2613.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2616.996 ; gain = 3.285
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Aug  5 17:44:51 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug  5 17:47:17 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2616.996 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2616.996 ; gain = 0.000
current_design synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list MISO_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list MOSI_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list rst_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list SS_n_IBUF ]]
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
Finished Parsing XDC File [D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
write_edif {D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI_netlist.edn}
write_verilog {D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI.v}
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Aug  5 17:54:13 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
open_hw
file copy -force {D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/SPI_Wrapper.bit} {D:/Digital IC Design/Diploma/Project2_SPI/SPI_Bitsteam.bit}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list MISO_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list MOSI_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list rst_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list SS_n_IBUF ]]
set_property target_constrs_file {D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.srcs/constrs_1/imports/Project2_SPI/SPI_basys3_constraints.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug  5 18:28:53 2024] Launched synth_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/synth_1/runme.log
[Mon Aug  5 18:28:53 2024] Launched impl_1...
Run output will be captured here: D:/Digital IC Design/Diploma/Project2_SPI/Project2_SPI/Project2_SPI.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 2616.996 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2616.996 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2616.996 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 18:34:54 2024...
