#ifndef Minimal_SoC_HW_PLATFORM_H_
#define Minimal_SoC_HW_PLATFORM_H_
/*****************************************************************************
*
*Created by Microsemi SmartDesign  Sun Jul 17 20:19:46 2022
*
*Memory map specification for peripherals in Minimal_SoC
*/

/*-----------------------------------------------------------------------------
* COREABC_0 subsystem memory map
* Master(s) for this subsystem: COREABC_0 
*---------------------------------------------------------------------------*/
#define CORETIMER_0                     0x00000000U
#define COREUARTAPB_0                   0x00001000U
#define CORESPI_0                       0x00002000U
#define COREAPBSRAM_0                   0x00003000U
#define COREINTERRUPT_0                 0x00004000U
#define COREGPIO_0                      0x00005000U
#define COREGPIO_1                      0x00006000U


#endif /* Minimal_SoC_HW_PLATFORM_H_*/
