// Peripheral: FSMC_Bank1_Periph  Flexible Static Memory Controller.
// Instances:
//  FSMC_Bank1  mmap.FSMC_Bank1_R_BASE
// Registers:
//  0x00 32  BTCR[8] NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR).
// Import:
//  stm32/o/f40_41xxx/mmap
package fsmc

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.
