// Seed: 117023268
module module_0 ();
  wire id_2;
endmodule
module module_1;
  tri id_1;
  id_2 :
  assert property (@(1) 1)
  else assert (id_1);
  supply1 id_3, id_4;
  assign id_1 = 1;
  wire id_5, id_6;
  module_0();
  assign id_1 = (id_3);
endmodule
module module_2 (
    input  tri0 id_0,
    output tri1 id_1
    , id_3
);
  module_0();
  assign id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0();
endmodule
