{
  "design": {
    "design_info": {
      "boundary_crc": "0x733FD8AD08DE2EC3",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../ZedBoard_PL_ChasingLeds.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "clock_divider_1": "",
      "const_reset_1": "",
      "clock_divider_0": ""
    },
    "ports": {
      "o_slow_clock_1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clock_divider_1_0_o_slow_clock",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "i_master_clock_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_i_master_clock_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "o_slow_clock_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clock_divider_0_0_o_slow_clock",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clock_divider_1": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_1_0",
        "xci_path": "ip\\design_1_clock_divider_1_0\\design_1_clock_divider_1_0.xci",
        "inst_hier_path": "clock_divider_1",
        "parameters": {
          "MASTER_CLOCK_HZ": {
            "value": "100000000"
          },
          "SLOW_CLOCK_HZ": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_master_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_i_master_clock_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I"
          },
          "o_slow_clock": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "const_reset_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip\\design_1_xlconstant_1_0\\design_1_xlconstant_1_0.xci",
        "inst_hier_path": "const_reset_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_0_0",
        "xci_path": "ip\\design_1_clock_divider_0_0\\design_1_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_master_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_i_master_clock_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I"
          },
          "o_slow_clock": {
            "type": "clk",
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clock_divider_0_o_slow_clock": {
        "ports": [
          "clock_divider_0/o_slow_clock",
          "o_slow_clock_0"
        ]
      },
      "clock_divider_1_o_slow_clock": {
        "ports": [
          "clock_divider_1/o_slow_clock",
          "o_slow_clock_1"
        ]
      },
      "i_master_clock_0_1": {
        "ports": [
          "i_master_clock_0",
          "clock_divider_1/i_master_clock",
          "clock_divider_0/i_master_clock"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "const_reset_1/dout",
          "clock_divider_1/i_reset",
          "clock_divider_0/i_reset"
        ]
      }
    }
  }
}