# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sumador_completo.srcs/sources_1/new/sumador_completo.vhd" \
"../../../../sumador_completo.srcs/sources_1/new/sumador_completo_tb.vhd" \

# Do not sort compile order
nosort
