PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


7 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
new_pred_smt_format ['(declare-rel pred_0_synth_msat_1 (Int Int Int Int Int))\n (rule (=>  ( = (rel end 1) 0  ) (pred_0_synth_msat_1 z y x h end)))']
['(declare-rel pred_0_synth_msat_1 (Int Int Int Int Int))\n (rule (=>  ( = (rel end 1) 0  ) (pred_0_synth_msat_1 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.089909 
Solver time:	2.243132
Total time:	2.333041
Iteration count:	7
Predicate count:	12
Successfully added new predicate to input file. !
PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


8 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
new_pred_smt_format ['(declare-rel pred_synth_msat_2 (Int Int Int Int Int))\n (rule (=>  ( <= 2 (rel z 1)  ) (pred_synth_msat_2 z y x h end)))']
['(declare-rel pred_synth_msat_2 (Int Int Int Int Int))\n (rule (=>  ( <= 2 (rel z 1)  ) (pred_synth_msat_2 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.091817 
Solver time:	2.389193
Total time:	2.48101
Iteration count:	8
Predicate count:	13
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


15 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_1': 2, 'z_1': 0, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
new_pred_smt_format ['(declare-rel pred_synth_msat_3 (Int Int Int Int Int))\n (rule (=>  ( <= 1 (rel z 0)  ) (pred_synth_msat_3 z y x h end)))']
['(declare-rel pred_synth_msat_3 (Int Int Int Int Int))\n (rule (=>  ( <= 1 (rel z 0)  ) (pred_synth_msat_3 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.087392 
Solver time:	4.047015
Total time:	4.134407
Iteration count:	15
Predicate count:	14
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


27 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 106: 118, 120: 143, 100: 145, 85: 147, 71: 149, 35: 151, 1: 153}
aux_vars_first_occ_dict {'.def_28 ': 11, '.def_412 ': 45}
aux_vars_dict {'.def_28 ': '( = h_1 1 ) ', '.def_412 ': '( <= 2 z_1 ) '}
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
aux_vars_subs_dict  {'.def_28 ': '( = h_1 1 ) ', '.def_412 ': '( <= 2 z_1 ) '}
{19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 106: 118, 120: 143, 100: 145, 85: 147, 71: 149, 35: 151, 1: 153}
{21: 32, 10: 34, 8: 36, 73: 85, 87: 110, 67: 112, 52: 114, 38: 116, 2: 118}
remove lets from formula
final_formula  ( and .def_28 ( and .def_412 ( and ( = end_1 0 ) ( and .def_28 .def_412 ) ) ) ) 
[' ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( <= 2 z_1 ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_synth_msat_4 (Int Int Int Int Int))\n (rule (=>  ( <= 1 (rel z 1)  ) (pred_synth_msat_4 z y x h end)))']
['(declare-rel pred_synth_msat_4 (Int Int Int Int Int))\n (rule (=>  ( <= 1 (rel z 1)  ) (pred_synth_msat_4 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.09075 
Solver time:	7.076029
Total time:	7.166779
Iteration count:	27
Predicate count:	15
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


30 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_synth_msat_4': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_1': 2, 'z_1': 0, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_1': 2, 'z_1': 0, 'end_1': 1, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_0': 1, 'z_0': 0, 'end_0': 0, 'x_0': 1, 'end_1': 1, 'h_1': 1, 'x_1': 1, 'y_1': 2, 'z_1': 0, 'h_0': 0}
Next concrete state {'y_0': 2, 'z_0': 0, 'end_0': 1, 'x_0': 1, 'end_1': 1, 'h_1': 1, 'x_1': 1, 'y_1': 2, 'z_1': 0, 'h_0': 0}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 193: 203, 209: 219, 229: 235, 225: 241, 247: 253, 243: 259, 221: 261, 205: 263, 189: 265, 184: 269, 282: 292, 298: 308, 318: 324, 314: 330, 336: 342, 332: 348, 310: 350, 294: 352, 278: 354, 271: 356, 178: 358, 163: 360, 137: 362, 118: 364, 90: 366, 75: 368, 57: 370, 37: 372, 1: 374}
aux_vars_first_occ_dict {'.def_489 ': 11}
aux_vars_dict {'.def_489 ': '( <= 2 z_1 ) '}
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
aux_vars_subs_dict  {'.def_489 ': '( <= 2 z_1 ) '}
{20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 193: 203, 209: 219, 229: 235, 225: 241, 247: 253, 243: 259, 221: 261, 205: 263, 189: 265, 184: 269, 282: 292, 298: 308, 318: 324, 314: 330, 336: 342, 332: 348, 310: 350, 294: 352, 278: 354, 271: 356, 178: 358, 163: 360, 137: 362, 118: 364, 90: 366, 75: 368, 57: 370, 37: 372, 1: 374}
remove lets from formula
final_formula  ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and .def_489 ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and .def_489 ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and ( <= 2 z_1 ) ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_5 (Int Int Int Int Int))\n (rule (=>  ( = (rel end 0) 0  ) (pred_0_synth_msat_5 z y x h end)))']
['(declare-rel pred_0_synth_msat_5 (Int Int Int Int Int))\n (rule (=>  ( = (rel end 0) 0  ) (pred_0_synth_msat_5 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.092042 
Solver time:	8.452273
Total time:	8.544315
Iteration count:	30
Predicate count:	16
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


28 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_0_synth_msat_5': True, 'pred_synth_msat_4': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_1': 2, 'z_1': 0, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 193: 203, 209: 219, 229: 235, 225: 241, 247: 253, 243: 259, 221: 261, 205: 263, 189: 265, 184: 269, 282: 292, 298: 308, 318: 324, 314: 330, 336: 342, 332: 348, 310: 350, 294: 352, 278: 354, 271: 356, 178: 358, 163: 360, 137: 362, 118: 364, 90: 366, 75: 368, 57: 370, 37: 372, 1: 374}
aux_vars_first_occ_dict {'.def_493 ': 11}
aux_vars_dict {'.def_493 ': '( <= 2 z_1 ) '}
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
aux_vars_subs_dict  {'.def_493 ': '( <= 2 z_1 ) '}
{20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 193: 203, 209: 219, 229: 235, 225: 241, 247: 253, 243: 259, 221: 261, 205: 263, 189: 265, 184: 269, 282: 292, 298: 308, 318: 324, 314: 330, 336: 342, 332: 348, 310: 350, 294: 352, 278: 354, 271: 356, 178: 358, 163: 360, 137: 362, 118: 364, 90: 366, 75: 368, 57: 370, 37: 372, 1: 374}
remove lets from formula
final_formula  ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and .def_493 ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and .def_493 ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and ( <= 2 z_1 ) ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_6 (Int Int Int Int Int))\n (rule (=>  ( =  ( +  ( * 2 (rel x 0)  )  ( +  ( * 2 (rel y 0)  )  ( +  ( *  ( - 2  ) (rel x 1)  )  ( *  ( - 1  ) (rel y 1)  )  )  )  ) 0  ) (pred_0_synth_msat_6 z y x h end)))']
['(declare-rel pred_0_synth_msat_6 (Int Int Int Int Int))\n (rule (=>  ( =  ( +  ( * 2 (rel x 0)  )  ( +  ( * 2 (rel y 0)  )  ( +  ( *  ( - 2  ) (rel x 1)  )  ( *  ( - 1  ) (rel y 1)  )  )  )  ) 0  ) (pred_0_synth_msat_6 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.097149 
Solver time:	7.695714
Total time:	7.792863
Iteration count:	28
Predicate count:	17
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


41 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_0_synth_msat_6': True, 'pred_0_synth_msat_5': True, 'pred_synth_msat_4': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_1': 2, 'z_1': 0, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_1': 2, 'z_1': 0, 'end_1': 1, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Next concrete state {'y_0': 1, 'z_0': 0, 'end_0': 0, 'x_0': 1, 'end_1': 1, 'h_1': 1, 'x_1': 1, 'y_1': 2, 'z_1': 0, 'h_0': 0}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 193: 203, 209: 219, 229: 235, 225: 241, 247: 253, 243: 259, 221: 261, 205: 263, 189: 265, 184: 269, 282: 292, 298: 308, 318: 324, 314: 330, 336: 342, 332: 348, 310: 350, 294: 352, 278: 354, 271: 356, 178: 358, 163: 360, 137: 362, 118: 364, 90: 366, 75: 368, 57: 370, 37: 372, 1: 374}
aux_vars_first_occ_dict {'.def_511 ': 11}
aux_vars_dict {'.def_511 ': '( <= 2 z_1 ) '}
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
aux_vars_subs_dict  {'.def_511 ': '( <= 2 z_1 ) '}
{20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 193: 203, 209: 219, 229: 235, 225: 241, 247: 253, 243: 259, 221: 261, 205: 263, 189: 265, 184: 269, 282: 292, 298: 308, 318: 324, 314: 330, 336: 342, 332: 348, 310: 350, 294: 352, 278: 354, 271: 356, 178: 358, 163: 360, 137: 362, 118: 364, 90: 366, 75: 368, 57: 370, 37: 372, 1: 374}
remove lets from formula
final_formula  ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and .def_511 ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and .def_511 ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and ( <= 2 z_1 ) ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_7 (Int Int Int Int Int))\n (rule (=>  ( = 0  ( + (rel x 1)  ( + (rel y 1)  ( +  ( *  ( - 2  ) (rel y 0)  )  ( *  ( - 2  ) (rel x 0)  )  )  )  )  ) (pred_0_synth_msat_7 z y x h end)))']
['(declare-rel pred_0_synth_msat_7 (Int Int Int Int Int))\n (rule (=>  ( = 0  ( + (rel x 1)  ( + (rel y 1)  ( +  ( *  ( - 2  ) (rel y 0)  )  ( *  ( - 2  ) (rel x 0)  )  )  )  )  ) (pred_0_synth_msat_7 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.117988 
Solver time:	13.458542
Total time:	13.57653
Iteration count:	41
Predicate count:	18
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]


47 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_0_synth_msat_7': False, 'pred_0_synth_msat_6': True, 'pred_0_synth_msat_5': True, 'pred_synth_msat_4': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 77: 89, 132: 144, 126: 146, 154: 165, 179: 189, 173: 191, 229: 239, 245: 255, 265: 271, 261: 277, 283: 289, 279: 295, 257: 297, 241: 299, 225: 301, 220: 305, 318: 328, 334: 344, 354: 360, 350: 366, 372: 378, 368: 384, 346: 386, 330: 388, 314: 390, 307: 392, 214: 394, 421: 431, 437: 443, 433: 449, 417: 451, 410: 453, 396: 455, 208: 457, 193: 459, 167: 461, 148: 463, 120: 465, 105: 467, 91: 469, 71: 471, 35: 473, 1: 475}
aux_vars_first_occ_dict {'.def_28 ': 11, '.def_599 ': 45}
aux_vars_dict {'.def_28 ': '( = h_1 1 ) ', '.def_599 ': '( <= 2 z_1 ) '}
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
aux_vars_subs_dict  {'.def_28 ': '( = h_1 1 ) ', '.def_599 ': '( <= 2 z_1 ) '}
{19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 77: 89, 132: 144, 126: 146, 154: 165, 179: 189, 173: 191, 229: 239, 245: 255, 265: 271, 261: 277, 283: 289, 279: 295, 257: 297, 241: 299, 225: 301, 220: 305, 318: 328, 334: 344, 354: 360, 350: 366, 372: 378, 368: 384, 346: 386, 330: 388, 314: 390, 307: 392, 214: 394, 421: 431, 437: 443, 433: 449, 417: 451, 410: 453, 396: 455, 208: 457, 193: 459, 167: 461, 148: 463, 120: 465, 105: 467, 91: 469, 71: 471, 35: 473, 1: 475}
{21: 32, 10: 34, 8: 36, 44: 56, 99: 111, 93: 113, 121: 132, 146: 156, 140: 158, 196: 206, 212: 222, 232: 238, 228: 244, 250: 256, 246: 262, 224: 264, 208: 266, 192: 268, 187: 272, 285: 295, 301: 311, 321: 327, 317: 333, 339: 345, 335: 351, 313: 353, 297: 355, 281: 357, 274: 359, 181: 361, 388: 398, 404: 410, 400: 416, 384: 418, 377: 420, 363: 422, 175: 424, 160: 426, 134: 428, 115: 430, 87: 432, 72: 434, 58: 436, 38: 438, 2: 440}
remove lets from formula
final_formula  ( and ( = end_1 0 ) ( and .def_28 ( and .def_599 ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and .def_599 ( and ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ( and .def_28 ( <= 0 ( + ( * 2 z_0 ) ( * ( - 1 ) z_1 ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and ( <= 2 z_1 ) ( and ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( <= 0 ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ) ( and ( = h_1 1 ) ( <= 0 ( + ( * 2 z_0 ) ( * ( - 1 ) z_1 ) ) ) ) ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_8 (Int Int Int Int Int))\n (rule (=>  ( <= (rel y 0) (rel y 1)  ) (pred_0_synth_msat_8 z y x h end)))']
['(declare-rel pred_0_synth_msat_8 (Int Int Int Int Int))\n (rule (=>  ( <= (rel y 0) (rel y 1)  ) (pred_0_synth_msat_8 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.135655 
Solver time:	22.05995
Total time:	22.195605
Iteration count:	47
Predicate count:	19
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


46 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_0_synth_msat_8': True, 'pred_0_synth_msat_7': False, 'pred_0_synth_msat_6': True, 'pred_0_synth_msat_5': True, 'pred_synth_msat_4': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 187: 197, 203: 213, 223: 229, 219: 235, 241: 247, 237: 253, 215: 255, 199: 257, 183: 259, 178: 263, 163: 265, 137: 267, 118: 269, 90: 271, 75: 273, 57: 275, 37: 277, 1: 279}
aux_vars_first_occ_dict {'.def_527 ': 11}
aux_vars_dict {'.def_527 ': '( <= 2 z_1 ) '}
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
aux_vars_subs_dict  {'.def_527 ': '( <= 2 z_1 ) '}
{20: 31, 9: 33, 7: 35, 43: 55, 63: 73, 102: 114, 96: 116, 124: 135, 149: 159, 143: 161, 187: 197, 203: 213, 223: 229, 219: 235, 241: 247, 237: 253, 215: 255, 199: 257, 183: 259, 178: 263, 163: 265, 137: 267, 118: 269, 90: 271, 75: 273, 57: 275, 37: 277, 1: 279}
remove lets from formula
final_formula  ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and .def_527 ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and .def_527 ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ) ) ) ) ) ) 
[' ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and ( <= 2 z_1 ) ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_9 (Int Int Int Int Int))\n (rule (=>  ( = 0  ( + (rel y 1)  ( +  ( *  ( - 2  ) (rel y 0)  )  ( *  ( - 2  ) (rel x 0)  )  )  )  ) (pred_0_synth_msat_9 z y x h end)))']
['(declare-rel pred_0_synth_msat_9 (Int Int Int Int Int))\n (rule (=>  ( = 0  ( + (rel y 1)  ( +  ( *  ( - 2  ) (rel y 0)  )  ( *  ( - 2  ) (rel x 0)  )  )  )  ) (pred_0_synth_msat_9 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.147503 
Solver time:	24.413347
Total time:	24.560850000000002
Iteration count:	46
Predicate count:	20
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


66 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_0_synth_msat_9': False, 'pred_0_synth_msat_8': True, 'pred_0_synth_msat_7': False, 'pred_0_synth_msat_6': True, 'pred_0_synth_msat_5': True, 'pred_synth_msat_4': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 77: 89, 132: 144, 126: 146, 154: 165, 179: 189, 173: 191, 223: 233, 239: 249, 259: 265, 255: 271, 277: 283, 273: 289, 251: 291, 235: 293, 219: 295, 214: 299, 324: 334, 340: 346, 336: 352, 320: 354, 315: 358, 301: 360, 208: 362, 193: 364, 167: 366, 148: 368, 120: 370, 105: 372, 91: 374, 71: 376, 35: 378, 1: 380}
aux_vars_first_occ_dict {'.def_28 ': 11, '.def_610 ': 45}
aux_vars_dict {'.def_28 ': '( = h_1 1 ) ', '.def_610 ': '( <= 2 z_1 ) '}
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
aux_vars_subs_dict  {'.def_28 ': '( = h_1 1 ) ', '.def_610 ': '( <= 2 z_1 ) '}
{19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 77: 89, 132: 144, 126: 146, 154: 165, 179: 189, 173: 191, 223: 233, 239: 249, 259: 265, 255: 271, 277: 283, 273: 289, 251: 291, 235: 293, 219: 295, 214: 299, 324: 334, 340: 346, 336: 352, 320: 354, 315: 358, 301: 360, 208: 362, 193: 364, 167: 366, 148: 368, 120: 370, 105: 372, 91: 374, 71: 376, 35: 378, 1: 380}
{21: 32, 10: 34, 8: 36, 44: 56, 99: 111, 93: 113, 121: 132, 146: 156, 140: 158, 190: 200, 206: 216, 226: 232, 222: 238, 244: 250, 240: 256, 218: 258, 202: 260, 186: 262, 181: 266, 291: 301, 307: 313, 303: 319, 287: 321, 282: 325, 268: 327, 175: 329, 160: 331, 134: 333, 115: 335, 87: 337, 72: 339, 58: 341, 38: 343, 2: 345}
remove lets from formula
final_formula  ( and ( = end_1 0 ) ( and .def_28 ( and .def_610 ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and .def_610 ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( and .def_28 ( <= ( + ( * 2 z_0 ) ( * ( - 1 ) z_1 ) ) 0 ) ) ) ) ) ) ) ) ) ) 
[' ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and ( <= 2 z_1 ) ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( and ( = h_1 1 ) ( <= ( + ( * 2 z_0 ) ( * ( - 1 ) z_1 ) ) 0 ) ) ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_10 (Int Int Int Int Int))\n (rule (=>  ( =  ( +  ( * 2 (rel z 0)  )  ( *  ( - 1  ) (rel z 1)  )  ) 0  ) (pred_0_synth_msat_10 z y x h end)))']
['(declare-rel pred_0_synth_msat_10 (Int Int Int Int Int))\n (rule (=>  ( =  ( +  ( * 2 (rel z 0)  )  ( *  ( - 1  ) (rel z 1)  )  ) 0  ) (pred_0_synth_msat_10 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.163556 
Solver time:	42.998177
Total time:	43.161733
Iteration count:	66
Predicate count:	21
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


55 SMT queries performed.
before complete_trace: [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


after complete_trace [y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_9, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_synth_msat_3, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(z_0 == If(1 == h_0, 2*x_0, x_0),
        x_0 > 0,
        y_0 == 0,
        0 == end_0),
    And(z_1 == If(1 == h_1, 2*x_1, x_1),
        x_1 > 0,
        y_1 == 0,
        0 == end_1),
    And(h_1 == 1, h_0 == 0, x_0 == x_1))
Initial concrete state  {'x_1': 1, 'h_1': 1, 'abs_h_1': True, 'abs_end_1': False, 'z_gteq_0_1': True, 'y_gteq_0_1': True, 'abs_h_0': False, 'abs_end_0': False, 'z_gteq_0_0': True, 'y_gteq_0_0': True, 'pred_0_synth_msat_10': True, 'pred_0_synth_msat_9': False, 'pred_0_synth_msat_8': True, 'pred_0_synth_msat_7': False, 'pred_0_synth_msat_6': True, 'pred_0_synth_msat_5': True, 'pred_synth_msat_4': True, 'pred_synth_msat_3': True, 'pred_synth_msat_2': True, 'pred_0_synth_msat_1': True, 'x0_gt_0': True, 'x0_eq_x1': True, 'y0_eq_y1': True, 'z0_eq_z1': False, 'h_0': 0, 'end_1': 0, 'y_1': 0, 'z_1': 2, 'end_0': 0, 'y_0': 0, 'z_0': 1, 'x_0': 1}
Next concrete state {'y_1': 1, 'z_1': 1, 'end_1': 0, 'x_1': 1, 'end_0': 0, 'h_0': 0, 'x_0': 1, 'y_0': 0, 'z_0': 1, 'h_1': 1}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 77: 89, 132: 144, 126: 146, 154: 165, 179: 189, 173: 191, 223: 233, 239: 249, 259: 265, 255: 271, 277: 283, 273: 289, 251: 291, 235: 293, 219: 295, 214: 299, 326: 336, 342: 348, 338: 354, 322: 356, 315: 358, 301: 360, 208: 362, 193: 364, 167: 366, 148: 368, 120: 370, 105: 372, 91: 374, 71: 376, 35: 378, 1: 380}
aux_vars_first_occ_dict {'.def_28 ': 11, '.def_763 ': 45}
aux_vars_dict {'.def_28 ': '( = h_1 1 ) ', '.def_763 ': '( <= 2 z_1 ) '}
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( <= 2 z_1 ) 
remove lets from formula
subs2 ( <= 2 z_1 ) 
subs1 ( = h_1 1 ) 
remove lets from formula
subs2 ( = h_1 1 ) 
aux_vars_subs_dict  {'.def_28 ': '( = h_1 1 ) ', '.def_763 ': '( <= 2 z_1 ) '}
{19: 29, 9: 31, 7: 33, 54: 65, 43: 67, 41: 69, 77: 89, 132: 144, 126: 146, 154: 165, 179: 189, 173: 191, 223: 233, 239: 249, 259: 265, 255: 271, 277: 283, 273: 289, 251: 291, 235: 293, 219: 295, 214: 299, 326: 336, 342: 348, 338: 354, 322: 356, 315: 358, 301: 360, 208: 362, 193: 364, 167: 366, 148: 368, 120: 370, 105: 372, 91: 374, 71: 376, 35: 378, 1: 380}
{21: 32, 10: 34, 8: 36, 44: 56, 99: 111, 93: 113, 121: 132, 146: 156, 140: 158, 190: 200, 206: 216, 226: 232, 222: 238, 244: 250, 240: 256, 218: 258, 202: 260, 186: 262, 181: 266, 293: 303, 309: 315, 305: 321, 289: 323, 282: 325, 268: 327, 175: 329, 160: 331, 134: 333, 115: 335, 87: 337, 72: 339, 58: 341, 38: 343, 2: 345}
remove lets from formula
final_formula  ( and ( = end_1 0 ) ( and .def_28 ( and .def_763 ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and .def_763 ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( and .def_28 ( <= 0 ( + ( * 2 z_0 ) ( * ( - 1 ) z_1 ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( = end_1 0 ) ( and ( = h_1 1 ) ( and ( <= 2 z_1 ) ( and ( not ( = end_0 1 ) ) ( and ( <= 1 z_0 ) ( and ( not ( = h_0 1 ) ) ( and ( <= 2 z_1 ) ( and ( <= ( + ( * 2 x_0 ) ( + ( * 2 y_0 ) ( + ( * ( - 2 ) x_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ( and ( = h_1 1 ) ( <= 0 ( + ( * 2 z_0 ) ( * ( - 1 ) z_1 ) ) ) ) ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_11 (Int Int Int Int Int))\n (rule (=>  ( =  ( + (rel z 1)  ( *  ( - 2  ) (rel z 0)  )  )  ( - 1  )  ) (pred_0_synth_msat_11 z y x h end)))']
['(declare-rel pred_0_synth_msat_11 (Int Int Int Int Int))\n (rule (=>  ( =  ( + (rel z 1)  ( *  ( - 2  ) (rel z 0)  )  )  ( - 1  )  ) (pred_0_synth_msat_11 z y x h end)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.177515 
Solver time:	45.929516
Total time:	46.107031
Iteration count:	55
Predicate count:	22
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/doubleSquare_1.smt2
Namespace(file='./Benchmarks_msat/doubleSquare_1.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[2]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_end_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, 
pred_0_synth_msat_11, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, 
pred_0_synth_msat_11, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
abs_end_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, 
pred_0_synth_msat_11, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
z0_eq_z1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_0_synth_msat_5, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]


Counter-example trace:
[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
y0_eq_y1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[1]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_7, 
pred_0_synth_msat_8, 
pred_0_synth_msat_11, ]
--->[2]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_3, 
pred_synth_msat_4, 
pred_0_synth_msat_5, 
pred_0_synth_msat_6, 
pred_0_synth_msat_8, 
pred_0_synth_msat_10, ]
--->[0]

[y_gteq_0_0, 
z_gteq_0_0, 
y_gteq_0_1, 
z_gteq_0_1, 
abs_h_1, 
x0_eq_x1, 
x0_gt_0, 
pred_0_synth_msat_1, 
pred_synth_msat_2, 
pred_synth_msat_4, 
pred_0_synth_msat_5, ]
--->[0]


18 SMT queries performed.
Proved by invariant:
And(Not(abs_h_0),
    z_gteq_0_0,
    Or(pred_synth_msat_4, Not(pred_synth_msat_3)),
    Or(pred_synth_msat_4,
       pred_0_synth_msat_6,
       abs_end_0,
       Not(x0_eq_x1)),
    Or(Not(pred_synth_msat_2), pred_synth_msat_3),
    Or(y0_eq_y1, pred_0_synth_msat_1),
    Or(pred_0_synth_msat_10, pred_0_synth_msat_7),
    Or(pred_0_synth_msat_11, Not(pred_0_synth_msat_7)),
    Or(pred_0_synth_msat_6,
       Not(pred_synth_msat_3),
       Not(pred_0_synth_msat_10)),
    Or(abs_end_0,
       pred_synth_msat_2,
       Not(pred_synth_msat_4),
       pred_synth_msat_3),
    x0_eq_x1,
    y_gteq_0_1,
    Or(y_gteq_0_0, Not(x0_gt_0)),
    x0_gt_0,
    abs_h_1,
    pred_0_synth_msat_8,
    Or(pred_0_synth_msat_5, abs_end_1),
    Or(pred_0_synth_msat_6, y0_eq_y1, pred_synth_msat_3),
    Or(Not(pred_synth_msat_4), pred_0_synth_msat_1),
    Or(Not(pred_0_synth_msat_6),
       pred_synth_msat_2,
       Not(pred_synth_msat_3)),
    z_gteq_0_1,
    Or(abs_end_0, pred_0_synth_msat_1))
Pre-processing time:	0.182279 
Solver time:	13.261941
Total time:	13.44422
Iteration count:	18
Predicate count:	23
Start next refinement loop: False



Total time taken : 195.500391
Number of predicates guessed: 11.0
