mmUVD_MP_SWAP_CNTL	,	V_68
UVD_CGC_CTRL__WCB_MODE_MASK	,	V_156
UVD_SUVD_CGC_CTRL__SDB_MODE_MASK	,	V_164
ring	,	V_2
"ring test on %d succeeded in %d usecs\n"	,	L_7
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_108
amdgpu_ring_alloc	,	F_21
mmUVD_SUVD_CGC_GATE	,	V_126
upper_32_bits	,	F_33
mmUVD_RBC_RB_RPTR_ADDR	,	V_88
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_19
PACKET0	,	F_23
state	,	V_118
mmUVD_CONTEXT_ID	,	V_96
mmUVD_RBC_RB_WPTR_CNTL	,	V_87
UVD_SUVD_CGC_CTRL__SIT_MODE_MASK	,	V_161
UVD_CGC_CTRL__UDEC_MODE_MASK	,	V_145
mmUVD_SEMA_CNTL	,	V_22
curstate	,	V_168
size	,	V_24
mmUVD_SEMA_TIMEOUT_STATUS	,	V_21
AMD_CG_STATE_GATE	,	V_167
adev	,	V_4
"UVD not responding, giving up!!!\n"	,	L_5
UVD_CGC_CTRL__JPEG_MODE_MASK	,	V_158
mmUVD_LMI_CTRL2	,	V_54
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_61
UVD_CGC_CTRL__MPC_MODE_MASK	,	V_153
amdgpu_ring_init	,	F_13
"IH: UVD TRAP\n"	,	L_14
UVD_CGC_CTRL__RBC_MODE_MASK	,	V_148
UVD_CGC_CTRL__LMI_UMC_MODE_MASK	,	V_150
RB_BUFSZ	,	V_80
uvd_v5_0_ring_get_rptr	,	F_1
UVD_CGC_CTRL__LMI_MC_MODE_MASK	,	V_149
mmUVD_RBC_RB_RPTR	,	V_5
cg_flags	,	V_169
RREG32	,	F_2
UVD_CGC_CTRL__UDEC_DB_MODE_MASK	,	V_142
max_handles	,	V_37
UVD_RBC_RB_CNTL	,	V_79
amdgpu_interrupt_state	,	V_117
EBUSY	,	V_171
amdgpu_uvd_get_destroy_msg	,	F_47
order_base_2	,	F_38
seq	,	V_93
uvd_v5_0_set_clockgating_state	,	F_59
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_28
amd_powergating_state	,	V_172
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
data2	,	V_123
data1	,	V_122
UVD_CGC_CTRL	,	V_136
uint32_t	,	T_1
irq	,	V_11
i	,	V_49
j	,	V_50
DRM_UDELAY	,	F_43
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_63
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_90
uvd_v5_0_soft_reset	,	F_52
AMD_PG_STATE_GATE	,	V_175
uvd_v5_0_mc_resume	,	F_31
config	,	V_42
REG_FIELD_SHIFT	,	F_58
"ib test on ring %d succeeded\n"	,	L_13
mdelay	,	F_36
AMDGPU_UVD_HEAP_SIZE	,	V_32
mmUVD_STATUS	,	V_77
uvd_v5_0_ring_set_wptr	,	F_4
source	,	V_116
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_125
UVD_CGC_CTRL__SYS_MODE_MASK	,	V_144
num_types	,	V_178
mmUVD_GPCOM_VCPU_CMD	,	V_99
mmUVD_MPC_SET_MUXB0	,	V_71
mmUVD_MPC_SET_MUXB1	,	V_72
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK	,	V_91
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_20
RB_NO_FETCH	,	V_82
amdgpu_uvd_sw_init	,	F_11
UVD_CGC_CTRL__LRBBM_MODE_MASK	,	V_155
UVD_CGC_CTRL__SCPU_MODE_MASK	,	V_159
ETIMEDOUT	,	V_114
DRM_ERROR	,	F_22
fence_put	,	F_49
name	,	V_12
idx	,	V_100
uvd_v5_0_ring_funcs	,	V_177
uvd_v5_0_ring_emit_ib	,	F_44
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_89
UVD_CGC_CTRL__REGS_MODE_MASK	,	V_147
uvd_v5_0_set_ring_funcs	,	F_7
uvd_v5_0_start	,	F_19
WREG32	,	F_5
gpu_addr	,	V_26
mmUVD_VCPU_CACHE_OFFSET0	,	V_30
mmUVD_RBC_IB_SIZE	,	V_109
UVD_CGC_CTRL__LBSI_MODE_MASK	,	V_154
RB_NO_UPDATE	,	V_84
fw	,	V_29
uvd_v5_0_process_interrupt	,	F_54
amdgpu_asic_set_uvd_clocks	,	F_18
mmUVD_VCPU_CACHE_OFFSET2	,	V_38
mmUVD_VCPU_CACHE_OFFSET1	,	V_33
uvd_v5_0_ring_emit_fence	,	F_40
uvd_v5_0_irq_funcs	,	V_179
UVD_SUVD_CGC_CTRL__SMP_MODE_MASK	,	V_162
amdgpu_ring_write	,	F_24
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_57
AMDGPU_UVD_STACK_SIZE	,	V_35
amdgpu_uvd_suspend	,	F_15
__BIG_ENDIAN	,	F_37
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_45
DRM_DEBUG	,	F_55
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK	,	V_129
amdgpu_ring_commit	,	F_25
CP_PACKET2	,	V_13
RB_RPTR_WR_EN	,	V_85
uint64_t	,	T_2
uvd_v5_0_hw_fini	,	F_27
mmUVD_LMI_CTRL	,	V_66
CLK_GATE_DLY_TIMER	,	V_137
AMDGPU_RING_TYPE_UVD	,	V_14
mmSRBM_STATUS	,	V_112
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_18
vm_id	,	V_105
UVD_SUVD_CGC_CTRL__SRE_MODE_MASK	,	V_160
tmp	,	V_15
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
enable	,	V_166
uvd_v5_0_resume	,	F_30
mmUVD_VCPU_CACHE_SIZE1	,	V_34
mmUVD_VCPU_CACHE_SIZE2	,	V_39
ib	,	V_104
mmUVD_VCPU_CACHE_SIZE0	,	V_31
fence_wait	,	F_48
uvd_v5_0_sw_fini	,	F_14
wptr	,	V_7
UVD_CGC_CTRL__UDEC_RE_MODE_MASK	,	V_139
UVD_CGC_CTRL__IDCT_MODE_MASK	,	V_151
"amdgpu: failed to get create msg (%d).\n"	,	L_10
uvd_v5_0_set_sw_clock_gating	,	F_57
UVD_SUVD_CGC_GATE__SIT_MASK	,	V_131
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK	,	V_65
RB_WPTR_POLL_EN	,	V_83
handle	,	V_8
ctx_switch	,	V_106
mmUVD_CGC_GATE	,	V_52
pg_flags	,	V_173
mmUVD_MPC_SET_MUX	,	V_74
amdgpu_irq_add_id	,	F_10
uvd_v5_0_set_interrupt_state	,	F_53
DRM_INFO	,	F_26
status	,	V_76
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_58
usec_timeout	,	V_101
ring_size	,	V_78
flags	,	V_94
UVD_SUVD_CGC_CTRL__SCM_MODE_MASK	,	V_163
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_56
AMD_CG_SUPPORT_UVD_MGCG	,	V_170
amdgpu_ring_test_ring	,	F_20
amdgpu_iv_entry	,	V_119
AMDGPU_GPU_PAGE_ALIGN	,	F_34
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK	,	V_128
uvd_v5_0_stop	,	F_28
mmUVD_MPC_SET_ALU	,	V_73
amd_clockgating_state	,	V_165
uvd_v5_0_wait_for_idle	,	F_51
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_60
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_59
UVD_SUVD_CGC_GATE__SDB_MASK	,	V_134
rb_bufsz	,	V_46
mmUVD_RBC_RB_CNTL	,	V_86
"amdgpu: failed to get destroy ib (%d).\n"	,	L_11
EINVAL	,	V_102
mmUVD_MPC_SET_MUXA1	,	V_70
length_dw	,	V_110
uvd_v5_0_set_powergating_state	,	F_60
gfx	,	V_41
"amdgpu: fence wait failed (%d).\n"	,	L_12
mmUVD_MPC_SET_MUXA0	,	V_69
mmUVD_SOFT_RESET	,	V_55
UVD_SUVD_CGC_GATE__SMP_MASK	,	V_132
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_25
uvd_v5_0_set_irq_funcs	,	F_8
data	,	V_121
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_27
lower_32_bits	,	F_32
uvd_v5_0_ring_get_wptr	,	F_3
mp_swap_cntl	,	V_48
UVD_CGC_CTRL__MPRD_MODE_MASK	,	V_152
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_107
uvd_v5_0_early_init	,	F_6
UVD_CGC_CTRL__UDEC_CM_MODE_MASK	,	V_140
AMD_PG_SUPPORT_UVD	,	V_174
REG_SET_FIELD	,	F_39
CLK_OFF_DELAY	,	V_138
offset	,	V_23
AMDGPU_UVD_SESSION_SIZE	,	V_36
mmUVD_POWER_STATUS	,	V_51
amdgpu_ib	,	V_103
UVD_CGC_CTRL__VCPU_MODE_MASK	,	V_157
WREG32_P	,	F_35
UVD_SUVD_CGC_GATE__SRE_MASK	,	V_130
mmUVD_MASTINT_EN	,	V_53
uvd_v5_0_ring_test_ring	,	F_42
done	,	V_16
mmUVD_SUVD_CGC_CTRL	,	V_127
amdgpu_uvd_resume	,	F_12
UVD_CGC_CTRL__UDEC_IT_MODE_MASK	,	V_141
entry	,	V_120
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
gb_addr_config	,	V_43
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_62
mmUVD_UDEC_ADDR_CONFIG	,	V_40
uvd_v5_0_hw_init	,	F_17
UVD_CGC_CTRL__MPEG2_MODE_MASK	,	V_146
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_44
uvd_v5_0_sw_init	,	F_9
amdgpu_uvd_get_create_msg	,	F_46
RB_BLKSZ	,	V_81
"amdgpu: failed to raise UVD clocks (%d).\n"	,	L_9
uvd_v5_0_suspend	,	F_29
amdgpu_irq_src	,	V_115
uvd_v5_0_is_idle	,	F_50
mmSRBM_SOFT_RESET	,	V_64
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
SRBM_STATUS__UVD_BUSY_MASK	,	V_113
ready	,	V_17
"uvd"	,	L_1
addr	,	V_92
mmUVD_LMI_SWAP_CNTL	,	V_67
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_98
mmUVD_GPCOM_VCPU_DATA0	,	V_97
WARN_ON	,	F_41
u64	,	T_3
suvd_flags	,	V_124
uvd_v5_0_ring_test_ib	,	F_45
UVD_CGC_CTRL__UDEC_MP_MODE_MASK	,	V_143
mmUVD_VCPU_CNTL	,	V_75
funcs	,	V_176
fence	,	V_111
amdgpu_fence_process	,	F_56
UVD_SUVD_CGC_GATE__SCM_MASK	,	V_133
lmi_swap_cntl	,	V_47
AMDGPU_FENCE_FLAG_64BIT	,	V_95
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_135
