#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  4 11:12:19 2019
# Process ID: 9188
# Current directory: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5452 C:\Xilinx\workspace\2018.3\zybo_HDMI_IN_OUT\system\system.xpr
# Log file: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/vivado.log
# Journal file: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 867.148 ; gain = 304.391
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - PL_Switch
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_s2mm
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_s2mm_interconnect
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:ila:6.2 - s2mm_ila
INFO: [xilinx.com:ip:ila:6.2-6] /vdma_in_s2mm/s2mm_ila: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma_in_s2mm/axi_vdma_s2mm/s2mm_introut(intr) and /vdma_in_s2mm/s2mm_ila/probe0(undef)
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_mm2s
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mm2s_interconnect
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:ila:6.2 - mm2s_ila
INFO: [xilinx.com:ip:ila:6.2-6] /vdma_out_mm2s/mm2s_ila: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:ila:6.2 - mm2s_axis_ila
INFO: [xilinx.com:ip:ila:6.2-6] /vdma_out_mm2s/mm2s_axis_ila: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma_out_mm2s/axi_vdma_mm2s/mm2s_introut(intr) and /vdma_out_mm2s/mm2s_ila/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma_out_mm2s/mm2s_frame_ptr_in(intr) and /vdma_out_mm2s/axi_vdma_mm2s/mm2s_frame_ptr_in(undef)
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - PL2PS_IRQ
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_250M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_150_200_150
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_200M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_150M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_250M
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_24to32_converter
Adding cell -- xilinx.com:ip:v_tpg:8.0 - v_tpg
Adding cell -- xilinx.com:ip:ila:6.2 - ila_tpg
INFO: [xilinx.com:ip:ila:6.2-6] /TPG/ila_tpg: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_32to24_converter
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - hdmi_vid_out
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_not
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_and
Adding cell -- xilinx.com:ip:xlconstant:1.1 - hdmi_high
Adding cell -- xilinx.com:ip:ila:6.2 - ila_video_out
INFO: [xilinx.com:ip:ila:6.2-6] /HDMI_OUT/ila_video_out: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:ila:6.2 - ila_video_out_stream
INFO: [xilinx.com:ip:ila:6.2-6] /HDMI_OUT/ila_video_out_stream: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <system> from BD file <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1477.145 ; gain = 0.000
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1477.145 ; gain = 0.000
reset_target all [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
make_wrapper -files [get_files C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xilinx\workspace\2018.3\zybo_HDMI_IN_OUT\system\system.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_Switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/PL2PS_IRQ .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/clk_150_200_150 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_vdma_s2mm .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/system_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/s2mm_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_100M1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/axis_24to32_converter .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_tpg_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/v_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/system_ila_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/system_ila_0_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out_stream .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/system_ila_0_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_axis_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/system_ila_0_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/ila_tpg .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc .
Exporting to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_0, cache-ID = 23d488be3d5244b6; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_1, cache-ID = e94af2b5dd94a46b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_100M_0, cache-ID = c17aa49b1b5ec9ff; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 072628958505f912; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_1, cache-ID = af6fdfd8e3108ed2; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = 46312a13c8c56114; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 4c0f7c035e207373; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_0, cache-ID = e94af2b5dd94a46b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_50M_0, cache-ID = a20c51071e271b34; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = cc42f6d4ec47da59; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_1_0, cache-ID = 4b335640d38ca1b8; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_0_0, cache-ID = a88d696ca1849230; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = 4890b61829921168; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_2, cache-ID = 90379e53412045ed; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0_1, cache-ID = 9d1815a178750293; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_0, cache-ID = fab7143ca42e75d8; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_2, cache-ID = b5ac5a2285c7ec2a; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tpg_0_0, cache-ID = 9bdc3c3313ba6d01; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_1, cache-ID = 8899bf67903cc394; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_4, cache-ID = 92a5e60d99d79d1f; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = c97e1d9f0761c581; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_0, cache-ID = bc6bf4b6004ace15; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_3, cache-ID = 5c4566cd9e953e2b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_1, cache-ID = b538012ba8700250; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_1, cache-ID = cfa3b2c58d4cf8b6; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_0, cache-ID = dbb921617d89ab07; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = 4bc1e4fe8e424890; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = 167c2a08cad88ec0; cache size = 65.946 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_5, cache-ID = 2f2789ae45a5c4b1; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0_0, cache-ID = 71d37e7870980981; cache size = 65.947 MB.
config_ip_cache: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1477.145 ; gain = 0.000
[Sat May  4 11:16:01 2019] Launched synth_1...
Run output will be captured here: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/synth_1/runme.log
[Sat May  4 11:16:01 2019] Launched impl_1...
Run output will be captured here: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1477.145 ; gain = 0.000
file mkdir C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk
file copy -force C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/system_wrapper.sysdef C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk/system_wrapper.hdf

file copy -force C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/system_wrapper.sysdef C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk -hwspec C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk -hwspec C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
copy_bd_objs /  [get_bd_cells {HDMI_OUT vdma_out_mm2s vdma_in_s2mm TPG}]
INFO: [xilinx.com:ip:ila:6.2-6] /HDMI_OUT1/ila_video_out: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [xilinx.com:ip:ila:6.2-6] /HDMI_OUT1/ila_video_out_stream: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [xilinx.com:ip:ila:6.2-6] /TPG1/ila_tpg: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [xilinx.com:ip:ila:6.2-6] /vdma_in_s2mm1/s2mm_ila: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma_in_s2mm1/axi_vdma_s2mm/s2mm_introut(intr) and /vdma_in_s2mm1/s2mm_ila/probe0(undef)
INFO: [xilinx.com:ip:ila:6.2-6] /vdma_out_mm2s1/mm2s_ila: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [xilinx.com:ip:ila:6.2-6] /vdma_out_mm2s1/mm2s_axis_ila: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma_out_mm2s1/axi_vdma_mm2s/mm2s_introut(intr) and /vdma_out_mm2s1/mm2s_ila/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma_out_mm2s1/mm2s_frame_ptr_in(intr) and /vdma_out_mm2s1/axi_vdma_mm2s/mm2s_frame_ptr_in(undef)
copy_bd_objs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1477.145 ; gain = 0.000
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins HDMI_OUT1/S_AXIS] [get_bd_intf_pins vdma_out_mm2s1/M_AXIS_MM2S]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_USE_S_AXI_HP3 {1}] [get_bd_cells Zynq_system/processing_system7_0]
endgroup
connect_bd_net [get_bd_pins Zynq_system/processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK2]
connect_bd_net [get_bd_pins Zynq_system/processing_system7_0/S_AXI_HP3_ACLK] [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins vdma_in_s2mm1/M00_AXI] [get_bd_intf_pins Zynq_system/processing_system7_0/S_AXI_HP2]
connect_bd_intf_net [get_bd_intf_pins Zynq_system/processing_system7_0/S_AXI_HP3] -boundary_type upper [get_bd_intf_pins vdma_out_mm2s1/M00_AXI]
connect_bd_net [get_bd_pins vdma_in_s2mm1/s2mm_frame_ptr_out] [get_bd_pins vdma_out_mm2s1/mm2s_frame_ptr_in] -boundary_type upper
startgroup
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells Zynq_system/PL2PS_IRQ]
endgroup
connect_bd_net [get_bd_pins Zynq_system/PL2PS_IRQ/In2] [get_bd_pins vdma_in_s2mm1/s2mm_interrupt]
set_property name intr_2 [get_bd_pins Zynq_system/In2]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins HDMI_OUT1/TMDS]
endgroup
set_property name TMDS_User [get_bd_intf_ports TMDS_0]
set_property name vdma_in_s2mm_user [get_bd_cells vdma_in_s2mm1]
set_property name vdma_out_mm2s_resr [get_bd_cells vdma_out_mm2s1]
set_property name vdma_out_mm2s_user [get_bd_cells vdma_out_mm2s_resr]
set_property name TPG_user [get_bd_cells TPG1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins TPG_user/AXIS_TPG] [get_bd_intf_pins vdma_in_s2mm_user/S_AXIS_S2MM]
connect_bd_net [get_bd_pins TPG_user/pix_clk] [get_bd_pins Zynq_system/pix_clk150] -boundary_type upper
connect_bd_net [get_bd_pins TPG_user/pix_rst_n] [get_bd_pins Zynq_system/per_pix_aresetn150] -boundary_type upper
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells Zynq_system/ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Zynq_system/ps7_0_axi_periph/M04_AXI] [get_bd_intf_pins vdma_in_s2mm_user/S_AXI_LITE]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Zynq_system/ps7_0_axi_periph/M05_AXI] [get_bd_intf_pins vdma_out_mm2s_user/S_AXI_LITE]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M04_ACLK] [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M05_ACLK] [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M04_ARESETN] [get_bd_pins Zynq_system/rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M05_ARESETN] [get_bd_pins Zynq_system/pix_clk/per_pix_aresetn150] -boundary_type upper
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M06_ACLK] [get_bd_pins Zynq_system/pix_clk/pix_clk150] -boundary_type upper
disconnect_bd_net /Zynq_system/proc_sys_reset_150M_peripheral_aresetn [get_bd_pins Zynq_system/ps7_0_axi_periph/M05_ARESETN]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M05_ARESETN] [get_bd_pins Zynq_system/rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M06_ARESETN] [get_bd_pins Zynq_system/pix_clk/per_pix_aresetn150] -boundary_type upper
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Zynq_system/ps7_0_axi_periph/M06_AXI] [get_bd_intf_pins TPG_user/s_axi_CTRL]
connect_bd_net [get_bd_pins HDMI_OUT1/pix_clk] [get_bd_pins Zynq_system/pix_clk150] -boundary_type upper
connect_bd_net [get_bd_pins HDMI_OUT1/pix_aresetn] [get_bd_pins Zynq_system/per_pix_aresetn150] -boundary_type upper
regenerate_bd_layout
connect_bd_net [get_bd_pins vdma_in_s2mm_user/pix_clk] [get_bd_pins Zynq_system/pix_clk150] -boundary_type upper
connect_bd_net [get_bd_pins vdma_in_s2mm_user/axi_resetn] [get_bd_pins Zynq_system/axi_lite_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins vdma_in_s2mm_user/s_axi_lite_aclk] [get_bd_pins Zynq_system/axi_lite_CLK] -boundary_type upper
connect_bd_net [get_bd_pins vdma_in_s2mm_user/Interconnect_ARESETN] [get_bd_pins Zynq_system/HP_interconnect_aresetn] -boundary_type upper
connect_bd_net [get_bd_pins vdma_in_s2mm_user/periphera_ARESETN] [get_bd_pins Zynq_system/HP_peripheral_aresetn] -boundary_type upper
connect_bd_net [get_bd_pins vdma_in_s2mm_user/Interconnect_ACLK] [get_bd_pins Zynq_system/HP_Interconnect_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins vdma_out_mm2s_user/Interconnect_ACLK] [get_bd_pins Zynq_system/HP_Interconnect_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins vdma_out_mm2s_user/periphera_ARESETN] [get_bd_pins Zynq_system/HP_peripheral_aresetn] -boundary_type upper
connect_bd_net [get_bd_pins vdma_out_mm2s_user/Interconnect_ARESETN] [get_bd_pins Zynq_system/HP_interconnect_aresetn] -boundary_type upper
connect_bd_net [get_bd_pins vdma_out_mm2s_user/s_axi_lite_aclk] [get_bd_pins Zynq_system/axi_lite_CLK] -boundary_type upper
connect_bd_net [get_bd_pins vdma_out_mm2s_user/axi_resetn] [get_bd_pins Zynq_system/axi_lite_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins vdma_out_mm2s_user/pix_clk] [get_bd_pins Zynq_system/pix_clk150] -boundary_type upper
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </vdma_in_s2mm_user/axi_vdma_s2mm/S_AXI_LITE/Reg> is not mapped into </Zynq_system/processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </vdma_out_mm2s_user/axi_vdma_mm2s/S_AXI_LITE/Reg> is not mapped into </Zynq_system/processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </TPG_user/v_tpg/s_axi_CTRL/Reg> is not mapped into </Zynq_system/processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </vdma_in_s2mm_user/axi_vdma_s2mm/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is not mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </vdma_in_s2mm_user/axi_vdma_s2mm/S_AXI_LITE/Reg> is not mapped into </Zynq_system/processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </vdma_out_mm2s_user/axi_vdma_mm2s/S_AXI_LITE/Reg> is not mapped into </Zynq_system/processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </TPG_user/v_tpg/s_axi_CTRL/Reg> is not mapped into </Zynq_system/processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </vdma_in_s2mm_user/axi_vdma_s2mm/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is not mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm_user/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1803.367 ; gain = 49.652
assign_bd_address
</Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </vdma_in_s2mm_user/axi_vdma_s2mm/Data_S2MM> at <0x00000000 [ 1G ]>
</Zynq_system/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S> at <0x00000000 [ 1G ]>
</TPG_user/v_tpg/s_axi_CTRL/Reg> is being mapped into </Zynq_system/processing_system7_0/Data> at <0x43C10000 [ 64K ]>
</vdma_in_s2mm_user/axi_vdma_s2mm/S_AXI_LITE/Reg> is being mapped into </Zynq_system/processing_system7_0/Data> at <0x43020000 [ 64K ]>
</vdma_out_mm2s_user/axi_vdma_mm2s/S_AXI_LITE/Reg> is being mapped into </Zynq_system/processing_system7_0/Data> at <0x43030000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm_user/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1819.559 ; gain = 0.000
reset_target all [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xilinx\workspace\2018.3\zybo_HDMI_IN_OUT\system\system.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1850.301 ; gain = 26.520
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_Switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/PL2PS_IRQ .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/clk_150_200_150 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_vdma_s2mm .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/system_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/s2mm_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_100M1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/axis_24to32_converter .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_tpg_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/v_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/system_ila_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/system_ila_0_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out_stream .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/system_ila_0_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_axis_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/system_ila_0_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/ila_tpg .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/system_ila_video_out_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/ila_video_out .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/system_ila_video_out_stream_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/ila_video_out_stream .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG_user/axis_24to32_converter .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_tpg_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG_user/v_tpg .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_tpg_0/system_ila_tpg_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG_user/ila_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm_user/axi_vdma_s2mm .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm_user/axi_s2mm_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_s2mm_ila_0/system_s2mm_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm_user/s2mm_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_mm2s_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/system_mm2s_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/mm2s_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/system_mm2s_axis_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/mm2s_axis_ila .
Exporting to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_0, cache-ID = 23d488be3d5244b6; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_mm2s_0, cache-ID = 8899bf67903cc394; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_3, cache-ID = 5c4566cd9e953e2b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_2, cache-ID = b5ac5a2285c7ec2a; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_and_0, cache-ID = b538012ba8700250; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_1, cache-ID = 23d488be3d5244b6; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_s2mm_0, cache-ID = fab7143ca42e75d8; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_4, cache-ID = 92a5e60d99d79d1f; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s2mm_ila_0, cache-ID = e94af2b5dd94a46b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 072628958505f912; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_0, cache-ID = e94af2b5dd94a46b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_0, cache-ID = dbb921617d89ab07; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_1, cache-ID = b538012ba8700250; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 4c0f7c035e207373; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_1, cache-ID = e94af2b5dd94a46b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_1, cache-ID = af6fdfd8e3108ed2; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_not_0, cache-ID = 46312a13c8c56114; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = cc42f6d4ec47da59; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_0, cache-ID = bc6bf4b6004ace15; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_5, cache-ID = 2f2789ae45a5c4b1; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_1_0, cache-ID = 4b335640d38ca1b8; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0, cache-ID = 71d37e7870980981; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = 072628958505f912; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = 167c2a08cad88ec0; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_video_out_stream_0, cache-ID = 5c4566cd9e953e2b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_100M_0, cache-ID = c17aa49b1b5ec9ff; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0_0, cache-ID = 71d37e7870980981; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = 4c0f7c035e207373; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_tpg_0, cache-ID = 92a5e60d99d79d1f; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0, cache-ID = 9d1815a178750293; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tpg_0, cache-ID = 9bdc3c3313ba6d01; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = 4890b61829921168; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_hdmi_vid_out_0, cache-ID = a88d696ca1849230; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mm2s_axis_ila_0, cache-ID = 2f2789ae45a5c4b1; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_50M_0, cache-ID = a20c51071e271b34; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tpg_0_0, cache-ID = 9bdc3c3313ba6d01; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_0, cache-ID = fab7143ca42e75d8; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_1, cache-ID = cfa3b2c58d4cf8b6; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_video_out_0, cache-ID = 90379e53412045ed; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0_1, cache-ID = 9d1815a178750293; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_0_0, cache-ID = a88d696ca1849230; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_1, cache-ID = 8899bf67903cc394; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_2, cache-ID = 90379e53412045ed; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mm2s_ila_0, cache-ID = e94af2b5dd94a46b; cache size = 65.947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = 46312a13c8c56114; cache size = 65.947 MB.
config_ip_cache: Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2023.047 ; gain = 21.906
[Sat May  4 11:41:48 2019] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_axis_24to32_converter_0_synth_1, system_axis_32to24_converter_0_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_xbar_0_synth_1/runme.log
system_axis_24to32_converter_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_axis_24to32_converter_0_synth_1/runme.log
system_axis_32to24_converter_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_axis_32to24_converter_0_synth_1/runme.log
[Sat May  4 11:41:48 2019] Launched synth_1...
Run output will be captured here: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 2023.047 ; gain = 168.270
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/PL_Switch'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_1/system_axis_subset_converter_0_1.dcp' for cell 'system_i/HDMI_OUT/axis_32to24_converter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/HDMI_OUT/hdmi_vid_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/system_ila_0_2.dcp' for cell 'system_i/HDMI_OUT/ila_video_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/system_ila_0_3.dcp' for cell 'system_i/HDMI_OUT/ila_video_out_stream'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1.dcp' for cell 'system_i/HDMI_OUT/rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_1/system_util_vector_logic_0_1.dcp' for cell 'system_i/HDMI_OUT/util_vector_logic_and'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.dcp' for cell 'system_i/HDMI_OUT/util_vector_logic_not'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.dcp' for cell 'system_i/HDMI_OUT/v_tc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axis_32to24_converter_0/system_axis_32to24_converter_0.dcp' for cell 'system_i/HDMI_OUT1/axis_32to24_converter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_hdmi_vid_out_0/system_hdmi_vid_out_0.dcp' for cell 'system_i/HDMI_OUT1/hdmi_vid_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/system_ila_video_out_0.dcp' for cell 'system_i/HDMI_OUT1/ila_video_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/system_ila_video_out_stream_0.dcp' for cell 'system_i/HDMI_OUT1/ila_video_out_stream'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0/system_rgb2dvi_0.dcp' for cell 'system_i/HDMI_OUT1/rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_util_vector_logic_and_0/system_util_vector_logic_and_0.dcp' for cell 'system_i/HDMI_OUT1/util_vector_logic_and'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_util_vector_logic_not_0/system_util_vector_logic_not_0.dcp' for cell 'system_i/HDMI_OUT1/util_vector_logic_not'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0/system_v_tc_0.dcp' for cell 'system_i/HDMI_OUT1/v_tc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0.dcp' for cell 'system_i/TPG/axis_24to32_converter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/system_ila_0_4.dcp' for cell 'system_i/TPG/ila_tpg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.dcp' for cell 'system_i/TPG/v_tpg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axis_24to32_converter_0/system_axis_24to32_converter_0.dcp' for cell 'system_i/TPG_user/axis_24to32_converter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_tpg_0/system_ila_tpg_0.dcp' for cell 'system_i/TPG_user/ila_tpg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0/system_v_tpg_0.dcp' for cell 'system_i/TPG_user/v_tpg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/Zynq_system/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/Zynq_system/rst_ps7_0_100M1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2.dcp' for cell 'system_i/Zynq_system/rst_ps7_0_250M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/Zynq_system/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1.dcp' for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.dcp' for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/Zynq_system/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0.dcp' for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1.dcp' for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/Zynq_system/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.dcp' for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/system_ila_0_1.dcp' for cell 'system_i/vdma_in_s2mm/s2mm_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_s2mm_0/system_axi_vdma_s2mm_0.dcp' for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_s2mm_ila_0/system_s2mm_ila_0.dcp' for cell 'system_i/vdma_in_s2mm_user/s2mm_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'system_i/vdma_in_s2mm_user/axi_s2mm_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.dcp' for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/system_ila_0_5.dcp' for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0.dcp' for cell 'system_i/vdma_out_mm2s/mm2s_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_mm2s_0/system_axi_vdma_mm2s_0.dcp' for cell 'system_i/vdma_out_mm2s_user/axi_vdma_mm2s'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/system_mm2s_axis_ila_0.dcp' for cell 'system_i/vdma_out_mm2s_user/mm2s_axis_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/system_mm2s_ila_0.dcp' for cell 'system_i/vdma_out_mm2s_user/mm2s_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4.dcp' for cell 'system_i/vdma_out_mm2s_user/axi_mm2s_interconnect/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/Zynq_system/pix_clk/clk_150_200_150/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: system_i/HDMI_OUT/ila_video_out UUID: f8d57020-fed0-5de3-8ee1-a78486437f9f 
INFO: [Chipscope 16-324] Core: system_i/HDMI_OUT/ila_video_out_stream UUID: 422bdc93-d7a8-5e6e-bb5c-74adfa4487ef 
INFO: [Chipscope 16-324] Core: system_i/HDMI_OUT1/ila_video_out UUID: 2a3eeecd-677d-57e6-80de-30882475b411 
INFO: [Chipscope 16-324] Core: system_i/HDMI_OUT1/ila_video_out_stream UUID: a5764755-d440-5b4b-9775-d66220707308 
INFO: [Chipscope 16-324] Core: system_i/TPG/ila_tpg UUID: ee23eafd-a5a9-582e-b9c7-0e5e55b56d9d 
INFO: [Chipscope 16-324] Core: system_i/TPG_user/ila_tpg UUID: 3861a547-7e79-51c1-8bed-590f631bca67 
INFO: [Chipscope 16-324] Core: system_i/vdma_in_s2mm/s2mm_ila UUID: 5dc4cc3a-4e01-5918-922a-e2004a959cad 
INFO: [Chipscope 16-324] Core: system_i/vdma_in_s2mm_user/s2mm_ila UUID: 0adfdd09-598a-5fd9-a5f8-3e00e4c4efc1 
INFO: [Chipscope 16-324] Core: system_i/vdma_out_mm2s/mm2s_axis_ila UUID: 31e2ae95-d24f-5037-914d-fb07f30a6dd4 
INFO: [Chipscope 16-324] Core: system_i/vdma_out_mm2s/mm2s_ila UUID: 60cad1ba-2881-5d93-abb9-184415267f03 
INFO: [Chipscope 16-324] Core: system_i/vdma_out_mm2s_user/mm2s_axis_ila UUID: 034b25ea-52b5-5838-9df5-57b558871a6b 
INFO: [Chipscope 16-324] Core: system_i/vdma_out_mm2s_user/mm2s_ila UUID: 1574ec39-ff16-5022-898e-6168dead5470 
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/Zynq_system/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/Zynq_system/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/PL_Switch/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/PL_Switch/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/PL_Switch/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/PL_Switch/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.578 ; gain = 600.922
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0/src/rgb2dvi.xdc] for cell 'system_i/HDMI_OUT1/rgb2dvi/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0/src/rgb2dvi.xdc] for cell 'system_i/HDMI_OUT1/rgb2dvi/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out_stream/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out_stream/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out_stream/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT1/ila_video_out_stream/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_tpg_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/TPG_user/ila_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_tpg_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/TPG_user/ila_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_tpg_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/TPG_user/ila_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_tpg_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/TPG_user/ila_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_s2mm_0/system_axi_vdma_s2mm_0.xdc] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_s2mm_0/system_axi_vdma_s2mm_0.xdc] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_s2mm_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_in_s2mm_user/s2mm_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_s2mm_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_in_s2mm_user/s2mm_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_s2mm_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_in_s2mm_user/s2mm_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_s2mm_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_in_s2mm_user/s2mm_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_mm2s_0/system_axi_vdma_mm2s_0.xdc] for cell 'system_i/vdma_out_mm2s_user/axi_vdma_mm2s/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_mm2s_0/system_axi_vdma_mm2s_0.xdc] for cell 'system_i/vdma_out_mm2s_user/axi_vdma_mm2s/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_axis_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_axis_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_axis_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s_user/mm2s_axis_ila/inst'
Parsing XDC File [C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/TPG/v_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/TPG/v_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/v_tc/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/v_tc/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_hdmi_vid_out_0/system_hdmi_vid_out_0_clocks.xdc] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_hdmi_vid_out_0/system_hdmi_vid_out_0_clocks.xdc] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0/system_v_tc_0_clocks.xdc] for cell 'system_i/HDMI_OUT1/v_tc/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0/system_v_tc_0_clocks.xdc] for cell 'system_i/HDMI_OUT1/v_tc/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/HDMI_OUT1/rgb2dvi/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/HDMI_OUT1/rgb2dvi/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0/system_v_tpg_0.xdc] for cell 'system_i/TPG_user/v_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0/system_v_tpg_0.xdc] for cell 'system_i/TPG_user/v_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_s2mm_0/system_axi_vdma_s2mm_0_clocks.xdc] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_s2mm_0/system_axi_vdma_s2mm_0_clocks.xdc] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_mm2s_0/system_axi_vdma_mm2s_0_clocks.xdc] for cell 'system_i/vdma_out_mm2s_user/axi_vdma_mm2s/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_mm2s_0/system_axi_vdma_mm2s_0_clocks.xdc] for cell 'system_i/vdma_out_mm2s_user/axi_vdma_mm2s/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_out_mm2s_user/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_out_mm2s_user/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_out_mm2s_user/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_out_mm2s_user/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm_user/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/HDMI_OUT1/hdmi_vid_out/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3055.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 794 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 784 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 3055.414 ; gain = 1032.367
place_ports TMDS_User_clk_p T11
set_property package_pin "" [get_ports [list  {TMDS_User_data_p[1]}]]
place_ports {TMDS_User_data_p[0]} T12
place_ports {TMDS_User_data_p[1]} V15
place_ports {TMDS_User_data_p[2]} W14
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3055.414 ; gain = 0.000
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat May  4 11:55:48 2019] Launched impl_1...
Run output will be captured here: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets PL_Switch_ip2intc_irpt] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets PL_Switch_GPIO] [get_bd_cells PL_Switch]
delete_bd_objs [get_bd_intf_ports pl_switch]
delete_bd_objs [get_bd_cells HDMI_OUT/ila_video_out_stream]
delete_bd_objs [get_bd_cells TPG_user/ila_tpg]
delete_bd_objs [get_bd_cells TPG/ila_tpg]
delete_bd_objs [get_bd_cells vdma_out_mm2s/mm2s_axis_ila]
delete_bd_objs [get_bd_cells vdma_out_mm2s_user/mm2s_axis_ila]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm_user/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3929.297 ; gain = 0.000
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells vdma_out_mm2s_user/mm2s_axis_ila]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells vdma_out_mm2s/mm2s_axis_ila]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells TPG/ila_tpg]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells TPG_user/ila_tpg]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells HDMI_OUT/ila_video_out_stream]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports pl_switch]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets PL_Switch_ip2intc_irpt] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets PL_Switch_GPIO] [get_bd_cells PL_Switch]'
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets s_axi_CTRL_1] [get_bd_intf_nets TPG_user_AXIS_TPG] [get_bd_cells TPG_user]
delete_bd_objs [get_bd_nets vdma_in_s2mm1_s2mm_interrupt] [get_bd_nets vdma_in_s2mm1_s2mm_frame_ptr_out] [get_bd_intf_nets S_AXI_LITE_2] [get_bd_intf_nets vdma_in_s2mm1_M00_AXI] [get_bd_cells vdma_in_s2mm_user]
delete_bd_objs [get_bd_intf_nets vdma_out_mm2s1_M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Zynq_system/S_AXI_HP2] [get_bd_intf_pins vdma_out_mm2s_user/M00_AXI]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP3 {0}] [get_bd_cells Zynq_system/processing_system7_0]
WARNING: [BD 41-1684] Pin /Zynq_system/processing_system7_0/S_AXI_HP3_ACLK is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets Zynq_system/Conn2]
endgroup
delete_bd_objs [get_bd_intf_pins Zynq_system/S_AXI_HP3]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3929.297 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3929.297 ; gain = 0.000
assign_bd_address
</Zynq_system/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </vdma_out_mm2s_user/axi_vdma_mm2s/Data_MM2S> at <0x00000000 [ 1G ]>
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3929.297 ; gain = 0.000
reset_target all [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
reset_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3929.297 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
make_wrapper -files [get_files C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xilinx\workspace\2018.3\zybo_HDMI_IN_OUT\system\system.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_Switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/PL2PS_IRQ .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/clk_150_200_150 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_vdma_s2mm .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/system_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/s2mm_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_100M1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/axis_24to32_converter .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_tpg_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/v_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/system_ila_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/system_ila_0_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out_stream .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/system_ila_0_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_axis_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/system_ila_0_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/ila_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/system_ila_video_out_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/ila_video_out .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/system_ila_video_out_stream_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/ila_video_out_stream .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/system_mm2s_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/mm2s_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/system_mm2s_axis_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/mm2s_axis_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_mm2s_interconnect/s00_couplers/auto_pc .
Exporting to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_0, cache-ID = 23d488be3d5244b6; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_1, cache-ID = e94af2b5dd94a46b; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0_1, cache-ID = 9d1815a178750293; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0_0, cache-ID = 71d37e7870980981; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 072628958505f912; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_hdmi_vid_out_0, cache-ID = a88d696ca1849230; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mm2s_axis_ila_0, cache-ID = 2f2789ae45a5c4b1; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = 46312a13c8c56114; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 4c0f7c035e207373; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_4, cache-ID = 92a5e60d99d79d1f; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_1, cache-ID = b538012ba8700250; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = cc42f6d4ec47da59; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_1, cache-ID = cfa3b2c58d4cf8b6; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_video_out_stream_0, cache-ID = 5c4566cd9e953e2b; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_1, cache-ID = af6fdfd8e3108ed2; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_not_0, cache-ID = 46312a13c8c56114; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = 4c0f7c035e207373; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_3, cache-ID = 5c4566cd9e953e2b; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_0, cache-ID = dbb921617d89ab07; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_and_0, cache-ID = b538012ba8700250; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = 4890b61829921168; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = 167c2a08cad88ec0; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mm2s_ila_0, cache-ID = e94af2b5dd94a46b; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_100M_0, cache-ID = c17aa49b1b5ec9ff; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_0, cache-ID = fab7143ca42e75d8; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_5, cache-ID = 2f2789ae45a5c4b1; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_2, cache-ID = b5ac5a2285c7ec2a; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_0_0, cache-ID = a88d696ca1849230; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_1, cache-ID = 8899bf67903cc394; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_2, cache-ID = 90379e53412045ed; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0, cache-ID = 9d1815a178750293; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tpg_0_0, cache-ID = 9bdc3c3313ba6d01; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_mm2s_0, cache-ID = 8899bf67903cc394; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_0, cache-ID = bc6bf4b6004ace15; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_video_out_0, cache-ID = 90379e53412045ed; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_50M_0, cache-ID = a20c51071e271b34; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_32to24_converter_0, cache-ID = 1f0b9737ef669b70; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_0, cache-ID = e94af2b5dd94a46b; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_1_0, cache-ID = 4b335640d38ca1b8; cache size = 69.895 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0, cache-ID = 71d37e7870980981; cache size = 69.895 MB.
config_ip_cache: Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 3929.297 ; gain = 0.000
[Sat May  4 12:15:16 2019] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_xbar_0_synth_1/runme.log
synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/synth_1/runme.log
[Sat May  4 12:15:16 2019] Launched impl_1...
Run output will be captured here: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 3929.297 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells TPG/ila_tpg]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells vdma_out_mm2s/mm2s_axis_ila]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells vdma_out_mm2s_user/mm2s_axis_ila]
endgroup
regenerate_bd_layout -hierarchy [get_bd_cells vdma_out_mm2s_user]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells HDMI_OUT/ila_video_out_stream]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells HDMI_OUT1/ila_video_out_stream]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4247.734 ; gain = 0.000
reset_target all [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
reset_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4253.113 ; gain = 5.379
export_ip_user_files -of_objects  [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
make_wrapper -files [get_files C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xilinx\workspace\2018.3\zybo_HDMI_IN_OUT\system\system.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_Switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/PL2PS_IRQ .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/clk_150_200_150 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_vdma_s2mm .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/system_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/s2mm_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_100M1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/axis_24to32_converter .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_tpg_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/v_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/system_ila_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/system_ila_0_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out_stream .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/system_ila_0_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_axis_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/system_ila_0_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/ila_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/system_ila_video_out_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/ila_video_out .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_stream_0/system_ila_video_out_stream_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/ila_video_out_stream .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/system_mm2s_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/mm2s_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_axis_ila_0/system_mm2s_axis_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/mm2s_axis_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_mm2s_interconnect/s00_couplers/auto_pc .
Exporting to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_0, cache-ID = 23d488be3d5244b6; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_0, cache-ID = bc6bf4b6004ace15; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_1, cache-ID = e94af2b5dd94a46b; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0, cache-ID = 71d37e7870980981; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 072628958505f912; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_video_out_0, cache-ID = 90379e53412045ed; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 4c0f7c035e207373; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_0, cache-ID = dbb921617d89ab07; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0, cache-ID = 9d1815a178750293; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = 46312a13c8c56114; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = 1b893e22560c1010; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = cc42f6d4ec47da59; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_hdmi_vid_out_0, cache-ID = a88d696ca1849230; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = b8981f102670184d; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_1, cache-ID = b538012ba8700250; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tpg_0_0, cache-ID = 9bdc3c3313ba6d01; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = 4c0f7c035e207373; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = 167c2a08cad88ec0; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_1, cache-ID = af6fdfd8e3108ed2; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_100M_0, cache-ID = c17aa49b1b5ec9ff; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_not_0, cache-ID = 46312a13c8c56114; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = 4890b61829921168; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_1, cache-ID = cfa3b2c58d4cf8b6; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_0, cache-ID = e94af2b5dd94a46b; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_0, cache-ID = fab7143ca42e75d8; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_1_0, cache-ID = 4b335640d38ca1b8; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_50M_0, cache-ID = a20c51071e271b34; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_0_0, cache-ID = a88d696ca1849230; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_1, cache-ID = 8899bf67903cc394; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_2, cache-ID = 90379e53412045ed; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0_0, cache-ID = 71d37e7870980981; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_mm2s_0, cache-ID = 8899bf67903cc394; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mm2s_ila_0, cache-ID = e94af2b5dd94a46b; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_32to24_converter_0, cache-ID = 1f0b9737ef669b70; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_2, cache-ID = b5ac5a2285c7ec2a; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0_1, cache-ID = 9d1815a178750293; cache size = 73.645 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_and_0, cache-ID = b538012ba8700250; cache size = 73.645 MB.
config_ip_cache: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 4339.750 ; gain = 5.703
[Sat May  4 12:27:58 2019] Launched system_mm2s_axis_ila_0_synth_1, system_ila_video_out_stream_0_synth_1, system_ila_0_3_synth_1, system_ila_0_5_synth_1, system_ila_0_4_synth_1, synth_1...
Run output will be captured here:
system_mm2s_axis_ila_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_mm2s_axis_ila_0_synth_1/runme.log
system_ila_video_out_stream_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_ila_video_out_stream_0_synth_1/runme.log
system_ila_0_3_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_ila_0_3_synth_1/runme.log
system_ila_0_5_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_ila_0_5_synth_1/runme.log
system_ila_0_4_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_ila_0_4_synth_1/runme.log
synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/synth_1/runme.log
[Sat May  4 12:27:58 2019] Launched impl_1...
Run output will be captured here: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 4339.750 ; gain = 54.652
delete_bd_objs [get_bd_nets PL_Switch_ip2intc_irpt] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets PL_Switch_GPIO] [get_bd_cells PL_Switch]
delete_bd_objs [get_bd_intf_ports pl_switch]
delete_bd_objs [get_bd_cells vdma_out_mm2s_user/mm2s_axis_ila]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells vdma_out_mm2s/mm2s_axis_ila]
delete_bd_objs [get_bd_cells HDMI_OUT/ila_video_out_stream]
delete_bd_objs [get_bd_cells HDMI_OUT1/ila_video_out_stream]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {1024}] [get_bd_cells HDMI_OUT1/ila_video_out]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {1024}] [get_bd_cells HDMI_OUT/ila_video_out]
endgroup
delete_bd_objs [get_bd_cells TPG/ila_tpg]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /Zynq_system/processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_in_s2mm/axi_vdma_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /vdma_out_mm2s_user/axi_vdma_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
WARNING: [BD 41-927] Following properties on pin /HDMI_OUT1/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/Zynq_system/pix_clk/clk_150_200_150_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4339.750 ; gain = 0.000
reset_target all [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xilinx\workspace\2018.3\zybo_HDMI_IN_OUT\system\system.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_ca15dcab.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_81a69a20.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_bde374fc.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_4d7a76b6.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_87d936fb.ui> 
Wrote  : <C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ui/bd_f740c6ca.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/PL2PS_IRQ .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/clk_150_200_150 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_vdma_s2mm .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/system_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/s2mm_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/mm2s_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/rst_ps7_0_100M1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/axis_24to32_converter .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_tpg_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG/v_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/system_ila_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT/ila_video_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/axis_32to24_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_vid_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/v_tc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_not .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/util_vector_logic_and .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/hdmi_high .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_ila_video_out_0/system_ila_video_out_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUT1/ila_video_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_vdma_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_mm2s_ila_0/system_mm2s_ila_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/mm2s_ila .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_out_mm2s_user/axi_mm2s_interconnect/s00_couplers/auto_pc .
Exporting to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_cc_0, cache-ID = 23d488be3d5244b6; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0, cache-ID = 9d1815a178750293; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0_0, cache-ID = 71d37e7870980981; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 072628958505f912; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_hdmi_vid_out_0, cache-ID = a88d696ca1849230; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rgb2dvi_0_1, cache-ID = 9d1815a178750293; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = 46312a13c8c56114; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 4c0f7c035e207373; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_1, cache-ID = cfa3b2c58d4cf8b6; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_0, cache-ID = dbb921617d89ab07; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_100M_0, cache-ID = c17aa49b1b5ec9ff; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = cc42f6d4ec47da59; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_1_0, cache-ID = 4b335640d38ca1b8; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_not_0, cache-ID = 46312a13c8c56114; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = 4c0f7c035e207373; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_1, cache-ID = e94af2b5dd94a46b; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_50M_0, cache-ID = a20c51071e271b34; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_0, cache-ID = fab7143ca42e75d8; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ila_0_0, cache-ID = e94af2b5dd94a46b; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_and_0, cache-ID = b538012ba8700250; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_1, cache-ID = 8899bf67903cc394; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = b8981f102670184d; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_0, cache-ID = 71d37e7870980981; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_mm2s_0, cache-ID = 8899bf67903cc394; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_1, cache-ID = af6fdfd8e3108ed2; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_0_0, cache-ID = a88d696ca1849230; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_32to24_converter_0, cache-ID = 1f0b9737ef669b70; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_mm2s_ila_0, cache-ID = e94af2b5dd94a46b; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_1, cache-ID = b538012ba8700250; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_subset_converter_0_0, cache-ID = bc6bf4b6004ace15; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = 167c2a08cad88ec0; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_2, cache-ID = b5ac5a2285c7ec2a; cache size = 92.649 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tpg_0_0, cache-ID = 9bdc3c3313ba6d01; cache size = 92.649 MB.
config_ip_cache: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4339.750 ; gain = 0.000
[Sat May  4 12:51:10 2019] Launched system_xbar_0_synth_1, system_ila_video_out_0_synth_1, system_ila_0_2_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_xbar_0_synth_1/runme.log
system_ila_video_out_0_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_ila_video_out_0_synth_1/runme.log
system_ila_0_2_synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/system_ila_0_2_synth_1/runme.log
synth_1: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/synth_1/runme.log
[Sat May  4 12:51:10 2019] Launched impl_1...
Run output will be captured here: C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 4339.750 ; gain = 0.000
file copy -force C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/system_wrapper.sysdef C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk -hwspec C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk -hwspec C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351AB763BA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4339.750 ; gain = 0.000
set_property PROGRAM.FILE {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 5 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4339.750 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT1/ila_video_out"}]]
WARNING: Simulation object system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TREADY was not found in the design.
WARNING: Simulation object system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TDATA was not found in the design.
WARNING: Simulation object system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TVALID was not found in the design.
WARNING: Simulation object system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TLAST was not found in the design.
WARNING: Simulation object system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TUSER was not found in the design.
WARNING: Simulation object system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TKEEP was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
WARNING: Simulation object system_i/TPG/Conn1_TDATA was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TDEST was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TID was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TKEEP was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TLAST was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TREADY was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TSTRB was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TUSER was not found in the design.
WARNING: Simulation object system_i/TPG/Conn1_TVALID was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
WARNING: Simulation object system_i/vdma_in_s2mm/axi_vdma_s2mm_s2mm_frame_ptr_out was not found in the design.
WARNING: Simulation object system_i/vdma_in_s2mm/axi_vdma_s2mm_s2mm_introut was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s_user/mm2s_ila"}]]
WARNING: Simulation object system_i/vdma_out_mm2s/axi_vdma_mm2s_M_AXIS_MM2S_TREADY was not found in the design.
WARNING: Simulation object system_i/vdma_out_mm2s/axi_vdma_mm2s_M_AXIS_MM2S_TDATA was not found in the design.
WARNING: Simulation object system_i/vdma_out_mm2s/axi_vdma_mm2s_M_AXIS_MM2S_TVALID was not found in the design.
WARNING: Simulation object system_i/vdma_out_mm2s/axi_vdma_mm2s_M_AXIS_MM2S_TLAST was not found in the design.
WARNING: Simulation object system_i/vdma_out_mm2s/axi_vdma_mm2s_M_AXIS_MM2S_TUSER was not found in the design.
WARNING: Simulation object system_i/vdma_out_mm2s/axi_vdma_mm2s_M_AXIS_MM2S_TKEEP was not found in the design.
add_wave -into {hw_ila_data_4.wcfg} -radix hex { {system_i/vdma_out_mm2s/axi_vdma_mm2s_mm2s_introut} {system_i/vdma_out_mm2s/axi_vdma_mm2s_mm2s_frame_ptr_out} }
add_wave -into {hw_ila_data_5.wcfg} -radix hex { {system_i/vdma_out_mm2s_user/axi_vdma_mm2s_mm2s_introut} {system_i/vdma_out_mm2s_user/axi_vdma_mm2s_mm2s_frame_ptr_out} }
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {system_i/vdma_in_s2mm/axi_vdma_s2mm_s2mm_frame_ptr_out} {system_i/vdma_in_s2mm/axi_vdma_s2mm_s2mm_introut} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {system_i/HDMI_OUT1/hdmi_vid_out_locked} {system_i/HDMI_OUT1/hdmi_vid_out_overflow} {system_i/HDMI_OUT1/hdmi_vid_out_underflow} {system_i/HDMI_OUT1/hdmi_vid_out_vid_active_video} {system_i/HDMI_OUT1/hdmi_vid_out_vid_data} {system_i/HDMI_OUT1/hdmi_vid_out_vid_field_id} {system_i/HDMI_OUT1/hdmi_vid_out_vid_hblank} {system_i/HDMI_OUT1/hdmi_vid_out_vid_hsync} {system_i/HDMI_OUT1/hdmi_vid_out_vid_vblank} {system_i/HDMI_OUT1/hdmi_vid_out_vid_vsync} {system_i/HDMI_OUT1/hdmi_vid_out_vtg_ce} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-May-04 13:11:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-May-04 13:11:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT1/ila_video_out"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-May-04 13:11:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT1/ila_video_out"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT1/ila_video_out"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-May-04 13:11:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-May-04 13:11:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-May-04 13:11:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-May-04 13:11:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-May-04 13:11:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2019-May-04 13:11:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2019-May-04 13:11:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2019-May-04 13:11:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2019-May-04 13:11:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s_user/mm2s_ila"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_5' trigger was armed at 2019-May-04 13:11:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s_user/mm2s_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s_user/mm2s_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_5' triggered at 2019-May-04 13:11:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/backup/hw_ila_data_5.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_HDMI_IN_OUT/system/system.hw/hw_1/wave/hw_ila_data_5/hw_ila_data_5.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  4 13:14:08 2019...
