// -------------------------------------------------------------
//
// Module: FIR_50K_5K_LPF
// Generated by MATLAB(R) 8.3 and the Filter Design HDL Coder 2.9.5.
// Generated on: 2019-11-23 20:25:35
// -------------------------------------------------------------

// -------------------------------------------------------------
// HDL Code Generation Options:
//
// CoeffMultipliers: CSD
// TargetDirectory: E:\project\My_FPGA\Vivadio\ZYNQ\project\Match\Match_0\Match_C\Match_C.srcs\sources_1\new
// EDAScriptGeneration: off
// Name: FIR_50K_5K_LPF
// TargetLanguage: Verilog
// TestBenchStimulus: impulse step ramp chirp noise 
// GenerateHDLTestBench: off

// -------------------------------------------------------------
// HDL Implementation    : Fully parallel
// Multipliers           : 121
// Folding Factor        : 1
// -------------------------------------------------------------
// Filter Settings:
//
// Discrete-Time FIR Filter (real)
// -------------------------------
// Filter Structure  : Direct-Form FIR
// Filter Length     : 121
// Stable            : Yes
// Linear Phase      : Yes (Type 1)
// Arithmetic        : fixed
// Numerator         : s12,13 -> [-2.500000e-01 2.500000e-01)
// Input             : s12,11 -> [-1 1)
// Filter Internals  : Full Precision
//   Output          : s26,24 -> [-2 2)  (auto determined)
//   Product         : s23,24 -> [-2.500000e-01 2.500000e-01)  (auto determined)
//   Accumulator     : s26,24 -> [-2 2)  (auto determined)
//   Round Mode      : No rounding
//   Overflow Mode   : No overflow
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module FIR_50K_5K_LPF
               (
                clk,
                clk_enable,
                reset,
                filter_in,
                filter_out
                );

  input   clk; 
  input   clk_enable; 
  input   reset; 
  input   signed [11:0] filter_in; //sfix12_En11
  output  signed [25:0] filter_out; //sfix26_En24

////////////////////////////////////////////////////////////////
//Module Architecture: FIR_50K_5K_LPF
////////////////////////////////////////////////////////////////
  // Local Functions
  // Type Definitions
  // Constants
  parameter signed [11:0] coeff1 = 12'b111111111011; //sfix12_En13
  parameter signed [11:0] coeff2 = 12'b111111111001; //sfix12_En13
  parameter signed [11:0] coeff3 = 12'b111111110101; //sfix12_En13
  parameter signed [11:0] coeff4 = 12'b111111110010; //sfix12_En13
  parameter signed [11:0] coeff5 = 12'b111111110001; //sfix12_En13
  parameter signed [11:0] coeff6 = 12'b111111110011; //sfix12_En13
  parameter signed [11:0] coeff7 = 12'b111111111001; //sfix12_En13
  parameter signed [11:0] coeff8 = 12'b000000000010; //sfix12_En13
  parameter signed [11:0] coeff9 = 12'b000000001101; //sfix12_En13
  parameter signed [11:0] coeff10 = 12'b000000011000; //sfix12_En13
  parameter signed [11:0] coeff11 = 12'b000000100000; //sfix12_En13
  parameter signed [11:0] coeff12 = 12'b000000100011; //sfix12_En13
  parameter signed [11:0] coeff13 = 12'b000000100000; //sfix12_En13
  parameter signed [11:0] coeff14 = 12'b000000010111; //sfix12_En13
  parameter signed [11:0] coeff15 = 12'b000000001001; //sfix12_En13
  parameter signed [11:0] coeff16 = 12'b111111111010; //sfix12_En13
  parameter signed [11:0] coeff17 = 12'b111111101110; //sfix12_En13
  parameter signed [11:0] coeff18 = 12'b111111101001; //sfix12_En13
  parameter signed [11:0] coeff19 = 12'b111111101100; //sfix12_En13
  parameter signed [11:0] coeff20 = 12'b111111111000; //sfix12_En13
  parameter signed [11:0] coeff21 = 12'b000000001001; //sfix12_En13
  parameter signed [11:0] coeff22 = 12'b000000011011; //sfix12_En13
  parameter signed [11:0] coeff23 = 12'b000000101000; //sfix12_En13
  parameter signed [11:0] coeff24 = 12'b000000101100; //sfix12_En13
  parameter signed [11:0] coeff25 = 12'b000000100011; //sfix12_En13
  parameter signed [11:0] coeff26 = 12'b000000010000; //sfix12_En13
  parameter signed [11:0] coeff27 = 12'b111111110110; //sfix12_En13
  parameter signed [11:0] coeff28 = 12'b111111011101; //sfix12_En13
  parameter signed [11:0] coeff29 = 12'b111111001101; //sfix12_En13
  parameter signed [11:0] coeff30 = 12'b111111001011; //sfix12_En13
  parameter signed [11:0] coeff31 = 12'b111111011001; //sfix12_En13
  parameter signed [11:0] coeff32 = 12'b111111110110; //sfix12_En13
  parameter signed [11:0] coeff33 = 12'b000000011011; //sfix12_En13
  parameter signed [11:0] coeff34 = 12'b000000111011; //sfix12_En13
  parameter signed [11:0] coeff35 = 12'b000001001110; //sfix12_En13
  parameter signed [11:0] coeff36 = 12'b000001001011; //sfix12_En13
  parameter signed [11:0] coeff37 = 12'b000000110001; //sfix12_En13
  parameter signed [11:0] coeff38 = 12'b000000000100; //sfix12_En13
  parameter signed [11:0] coeff39 = 12'b111111010000; //sfix12_En13
  parameter signed [11:0] coeff40 = 12'b111110100101; //sfix12_En13
  parameter signed [11:0] coeff41 = 12'b111110010001; //sfix12_En13
  parameter signed [11:0] coeff42 = 12'b111110011101; //sfix12_En13
  parameter signed [11:0] coeff43 = 12'b111111001010; //sfix12_En13
  parameter signed [11:0] coeff44 = 12'b000000001111; //sfix12_En13
  parameter signed [11:0] coeff45 = 12'b000001011010; //sfix12_En13
  parameter signed [11:0] coeff46 = 12'b000010010101; //sfix12_En13
  parameter signed [11:0] coeff47 = 12'b000010101010; //sfix12_En13
  parameter signed [11:0] coeff48 = 12'b000010001101; //sfix12_En13
  parameter signed [11:0] coeff49 = 12'b000000111100; //sfix12_En13
  parameter signed [11:0] coeff50 = 12'b111111001000; //sfix12_En13
  parameter signed [11:0] coeff51 = 12'b111101001100; //sfix12_En13
  parameter signed [11:0] coeff52 = 12'b111011101110; //sfix12_En13
  parameter signed [11:0] coeff53 = 12'b111011010011; //sfix12_En13
  parameter signed [11:0] coeff54 = 12'b111100010101; //sfix12_En13
  parameter signed [11:0] coeff55 = 12'b111111000000; //sfix12_En13
  parameter signed [11:0] coeff56 = 12'b000011001001; //sfix12_En13
  parameter signed [11:0] coeff57 = 12'b001000001110; //sfix12_En13
  parameter signed [11:0] coeff58 = 12'b001101100000; //sfix12_En13
  parameter signed [11:0] coeff59 = 12'b010010000111; //sfix12_En13
  parameter signed [11:0] coeff60 = 12'b010101001111; //sfix12_En13
  parameter signed [11:0] coeff61 = 12'b010110010110; //sfix12_En13
  parameter signed [11:0] coeff62 = 12'b010101001111; //sfix12_En13
  parameter signed [11:0] coeff63 = 12'b010010000111; //sfix12_En13
  parameter signed [11:0] coeff64 = 12'b001101100000; //sfix12_En13
  parameter signed [11:0] coeff65 = 12'b001000001110; //sfix12_En13
  parameter signed [11:0] coeff66 = 12'b000011001001; //sfix12_En13
  parameter signed [11:0] coeff67 = 12'b111111000000; //sfix12_En13
  parameter signed [11:0] coeff68 = 12'b111100010101; //sfix12_En13
  parameter signed [11:0] coeff69 = 12'b111011010011; //sfix12_En13
  parameter signed [11:0] coeff70 = 12'b111011101110; //sfix12_En13
  parameter signed [11:0] coeff71 = 12'b111101001100; //sfix12_En13
  parameter signed [11:0] coeff72 = 12'b111111001000; //sfix12_En13
  parameter signed [11:0] coeff73 = 12'b000000111100; //sfix12_En13
  parameter signed [11:0] coeff74 = 12'b000010001101; //sfix12_En13
  parameter signed [11:0] coeff75 = 12'b000010101010; //sfix12_En13
  parameter signed [11:0] coeff76 = 12'b000010010101; //sfix12_En13
  parameter signed [11:0] coeff77 = 12'b000001011010; //sfix12_En13
  parameter signed [11:0] coeff78 = 12'b000000001111; //sfix12_En13
  parameter signed [11:0] coeff79 = 12'b111111001010; //sfix12_En13
  parameter signed [11:0] coeff80 = 12'b111110011101; //sfix12_En13
  parameter signed [11:0] coeff81 = 12'b111110010001; //sfix12_En13
  parameter signed [11:0] coeff82 = 12'b111110100101; //sfix12_En13
  parameter signed [11:0] coeff83 = 12'b111111010000; //sfix12_En13
  parameter signed [11:0] coeff84 = 12'b000000000100; //sfix12_En13
  parameter signed [11:0] coeff85 = 12'b000000110001; //sfix12_En13
  parameter signed [11:0] coeff86 = 12'b000001001011; //sfix12_En13
  parameter signed [11:0] coeff87 = 12'b000001001110; //sfix12_En13
  parameter signed [11:0] coeff88 = 12'b000000111011; //sfix12_En13
  parameter signed [11:0] coeff89 = 12'b000000011011; //sfix12_En13
  parameter signed [11:0] coeff90 = 12'b111111110110; //sfix12_En13
  parameter signed [11:0] coeff91 = 12'b111111011001; //sfix12_En13
  parameter signed [11:0] coeff92 = 12'b111111001011; //sfix12_En13
  parameter signed [11:0] coeff93 = 12'b111111001101; //sfix12_En13
  parameter signed [11:0] coeff94 = 12'b111111011101; //sfix12_En13
  parameter signed [11:0] coeff95 = 12'b111111110110; //sfix12_En13
  parameter signed [11:0] coeff96 = 12'b000000010000; //sfix12_En13
  parameter signed [11:0] coeff97 = 12'b000000100011; //sfix12_En13
  parameter signed [11:0] coeff98 = 12'b000000101100; //sfix12_En13
  parameter signed [11:0] coeff99 = 12'b000000101000; //sfix12_En13
  parameter signed [11:0] coeff100 = 12'b000000011011; //sfix12_En13
  parameter signed [11:0] coeff101 = 12'b000000001001; //sfix12_En13
  parameter signed [11:0] coeff102 = 12'b111111111000; //sfix12_En13
  parameter signed [11:0] coeff103 = 12'b111111101100; //sfix12_En13
  parameter signed [11:0] coeff104 = 12'b111111101001; //sfix12_En13
  parameter signed [11:0] coeff105 = 12'b111111101110; //sfix12_En13
  parameter signed [11:0] coeff106 = 12'b111111111010; //sfix12_En13
  parameter signed [11:0] coeff107 = 12'b000000001001; //sfix12_En13
  parameter signed [11:0] coeff108 = 12'b000000010111; //sfix12_En13
  parameter signed [11:0] coeff109 = 12'b000000100000; //sfix12_En13
  parameter signed [11:0] coeff110 = 12'b000000100011; //sfix12_En13
  parameter signed [11:0] coeff111 = 12'b000000100000; //sfix12_En13
  parameter signed [11:0] coeff112 = 12'b000000011000; //sfix12_En13
  parameter signed [11:0] coeff113 = 12'b000000001101; //sfix12_En13
  parameter signed [11:0] coeff114 = 12'b000000000010; //sfix12_En13
  parameter signed [11:0] coeff115 = 12'b111111111001; //sfix12_En13
  parameter signed [11:0] coeff116 = 12'b111111110011; //sfix12_En13
  parameter signed [11:0] coeff117 = 12'b111111110001; //sfix12_En13
  parameter signed [11:0] coeff118 = 12'b111111110010; //sfix12_En13
  parameter signed [11:0] coeff119 = 12'b111111110101; //sfix12_En13
  parameter signed [11:0] coeff120 = 12'b111111111001; //sfix12_En13
  parameter signed [11:0] coeff121 = 12'b111111111011; //sfix12_En13

  // Signals
  reg  signed [11:0] delay_pipeline [0:120] ; // sfix12_En11
  wire signed [22:0] product121; // sfix23_En24
  wire signed [14:0] mulcsd_temp; // sfix15_En24
  wire signed [22:0] product120; // sfix23_En24
  wire signed [15:0] mulcsd_temp_1; // sfix16_En24
  wire signed [22:0] product119; // sfix23_En24
  wire signed [15:0] mulcsd_temp_2; // sfix16_En24
  wire signed [22:0] product118; // sfix23_En24
  wire signed [16:0] mulcsd_temp_3; // sfix17_En24
  wire signed [22:0] product117; // sfix23_En24
  wire signed [16:0] mulcsd_temp_4; // sfix17_En24
  wire signed [22:0] product116; // sfix23_En24
  wire signed [16:0] mulcsd_temp_5; // sfix17_En24
  wire signed [22:0] product115; // sfix23_En24
  wire signed [15:0] mulcsd_temp_6; // sfix16_En24
  wire signed [22:0] product114; // sfix23_En24
  wire signed [22:0] product113; // sfix23_En24
  wire signed [16:0] mulcsd_temp_7; // sfix17_En24
  wire signed [22:0] product112; // sfix23_En24
  wire signed [17:0] mulcsd_temp_8; // sfix18_En24
  wire signed [22:0] product111; // sfix23_En24
  wire signed [22:0] product110; // sfix23_En24
  wire signed [17:0] mulcsd_temp_9; // sfix18_En24
  wire signed [22:0] product109; // sfix23_En24
  wire signed [22:0] product108; // sfix23_En24
  wire signed [16:0] mulcsd_temp_10; // sfix17_En24
  wire signed [22:0] product107; // sfix23_En24
  wire signed [15:0] mulcsd_temp_11; // sfix16_En24
  wire signed [22:0] product106; // sfix23_En24
  wire signed [15:0] mulcsd_temp_12; // sfix16_En24
  wire signed [22:0] product105; // sfix23_En24
  wire signed [16:0] mulcsd_temp_13; // sfix17_En24
  wire signed [22:0] product104; // sfix23_En24
  wire signed [16:0] mulcsd_temp_14; // sfix17_En24
  wire signed [22:0] product103; // sfix23_En24
  wire signed [16:0] mulcsd_temp_15; // sfix17_En24
  wire signed [22:0] product102; // sfix23_En24
  wire signed [12:0] mulpwr2_temp; // sfix13_En11
  wire signed [22:0] product101; // sfix23_En24
  wire signed [15:0] mulcsd_temp_16; // sfix16_En24
  wire signed [22:0] product100; // sfix23_En24
  wire signed [17:0] mulcsd_temp_17; // sfix18_En24
  wire signed [22:0] product99; // sfix23_En24
  wire signed [17:0] mulcsd_temp_18; // sfix18_En24
  wire signed [22:0] product98; // sfix23_En24
  wire signed [17:0] mulcsd_temp_19; // sfix18_En24
  wire signed [22:0] product97; // sfix23_En24
  wire signed [17:0] mulcsd_temp_20; // sfix18_En24
  wire signed [22:0] product96; // sfix23_En24
  wire signed [22:0] product95; // sfix23_En24
  wire signed [15:0] mulcsd_temp_21; // sfix16_En24
  wire signed [22:0] product94; // sfix23_En24
  wire signed [17:0] mulcsd_temp_22; // sfix18_En24
  wire signed [22:0] product93; // sfix23_En24
  wire signed [18:0] mulcsd_temp_23; // sfix19_En24
  wire signed [22:0] product92; // sfix23_En24
  wire signed [18:0] mulcsd_temp_24; // sfix19_En24
  wire signed [22:0] product91; // sfix23_En24
  wire signed [17:0] mulcsd_temp_25; // sfix18_En24
  wire signed [22:0] product90; // sfix23_En24
  wire signed [15:0] mulcsd_temp_26; // sfix16_En24
  wire signed [22:0] product89; // sfix23_En24
  wire signed [17:0] mulcsd_temp_27; // sfix18_En24
  wire signed [22:0] product88; // sfix23_En24
  wire signed [18:0] mulcsd_temp_28; // sfix19_En24
  wire signed [22:0] product87; // sfix23_En24
  wire signed [18:0] mulcsd_temp_29; // sfix19_En24
  wire signed [22:0] product86; // sfix23_En24
  wire signed [18:0] mulcsd_temp_30; // sfix19_En24
  wire signed [22:0] product85; // sfix23_En24
  wire signed [18:0] mulcsd_temp_31; // sfix19_En24
  wire signed [22:0] product84; // sfix23_En24
  wire signed [22:0] product83; // sfix23_En24
  wire signed [18:0] mulcsd_temp_32; // sfix19_En24
  wire signed [22:0] product82; // sfix23_En24
  wire signed [18:0] mulcsd_temp_33; // sfix19_En24
  wire signed [22:0] product81; // sfix23_En24
  wire signed [19:0] mulcsd_temp_34; // sfix20_En24
  wire signed [22:0] product80; // sfix23_En24
  wire signed [19:0] mulcsd_temp_35; // sfix20_En24
  wire signed [22:0] product79; // sfix23_En24
  wire signed [18:0] mulcsd_temp_36; // sfix19_En24
  wire signed [22:0] product78; // sfix23_En24
  wire signed [16:0] mulcsd_temp_37; // sfix17_En24
  wire signed [22:0] product77; // sfix23_En24
  wire signed [18:0] mulcsd_temp_38; // sfix19_En24
  wire signed [22:0] product76; // sfix23_En24
  wire signed [19:0] mulcsd_temp_39; // sfix20_En24
  wire signed [22:0] product75; // sfix23_En24
  wire signed [19:0] mulcsd_temp_40; // sfix20_En24
  wire signed [22:0] product74; // sfix23_En24
  wire signed [19:0] mulcsd_temp_41; // sfix20_En24
  wire signed [22:0] product73; // sfix23_En24
  wire signed [18:0] mulcsd_temp_42; // sfix19_En24
  wire signed [22:0] product72; // sfix23_En24
  wire signed [18:0] mulcsd_temp_43; // sfix19_En24
  wire signed [22:0] product71; // sfix23_En24
  wire signed [19:0] mulcsd_temp_44; // sfix20_En24
  wire signed [22:0] product70; // sfix23_En24
  wire signed [20:0] mulcsd_temp_45; // sfix21_En24
  wire signed [22:0] product69; // sfix23_En24
  wire signed [20:0] mulcsd_temp_46; // sfix21_En24
  wire signed [22:0] product68; // sfix23_En24
  wire signed [20:0] mulcsd_temp_47; // sfix21_En24
  wire signed [22:0] product67; // sfix23_En24
  wire signed [12:0] mulpwr2_temp_1; // sfix13_En11
  wire signed [22:0] product66; // sfix23_En24
  wire signed [20:0] mulcsd_temp_48; // sfix21_En24
  wire signed [22:0] product65; // sfix23_En24
  wire signed [21:0] mulcsd_temp_49; // sfix22_En24
  wire signed [22:0] product64; // sfix23_En24
  wire signed [22:0] mulcsd_temp_50; // sfix23_En24
  wire signed [22:0] product63; // sfix23_En24
  wire signed [22:0] mulcsd_temp_51; // sfix23_En24
  wire signed [22:0] product62; // sfix23_En24
  wire signed [22:0] mulcsd_temp_52; // sfix23_En24
  wire signed [22:0] product61; // sfix23_En24
  wire signed [22:0] mulcsd_temp_53; // sfix23_En24
  wire signed [22:0] product60; // sfix23_En24
  wire signed [22:0] mulcsd_temp_54; // sfix23_En24
  wire signed [22:0] product59; // sfix23_En24
  wire signed [22:0] mulcsd_temp_55; // sfix23_En24
  wire signed [22:0] product58; // sfix23_En24
  wire signed [22:0] mulcsd_temp_56; // sfix23_En24
  wire signed [22:0] product57; // sfix23_En24
  wire signed [21:0] mulcsd_temp_57; // sfix22_En24
  wire signed [22:0] product56; // sfix23_En24
  wire signed [20:0] mulcsd_temp_58; // sfix21_En24
  wire signed [22:0] product55; // sfix23_En24
  wire signed [12:0] mulpwr2_temp_2; // sfix13_En11
  wire signed [22:0] product54; // sfix23_En24
  wire signed [20:0] mulcsd_temp_59; // sfix21_En24
  wire signed [22:0] product53; // sfix23_En24
  wire signed [20:0] mulcsd_temp_60; // sfix21_En24
  wire signed [22:0] product52; // sfix23_En24
  wire signed [20:0] mulcsd_temp_61; // sfix21_En24
  wire signed [22:0] product51; // sfix23_En24
  wire signed [19:0] mulcsd_temp_62; // sfix20_En24
  wire signed [22:0] product50; // sfix23_En24
  wire signed [18:0] mulcsd_temp_63; // sfix19_En24
  wire signed [22:0] product49; // sfix23_En24
  wire signed [18:0] mulcsd_temp_64; // sfix19_En24
  wire signed [22:0] product48; // sfix23_En24
  wire signed [19:0] mulcsd_temp_65; // sfix20_En24
  wire signed [22:0] product47; // sfix23_En24
  wire signed [19:0] mulcsd_temp_66; // sfix20_En24
  wire signed [22:0] product46; // sfix23_En24
  wire signed [19:0] mulcsd_temp_67; // sfix20_En24
  wire signed [22:0] product45; // sfix23_En24
  wire signed [18:0] mulcsd_temp_68; // sfix19_En24
  wire signed [22:0] product44; // sfix23_En24
  wire signed [16:0] mulcsd_temp_69; // sfix17_En24
  wire signed [22:0] product43; // sfix23_En24
  wire signed [18:0] mulcsd_temp_70; // sfix19_En24
  wire signed [22:0] product42; // sfix23_En24
  wire signed [19:0] mulcsd_temp_71; // sfix20_En24
  wire signed [22:0] product41; // sfix23_En24
  wire signed [19:0] mulcsd_temp_72; // sfix20_En24
  wire signed [22:0] product40; // sfix23_En24
  wire signed [18:0] mulcsd_temp_73; // sfix19_En24
  wire signed [22:0] product39; // sfix23_En24
  wire signed [18:0] mulcsd_temp_74; // sfix19_En24
  wire signed [22:0] product38; // sfix23_En24
  wire signed [22:0] product37; // sfix23_En24
  wire signed [18:0] mulcsd_temp_75; // sfix19_En24
  wire signed [22:0] product36; // sfix23_En24
  wire signed [18:0] mulcsd_temp_76; // sfix19_En24
  wire signed [22:0] product35; // sfix23_En24
  wire signed [18:0] mulcsd_temp_77; // sfix19_En24
  wire signed [22:0] product34; // sfix23_En24
  wire signed [18:0] mulcsd_temp_78; // sfix19_En24
  wire signed [22:0] product33; // sfix23_En24
  wire signed [17:0] mulcsd_temp_79; // sfix18_En24
  wire signed [22:0] product32; // sfix23_En24
  wire signed [15:0] mulcsd_temp_80; // sfix16_En24
  wire signed [22:0] product31; // sfix23_En24
  wire signed [17:0] mulcsd_temp_81; // sfix18_En24
  wire signed [22:0] product30; // sfix23_En24
  wire signed [18:0] mulcsd_temp_82; // sfix19_En24
  wire signed [22:0] product29; // sfix23_En24
  wire signed [18:0] mulcsd_temp_83; // sfix19_En24
  wire signed [22:0] product28; // sfix23_En24
  wire signed [17:0] mulcsd_temp_84; // sfix18_En24
  wire signed [22:0] product27; // sfix23_En24
  wire signed [15:0] mulcsd_temp_85; // sfix16_En24
  wire signed [22:0] product26; // sfix23_En24
  wire signed [22:0] product25; // sfix23_En24
  wire signed [17:0] mulcsd_temp_86; // sfix18_En24
  wire signed [22:0] product24; // sfix23_En24
  wire signed [17:0] mulcsd_temp_87; // sfix18_En24
  wire signed [22:0] product23; // sfix23_En24
  wire signed [17:0] mulcsd_temp_88; // sfix18_En24
  wire signed [22:0] product22; // sfix23_En24
  wire signed [17:0] mulcsd_temp_89; // sfix18_En24
  wire signed [22:0] product21; // sfix23_En24
  wire signed [15:0] mulcsd_temp_90; // sfix16_En24
  wire signed [22:0] product20; // sfix23_En24
  wire signed [12:0] mulpwr2_temp_3; // sfix13_En11
  wire signed [22:0] product19; // sfix23_En24
  wire signed [16:0] mulcsd_temp_91; // sfix17_En24
  wire signed [22:0] product18; // sfix23_En24
  wire signed [16:0] mulcsd_temp_92; // sfix17_En24
  wire signed [22:0] product17; // sfix23_En24
  wire signed [16:0] mulcsd_temp_93; // sfix17_En24
  wire signed [22:0] product16; // sfix23_En24
  wire signed [15:0] mulcsd_temp_94; // sfix16_En24
  wire signed [22:0] product15; // sfix23_En24
  wire signed [15:0] mulcsd_temp_95; // sfix16_En24
  wire signed [22:0] product14; // sfix23_En24
  wire signed [16:0] mulcsd_temp_96; // sfix17_En24
  wire signed [22:0] product13; // sfix23_En24
  wire signed [22:0] product12; // sfix23_En24
  wire signed [17:0] mulcsd_temp_97; // sfix18_En24
  wire signed [22:0] product11; // sfix23_En24
  wire signed [22:0] product10; // sfix23_En24
  wire signed [17:0] mulcsd_temp_98; // sfix18_En24
  wire signed [22:0] product9; // sfix23_En24
  wire signed [16:0] mulcsd_temp_99; // sfix17_En24
  wire signed [22:0] product8; // sfix23_En24
  wire signed [22:0] product7; // sfix23_En24
  wire signed [15:0] mulcsd_temp_100; // sfix16_En24
  wire signed [22:0] product6; // sfix23_En24
  wire signed [16:0] mulcsd_temp_101; // sfix17_En24
  wire signed [22:0] product5; // sfix23_En24
  wire signed [16:0] mulcsd_temp_102; // sfix17_En24
  wire signed [22:0] product4; // sfix23_En24
  wire signed [16:0] mulcsd_temp_103; // sfix17_En24
  wire signed [22:0] product3; // sfix23_En24
  wire signed [15:0] mulcsd_temp_104; // sfix16_En24
  wire signed [22:0] product2; // sfix23_En24
  wire signed [15:0] mulcsd_temp_105; // sfix16_En24
  wire signed [25:0] product1_cast; // sfix26_En24
  wire signed [22:0] product1; // sfix23_En24
  wire signed [14:0] mulcsd_temp_106; // sfix15_En24
  wire signed [25:0] sum1; // sfix26_En24
  wire signed [25:0] add_signext; // sfix26_En24
  wire signed [25:0] add_signext_1; // sfix26_En24
  wire signed [26:0] add_temp; // sfix27_En24
  wire signed [25:0] sum2; // sfix26_En24
  wire signed [25:0] add_signext_2; // sfix26_En24
  wire signed [25:0] add_signext_3; // sfix26_En24
  wire signed [26:0] add_temp_1; // sfix27_En24
  wire signed [25:0] sum3; // sfix26_En24
  wire signed [25:0] add_signext_4; // sfix26_En24
  wire signed [25:0] add_signext_5; // sfix26_En24
  wire signed [26:0] add_temp_2; // sfix27_En24
  wire signed [25:0] sum4; // sfix26_En24
  wire signed [25:0] add_signext_6; // sfix26_En24
  wire signed [25:0] add_signext_7; // sfix26_En24
  wire signed [26:0] add_temp_3; // sfix27_En24
  wire signed [25:0] sum5; // sfix26_En24
  wire signed [25:0] add_signext_8; // sfix26_En24
  wire signed [25:0] add_signext_9; // sfix26_En24
  wire signed [26:0] add_temp_4; // sfix27_En24
  wire signed [25:0] sum6; // sfix26_En24
  wire signed [25:0] add_signext_10; // sfix26_En24
  wire signed [25:0] add_signext_11; // sfix26_En24
  wire signed [26:0] add_temp_5; // sfix27_En24
  wire signed [25:0] sum7; // sfix26_En24
  wire signed [25:0] add_signext_12; // sfix26_En24
  wire signed [25:0] add_signext_13; // sfix26_En24
  wire signed [26:0] add_temp_6; // sfix27_En24
  wire signed [25:0] sum8; // sfix26_En24
  wire signed [25:0] add_signext_14; // sfix26_En24
  wire signed [25:0] add_signext_15; // sfix26_En24
  wire signed [26:0] add_temp_7; // sfix27_En24
  wire signed [25:0] sum9; // sfix26_En24
  wire signed [25:0] add_signext_16; // sfix26_En24
  wire signed [25:0] add_signext_17; // sfix26_En24
  wire signed [26:0] add_temp_8; // sfix27_En24
  wire signed [25:0] sum10; // sfix26_En24
  wire signed [25:0] add_signext_18; // sfix26_En24
  wire signed [25:0] add_signext_19; // sfix26_En24
  wire signed [26:0] add_temp_9; // sfix27_En24
  wire signed [25:0] sum11; // sfix26_En24
  wire signed [25:0] add_signext_20; // sfix26_En24
  wire signed [25:0] add_signext_21; // sfix26_En24
  wire signed [26:0] add_temp_10; // sfix27_En24
  wire signed [25:0] sum12; // sfix26_En24
  wire signed [25:0] add_signext_22; // sfix26_En24
  wire signed [25:0] add_signext_23; // sfix26_En24
  wire signed [26:0] add_temp_11; // sfix27_En24
  wire signed [25:0] sum13; // sfix26_En24
  wire signed [25:0] add_signext_24; // sfix26_En24
  wire signed [25:0] add_signext_25; // sfix26_En24
  wire signed [26:0] add_temp_12; // sfix27_En24
  wire signed [25:0] sum14; // sfix26_En24
  wire signed [25:0] add_signext_26; // sfix26_En24
  wire signed [25:0] add_signext_27; // sfix26_En24
  wire signed [26:0] add_temp_13; // sfix27_En24
  wire signed [25:0] sum15; // sfix26_En24
  wire signed [25:0] add_signext_28; // sfix26_En24
  wire signed [25:0] add_signext_29; // sfix26_En24
  wire signed [26:0] add_temp_14; // sfix27_En24
  wire signed [25:0] sum16; // sfix26_En24
  wire signed [25:0] add_signext_30; // sfix26_En24
  wire signed [25:0] add_signext_31; // sfix26_En24
  wire signed [26:0] add_temp_15; // sfix27_En24
  wire signed [25:0] sum17; // sfix26_En24
  wire signed [25:0] add_signext_32; // sfix26_En24
  wire signed [25:0] add_signext_33; // sfix26_En24
  wire signed [26:0] add_temp_16; // sfix27_En24
  wire signed [25:0] sum18; // sfix26_En24
  wire signed [25:0] add_signext_34; // sfix26_En24
  wire signed [25:0] add_signext_35; // sfix26_En24
  wire signed [26:0] add_temp_17; // sfix27_En24
  wire signed [25:0] sum19; // sfix26_En24
  wire signed [25:0] add_signext_36; // sfix26_En24
  wire signed [25:0] add_signext_37; // sfix26_En24
  wire signed [26:0] add_temp_18; // sfix27_En24
  wire signed [25:0] sum20; // sfix26_En24
  wire signed [25:0] add_signext_38; // sfix26_En24
  wire signed [25:0] add_signext_39; // sfix26_En24
  wire signed [26:0] add_temp_19; // sfix27_En24
  wire signed [25:0] sum21; // sfix26_En24
  wire signed [25:0] add_signext_40; // sfix26_En24
  wire signed [25:0] add_signext_41; // sfix26_En24
  wire signed [26:0] add_temp_20; // sfix27_En24
  wire signed [25:0] sum22; // sfix26_En24
  wire signed [25:0] add_signext_42; // sfix26_En24
  wire signed [25:0] add_signext_43; // sfix26_En24
  wire signed [26:0] add_temp_21; // sfix27_En24
  wire signed [25:0] sum23; // sfix26_En24
  wire signed [25:0] add_signext_44; // sfix26_En24
  wire signed [25:0] add_signext_45; // sfix26_En24
  wire signed [26:0] add_temp_22; // sfix27_En24
  wire signed [25:0] sum24; // sfix26_En24
  wire signed [25:0] add_signext_46; // sfix26_En24
  wire signed [25:0] add_signext_47; // sfix26_En24
  wire signed [26:0] add_temp_23; // sfix27_En24
  wire signed [25:0] sum25; // sfix26_En24
  wire signed [25:0] add_signext_48; // sfix26_En24
  wire signed [25:0] add_signext_49; // sfix26_En24
  wire signed [26:0] add_temp_24; // sfix27_En24
  wire signed [25:0] sum26; // sfix26_En24
  wire signed [25:0] add_signext_50; // sfix26_En24
  wire signed [25:0] add_signext_51; // sfix26_En24
  wire signed [26:0] add_temp_25; // sfix27_En24
  wire signed [25:0] sum27; // sfix26_En24
  wire signed [25:0] add_signext_52; // sfix26_En24
  wire signed [25:0] add_signext_53; // sfix26_En24
  wire signed [26:0] add_temp_26; // sfix27_En24
  wire signed [25:0] sum28; // sfix26_En24
  wire signed [25:0] add_signext_54; // sfix26_En24
  wire signed [25:0] add_signext_55; // sfix26_En24
  wire signed [26:0] add_temp_27; // sfix27_En24
  wire signed [25:0] sum29; // sfix26_En24
  wire signed [25:0] add_signext_56; // sfix26_En24
  wire signed [25:0] add_signext_57; // sfix26_En24
  wire signed [26:0] add_temp_28; // sfix27_En24
  wire signed [25:0] sum30; // sfix26_En24
  wire signed [25:0] add_signext_58; // sfix26_En24
  wire signed [25:0] add_signext_59; // sfix26_En24
  wire signed [26:0] add_temp_29; // sfix27_En24
  wire signed [25:0] sum31; // sfix26_En24
  wire signed [25:0] add_signext_60; // sfix26_En24
  wire signed [25:0] add_signext_61; // sfix26_En24
  wire signed [26:0] add_temp_30; // sfix27_En24
  wire signed [25:0] sum32; // sfix26_En24
  wire signed [25:0] add_signext_62; // sfix26_En24
  wire signed [25:0] add_signext_63; // sfix26_En24
  wire signed [26:0] add_temp_31; // sfix27_En24
  wire signed [25:0] sum33; // sfix26_En24
  wire signed [25:0] add_signext_64; // sfix26_En24
  wire signed [25:0] add_signext_65; // sfix26_En24
  wire signed [26:0] add_temp_32; // sfix27_En24
  wire signed [25:0] sum34; // sfix26_En24
  wire signed [25:0] add_signext_66; // sfix26_En24
  wire signed [25:0] add_signext_67; // sfix26_En24
  wire signed [26:0] add_temp_33; // sfix27_En24
  wire signed [25:0] sum35; // sfix26_En24
  wire signed [25:0] add_signext_68; // sfix26_En24
  wire signed [25:0] add_signext_69; // sfix26_En24
  wire signed [26:0] add_temp_34; // sfix27_En24
  wire signed [25:0] sum36; // sfix26_En24
  wire signed [25:0] add_signext_70; // sfix26_En24
  wire signed [25:0] add_signext_71; // sfix26_En24
  wire signed [26:0] add_temp_35; // sfix27_En24
  wire signed [25:0] sum37; // sfix26_En24
  wire signed [25:0] add_signext_72; // sfix26_En24
  wire signed [25:0] add_signext_73; // sfix26_En24
  wire signed [26:0] add_temp_36; // sfix27_En24
  wire signed [25:0] sum38; // sfix26_En24
  wire signed [25:0] add_signext_74; // sfix26_En24
  wire signed [25:0] add_signext_75; // sfix26_En24
  wire signed [26:0] add_temp_37; // sfix27_En24
  wire signed [25:0] sum39; // sfix26_En24
  wire signed [25:0] add_signext_76; // sfix26_En24
  wire signed [25:0] add_signext_77; // sfix26_En24
  wire signed [26:0] add_temp_38; // sfix27_En24
  wire signed [25:0] sum40; // sfix26_En24
  wire signed [25:0] add_signext_78; // sfix26_En24
  wire signed [25:0] add_signext_79; // sfix26_En24
  wire signed [26:0] add_temp_39; // sfix27_En24
  wire signed [25:0] sum41; // sfix26_En24
  wire signed [25:0] add_signext_80; // sfix26_En24
  wire signed [25:0] add_signext_81; // sfix26_En24
  wire signed [26:0] add_temp_40; // sfix27_En24
  wire signed [25:0] sum42; // sfix26_En24
  wire signed [25:0] add_signext_82; // sfix26_En24
  wire signed [25:0] add_signext_83; // sfix26_En24
  wire signed [26:0] add_temp_41; // sfix27_En24
  wire signed [25:0] sum43; // sfix26_En24
  wire signed [25:0] add_signext_84; // sfix26_En24
  wire signed [25:0] add_signext_85; // sfix26_En24
  wire signed [26:0] add_temp_42; // sfix27_En24
  wire signed [25:0] sum44; // sfix26_En24
  wire signed [25:0] add_signext_86; // sfix26_En24
  wire signed [25:0] add_signext_87; // sfix26_En24
  wire signed [26:0] add_temp_43; // sfix27_En24
  wire signed [25:0] sum45; // sfix26_En24
  wire signed [25:0] add_signext_88; // sfix26_En24
  wire signed [25:0] add_signext_89; // sfix26_En24
  wire signed [26:0] add_temp_44; // sfix27_En24
  wire signed [25:0] sum46; // sfix26_En24
  wire signed [25:0] add_signext_90; // sfix26_En24
  wire signed [25:0] add_signext_91; // sfix26_En24
  wire signed [26:0] add_temp_45; // sfix27_En24
  wire signed [25:0] sum47; // sfix26_En24
  wire signed [25:0] add_signext_92; // sfix26_En24
  wire signed [25:0] add_signext_93; // sfix26_En24
  wire signed [26:0] add_temp_46; // sfix27_En24
  wire signed [25:0] sum48; // sfix26_En24
  wire signed [25:0] add_signext_94; // sfix26_En24
  wire signed [25:0] add_signext_95; // sfix26_En24
  wire signed [26:0] add_temp_47; // sfix27_En24
  wire signed [25:0] sum49; // sfix26_En24
  wire signed [25:0] add_signext_96; // sfix26_En24
  wire signed [25:0] add_signext_97; // sfix26_En24
  wire signed [26:0] add_temp_48; // sfix27_En24
  wire signed [25:0] sum50; // sfix26_En24
  wire signed [25:0] add_signext_98; // sfix26_En24
  wire signed [25:0] add_signext_99; // sfix26_En24
  wire signed [26:0] add_temp_49; // sfix27_En24
  wire signed [25:0] sum51; // sfix26_En24
  wire signed [25:0] add_signext_100; // sfix26_En24
  wire signed [25:0] add_signext_101; // sfix26_En24
  wire signed [26:0] add_temp_50; // sfix27_En24
  wire signed [25:0] sum52; // sfix26_En24
  wire signed [25:0] add_signext_102; // sfix26_En24
  wire signed [25:0] add_signext_103; // sfix26_En24
  wire signed [26:0] add_temp_51; // sfix27_En24
  wire signed [25:0] sum53; // sfix26_En24
  wire signed [25:0] add_signext_104; // sfix26_En24
  wire signed [25:0] add_signext_105; // sfix26_En24
  wire signed [26:0] add_temp_52; // sfix27_En24
  wire signed [25:0] sum54; // sfix26_En24
  wire signed [25:0] add_signext_106; // sfix26_En24
  wire signed [25:0] add_signext_107; // sfix26_En24
  wire signed [26:0] add_temp_53; // sfix27_En24
  wire signed [25:0] sum55; // sfix26_En24
  wire signed [25:0] add_signext_108; // sfix26_En24
  wire signed [25:0] add_signext_109; // sfix26_En24
  wire signed [26:0] add_temp_54; // sfix27_En24
  wire signed [25:0] sum56; // sfix26_En24
  wire signed [25:0] add_signext_110; // sfix26_En24
  wire signed [25:0] add_signext_111; // sfix26_En24
  wire signed [26:0] add_temp_55; // sfix27_En24
  wire signed [25:0] sum57; // sfix26_En24
  wire signed [25:0] add_signext_112; // sfix26_En24
  wire signed [25:0] add_signext_113; // sfix26_En24
  wire signed [26:0] add_temp_56; // sfix27_En24
  wire signed [25:0] sum58; // sfix26_En24
  wire signed [25:0] add_signext_114; // sfix26_En24
  wire signed [25:0] add_signext_115; // sfix26_En24
  wire signed [26:0] add_temp_57; // sfix27_En24
  wire signed [25:0] sum59; // sfix26_En24
  wire signed [25:0] add_signext_116; // sfix26_En24
  wire signed [25:0] add_signext_117; // sfix26_En24
  wire signed [26:0] add_temp_58; // sfix27_En24
  wire signed [25:0] sum60; // sfix26_En24
  wire signed [25:0] add_signext_118; // sfix26_En24
  wire signed [25:0] add_signext_119; // sfix26_En24
  wire signed [26:0] add_temp_59; // sfix27_En24
  wire signed [25:0] sum61; // sfix26_En24
  wire signed [25:0] add_signext_120; // sfix26_En24
  wire signed [25:0] add_signext_121; // sfix26_En24
  wire signed [26:0] add_temp_60; // sfix27_En24
  wire signed [25:0] sum62; // sfix26_En24
  wire signed [25:0] add_signext_122; // sfix26_En24
  wire signed [25:0] add_signext_123; // sfix26_En24
  wire signed [26:0] add_temp_61; // sfix27_En24
  wire signed [25:0] sum63; // sfix26_En24
  wire signed [25:0] add_signext_124; // sfix26_En24
  wire signed [25:0] add_signext_125; // sfix26_En24
  wire signed [26:0] add_temp_62; // sfix27_En24
  wire signed [25:0] sum64; // sfix26_En24
  wire signed [25:0] add_signext_126; // sfix26_En24
  wire signed [25:0] add_signext_127; // sfix26_En24
  wire signed [26:0] add_temp_63; // sfix27_En24
  wire signed [25:0] sum65; // sfix26_En24
  wire signed [25:0] add_signext_128; // sfix26_En24
  wire signed [25:0] add_signext_129; // sfix26_En24
  wire signed [26:0] add_temp_64; // sfix27_En24
  wire signed [25:0] sum66; // sfix26_En24
  wire signed [25:0] add_signext_130; // sfix26_En24
  wire signed [25:0] add_signext_131; // sfix26_En24
  wire signed [26:0] add_temp_65; // sfix27_En24
  wire signed [25:0] sum67; // sfix26_En24
  wire signed [25:0] add_signext_132; // sfix26_En24
  wire signed [25:0] add_signext_133; // sfix26_En24
  wire signed [26:0] add_temp_66; // sfix27_En24
  wire signed [25:0] sum68; // sfix26_En24
  wire signed [25:0] add_signext_134; // sfix26_En24
  wire signed [25:0] add_signext_135; // sfix26_En24
  wire signed [26:0] add_temp_67; // sfix27_En24
  wire signed [25:0] sum69; // sfix26_En24
  wire signed [25:0] add_signext_136; // sfix26_En24
  wire signed [25:0] add_signext_137; // sfix26_En24
  wire signed [26:0] add_temp_68; // sfix27_En24
  wire signed [25:0] sum70; // sfix26_En24
  wire signed [25:0] add_signext_138; // sfix26_En24
  wire signed [25:0] add_signext_139; // sfix26_En24
  wire signed [26:0] add_temp_69; // sfix27_En24
  wire signed [25:0] sum71; // sfix26_En24
  wire signed [25:0] add_signext_140; // sfix26_En24
  wire signed [25:0] add_signext_141; // sfix26_En24
  wire signed [26:0] add_temp_70; // sfix27_En24
  wire signed [25:0] sum72; // sfix26_En24
  wire signed [25:0] add_signext_142; // sfix26_En24
  wire signed [25:0] add_signext_143; // sfix26_En24
  wire signed [26:0] add_temp_71; // sfix27_En24
  wire signed [25:0] sum73; // sfix26_En24
  wire signed [25:0] add_signext_144; // sfix26_En24
  wire signed [25:0] add_signext_145; // sfix26_En24
  wire signed [26:0] add_temp_72; // sfix27_En24
  wire signed [25:0] sum74; // sfix26_En24
  wire signed [25:0] add_signext_146; // sfix26_En24
  wire signed [25:0] add_signext_147; // sfix26_En24
  wire signed [26:0] add_temp_73; // sfix27_En24
  wire signed [25:0] sum75; // sfix26_En24
  wire signed [25:0] add_signext_148; // sfix26_En24
  wire signed [25:0] add_signext_149; // sfix26_En24
  wire signed [26:0] add_temp_74; // sfix27_En24
  wire signed [25:0] sum76; // sfix26_En24
  wire signed [25:0] add_signext_150; // sfix26_En24
  wire signed [25:0] add_signext_151; // sfix26_En24
  wire signed [26:0] add_temp_75; // sfix27_En24
  wire signed [25:0] sum77; // sfix26_En24
  wire signed [25:0] add_signext_152; // sfix26_En24
  wire signed [25:0] add_signext_153; // sfix26_En24
  wire signed [26:0] add_temp_76; // sfix27_En24
  wire signed [25:0] sum78; // sfix26_En24
  wire signed [25:0] add_signext_154; // sfix26_En24
  wire signed [25:0] add_signext_155; // sfix26_En24
  wire signed [26:0] add_temp_77; // sfix27_En24
  wire signed [25:0] sum79; // sfix26_En24
  wire signed [25:0] add_signext_156; // sfix26_En24
  wire signed [25:0] add_signext_157; // sfix26_En24
  wire signed [26:0] add_temp_78; // sfix27_En24
  wire signed [25:0] sum80; // sfix26_En24
  wire signed [25:0] add_signext_158; // sfix26_En24
  wire signed [25:0] add_signext_159; // sfix26_En24
  wire signed [26:0] add_temp_79; // sfix27_En24
  wire signed [25:0] sum81; // sfix26_En24
  wire signed [25:0] add_signext_160; // sfix26_En24
  wire signed [25:0] add_signext_161; // sfix26_En24
  wire signed [26:0] add_temp_80; // sfix27_En24
  wire signed [25:0] sum82; // sfix26_En24
  wire signed [25:0] add_signext_162; // sfix26_En24
  wire signed [25:0] add_signext_163; // sfix26_En24
  wire signed [26:0] add_temp_81; // sfix27_En24
  wire signed [25:0] sum83; // sfix26_En24
  wire signed [25:0] add_signext_164; // sfix26_En24
  wire signed [25:0] add_signext_165; // sfix26_En24
  wire signed [26:0] add_temp_82; // sfix27_En24
  wire signed [25:0] sum84; // sfix26_En24
  wire signed [25:0] add_signext_166; // sfix26_En24
  wire signed [25:0] add_signext_167; // sfix26_En24
  wire signed [26:0] add_temp_83; // sfix27_En24
  wire signed [25:0] sum85; // sfix26_En24
  wire signed [25:0] add_signext_168; // sfix26_En24
  wire signed [25:0] add_signext_169; // sfix26_En24
  wire signed [26:0] add_temp_84; // sfix27_En24
  wire signed [25:0] sum86; // sfix26_En24
  wire signed [25:0] add_signext_170; // sfix26_En24
  wire signed [25:0] add_signext_171; // sfix26_En24
  wire signed [26:0] add_temp_85; // sfix27_En24
  wire signed [25:0] sum87; // sfix26_En24
  wire signed [25:0] add_signext_172; // sfix26_En24
  wire signed [25:0] add_signext_173; // sfix26_En24
  wire signed [26:0] add_temp_86; // sfix27_En24
  wire signed [25:0] sum88; // sfix26_En24
  wire signed [25:0] add_signext_174; // sfix26_En24
  wire signed [25:0] add_signext_175; // sfix26_En24
  wire signed [26:0] add_temp_87; // sfix27_En24
  wire signed [25:0] sum89; // sfix26_En24
  wire signed [25:0] add_signext_176; // sfix26_En24
  wire signed [25:0] add_signext_177; // sfix26_En24
  wire signed [26:0] add_temp_88; // sfix27_En24
  wire signed [25:0] sum90; // sfix26_En24
  wire signed [25:0] add_signext_178; // sfix26_En24
  wire signed [25:0] add_signext_179; // sfix26_En24
  wire signed [26:0] add_temp_89; // sfix27_En24
  wire signed [25:0] sum91; // sfix26_En24
  wire signed [25:0] add_signext_180; // sfix26_En24
  wire signed [25:0] add_signext_181; // sfix26_En24
  wire signed [26:0] add_temp_90; // sfix27_En24
  wire signed [25:0] sum92; // sfix26_En24
  wire signed [25:0] add_signext_182; // sfix26_En24
  wire signed [25:0] add_signext_183; // sfix26_En24
  wire signed [26:0] add_temp_91; // sfix27_En24
  wire signed [25:0] sum93; // sfix26_En24
  wire signed [25:0] add_signext_184; // sfix26_En24
  wire signed [25:0] add_signext_185; // sfix26_En24
  wire signed [26:0] add_temp_92; // sfix27_En24
  wire signed [25:0] sum94; // sfix26_En24
  wire signed [25:0] add_signext_186; // sfix26_En24
  wire signed [25:0] add_signext_187; // sfix26_En24
  wire signed [26:0] add_temp_93; // sfix27_En24
  wire signed [25:0] sum95; // sfix26_En24
  wire signed [25:0] add_signext_188; // sfix26_En24
  wire signed [25:0] add_signext_189; // sfix26_En24
  wire signed [26:0] add_temp_94; // sfix27_En24
  wire signed [25:0] sum96; // sfix26_En24
  wire signed [25:0] add_signext_190; // sfix26_En24
  wire signed [25:0] add_signext_191; // sfix26_En24
  wire signed [26:0] add_temp_95; // sfix27_En24
  wire signed [25:0] sum97; // sfix26_En24
  wire signed [25:0] add_signext_192; // sfix26_En24
  wire signed [25:0] add_signext_193; // sfix26_En24
  wire signed [26:0] add_temp_96; // sfix27_En24
  wire signed [25:0] sum98; // sfix26_En24
  wire signed [25:0] add_signext_194; // sfix26_En24
  wire signed [25:0] add_signext_195; // sfix26_En24
  wire signed [26:0] add_temp_97; // sfix27_En24
  wire signed [25:0] sum99; // sfix26_En24
  wire signed [25:0] add_signext_196; // sfix26_En24
  wire signed [25:0] add_signext_197; // sfix26_En24
  wire signed [26:0] add_temp_98; // sfix27_En24
  wire signed [25:0] sum100; // sfix26_En24
  wire signed [25:0] add_signext_198; // sfix26_En24
  wire signed [25:0] add_signext_199; // sfix26_En24
  wire signed [26:0] add_temp_99; // sfix27_En24
  wire signed [25:0] sum101; // sfix26_En24
  wire signed [25:0] add_signext_200; // sfix26_En24
  wire signed [25:0] add_signext_201; // sfix26_En24
  wire signed [26:0] add_temp_100; // sfix27_En24
  wire signed [25:0] sum102; // sfix26_En24
  wire signed [25:0] add_signext_202; // sfix26_En24
  wire signed [25:0] add_signext_203; // sfix26_En24
  wire signed [26:0] add_temp_101; // sfix27_En24
  wire signed [25:0] sum103; // sfix26_En24
  wire signed [25:0] add_signext_204; // sfix26_En24
  wire signed [25:0] add_signext_205; // sfix26_En24
  wire signed [26:0] add_temp_102; // sfix27_En24
  wire signed [25:0] sum104; // sfix26_En24
  wire signed [25:0] add_signext_206; // sfix26_En24
  wire signed [25:0] add_signext_207; // sfix26_En24
  wire signed [26:0] add_temp_103; // sfix27_En24
  wire signed [25:0] sum105; // sfix26_En24
  wire signed [25:0] add_signext_208; // sfix26_En24
  wire signed [25:0] add_signext_209; // sfix26_En24
  wire signed [26:0] add_temp_104; // sfix27_En24
  wire signed [25:0] sum106; // sfix26_En24
  wire signed [25:0] add_signext_210; // sfix26_En24
  wire signed [25:0] add_signext_211; // sfix26_En24
  wire signed [26:0] add_temp_105; // sfix27_En24
  wire signed [25:0] sum107; // sfix26_En24
  wire signed [25:0] add_signext_212; // sfix26_En24
  wire signed [25:0] add_signext_213; // sfix26_En24
  wire signed [26:0] add_temp_106; // sfix27_En24
  wire signed [25:0] sum108; // sfix26_En24
  wire signed [25:0] add_signext_214; // sfix26_En24
  wire signed [25:0] add_signext_215; // sfix26_En24
  wire signed [26:0] add_temp_107; // sfix27_En24
  wire signed [25:0] sum109; // sfix26_En24
  wire signed [25:0] add_signext_216; // sfix26_En24
  wire signed [25:0] add_signext_217; // sfix26_En24
  wire signed [26:0] add_temp_108; // sfix27_En24
  wire signed [25:0] sum110; // sfix26_En24
  wire signed [25:0] add_signext_218; // sfix26_En24
  wire signed [25:0] add_signext_219; // sfix26_En24
  wire signed [26:0] add_temp_109; // sfix27_En24
  wire signed [25:0] sum111; // sfix26_En24
  wire signed [25:0] add_signext_220; // sfix26_En24
  wire signed [25:0] add_signext_221; // sfix26_En24
  wire signed [26:0] add_temp_110; // sfix27_En24
  wire signed [25:0] sum112; // sfix26_En24
  wire signed [25:0] add_signext_222; // sfix26_En24
  wire signed [25:0] add_signext_223; // sfix26_En24
  wire signed [26:0] add_temp_111; // sfix27_En24
  wire signed [25:0] sum113; // sfix26_En24
  wire signed [25:0] add_signext_224; // sfix26_En24
  wire signed [25:0] add_signext_225; // sfix26_En24
  wire signed [26:0] add_temp_112; // sfix27_En24
  wire signed [25:0] sum114; // sfix26_En24
  wire signed [25:0] add_signext_226; // sfix26_En24
  wire signed [25:0] add_signext_227; // sfix26_En24
  wire signed [26:0] add_temp_113; // sfix27_En24
  wire signed [25:0] sum115; // sfix26_En24
  wire signed [25:0] add_signext_228; // sfix26_En24
  wire signed [25:0] add_signext_229; // sfix26_En24
  wire signed [26:0] add_temp_114; // sfix27_En24
  wire signed [25:0] sum116; // sfix26_En24
  wire signed [25:0] add_signext_230; // sfix26_En24
  wire signed [25:0] add_signext_231; // sfix26_En24
  wire signed [26:0] add_temp_115; // sfix27_En24
  wire signed [25:0] sum117; // sfix26_En24
  wire signed [25:0] add_signext_232; // sfix26_En24
  wire signed [25:0] add_signext_233; // sfix26_En24
  wire signed [26:0] add_temp_116; // sfix27_En24
  wire signed [25:0] sum118; // sfix26_En24
  wire signed [25:0] add_signext_234; // sfix26_En24
  wire signed [25:0] add_signext_235; // sfix26_En24
  wire signed [26:0] add_temp_117; // sfix27_En24
  wire signed [25:0] sum119; // sfix26_En24
  wire signed [25:0] add_signext_236; // sfix26_En24
  wire signed [25:0] add_signext_237; // sfix26_En24
  wire signed [26:0] add_temp_118; // sfix27_En24
  wire signed [25:0] sum120; // sfix26_En24
  wire signed [25:0] add_signext_238; // sfix26_En24
  wire signed [25:0] add_signext_239; // sfix26_En24
  wire signed [26:0] add_temp_119; // sfix27_En24
  reg  signed [25:0] output_register; // sfix26_En24

  // Block Statements
  always @( posedge clk or posedge reset)
    begin: Delay_Pipeline_process
      if (reset == 1'b1) begin
        delay_pipeline[0] <= 0;
        delay_pipeline[1] <= 0;
        delay_pipeline[2] <= 0;
        delay_pipeline[3] <= 0;
        delay_pipeline[4] <= 0;
        delay_pipeline[5] <= 0;
        delay_pipeline[6] <= 0;
        delay_pipeline[7] <= 0;
        delay_pipeline[8] <= 0;
        delay_pipeline[9] <= 0;
        delay_pipeline[10] <= 0;
        delay_pipeline[11] <= 0;
        delay_pipeline[12] <= 0;
        delay_pipeline[13] <= 0;
        delay_pipeline[14] <= 0;
        delay_pipeline[15] <= 0;
        delay_pipeline[16] <= 0;
        delay_pipeline[17] <= 0;
        delay_pipeline[18] <= 0;
        delay_pipeline[19] <= 0;
        delay_pipeline[20] <= 0;
        delay_pipeline[21] <= 0;
        delay_pipeline[22] <= 0;
        delay_pipeline[23] <= 0;
        delay_pipeline[24] <= 0;
        delay_pipeline[25] <= 0;
        delay_pipeline[26] <= 0;
        delay_pipeline[27] <= 0;
        delay_pipeline[28] <= 0;
        delay_pipeline[29] <= 0;
        delay_pipeline[30] <= 0;
        delay_pipeline[31] <= 0;
        delay_pipeline[32] <= 0;
        delay_pipeline[33] <= 0;
        delay_pipeline[34] <= 0;
        delay_pipeline[35] <= 0;
        delay_pipeline[36] <= 0;
        delay_pipeline[37] <= 0;
        delay_pipeline[38] <= 0;
        delay_pipeline[39] <= 0;
        delay_pipeline[40] <= 0;
        delay_pipeline[41] <= 0;
        delay_pipeline[42] <= 0;
        delay_pipeline[43] <= 0;
        delay_pipeline[44] <= 0;
        delay_pipeline[45] <= 0;
        delay_pipeline[46] <= 0;
        delay_pipeline[47] <= 0;
        delay_pipeline[48] <= 0;
        delay_pipeline[49] <= 0;
        delay_pipeline[50] <= 0;
        delay_pipeline[51] <= 0;
        delay_pipeline[52] <= 0;
        delay_pipeline[53] <= 0;
        delay_pipeline[54] <= 0;
        delay_pipeline[55] <= 0;
        delay_pipeline[56] <= 0;
        delay_pipeline[57] <= 0;
        delay_pipeline[58] <= 0;
        delay_pipeline[59] <= 0;
        delay_pipeline[60] <= 0;
        delay_pipeline[61] <= 0;
        delay_pipeline[62] <= 0;
        delay_pipeline[63] <= 0;
        delay_pipeline[64] <= 0;
        delay_pipeline[65] <= 0;
        delay_pipeline[66] <= 0;
        delay_pipeline[67] <= 0;
        delay_pipeline[68] <= 0;
        delay_pipeline[69] <= 0;
        delay_pipeline[70] <= 0;
        delay_pipeline[71] <= 0;
        delay_pipeline[72] <= 0;
        delay_pipeline[73] <= 0;
        delay_pipeline[74] <= 0;
        delay_pipeline[75] <= 0;
        delay_pipeline[76] <= 0;
        delay_pipeline[77] <= 0;
        delay_pipeline[78] <= 0;
        delay_pipeline[79] <= 0;
        delay_pipeline[80] <= 0;
        delay_pipeline[81] <= 0;
        delay_pipeline[82] <= 0;
        delay_pipeline[83] <= 0;
        delay_pipeline[84] <= 0;
        delay_pipeline[85] <= 0;
        delay_pipeline[86] <= 0;
        delay_pipeline[87] <= 0;
        delay_pipeline[88] <= 0;
        delay_pipeline[89] <= 0;
        delay_pipeline[90] <= 0;
        delay_pipeline[91] <= 0;
        delay_pipeline[92] <= 0;
        delay_pipeline[93] <= 0;
        delay_pipeline[94] <= 0;
        delay_pipeline[95] <= 0;
        delay_pipeline[96] <= 0;
        delay_pipeline[97] <= 0;
        delay_pipeline[98] <= 0;
        delay_pipeline[99] <= 0;
        delay_pipeline[100] <= 0;
        delay_pipeline[101] <= 0;
        delay_pipeline[102] <= 0;
        delay_pipeline[103] <= 0;
        delay_pipeline[104] <= 0;
        delay_pipeline[105] <= 0;
        delay_pipeline[106] <= 0;
        delay_pipeline[107] <= 0;
        delay_pipeline[108] <= 0;
        delay_pipeline[109] <= 0;
        delay_pipeline[110] <= 0;
        delay_pipeline[111] <= 0;
        delay_pipeline[112] <= 0;
        delay_pipeline[113] <= 0;
        delay_pipeline[114] <= 0;
        delay_pipeline[115] <= 0;
        delay_pipeline[116] <= 0;
        delay_pipeline[117] <= 0;
        delay_pipeline[118] <= 0;
        delay_pipeline[119] <= 0;
        delay_pipeline[120] <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          delay_pipeline[0] <= filter_in;
          delay_pipeline[1] <= delay_pipeline[0];
          delay_pipeline[2] <= delay_pipeline[1];
          delay_pipeline[3] <= delay_pipeline[2];
          delay_pipeline[4] <= delay_pipeline[3];
          delay_pipeline[5] <= delay_pipeline[4];
          delay_pipeline[6] <= delay_pipeline[5];
          delay_pipeline[7] <= delay_pipeline[6];
          delay_pipeline[8] <= delay_pipeline[7];
          delay_pipeline[9] <= delay_pipeline[8];
          delay_pipeline[10] <= delay_pipeline[9];
          delay_pipeline[11] <= delay_pipeline[10];
          delay_pipeline[12] <= delay_pipeline[11];
          delay_pipeline[13] <= delay_pipeline[12];
          delay_pipeline[14] <= delay_pipeline[13];
          delay_pipeline[15] <= delay_pipeline[14];
          delay_pipeline[16] <= delay_pipeline[15];
          delay_pipeline[17] <= delay_pipeline[16];
          delay_pipeline[18] <= delay_pipeline[17];
          delay_pipeline[19] <= delay_pipeline[18];
          delay_pipeline[20] <= delay_pipeline[19];
          delay_pipeline[21] <= delay_pipeline[20];
          delay_pipeline[22] <= delay_pipeline[21];
          delay_pipeline[23] <= delay_pipeline[22];
          delay_pipeline[24] <= delay_pipeline[23];
          delay_pipeline[25] <= delay_pipeline[24];
          delay_pipeline[26] <= delay_pipeline[25];
          delay_pipeline[27] <= delay_pipeline[26];
          delay_pipeline[28] <= delay_pipeline[27];
          delay_pipeline[29] <= delay_pipeline[28];
          delay_pipeline[30] <= delay_pipeline[29];
          delay_pipeline[31] <= delay_pipeline[30];
          delay_pipeline[32] <= delay_pipeline[31];
          delay_pipeline[33] <= delay_pipeline[32];
          delay_pipeline[34] <= delay_pipeline[33];
          delay_pipeline[35] <= delay_pipeline[34];
          delay_pipeline[36] <= delay_pipeline[35];
          delay_pipeline[37] <= delay_pipeline[36];
          delay_pipeline[38] <= delay_pipeline[37];
          delay_pipeline[39] <= delay_pipeline[38];
          delay_pipeline[40] <= delay_pipeline[39];
          delay_pipeline[41] <= delay_pipeline[40];
          delay_pipeline[42] <= delay_pipeline[41];
          delay_pipeline[43] <= delay_pipeline[42];
          delay_pipeline[44] <= delay_pipeline[43];
          delay_pipeline[45] <= delay_pipeline[44];
          delay_pipeline[46] <= delay_pipeline[45];
          delay_pipeline[47] <= delay_pipeline[46];
          delay_pipeline[48] <= delay_pipeline[47];
          delay_pipeline[49] <= delay_pipeline[48];
          delay_pipeline[50] <= delay_pipeline[49];
          delay_pipeline[51] <= delay_pipeline[50];
          delay_pipeline[52] <= delay_pipeline[51];
          delay_pipeline[53] <= delay_pipeline[52];
          delay_pipeline[54] <= delay_pipeline[53];
          delay_pipeline[55] <= delay_pipeline[54];
          delay_pipeline[56] <= delay_pipeline[55];
          delay_pipeline[57] <= delay_pipeline[56];
          delay_pipeline[58] <= delay_pipeline[57];
          delay_pipeline[59] <= delay_pipeline[58];
          delay_pipeline[60] <= delay_pipeline[59];
          delay_pipeline[61] <= delay_pipeline[60];
          delay_pipeline[62] <= delay_pipeline[61];
          delay_pipeline[63] <= delay_pipeline[62];
          delay_pipeline[64] <= delay_pipeline[63];
          delay_pipeline[65] <= delay_pipeline[64];
          delay_pipeline[66] <= delay_pipeline[65];
          delay_pipeline[67] <= delay_pipeline[66];
          delay_pipeline[68] <= delay_pipeline[67];
          delay_pipeline[69] <= delay_pipeline[68];
          delay_pipeline[70] <= delay_pipeline[69];
          delay_pipeline[71] <= delay_pipeline[70];
          delay_pipeline[72] <= delay_pipeline[71];
          delay_pipeline[73] <= delay_pipeline[72];
          delay_pipeline[74] <= delay_pipeline[73];
          delay_pipeline[75] <= delay_pipeline[74];
          delay_pipeline[76] <= delay_pipeline[75];
          delay_pipeline[77] <= delay_pipeline[76];
          delay_pipeline[78] <= delay_pipeline[77];
          delay_pipeline[79] <= delay_pipeline[78];
          delay_pipeline[80] <= delay_pipeline[79];
          delay_pipeline[81] <= delay_pipeline[80];
          delay_pipeline[82] <= delay_pipeline[81];
          delay_pipeline[83] <= delay_pipeline[82];
          delay_pipeline[84] <= delay_pipeline[83];
          delay_pipeline[85] <= delay_pipeline[84];
          delay_pipeline[86] <= delay_pipeline[85];
          delay_pipeline[87] <= delay_pipeline[86];
          delay_pipeline[88] <= delay_pipeline[87];
          delay_pipeline[89] <= delay_pipeline[88];
          delay_pipeline[90] <= delay_pipeline[89];
          delay_pipeline[91] <= delay_pipeline[90];
          delay_pipeline[92] <= delay_pipeline[91];
          delay_pipeline[93] <= delay_pipeline[92];
          delay_pipeline[94] <= delay_pipeline[93];
          delay_pipeline[95] <= delay_pipeline[94];
          delay_pipeline[96] <= delay_pipeline[95];
          delay_pipeline[97] <= delay_pipeline[96];
          delay_pipeline[98] <= delay_pipeline[97];
          delay_pipeline[99] <= delay_pipeline[98];
          delay_pipeline[100] <= delay_pipeline[99];
          delay_pipeline[101] <= delay_pipeline[100];
          delay_pipeline[102] <= delay_pipeline[101];
          delay_pipeline[103] <= delay_pipeline[102];
          delay_pipeline[104] <= delay_pipeline[103];
          delay_pipeline[105] <= delay_pipeline[104];
          delay_pipeline[106] <= delay_pipeline[105];
          delay_pipeline[107] <= delay_pipeline[106];
          delay_pipeline[108] <= delay_pipeline[107];
          delay_pipeline[109] <= delay_pipeline[108];
          delay_pipeline[110] <= delay_pipeline[109];
          delay_pipeline[111] <= delay_pipeline[110];
          delay_pipeline[112] <= delay_pipeline[111];
          delay_pipeline[113] <= delay_pipeline[112];
          delay_pipeline[114] <= delay_pipeline[113];
          delay_pipeline[115] <= delay_pipeline[114];
          delay_pipeline[116] <= delay_pipeline[115];
          delay_pipeline[117] <= delay_pipeline[116];
          delay_pipeline[118] <= delay_pipeline[117];
          delay_pipeline[119] <= delay_pipeline[118];
          delay_pipeline[120] <= delay_pipeline[119];
        end
      end
    end // Delay_Pipeline_process


  assign mulcsd_temp = - (
        $signed({delay_pipeline[120], 2'b00}) +
        delay_pipeline[120]);
  assign product121 = $signed({{8{mulcsd_temp[14]}}, mulcsd_temp});

  assign mulcsd_temp_1 = - (
        $signed({delay_pipeline[119], 3'b000}) -
        delay_pipeline[119]);
  assign product120 = $signed({{7{mulcsd_temp_1[15]}}, mulcsd_temp_1});

  assign mulcsd_temp_2 = - (
        $signed({delay_pipeline[118], 3'b000}) +
        $signed({delay_pipeline[118], 2'b00}) -
        delay_pipeline[118]);
  assign product119 = $signed({{7{mulcsd_temp_2[15]}}, mulcsd_temp_2});

  assign mulcsd_temp_3 = - (
        $signed({delay_pipeline[117], 4'b0000}) -
        $signed({delay_pipeline[117], 1'b0}));
  assign product118 = $signed({{6{mulcsd_temp_3[16]}}, mulcsd_temp_3});

  assign mulcsd_temp_4 = - (
        $signed({delay_pipeline[116], 4'b0000}) -
        delay_pipeline[116]);
  assign product117 = $signed({{6{mulcsd_temp_4[16]}}, mulcsd_temp_4});

  assign mulcsd_temp_5 = - (
        $signed({delay_pipeline[115], 4'b0000}) -
        $signed({delay_pipeline[115], 2'b00}) +
        delay_pipeline[115]);
  assign product116 = $signed({{6{mulcsd_temp_5[16]}}, mulcsd_temp_5});

  assign mulcsd_temp_6 = - (
        $signed({delay_pipeline[114], 3'b000}) -
        delay_pipeline[114]);
  assign product115 = $signed({{7{mulcsd_temp_6[15]}}, mulcsd_temp_6});

  assign product114 = $signed({delay_pipeline[113][11:0], 1'b0});

  assign mulcsd_temp_7 = 
        $signed({delay_pipeline[112], 4'b0000}) -
        $signed({delay_pipeline[112], 2'b00}) +
        delay_pipeline[112];
  assign product113 = $signed({{6{mulcsd_temp_7[16]}}, mulcsd_temp_7});

  assign mulcsd_temp_8 = 
        $signed({delay_pipeline[111], 5'b00000}) -
        $signed({delay_pipeline[111], 3'b000});
  assign product112 = $signed({{5{mulcsd_temp_8[17]}}, mulcsd_temp_8});

  assign product111 = $signed({delay_pipeline[110][11:0], 5'b00000});

  assign mulcsd_temp_9 = 
        $signed({delay_pipeline[109], 5'b00000}) +
        $signed({delay_pipeline[109], 2'b00}) -
        delay_pipeline[109];
  assign product110 = $signed({{5{mulcsd_temp_9[17]}}, mulcsd_temp_9});

  assign product109 = $signed({delay_pipeline[108][11:0], 5'b00000});

  assign mulcsd_temp_10 = 
        $signed({delay_pipeline[107], 4'b0000}) +
        $signed({delay_pipeline[107], 3'b000}) -
        delay_pipeline[107];
  assign product108 = $signed({{6{mulcsd_temp_10[16]}}, mulcsd_temp_10});

  assign mulcsd_temp_11 = 
        $signed({delay_pipeline[106], 3'b000}) +
        delay_pipeline[106];
  assign product107 = $signed({{7{mulcsd_temp_11[15]}}, mulcsd_temp_11});

  assign mulcsd_temp_12 = - (
        $signed({delay_pipeline[105], 3'b000}) -
        $signed({delay_pipeline[105], 1'b0}));
  assign product106 = $signed({{7{mulcsd_temp_12[15]}}, mulcsd_temp_12});

  assign mulcsd_temp_13 = - (
        $signed({delay_pipeline[104], 4'b0000}) +
        $signed({delay_pipeline[104], 1'b0}));
  assign product105 = $signed({{6{mulcsd_temp_13[16]}}, mulcsd_temp_13});

  assign mulcsd_temp_14 = - (
        $signed({delay_pipeline[103], 4'b0000}) +
        $signed({delay_pipeline[103], 3'b000}) -
        delay_pipeline[103]);
  assign product104 = $signed({{6{mulcsd_temp_14[16]}}, mulcsd_temp_14});

  assign mulcsd_temp_15 = - (
        $signed({delay_pipeline[102], 4'b0000}) +
        $signed({delay_pipeline[102], 2'b00}));
  assign product103 = $signed({{6{mulcsd_temp_15[16]}}, mulcsd_temp_15});

  assign mulpwr2_temp = (delay_pipeline[101]==12'b100000000000) ? $signed({1'b0, delay_pipeline[101]}) : -delay_pipeline[101];

  assign product102 = $signed({mulpwr2_temp[12:0], 3'b000});

  assign mulcsd_temp_16 = 
        $signed({delay_pipeline[100], 3'b000}) +
        delay_pipeline[100];
  assign product101 = $signed({{7{mulcsd_temp_16[15]}}, mulcsd_temp_16});

  assign mulcsd_temp_17 = 
        $signed({delay_pipeline[99], 5'b00000}) -
        $signed({delay_pipeline[99], 3'b000}) +
        $signed({delay_pipeline[99], 2'b00}) -
        delay_pipeline[99];
  assign product100 = $signed({{5{mulcsd_temp_17[17]}}, mulcsd_temp_17});

  assign mulcsd_temp_18 = 
        $signed({delay_pipeline[98], 5'b00000}) +
        $signed({delay_pipeline[98], 3'b000});
  assign product99 = $signed({{5{mulcsd_temp_18[17]}}, mulcsd_temp_18});

  assign mulcsd_temp_19 = 
        $signed({delay_pipeline[97], 5'b00000}) +
        $signed({delay_pipeline[97], 4'b0000}) -
        $signed({delay_pipeline[97], 2'b00});
  assign product98 = $signed({{5{mulcsd_temp_19[17]}}, mulcsd_temp_19});

  assign mulcsd_temp_20 = 
        $signed({delay_pipeline[96], 5'b00000}) +
        $signed({delay_pipeline[96], 2'b00}) -
        delay_pipeline[96];
  assign product97 = $signed({{5{mulcsd_temp_20[17]}}, mulcsd_temp_20});

  assign product96 = $signed({delay_pipeline[95][11:0], 4'b0000});

  assign mulcsd_temp_21 = - (
        $signed({delay_pipeline[94], 3'b000}) +
        $signed({delay_pipeline[94], 1'b0}));
  assign product95 = $signed({{7{mulcsd_temp_21[15]}}, mulcsd_temp_21});

  assign mulcsd_temp_22 = - (
        $signed({delay_pipeline[93], 5'b00000}) +
        $signed({delay_pipeline[93], 2'b00}) -
        delay_pipeline[93]);
  assign product94 = $signed({{5{mulcsd_temp_22[17]}}, mulcsd_temp_22});

  assign mulcsd_temp_23 = - (
        $signed({delay_pipeline[92], 6'b000000}) -
        $signed({delay_pipeline[92], 4'b0000}) +
        $signed({delay_pipeline[92], 2'b00}) -
        delay_pipeline[92]);
  assign product93 = $signed({{4{mulcsd_temp_23[18]}}, mulcsd_temp_23});

  assign mulcsd_temp_24 = - (
        $signed({delay_pipeline[91], 6'b000000}) -
        $signed({delay_pipeline[91], 4'b0000}) +
        $signed({delay_pipeline[91], 2'b00}) +
        delay_pipeline[91]);
  assign product92 = $signed({{4{mulcsd_temp_24[18]}}, mulcsd_temp_24});

  assign mulcsd_temp_25 = - (
        $signed({delay_pipeline[90], 5'b00000}) +
        $signed({delay_pipeline[90], 3'b000}) -
        delay_pipeline[90]);
  assign product91 = $signed({{5{mulcsd_temp_25[17]}}, mulcsd_temp_25});

  assign mulcsd_temp_26 = - (
        $signed({delay_pipeline[89], 3'b000}) +
        $signed({delay_pipeline[89], 1'b0}));
  assign product90 = $signed({{7{mulcsd_temp_26[15]}}, mulcsd_temp_26});

  assign mulcsd_temp_27 = 
        $signed({delay_pipeline[88], 5'b00000}) -
        $signed({delay_pipeline[88], 3'b000}) +
        $signed({delay_pipeline[88], 2'b00}) -
        delay_pipeline[88];
  assign product89 = $signed({{5{mulcsd_temp_27[17]}}, mulcsd_temp_27});

  assign mulcsd_temp_28 = 
        $signed({delay_pipeline[87], 6'b000000}) -
        $signed({delay_pipeline[87], 3'b000}) +
        $signed({delay_pipeline[87], 2'b00}) -
        delay_pipeline[87];
  assign product88 = $signed({{4{mulcsd_temp_28[18]}}, mulcsd_temp_28});

  assign mulcsd_temp_29 = 
        $signed({delay_pipeline[86], 6'b000000}) +
        $signed({delay_pipeline[86], 4'b0000}) -
        $signed({delay_pipeline[86], 1'b0});
  assign product87 = $signed({{4{mulcsd_temp_29[18]}}, mulcsd_temp_29});

  assign mulcsd_temp_30 = 
        $signed({delay_pipeline[85], 6'b000000}) +
        $signed({delay_pipeline[85], 3'b000}) +
        $signed({delay_pipeline[85], 2'b00}) -
        delay_pipeline[85];
  assign product86 = $signed({{4{mulcsd_temp_30[18]}}, mulcsd_temp_30});

  assign mulcsd_temp_31 = 
        $signed({delay_pipeline[84], 6'b000000}) -
        $signed({delay_pipeline[84], 4'b0000}) +
        delay_pipeline[84];
  assign product85 = $signed({{4{mulcsd_temp_31[18]}}, mulcsd_temp_31});

  assign product84 = $signed({delay_pipeline[83][11:0], 2'b00});

  assign mulcsd_temp_32 = - (
        $signed({delay_pipeline[82], 6'b000000}) -
        $signed({delay_pipeline[82], 4'b0000}));
  assign product83 = $signed({{4{mulcsd_temp_32[18]}}, mulcsd_temp_32});

  assign mulcsd_temp_33 = - (
        $signed({delay_pipeline[81], 6'b000000}) +
        $signed({delay_pipeline[81], 5'b00000}) -
        $signed({delay_pipeline[81], 3'b000}) +
        $signed({delay_pipeline[81], 2'b00}) -
        delay_pipeline[81]);
  assign product82 = $signed({{4{mulcsd_temp_33[18]}}, mulcsd_temp_33});

  assign mulcsd_temp_34 = - (
        $signed({delay_pipeline[80], 7'b0000000}) -
        $signed({delay_pipeline[80], 5'b00000}) +
        $signed({delay_pipeline[80], 4'b0000}) -
        delay_pipeline[80]);
  assign product81 = $signed({{3{mulcsd_temp_34[19]}}, mulcsd_temp_34});

  assign mulcsd_temp_35 = - (
        $signed({delay_pipeline[79], 7'b0000000}) -
        $signed({delay_pipeline[79], 5'b00000}) +
        $signed({delay_pipeline[79], 2'b00}) -
        delay_pipeline[79]);
  assign product80 = $signed({{3{mulcsd_temp_35[19]}}, mulcsd_temp_35});

  assign mulcsd_temp_36 = - (
        $signed({delay_pipeline[78], 6'b000000}) -
        $signed({delay_pipeline[78], 4'b0000}) +
        $signed({delay_pipeline[78], 3'b000}) -
        $signed({delay_pipeline[78], 1'b0}));
  assign product79 = $signed({{4{mulcsd_temp_36[18]}}, mulcsd_temp_36});

  assign mulcsd_temp_37 = 
        $signed({delay_pipeline[77], 4'b0000}) -
        delay_pipeline[77];
  assign product78 = $signed({{6{mulcsd_temp_37[16]}}, mulcsd_temp_37});

  assign mulcsd_temp_38 = 
        $signed({delay_pipeline[76], 6'b000000}) +
        $signed({delay_pipeline[76], 5'b00000}) -
        $signed({delay_pipeline[76], 3'b000}) +
        $signed({delay_pipeline[76], 1'b0});
  assign product77 = $signed({{4{mulcsd_temp_38[18]}}, mulcsd_temp_38});

  assign mulcsd_temp_39 = 
        $signed({delay_pipeline[75], 7'b0000000}) +
        $signed({delay_pipeline[75], 4'b0000}) +
        $signed({delay_pipeline[75], 2'b00}) +
        delay_pipeline[75];
  assign product76 = $signed({{3{mulcsd_temp_39[19]}}, mulcsd_temp_39});

  assign mulcsd_temp_40 = 
        $signed({delay_pipeline[74], 7'b0000000}) +
        $signed({delay_pipeline[74], 5'b00000}) +
        $signed({delay_pipeline[74], 3'b000}) +
        $signed({delay_pipeline[74], 1'b0});
  assign product75 = $signed({{3{mulcsd_temp_40[19]}}, mulcsd_temp_40});

  assign mulcsd_temp_41 = 
        $signed({delay_pipeline[73], 7'b0000000}) +
        $signed({delay_pipeline[73], 4'b0000}) -
        $signed({delay_pipeline[73], 2'b00}) +
        delay_pipeline[73];
  assign product74 = $signed({{3{mulcsd_temp_41[19]}}, mulcsd_temp_41});

  assign mulcsd_temp_42 = 
        $signed({delay_pipeline[72], 6'b000000}) -
        $signed({delay_pipeline[72], 2'b00});
  assign product73 = $signed({{4{mulcsd_temp_42[18]}}, mulcsd_temp_42});

  assign mulcsd_temp_43 = - (
        $signed({delay_pipeline[71], 6'b000000}) -
        $signed({delay_pipeline[71], 3'b000}));
  assign product72 = $signed({{4{mulcsd_temp_43[18]}}, mulcsd_temp_43});

  assign mulcsd_temp_44 = - (
        $signed({delay_pipeline[70], 7'b0000000}) +
        $signed({delay_pipeline[70], 6'b000000}) -
        $signed({delay_pipeline[70], 4'b0000}) +
        $signed({delay_pipeline[70], 2'b00}));
  assign product71 = $signed({{3{mulcsd_temp_44[19]}}, mulcsd_temp_44});

  assign mulcsd_temp_45 = - (
        $signed({delay_pipeline[69], 8'b00000000}) +
        $signed({delay_pipeline[69], 4'b0000}) +
        $signed({delay_pipeline[69], 1'b0}));
  assign product70 = $signed({{2{mulcsd_temp_45[20]}}, mulcsd_temp_45});

  assign mulcsd_temp_46 = - (
        $signed({delay_pipeline[68], 8'b00000000}) +
        $signed({delay_pipeline[68], 5'b00000}) +
        $signed({delay_pipeline[68], 4'b0000}) -
        $signed({delay_pipeline[68], 2'b00}) +
        delay_pipeline[68]);
  assign product69 = $signed({{2{mulcsd_temp_46[20]}}, mulcsd_temp_46});

  assign mulcsd_temp_47 = - (
        $signed({delay_pipeline[67], 8'b00000000}) -
        $signed({delay_pipeline[67], 5'b00000}) +
        $signed({delay_pipeline[67], 3'b000}) +
        $signed({delay_pipeline[67], 2'b00}) -
        delay_pipeline[67]);
  assign product68 = $signed({{2{mulcsd_temp_47[20]}}, mulcsd_temp_47});

  assign mulpwr2_temp_1 = (delay_pipeline[66]==12'b100000000000) ? $signed({1'b0, delay_pipeline[66]}) : -delay_pipeline[66];

  assign product67 = $signed({mulpwr2_temp_1[12:0], 6'b000000});

  assign mulcsd_temp_48 = 
        $signed({delay_pipeline[65], 8'b00000000}) -
        $signed({delay_pipeline[65], 6'b000000}) +
        $signed({delay_pipeline[65], 3'b000}) +
        delay_pipeline[65];
  assign product66 = $signed({{2{mulcsd_temp_48[20]}}, mulcsd_temp_48});

  assign mulcsd_temp_49 = 
        $signed({delay_pipeline[64], 9'b000000000}) +
        $signed({delay_pipeline[64], 4'b0000}) -
        $signed({delay_pipeline[64], 1'b0});
  assign product65 = $signed({{1{mulcsd_temp_49[21]}}, mulcsd_temp_49});

  assign mulcsd_temp_50 = 
        $signed({delay_pipeline[63], 10'b0000000000}) -
        $signed({delay_pipeline[63], 8'b00000000}) +
        $signed({delay_pipeline[63], 7'b0000000}) -
        $signed({delay_pipeline[63], 5'b00000});
  assign product64 = mulcsd_temp_50;

  assign mulcsd_temp_51 = 
        $signed({delay_pipeline[62], 10'b0000000000}) +
        $signed({delay_pipeline[62], 7'b0000000}) +
        $signed({delay_pipeline[62], 3'b000}) -
        delay_pipeline[62];
  assign product63 = mulcsd_temp_51;

  assign mulcsd_temp_52 = 
        $signed({delay_pipeline[61], 10'b0000000000}) +
        $signed({delay_pipeline[61], 8'b00000000}) +
        $signed({delay_pipeline[61], 6'b000000}) +
        $signed({delay_pipeline[61], 4'b0000}) -
        delay_pipeline[61];
  assign product62 = mulcsd_temp_52;

  assign mulcsd_temp_53 = 
        $signed({delay_pipeline[60], 10'b0000000000}) +
        $signed({delay_pipeline[60], 9'b000000000}) -
        $signed({delay_pipeline[60], 7'b0000000}) +
        $signed({delay_pipeline[60], 4'b0000}) +
        $signed({delay_pipeline[60], 3'b000}) -
        $signed({delay_pipeline[60], 1'b0});
  assign product61 = mulcsd_temp_53;

  assign mulcsd_temp_54 = 
        $signed({delay_pipeline[59], 10'b0000000000}) +
        $signed({delay_pipeline[59], 8'b00000000}) +
        $signed({delay_pipeline[59], 6'b000000}) +
        $signed({delay_pipeline[59], 4'b0000}) -
        delay_pipeline[59];
  assign product60 = mulcsd_temp_54;

  assign mulcsd_temp_55 = 
        $signed({delay_pipeline[58], 10'b0000000000}) +
        $signed({delay_pipeline[58], 7'b0000000}) +
        $signed({delay_pipeline[58], 3'b000}) -
        delay_pipeline[58];
  assign product59 = mulcsd_temp_55;

  assign mulcsd_temp_56 = 
        $signed({delay_pipeline[57], 10'b0000000000}) -
        $signed({delay_pipeline[57], 8'b00000000}) +
        $signed({delay_pipeline[57], 7'b0000000}) -
        $signed({delay_pipeline[57], 5'b00000});
  assign product58 = mulcsd_temp_56;

  assign mulcsd_temp_57 = 
        $signed({delay_pipeline[56], 9'b000000000}) +
        $signed({delay_pipeline[56], 4'b0000}) -
        $signed({delay_pipeline[56], 1'b0});
  assign product57 = $signed({{1{mulcsd_temp_57[21]}}, mulcsd_temp_57});

  assign mulcsd_temp_58 = 
        $signed({delay_pipeline[55], 8'b00000000}) -
        $signed({delay_pipeline[55], 6'b000000}) +
        $signed({delay_pipeline[55], 3'b000}) +
        delay_pipeline[55];
  assign product56 = $signed({{2{mulcsd_temp_58[20]}}, mulcsd_temp_58});

  assign mulpwr2_temp_2 = (delay_pipeline[54]==12'b100000000000) ? $signed({1'b0, delay_pipeline[54]}) : -delay_pipeline[54];

  assign product55 = $signed({mulpwr2_temp_2[12:0], 6'b000000});

  assign mulcsd_temp_59 = - (
        $signed({delay_pipeline[53], 8'b00000000}) -
        $signed({delay_pipeline[53], 5'b00000}) +
        $signed({delay_pipeline[53], 3'b000}) +
        $signed({delay_pipeline[53], 2'b00}) -
        delay_pipeline[53]);
  assign product54 = $signed({{2{mulcsd_temp_59[20]}}, mulcsd_temp_59});

  assign mulcsd_temp_60 = - (
        $signed({delay_pipeline[52], 8'b00000000}) +
        $signed({delay_pipeline[52], 5'b00000}) +
        $signed({delay_pipeline[52], 4'b0000}) -
        $signed({delay_pipeline[52], 2'b00}) +
        delay_pipeline[52]);
  assign product53 = $signed({{2{mulcsd_temp_60[20]}}, mulcsd_temp_60});

  assign mulcsd_temp_61 = - (
        $signed({delay_pipeline[51], 8'b00000000}) +
        $signed({delay_pipeline[51], 4'b0000}) +
        $signed({delay_pipeline[51], 1'b0}));
  assign product52 = $signed({{2{mulcsd_temp_61[20]}}, mulcsd_temp_61});

  assign mulcsd_temp_62 = - (
        $signed({delay_pipeline[50], 7'b0000000}) +
        $signed({delay_pipeline[50], 6'b000000}) -
        $signed({delay_pipeline[50], 4'b0000}) +
        $signed({delay_pipeline[50], 2'b00}));
  assign product51 = $signed({{3{mulcsd_temp_62[19]}}, mulcsd_temp_62});

  assign mulcsd_temp_63 = - (
        $signed({delay_pipeline[49], 6'b000000}) -
        $signed({delay_pipeline[49], 3'b000}));
  assign product50 = $signed({{4{mulcsd_temp_63[18]}}, mulcsd_temp_63});

  assign mulcsd_temp_64 = 
        $signed({delay_pipeline[48], 6'b000000}) -
        $signed({delay_pipeline[48], 2'b00});
  assign product49 = $signed({{4{mulcsd_temp_64[18]}}, mulcsd_temp_64});

  assign mulcsd_temp_65 = 
        $signed({delay_pipeline[47], 7'b0000000}) +
        $signed({delay_pipeline[47], 4'b0000}) -
        $signed({delay_pipeline[47], 2'b00}) +
        delay_pipeline[47];
  assign product48 = $signed({{3{mulcsd_temp_65[19]}}, mulcsd_temp_65});

  assign mulcsd_temp_66 = 
        $signed({delay_pipeline[46], 7'b0000000}) +
        $signed({delay_pipeline[46], 5'b00000}) +
        $signed({delay_pipeline[46], 3'b000}) +
        $signed({delay_pipeline[46], 1'b0});
  assign product47 = $signed({{3{mulcsd_temp_66[19]}}, mulcsd_temp_66});

  assign mulcsd_temp_67 = 
        $signed({delay_pipeline[45], 7'b0000000}) +
        $signed({delay_pipeline[45], 4'b0000}) +
        $signed({delay_pipeline[45], 2'b00}) +
        delay_pipeline[45];
  assign product46 = $signed({{3{mulcsd_temp_67[19]}}, mulcsd_temp_67});

  assign mulcsd_temp_68 = 
        $signed({delay_pipeline[44], 6'b000000}) +
        $signed({delay_pipeline[44], 5'b00000}) -
        $signed({delay_pipeline[44], 3'b000}) +
        $signed({delay_pipeline[44], 1'b0});
  assign product45 = $signed({{4{mulcsd_temp_68[18]}}, mulcsd_temp_68});

  assign mulcsd_temp_69 = 
        $signed({delay_pipeline[43], 4'b0000}) -
        delay_pipeline[43];
  assign product44 = $signed({{6{mulcsd_temp_69[16]}}, mulcsd_temp_69});

  assign mulcsd_temp_70 = - (
        $signed({delay_pipeline[42], 6'b000000}) -
        $signed({delay_pipeline[42], 4'b0000}) +
        $signed({delay_pipeline[42], 3'b000}) -
        $signed({delay_pipeline[42], 1'b0}));
  assign product43 = $signed({{4{mulcsd_temp_70[18]}}, mulcsd_temp_70});

  assign mulcsd_temp_71 = - (
        $signed({delay_pipeline[41], 7'b0000000}) -
        $signed({delay_pipeline[41], 5'b00000}) +
        $signed({delay_pipeline[41], 2'b00}) -
        delay_pipeline[41]);
  assign product42 = $signed({{3{mulcsd_temp_71[19]}}, mulcsd_temp_71});

  assign mulcsd_temp_72 = - (
        $signed({delay_pipeline[40], 7'b0000000}) -
        $signed({delay_pipeline[40], 5'b00000}) +
        $signed({delay_pipeline[40], 4'b0000}) -
        delay_pipeline[40]);
  assign product41 = $signed({{3{mulcsd_temp_72[19]}}, mulcsd_temp_72});

  assign mulcsd_temp_73 = - (
        $signed({delay_pipeline[39], 6'b000000}) +
        $signed({delay_pipeline[39], 5'b00000}) -
        $signed({delay_pipeline[39], 3'b000}) +
        $signed({delay_pipeline[39], 2'b00}) -
        delay_pipeline[39]);
  assign product40 = $signed({{4{mulcsd_temp_73[18]}}, mulcsd_temp_73});

  assign mulcsd_temp_74 = - (
        $signed({delay_pipeline[38], 6'b000000}) -
        $signed({delay_pipeline[38], 4'b0000}));
  assign product39 = $signed({{4{mulcsd_temp_74[18]}}, mulcsd_temp_74});

  assign product38 = $signed({delay_pipeline[37][11:0], 2'b00});

  assign mulcsd_temp_75 = 
        $signed({delay_pipeline[36], 6'b000000}) -
        $signed({delay_pipeline[36], 4'b0000}) +
        delay_pipeline[36];
  assign product37 = $signed({{4{mulcsd_temp_75[18]}}, mulcsd_temp_75});

  assign mulcsd_temp_76 = 
        $signed({delay_pipeline[35], 6'b000000}) +
        $signed({delay_pipeline[35], 3'b000}) +
        $signed({delay_pipeline[35], 2'b00}) -
        delay_pipeline[35];
  assign product36 = $signed({{4{mulcsd_temp_76[18]}}, mulcsd_temp_76});

  assign mulcsd_temp_77 = 
        $signed({delay_pipeline[34], 6'b000000}) +
        $signed({delay_pipeline[34], 4'b0000}) -
        $signed({delay_pipeline[34], 1'b0});
  assign product35 = $signed({{4{mulcsd_temp_77[18]}}, mulcsd_temp_77});

  assign mulcsd_temp_78 = 
        $signed({delay_pipeline[33], 6'b000000}) -
        $signed({delay_pipeline[33], 3'b000}) +
        $signed({delay_pipeline[33], 2'b00}) -
        delay_pipeline[33];
  assign product34 = $signed({{4{mulcsd_temp_78[18]}}, mulcsd_temp_78});

  assign mulcsd_temp_79 = 
        $signed({delay_pipeline[32], 5'b00000}) -
        $signed({delay_pipeline[32], 3'b000}) +
        $signed({delay_pipeline[32], 2'b00}) -
        delay_pipeline[32];
  assign product33 = $signed({{5{mulcsd_temp_79[17]}}, mulcsd_temp_79});

  assign mulcsd_temp_80 = - (
        $signed({delay_pipeline[31], 3'b000}) +
        $signed({delay_pipeline[31], 1'b0}));
  assign product32 = $signed({{7{mulcsd_temp_80[15]}}, mulcsd_temp_80});

  assign mulcsd_temp_81 = - (
        $signed({delay_pipeline[30], 5'b00000}) +
        $signed({delay_pipeline[30], 3'b000}) -
        delay_pipeline[30]);
  assign product31 = $signed({{5{mulcsd_temp_81[17]}}, mulcsd_temp_81});

  assign mulcsd_temp_82 = - (
        $signed({delay_pipeline[29], 6'b000000}) -
        $signed({delay_pipeline[29], 4'b0000}) +
        $signed({delay_pipeline[29], 2'b00}) +
        delay_pipeline[29]);
  assign product30 = $signed({{4{mulcsd_temp_82[18]}}, mulcsd_temp_82});

  assign mulcsd_temp_83 = - (
        $signed({delay_pipeline[28], 6'b000000}) -
        $signed({delay_pipeline[28], 4'b0000}) +
        $signed({delay_pipeline[28], 2'b00}) -
        delay_pipeline[28]);
  assign product29 = $signed({{4{mulcsd_temp_83[18]}}, mulcsd_temp_83});

  assign mulcsd_temp_84 = - (
        $signed({delay_pipeline[27], 5'b00000}) +
        $signed({delay_pipeline[27], 2'b00}) -
        delay_pipeline[27]);
  assign product28 = $signed({{5{mulcsd_temp_84[17]}}, mulcsd_temp_84});

  assign mulcsd_temp_85 = - (
        $signed({delay_pipeline[26], 3'b000}) +
        $signed({delay_pipeline[26], 1'b0}));
  assign product27 = $signed({{7{mulcsd_temp_85[15]}}, mulcsd_temp_85});

  assign product26 = $signed({delay_pipeline[25][11:0], 4'b0000});

  assign mulcsd_temp_86 = 
        $signed({delay_pipeline[24], 5'b00000}) +
        $signed({delay_pipeline[24], 2'b00}) -
        delay_pipeline[24];
  assign product25 = $signed({{5{mulcsd_temp_86[17]}}, mulcsd_temp_86});

  assign mulcsd_temp_87 = 
        $signed({delay_pipeline[23], 5'b00000}) +
        $signed({delay_pipeline[23], 4'b0000}) -
        $signed({delay_pipeline[23], 2'b00});
  assign product24 = $signed({{5{mulcsd_temp_87[17]}}, mulcsd_temp_87});

  assign mulcsd_temp_88 = 
        $signed({delay_pipeline[22], 5'b00000}) +
        $signed({delay_pipeline[22], 3'b000});
  assign product23 = $signed({{5{mulcsd_temp_88[17]}}, mulcsd_temp_88});

  assign mulcsd_temp_89 = 
        $signed({delay_pipeline[21], 5'b00000}) -
        $signed({delay_pipeline[21], 3'b000}) +
        $signed({delay_pipeline[21], 2'b00}) -
        delay_pipeline[21];
  assign product22 = $signed({{5{mulcsd_temp_89[17]}}, mulcsd_temp_89});

  assign mulcsd_temp_90 = 
        $signed({delay_pipeline[20], 3'b000}) +
        delay_pipeline[20];
  assign product21 = $signed({{7{mulcsd_temp_90[15]}}, mulcsd_temp_90});

  assign mulpwr2_temp_3 = (delay_pipeline[19]==12'b100000000000) ? $signed({1'b0, delay_pipeline[19]}) : -delay_pipeline[19];

  assign product20 = $signed({mulpwr2_temp_3[12:0], 3'b000});

  assign mulcsd_temp_91 = - (
        $signed({delay_pipeline[18], 4'b0000}) +
        $signed({delay_pipeline[18], 2'b00}));
  assign product19 = $signed({{6{mulcsd_temp_91[16]}}, mulcsd_temp_91});

  assign mulcsd_temp_92 = - (
        $signed({delay_pipeline[17], 4'b0000}) +
        $signed({delay_pipeline[17], 3'b000}) -
        delay_pipeline[17]);
  assign product18 = $signed({{6{mulcsd_temp_92[16]}}, mulcsd_temp_92});

  assign mulcsd_temp_93 = - (
        $signed({delay_pipeline[16], 4'b0000}) +
        $signed({delay_pipeline[16], 1'b0}));
  assign product17 = $signed({{6{mulcsd_temp_93[16]}}, mulcsd_temp_93});

  assign mulcsd_temp_94 = - (
        $signed({delay_pipeline[15], 3'b000}) -
        $signed({delay_pipeline[15], 1'b0}));
  assign product16 = $signed({{7{mulcsd_temp_94[15]}}, mulcsd_temp_94});

  assign mulcsd_temp_95 = 
        $signed({delay_pipeline[14], 3'b000}) +
        delay_pipeline[14];
  assign product15 = $signed({{7{mulcsd_temp_95[15]}}, mulcsd_temp_95});

  assign mulcsd_temp_96 = 
        $signed({delay_pipeline[13], 4'b0000}) +
        $signed({delay_pipeline[13], 3'b000}) -
        delay_pipeline[13];
  assign product14 = $signed({{6{mulcsd_temp_96[16]}}, mulcsd_temp_96});

  assign product13 = $signed({delay_pipeline[12][11:0], 5'b00000});

  assign mulcsd_temp_97 = 
        $signed({delay_pipeline[11], 5'b00000}) +
        $signed({delay_pipeline[11], 2'b00}) -
        delay_pipeline[11];
  assign product12 = $signed({{5{mulcsd_temp_97[17]}}, mulcsd_temp_97});

  assign product11 = $signed({delay_pipeline[10][11:0], 5'b00000});

  assign mulcsd_temp_98 = 
        $signed({delay_pipeline[9], 5'b00000}) -
        $signed({delay_pipeline[9], 3'b000});
  assign product10 = $signed({{5{mulcsd_temp_98[17]}}, mulcsd_temp_98});

  assign mulcsd_temp_99 = 
        $signed({delay_pipeline[8], 4'b0000}) -
        $signed({delay_pipeline[8], 2'b00}) +
        delay_pipeline[8];
  assign product9 = $signed({{6{mulcsd_temp_99[16]}}, mulcsd_temp_99});

  assign product8 = $signed({delay_pipeline[7][11:0], 1'b0});

  assign mulcsd_temp_100 = - (
        $signed({delay_pipeline[6], 3'b000}) -
        delay_pipeline[6]);
  assign product7 = $signed({{7{mulcsd_temp_100[15]}}, mulcsd_temp_100});

  assign mulcsd_temp_101 = - (
        $signed({delay_pipeline[5], 4'b0000}) -
        $signed({delay_pipeline[5], 2'b00}) +
        delay_pipeline[5]);
  assign product6 = $signed({{6{mulcsd_temp_101[16]}}, mulcsd_temp_101});

  assign mulcsd_temp_102 = - (
        $signed({delay_pipeline[4], 4'b0000}) -
        delay_pipeline[4]);
  assign product5 = $signed({{6{mulcsd_temp_102[16]}}, mulcsd_temp_102});

  assign mulcsd_temp_103 = - (
        $signed({delay_pipeline[3], 4'b0000}) -
        $signed({delay_pipeline[3], 1'b0}));
  assign product4 = $signed({{6{mulcsd_temp_103[16]}}, mulcsd_temp_103});

  assign mulcsd_temp_104 = - (
        $signed({delay_pipeline[2], 3'b000}) +
        $signed({delay_pipeline[2], 2'b00}) -
        delay_pipeline[2]);
  assign product3 = $signed({{7{mulcsd_temp_104[15]}}, mulcsd_temp_104});

  assign mulcsd_temp_105 = - (
        $signed({delay_pipeline[1], 3'b000}) -
        delay_pipeline[1]);
  assign product2 = $signed({{7{mulcsd_temp_105[15]}}, mulcsd_temp_105});

  assign product1_cast = $signed({{3{product1[22]}}, product1});

  assign mulcsd_temp_106 = - (
        $signed({delay_pipeline[0], 2'b00}) +
        delay_pipeline[0]);
  assign product1 = $signed({{8{mulcsd_temp_106[14]}}, mulcsd_temp_106});

  assign add_signext = product1_cast;
  assign add_signext_1 = $signed({{3{product2[22]}}, product2});
  assign add_temp = add_signext + add_signext_1;
  assign sum1 = add_temp[25:0];

  assign add_signext_2 = sum1;
  assign add_signext_3 = $signed({{3{product3[22]}}, product3});
  assign add_temp_1 = add_signext_2 + add_signext_3;
  assign sum2 = add_temp_1[25:0];

  assign add_signext_4 = sum2;
  assign add_signext_5 = $signed({{3{product4[22]}}, product4});
  assign add_temp_2 = add_signext_4 + add_signext_5;
  assign sum3 = add_temp_2[25:0];

  assign add_signext_6 = sum3;
  assign add_signext_7 = $signed({{3{product5[22]}}, product5});
  assign add_temp_3 = add_signext_6 + add_signext_7;
  assign sum4 = add_temp_3[25:0];

  assign add_signext_8 = sum4;
  assign add_signext_9 = $signed({{3{product6[22]}}, product6});
  assign add_temp_4 = add_signext_8 + add_signext_9;
  assign sum5 = add_temp_4[25:0];

  assign add_signext_10 = sum5;
  assign add_signext_11 = $signed({{3{product7[22]}}, product7});
  assign add_temp_5 = add_signext_10 + add_signext_11;
  assign sum6 = add_temp_5[25:0];

  assign add_signext_12 = sum6;
  assign add_signext_13 = $signed({{3{product8[22]}}, product8});
  assign add_temp_6 = add_signext_12 + add_signext_13;
  assign sum7 = add_temp_6[25:0];

  assign add_signext_14 = sum7;
  assign add_signext_15 = $signed({{3{product9[22]}}, product9});
  assign add_temp_7 = add_signext_14 + add_signext_15;
  assign sum8 = add_temp_7[25:0];

  assign add_signext_16 = sum8;
  assign add_signext_17 = $signed({{3{product10[22]}}, product10});
  assign add_temp_8 = add_signext_16 + add_signext_17;
  assign sum9 = add_temp_8[25:0];

  assign add_signext_18 = sum9;
  assign add_signext_19 = $signed({{3{product11[22]}}, product11});
  assign add_temp_9 = add_signext_18 + add_signext_19;
  assign sum10 = add_temp_9[25:0];

  assign add_signext_20 = sum10;
  assign add_signext_21 = $signed({{3{product12[22]}}, product12});
  assign add_temp_10 = add_signext_20 + add_signext_21;
  assign sum11 = add_temp_10[25:0];

  assign add_signext_22 = sum11;
  assign add_signext_23 = $signed({{3{product13[22]}}, product13});
  assign add_temp_11 = add_signext_22 + add_signext_23;
  assign sum12 = add_temp_11[25:0];

  assign add_signext_24 = sum12;
  assign add_signext_25 = $signed({{3{product14[22]}}, product14});
  assign add_temp_12 = add_signext_24 + add_signext_25;
  assign sum13 = add_temp_12[25:0];

  assign add_signext_26 = sum13;
  assign add_signext_27 = $signed({{3{product15[22]}}, product15});
  assign add_temp_13 = add_signext_26 + add_signext_27;
  assign sum14 = add_temp_13[25:0];

  assign add_signext_28 = sum14;
  assign add_signext_29 = $signed({{3{product16[22]}}, product16});
  assign add_temp_14 = add_signext_28 + add_signext_29;
  assign sum15 = add_temp_14[25:0];

  assign add_signext_30 = sum15;
  assign add_signext_31 = $signed({{3{product17[22]}}, product17});
  assign add_temp_15 = add_signext_30 + add_signext_31;
  assign sum16 = add_temp_15[25:0];

  assign add_signext_32 = sum16;
  assign add_signext_33 = $signed({{3{product18[22]}}, product18});
  assign add_temp_16 = add_signext_32 + add_signext_33;
  assign sum17 = add_temp_16[25:0];

  assign add_signext_34 = sum17;
  assign add_signext_35 = $signed({{3{product19[22]}}, product19});
  assign add_temp_17 = add_signext_34 + add_signext_35;
  assign sum18 = add_temp_17[25:0];

  assign add_signext_36 = sum18;
  assign add_signext_37 = $signed({{3{product20[22]}}, product20});
  assign add_temp_18 = add_signext_36 + add_signext_37;
  assign sum19 = add_temp_18[25:0];

  assign add_signext_38 = sum19;
  assign add_signext_39 = $signed({{3{product21[22]}}, product21});
  assign add_temp_19 = add_signext_38 + add_signext_39;
  assign sum20 = add_temp_19[25:0];

  assign add_signext_40 = sum20;
  assign add_signext_41 = $signed({{3{product22[22]}}, product22});
  assign add_temp_20 = add_signext_40 + add_signext_41;
  assign sum21 = add_temp_20[25:0];

  assign add_signext_42 = sum21;
  assign add_signext_43 = $signed({{3{product23[22]}}, product23});
  assign add_temp_21 = add_signext_42 + add_signext_43;
  assign sum22 = add_temp_21[25:0];

  assign add_signext_44 = sum22;
  assign add_signext_45 = $signed({{3{product24[22]}}, product24});
  assign add_temp_22 = add_signext_44 + add_signext_45;
  assign sum23 = add_temp_22[25:0];

  assign add_signext_46 = sum23;
  assign add_signext_47 = $signed({{3{product25[22]}}, product25});
  assign add_temp_23 = add_signext_46 + add_signext_47;
  assign sum24 = add_temp_23[25:0];

  assign add_signext_48 = sum24;
  assign add_signext_49 = $signed({{3{product26[22]}}, product26});
  assign add_temp_24 = add_signext_48 + add_signext_49;
  assign sum25 = add_temp_24[25:0];

  assign add_signext_50 = sum25;
  assign add_signext_51 = $signed({{3{product27[22]}}, product27});
  assign add_temp_25 = add_signext_50 + add_signext_51;
  assign sum26 = add_temp_25[25:0];

  assign add_signext_52 = sum26;
  assign add_signext_53 = $signed({{3{product28[22]}}, product28});
  assign add_temp_26 = add_signext_52 + add_signext_53;
  assign sum27 = add_temp_26[25:0];

  assign add_signext_54 = sum27;
  assign add_signext_55 = $signed({{3{product29[22]}}, product29});
  assign add_temp_27 = add_signext_54 + add_signext_55;
  assign sum28 = add_temp_27[25:0];

  assign add_signext_56 = sum28;
  assign add_signext_57 = $signed({{3{product30[22]}}, product30});
  assign add_temp_28 = add_signext_56 + add_signext_57;
  assign sum29 = add_temp_28[25:0];

  assign add_signext_58 = sum29;
  assign add_signext_59 = $signed({{3{product31[22]}}, product31});
  assign add_temp_29 = add_signext_58 + add_signext_59;
  assign sum30 = add_temp_29[25:0];

  assign add_signext_60 = sum30;
  assign add_signext_61 = $signed({{3{product32[22]}}, product32});
  assign add_temp_30 = add_signext_60 + add_signext_61;
  assign sum31 = add_temp_30[25:0];

  assign add_signext_62 = sum31;
  assign add_signext_63 = $signed({{3{product33[22]}}, product33});
  assign add_temp_31 = add_signext_62 + add_signext_63;
  assign sum32 = add_temp_31[25:0];

  assign add_signext_64 = sum32;
  assign add_signext_65 = $signed({{3{product34[22]}}, product34});
  assign add_temp_32 = add_signext_64 + add_signext_65;
  assign sum33 = add_temp_32[25:0];

  assign add_signext_66 = sum33;
  assign add_signext_67 = $signed({{3{product35[22]}}, product35});
  assign add_temp_33 = add_signext_66 + add_signext_67;
  assign sum34 = add_temp_33[25:0];

  assign add_signext_68 = sum34;
  assign add_signext_69 = $signed({{3{product36[22]}}, product36});
  assign add_temp_34 = add_signext_68 + add_signext_69;
  assign sum35 = add_temp_34[25:0];

  assign add_signext_70 = sum35;
  assign add_signext_71 = $signed({{3{product37[22]}}, product37});
  assign add_temp_35 = add_signext_70 + add_signext_71;
  assign sum36 = add_temp_35[25:0];

  assign add_signext_72 = sum36;
  assign add_signext_73 = $signed({{3{product38[22]}}, product38});
  assign add_temp_36 = add_signext_72 + add_signext_73;
  assign sum37 = add_temp_36[25:0];

  assign add_signext_74 = sum37;
  assign add_signext_75 = $signed({{3{product39[22]}}, product39});
  assign add_temp_37 = add_signext_74 + add_signext_75;
  assign sum38 = add_temp_37[25:0];

  assign add_signext_76 = sum38;
  assign add_signext_77 = $signed({{3{product40[22]}}, product40});
  assign add_temp_38 = add_signext_76 + add_signext_77;
  assign sum39 = add_temp_38[25:0];

  assign add_signext_78 = sum39;
  assign add_signext_79 = $signed({{3{product41[22]}}, product41});
  assign add_temp_39 = add_signext_78 + add_signext_79;
  assign sum40 = add_temp_39[25:0];

  assign add_signext_80 = sum40;
  assign add_signext_81 = $signed({{3{product42[22]}}, product42});
  assign add_temp_40 = add_signext_80 + add_signext_81;
  assign sum41 = add_temp_40[25:0];

  assign add_signext_82 = sum41;
  assign add_signext_83 = $signed({{3{product43[22]}}, product43});
  assign add_temp_41 = add_signext_82 + add_signext_83;
  assign sum42 = add_temp_41[25:0];

  assign add_signext_84 = sum42;
  assign add_signext_85 = $signed({{3{product44[22]}}, product44});
  assign add_temp_42 = add_signext_84 + add_signext_85;
  assign sum43 = add_temp_42[25:0];

  assign add_signext_86 = sum43;
  assign add_signext_87 = $signed({{3{product45[22]}}, product45});
  assign add_temp_43 = add_signext_86 + add_signext_87;
  assign sum44 = add_temp_43[25:0];

  assign add_signext_88 = sum44;
  assign add_signext_89 = $signed({{3{product46[22]}}, product46});
  assign add_temp_44 = add_signext_88 + add_signext_89;
  assign sum45 = add_temp_44[25:0];

  assign add_signext_90 = sum45;
  assign add_signext_91 = $signed({{3{product47[22]}}, product47});
  assign add_temp_45 = add_signext_90 + add_signext_91;
  assign sum46 = add_temp_45[25:0];

  assign add_signext_92 = sum46;
  assign add_signext_93 = $signed({{3{product48[22]}}, product48});
  assign add_temp_46 = add_signext_92 + add_signext_93;
  assign sum47 = add_temp_46[25:0];

  assign add_signext_94 = sum47;
  assign add_signext_95 = $signed({{3{product49[22]}}, product49});
  assign add_temp_47 = add_signext_94 + add_signext_95;
  assign sum48 = add_temp_47[25:0];

  assign add_signext_96 = sum48;
  assign add_signext_97 = $signed({{3{product50[22]}}, product50});
  assign add_temp_48 = add_signext_96 + add_signext_97;
  assign sum49 = add_temp_48[25:0];

  assign add_signext_98 = sum49;
  assign add_signext_99 = $signed({{3{product51[22]}}, product51});
  assign add_temp_49 = add_signext_98 + add_signext_99;
  assign sum50 = add_temp_49[25:0];

  assign add_signext_100 = sum50;
  assign add_signext_101 = $signed({{3{product52[22]}}, product52});
  assign add_temp_50 = add_signext_100 + add_signext_101;
  assign sum51 = add_temp_50[25:0];

  assign add_signext_102 = sum51;
  assign add_signext_103 = $signed({{3{product53[22]}}, product53});
  assign add_temp_51 = add_signext_102 + add_signext_103;
  assign sum52 = add_temp_51[25:0];

  assign add_signext_104 = sum52;
  assign add_signext_105 = $signed({{3{product54[22]}}, product54});
  assign add_temp_52 = add_signext_104 + add_signext_105;
  assign sum53 = add_temp_52[25:0];

  assign add_signext_106 = sum53;
  assign add_signext_107 = $signed({{3{product55[22]}}, product55});
  assign add_temp_53 = add_signext_106 + add_signext_107;
  assign sum54 = add_temp_53[25:0];

  assign add_signext_108 = sum54;
  assign add_signext_109 = $signed({{3{product56[22]}}, product56});
  assign add_temp_54 = add_signext_108 + add_signext_109;
  assign sum55 = add_temp_54[25:0];

  assign add_signext_110 = sum55;
  assign add_signext_111 = $signed({{3{product57[22]}}, product57});
  assign add_temp_55 = add_signext_110 + add_signext_111;
  assign sum56 = add_temp_55[25:0];

  assign add_signext_112 = sum56;
  assign add_signext_113 = $signed({{3{product58[22]}}, product58});
  assign add_temp_56 = add_signext_112 + add_signext_113;
  assign sum57 = add_temp_56[25:0];

  assign add_signext_114 = sum57;
  assign add_signext_115 = $signed({{3{product59[22]}}, product59});
  assign add_temp_57 = add_signext_114 + add_signext_115;
  assign sum58 = add_temp_57[25:0];

  assign add_signext_116 = sum58;
  assign add_signext_117 = $signed({{3{product60[22]}}, product60});
  assign add_temp_58 = add_signext_116 + add_signext_117;
  assign sum59 = add_temp_58[25:0];

  assign add_signext_118 = sum59;
  assign add_signext_119 = $signed({{3{product61[22]}}, product61});
  assign add_temp_59 = add_signext_118 + add_signext_119;
  assign sum60 = add_temp_59[25:0];

  assign add_signext_120 = sum60;
  assign add_signext_121 = $signed({{3{product62[22]}}, product62});
  assign add_temp_60 = add_signext_120 + add_signext_121;
  assign sum61 = add_temp_60[25:0];

  assign add_signext_122 = sum61;
  assign add_signext_123 = $signed({{3{product63[22]}}, product63});
  assign add_temp_61 = add_signext_122 + add_signext_123;
  assign sum62 = add_temp_61[25:0];

  assign add_signext_124 = sum62;
  assign add_signext_125 = $signed({{3{product64[22]}}, product64});
  assign add_temp_62 = add_signext_124 + add_signext_125;
  assign sum63 = add_temp_62[25:0];

  assign add_signext_126 = sum63;
  assign add_signext_127 = $signed({{3{product65[22]}}, product65});
  assign add_temp_63 = add_signext_126 + add_signext_127;
  assign sum64 = add_temp_63[25:0];

  assign add_signext_128 = sum64;
  assign add_signext_129 = $signed({{3{product66[22]}}, product66});
  assign add_temp_64 = add_signext_128 + add_signext_129;
  assign sum65 = add_temp_64[25:0];

  assign add_signext_130 = sum65;
  assign add_signext_131 = $signed({{3{product67[22]}}, product67});
  assign add_temp_65 = add_signext_130 + add_signext_131;
  assign sum66 = add_temp_65[25:0];

  assign add_signext_132 = sum66;
  assign add_signext_133 = $signed({{3{product68[22]}}, product68});
  assign add_temp_66 = add_signext_132 + add_signext_133;
  assign sum67 = add_temp_66[25:0];

  assign add_signext_134 = sum67;
  assign add_signext_135 = $signed({{3{product69[22]}}, product69});
  assign add_temp_67 = add_signext_134 + add_signext_135;
  assign sum68 = add_temp_67[25:0];

  assign add_signext_136 = sum68;
  assign add_signext_137 = $signed({{3{product70[22]}}, product70});
  assign add_temp_68 = add_signext_136 + add_signext_137;
  assign sum69 = add_temp_68[25:0];

  assign add_signext_138 = sum69;
  assign add_signext_139 = $signed({{3{product71[22]}}, product71});
  assign add_temp_69 = add_signext_138 + add_signext_139;
  assign sum70 = add_temp_69[25:0];

  assign add_signext_140 = sum70;
  assign add_signext_141 = $signed({{3{product72[22]}}, product72});
  assign add_temp_70 = add_signext_140 + add_signext_141;
  assign sum71 = add_temp_70[25:0];

  assign add_signext_142 = sum71;
  assign add_signext_143 = $signed({{3{product73[22]}}, product73});
  assign add_temp_71 = add_signext_142 + add_signext_143;
  assign sum72 = add_temp_71[25:0];

  assign add_signext_144 = sum72;
  assign add_signext_145 = $signed({{3{product74[22]}}, product74});
  assign add_temp_72 = add_signext_144 + add_signext_145;
  assign sum73 = add_temp_72[25:0];

  assign add_signext_146 = sum73;
  assign add_signext_147 = $signed({{3{product75[22]}}, product75});
  assign add_temp_73 = add_signext_146 + add_signext_147;
  assign sum74 = add_temp_73[25:0];

  assign add_signext_148 = sum74;
  assign add_signext_149 = $signed({{3{product76[22]}}, product76});
  assign add_temp_74 = add_signext_148 + add_signext_149;
  assign sum75 = add_temp_74[25:0];

  assign add_signext_150 = sum75;
  assign add_signext_151 = $signed({{3{product77[22]}}, product77});
  assign add_temp_75 = add_signext_150 + add_signext_151;
  assign sum76 = add_temp_75[25:0];

  assign add_signext_152 = sum76;
  assign add_signext_153 = $signed({{3{product78[22]}}, product78});
  assign add_temp_76 = add_signext_152 + add_signext_153;
  assign sum77 = add_temp_76[25:0];

  assign add_signext_154 = sum77;
  assign add_signext_155 = $signed({{3{product79[22]}}, product79});
  assign add_temp_77 = add_signext_154 + add_signext_155;
  assign sum78 = add_temp_77[25:0];

  assign add_signext_156 = sum78;
  assign add_signext_157 = $signed({{3{product80[22]}}, product80});
  assign add_temp_78 = add_signext_156 + add_signext_157;
  assign sum79 = add_temp_78[25:0];

  assign add_signext_158 = sum79;
  assign add_signext_159 = $signed({{3{product81[22]}}, product81});
  assign add_temp_79 = add_signext_158 + add_signext_159;
  assign sum80 = add_temp_79[25:0];

  assign add_signext_160 = sum80;
  assign add_signext_161 = $signed({{3{product82[22]}}, product82});
  assign add_temp_80 = add_signext_160 + add_signext_161;
  assign sum81 = add_temp_80[25:0];

  assign add_signext_162 = sum81;
  assign add_signext_163 = $signed({{3{product83[22]}}, product83});
  assign add_temp_81 = add_signext_162 + add_signext_163;
  assign sum82 = add_temp_81[25:0];

  assign add_signext_164 = sum82;
  assign add_signext_165 = $signed({{3{product84[22]}}, product84});
  assign add_temp_82 = add_signext_164 + add_signext_165;
  assign sum83 = add_temp_82[25:0];

  assign add_signext_166 = sum83;
  assign add_signext_167 = $signed({{3{product85[22]}}, product85});
  assign add_temp_83 = add_signext_166 + add_signext_167;
  assign sum84 = add_temp_83[25:0];

  assign add_signext_168 = sum84;
  assign add_signext_169 = $signed({{3{product86[22]}}, product86});
  assign add_temp_84 = add_signext_168 + add_signext_169;
  assign sum85 = add_temp_84[25:0];

  assign add_signext_170 = sum85;
  assign add_signext_171 = $signed({{3{product87[22]}}, product87});
  assign add_temp_85 = add_signext_170 + add_signext_171;
  assign sum86 = add_temp_85[25:0];

  assign add_signext_172 = sum86;
  assign add_signext_173 = $signed({{3{product88[22]}}, product88});
  assign add_temp_86 = add_signext_172 + add_signext_173;
  assign sum87 = add_temp_86[25:0];

  assign add_signext_174 = sum87;
  assign add_signext_175 = $signed({{3{product89[22]}}, product89});
  assign add_temp_87 = add_signext_174 + add_signext_175;
  assign sum88 = add_temp_87[25:0];

  assign add_signext_176 = sum88;
  assign add_signext_177 = $signed({{3{product90[22]}}, product90});
  assign add_temp_88 = add_signext_176 + add_signext_177;
  assign sum89 = add_temp_88[25:0];

  assign add_signext_178 = sum89;
  assign add_signext_179 = $signed({{3{product91[22]}}, product91});
  assign add_temp_89 = add_signext_178 + add_signext_179;
  assign sum90 = add_temp_89[25:0];

  assign add_signext_180 = sum90;
  assign add_signext_181 = $signed({{3{product92[22]}}, product92});
  assign add_temp_90 = add_signext_180 + add_signext_181;
  assign sum91 = add_temp_90[25:0];

  assign add_signext_182 = sum91;
  assign add_signext_183 = $signed({{3{product93[22]}}, product93});
  assign add_temp_91 = add_signext_182 + add_signext_183;
  assign sum92 = add_temp_91[25:0];

  assign add_signext_184 = sum92;
  assign add_signext_185 = $signed({{3{product94[22]}}, product94});
  assign add_temp_92 = add_signext_184 + add_signext_185;
  assign sum93 = add_temp_92[25:0];

  assign add_signext_186 = sum93;
  assign add_signext_187 = $signed({{3{product95[22]}}, product95});
  assign add_temp_93 = add_signext_186 + add_signext_187;
  assign sum94 = add_temp_93[25:0];

  assign add_signext_188 = sum94;
  assign add_signext_189 = $signed({{3{product96[22]}}, product96});
  assign add_temp_94 = add_signext_188 + add_signext_189;
  assign sum95 = add_temp_94[25:0];

  assign add_signext_190 = sum95;
  assign add_signext_191 = $signed({{3{product97[22]}}, product97});
  assign add_temp_95 = add_signext_190 + add_signext_191;
  assign sum96 = add_temp_95[25:0];

  assign add_signext_192 = sum96;
  assign add_signext_193 = $signed({{3{product98[22]}}, product98});
  assign add_temp_96 = add_signext_192 + add_signext_193;
  assign sum97 = add_temp_96[25:0];

  assign add_signext_194 = sum97;
  assign add_signext_195 = $signed({{3{product99[22]}}, product99});
  assign add_temp_97 = add_signext_194 + add_signext_195;
  assign sum98 = add_temp_97[25:0];

  assign add_signext_196 = sum98;
  assign add_signext_197 = $signed({{3{product100[22]}}, product100});
  assign add_temp_98 = add_signext_196 + add_signext_197;
  assign sum99 = add_temp_98[25:0];

  assign add_signext_198 = sum99;
  assign add_signext_199 = $signed({{3{product101[22]}}, product101});
  assign add_temp_99 = add_signext_198 + add_signext_199;
  assign sum100 = add_temp_99[25:0];

  assign add_signext_200 = sum100;
  assign add_signext_201 = $signed({{3{product102[22]}}, product102});
  assign add_temp_100 = add_signext_200 + add_signext_201;
  assign sum101 = add_temp_100[25:0];

  assign add_signext_202 = sum101;
  assign add_signext_203 = $signed({{3{product103[22]}}, product103});
  assign add_temp_101 = add_signext_202 + add_signext_203;
  assign sum102 = add_temp_101[25:0];

  assign add_signext_204 = sum102;
  assign add_signext_205 = $signed({{3{product104[22]}}, product104});
  assign add_temp_102 = add_signext_204 + add_signext_205;
  assign sum103 = add_temp_102[25:0];

  assign add_signext_206 = sum103;
  assign add_signext_207 = $signed({{3{product105[22]}}, product105});
  assign add_temp_103 = add_signext_206 + add_signext_207;
  assign sum104 = add_temp_103[25:0];

  assign add_signext_208 = sum104;
  assign add_signext_209 = $signed({{3{product106[22]}}, product106});
  assign add_temp_104 = add_signext_208 + add_signext_209;
  assign sum105 = add_temp_104[25:0];

  assign add_signext_210 = sum105;
  assign add_signext_211 = $signed({{3{product107[22]}}, product107});
  assign add_temp_105 = add_signext_210 + add_signext_211;
  assign sum106 = add_temp_105[25:0];

  assign add_signext_212 = sum106;
  assign add_signext_213 = $signed({{3{product108[22]}}, product108});
  assign add_temp_106 = add_signext_212 + add_signext_213;
  assign sum107 = add_temp_106[25:0];

  assign add_signext_214 = sum107;
  assign add_signext_215 = $signed({{3{product109[22]}}, product109});
  assign add_temp_107 = add_signext_214 + add_signext_215;
  assign sum108 = add_temp_107[25:0];

  assign add_signext_216 = sum108;
  assign add_signext_217 = $signed({{3{product110[22]}}, product110});
  assign add_temp_108 = add_signext_216 + add_signext_217;
  assign sum109 = add_temp_108[25:0];

  assign add_signext_218 = sum109;
  assign add_signext_219 = $signed({{3{product111[22]}}, product111});
  assign add_temp_109 = add_signext_218 + add_signext_219;
  assign sum110 = add_temp_109[25:0];

  assign add_signext_220 = sum110;
  assign add_signext_221 = $signed({{3{product112[22]}}, product112});
  assign add_temp_110 = add_signext_220 + add_signext_221;
  assign sum111 = add_temp_110[25:0];

  assign add_signext_222 = sum111;
  assign add_signext_223 = $signed({{3{product113[22]}}, product113});
  assign add_temp_111 = add_signext_222 + add_signext_223;
  assign sum112 = add_temp_111[25:0];

  assign add_signext_224 = sum112;
  assign add_signext_225 = $signed({{3{product114[22]}}, product114});
  assign add_temp_112 = add_signext_224 + add_signext_225;
  assign sum113 = add_temp_112[25:0];

  assign add_signext_226 = sum113;
  assign add_signext_227 = $signed({{3{product115[22]}}, product115});
  assign add_temp_113 = add_signext_226 + add_signext_227;
  assign sum114 = add_temp_113[25:0];

  assign add_signext_228 = sum114;
  assign add_signext_229 = $signed({{3{product116[22]}}, product116});
  assign add_temp_114 = add_signext_228 + add_signext_229;
  assign sum115 = add_temp_114[25:0];

  assign add_signext_230 = sum115;
  assign add_signext_231 = $signed({{3{product117[22]}}, product117});
  assign add_temp_115 = add_signext_230 + add_signext_231;
  assign sum116 = add_temp_115[25:0];

  assign add_signext_232 = sum116;
  assign add_signext_233 = $signed({{3{product118[22]}}, product118});
  assign add_temp_116 = add_signext_232 + add_signext_233;
  assign sum117 = add_temp_116[25:0];

  assign add_signext_234 = sum117;
  assign add_signext_235 = $signed({{3{product119[22]}}, product119});
  assign add_temp_117 = add_signext_234 + add_signext_235;
  assign sum118 = add_temp_117[25:0];

  assign add_signext_236 = sum118;
  assign add_signext_237 = $signed({{3{product120[22]}}, product120});
  assign add_temp_118 = add_signext_236 + add_signext_237;
  assign sum119 = add_temp_118[25:0];

  assign add_signext_238 = sum119;
  assign add_signext_239 = $signed({{3{product121[22]}}, product121});
  assign add_temp_119 = add_signext_238 + add_signext_239;
  assign sum120 = add_temp_119[25:0];

  always @ (posedge clk or posedge reset)
    begin: Output_Register_process
      if (reset == 1'b1) begin
        output_register <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          output_register <= sum120;
        end
      end
    end // Output_Register_process

  // Assignment Statements
  assign filter_out = output_register;
endmodule  // FIR_50K_5K_LPF
