INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/arithmetic_logic_unit/arithmetic_logic_unit.srcs/sources_1/new/ArithmeticUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArithmeticUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/arithmetic_logic_unit/arithmetic_logic_unit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
