EESchema-LIBRARY Version 2.3  27/07/2011-14:17:12
# Converted with eagle2kicad.ulp Version 0.1
# Device count = 2
#
# DEVSET Name: MEGA8-P
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MEGA8-P IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: 23-I/O-2
F0 "IC" -700 -1400 50 H V L B
F1 "MEGA8-P" -700 1250 50 H V L B
F2 "atmel-DIL28-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -700 1200 800 1200 N
P 2 1 0 0 800 1200 800 -1300 N
P 2 1 0 0 800 -1300 -700 -1300 N
P 2 1 0 0 -700 -1300 -700 1200 N
X AREF 21 -900 800 200 R 40 40 1 1 P 
X AVCC 20 -900 700 200 R 40 40 1 1 W 
X GND 22 -900 900 200 R 40 40 1 1 W 
X GND@1 8 -900 -100 200 R 40 40 1 1 W 
X PB0(ICP) 14 1000 -700 200 L 40 40 1 1 B 
X PB1(OC1A) 15 1000 -800 200 L 40 40 1 1 B 
X PB2(SS/OC1B) 16 1000 -900 200 L 40 40 1 1 B 
X PB3(MOSI/OC2) 17 1000 -1000 200 L 40 40 1 1 B 
X PB4(MISO) 18 1000 -1100 200 L 40 40 1 1 B 
X PB5(SCK) 19 1000 -1200 200 L 40 40 1 1 B 
X PB6(XTAL1/TOSC1) 9 -900 400 200 R 40 40 1 1 B 
X PB7(XTAL2/TOSC2) 10 -900 200 200 R 40 40 1 1 B 
X PC0(ADC0) 23 1000 1100 200 L 40 40 1 1 B 
X PC1(ADC1) 24 1000 1000 200 L 40 40 1 1 B 
X PC2(ADC2) 25 1000 900 200 L 40 40 1 1 B 
X PC3(ADC3) 26 1000 800 200 L 40 40 1 1 B 
X PC4(ADC4/SDA) 27 1000 700 200 L 40 40 1 1 B 
X PC5(ADC5/SCL) 28 1000 600 200 L 40 40 1 1 B 
X PC6(/RESET) 1 -900 1100 200 R 40 40 1 1 B I
X PD0(RXD) 2 1000 200 200 L 40 40 1 1 B 
X PD1(TXD) 3 1000 100 200 L 40 40 1 1 B 
X PD2(INT0) 4 1000 0 200 L 40 40 1 1 B 
X PD3(INT1) 5 1000 -100 200 L 40 40 1 1 B 
X PD4(XCK/T0) 6 1000 -200 200 L 40 40 1 1 B 
X PD5(T1) 11 1000 -300 200 L 40 40 1 1 B 
X PD6(AIN0) 12 1000 -400 200 L 40 40 1 1 B 
X PD7(AIN1) 13 1000 -500 200 L 40 40 1 1 B 
X VCC@1 7 -900 -300 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF
#
# DEVSET Name: MEGA32-P
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MEGA32-P IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: 32-I/O-M32-P
F0 "IC" -600 1830 50 H V L B
F1 "MEGA32-P" -600 -1900 50 H V L B
F2 "atmel-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -600 1800 600 1800 N
P 2 1 0 0 600 1800 600 -1800 N
P 2 1 0 0 600 -1800 -600 -1800 N
P 2 1 0 0 -600 -1800 -600 1800 N
X (ADC0)PA0 40 800 1000 200 L 40 40 1 1 B 
X (ADC1)PA1 39 800 1100 200 L 40 40 1 1 B 
X (ADC2)PA2 38 800 1200 200 L 40 40 1 1 B 
X (ADC3)PA3 37 800 1300 200 L 40 40 1 1 B 
X (ADC4)PA4 36 800 1400 200 L 40 40 1 1 B 
X (ADC5)PA5 35 800 1500 200 L 40 40 1 1 B 
X (ADC6)PA6 34 800 1600 200 L 40 40 1 1 B 
X (ADC7)PA7 33 800 1700 200 L 40 40 1 1 B 
X (AIN0/INT2)PB2 3 800 300 200 L 40 40 1 1 B 
X (AIN1/OC0)PB3 4 800 400 200 L 40 40 1 1 B 
X (ICP)PD6 20 800 -1100 200 L 40 40 1 1 B 
X (INT0)PD2 16 800 -1500 200 L 40 40 1 1 B 
X (INT1)PD3 17 800 -1400 200 L 40 40 1 1 B 
X (MISO)PB6 7 800 700 200 L 40 40 1 1 B 
X (MOSI)PB5 6 800 600 200 L 40 40 1 1 B 
X (OC1A)PD5 19 800 -1200 200 L 40 40 1 1 B 
X (OC1B)PD4 18 800 -1300 200 L 40 40 1 1 B 
X (OC2)PD7 21 800 -1000 200 L 40 40 1 1 B 
X (RXD)PD0 14 800 -1700 200 L 40 40 1 1 B 
X (SCK)PB7 8 800 800 200 L 40 40 1 1 B 
X (SCL)PC0 22 800 -800 200 L 40 40 1 1 B 
X (SDA)PC1 23 800 -700 200 L 40 40 1 1 B 
X (SS)PB4 5 800 500 200 L 40 40 1 1 B 
X (T0/XCK)PB0 1 800 100 200 L 40 40 1 1 B 
X (T1)PB1 2 800 200 200 L 40 40 1 1 B 
X (TCK)PC2 24 800 -600 200 L 40 40 1 1 B 
X (TDI)PC5 27 800 -300 200 L 40 40 1 1 B 
X (TDO)PC4 26 800 -400 200 L 40 40 1 1 B 
X (TMS)PC3 25 800 -500 200 L 40 40 1 1 B 
X (TOSC1)PC6 28 800 -200 200 L 40 40 1 1 B 
X (TOSC2)PC7 29 800 -100 200 L 40 40 1 1 B 
X (TXD)PD1 15 800 -1600 200 L 40 40 1 1 B 
X AREF 32 -800 1000 200 R 40 40 1 1 P 
X AVCC 30 -800 900 200 R 40 40 1 1 W 
X GND 11 -800 500 200 R 40 40 1 1 W 
X GND@1 31 -800 800 200 R 40 40 1 1 W 
X RESET 9 -800 1700 200 R 40 40 1 1 I I
X VCC 10 -800 600 200 R 40 40 1 1 W 
X XTAL1 13 -800 1200 200 R 40 40 1 1 B 
X XTAL2 12 -800 1400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF
# Device count = 38
#
# DEVSET Name: C
# Dev Prefix: C
# Gate count = 1
#
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" 60 15 50 H V L B
F1 "C" 60 -185 50 H V L B
F2 "capacitor-wima-C2.5-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -100 0 -80 N
P 2 1 0 0 0 0 0 -20 N
S -80 -40 80 -20 1 1 0 F
S -80 -80 80 -60 1 1 0 F
X 1 1 0 100 100 D 40 40 1 1 P 
X 2 2 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: PN61729
# Dev Prefix: X
# Gate count = 1
#
DEF X_PN61729 X 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: J11
F0 "X" 0 350 50 H V L B
F1 "PN61729" 0 -300 50 H V L B
F2 "con-berg-PN61729" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 300 0 -200 N
P 2 1 0 0 0 -200 200 -200 N
P 2 1 0 0 0 300 200 300 N
T 900 50 15 100 0 1 0 USB N 0 L B
X 1 1 -100 200 100 R 40 40 1 1 B 
X 2 2 -100 100 100 R 40 40 1 1 B 
X 3 3 -100 0 100 R 40 40 1 1 B 
X 4 4 -100 -100 100 R 40 40 1 1 B 
ENDDRAW
ENDDEF
# Device count = 21
#
# DEVSET Name: CRYSTAL
# Dev Prefix: Q
# Gate count = 1
#
DEF Q_CRYSTAL Q 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: Q
F0 "Q" 100 40 50 H V L B
F1 "CRYSTAL" 100 -100 50 H V L B
F2 "crystal-86SMX" 0 150 50 H I C C
DRAW
P 2 1 0 0 40 0 100 0 N
P 2 1 0 0 -100 0 -40 0 N
P 2 1 0 0 -15 60 -15 -60 N
P 2 1 0 0 -15 -60 15 -60 N
P 2 1 0 0 15 -60 15 60 N
P 2 1 0 0 15 60 -15 60 N
P 2 1 0 0 40 70 40 -70 N
P 2 1 0 0 -40 70 -40 -70 N
T 0 -85 -45 34 0 1 0 1 N 0 L B
T 0 60 -45 34 0 1 0 2 N 0 L B
X 1 1 -100 0 0 R 40 40 1 1 P 
X 2 4 100 0 0 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 22
#
# DEVSET Name: ZENER-DIODE
# Dev Prefix: D
# Gate count = 1
#
DEF D_ZENER-DIODE D 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: ZD
F0 "D" -70 75 50 H V L B
F1 "ZENER-DIODE" -70 -135 50 H V L B
F2 "diode-C1702-15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 -50 50 0 N
P 2 1 0 0 50 0 -50 50 N
P 2 1 0 0 50 50 50 0 N
P 2 1 0 0 -50 50 -50 -50 N
P 2 1 0 0 50 0 50 -50 N
P 2 1 0 0 50 -50 25 -50 N
X A A -100 0 100 R 40 40 1 1 P 
X C C 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 34
#
# DEVSET Name: LED
# Dev Prefix: LED
# Gate count = 1
#
DEF LED_LED LED 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LED" 105 -180 50 V V L B
F1 "LED" 190 -180 50 V V L B
F2 "led-SMARTLED-TTW" 0 150 50 H I C C
DRAW
P 6 1 1 0     -135 -85 -120 -50 -120 -50 -100 -70 -100 -70 -135 -85 F
P 6 1 1 0     -130 -130 -115 -95 -115 -95 -95 -115 -95 -115 -130 -130 F
P 2 1 0 0 50 0 0 -100 N
P 2 1 0 0 0 -100 -50 0 N
P 2 1 0 0 50 -100 0 -100 N
P 2 1 0 0 0 -100 -50 -100 N
P 2 1 0 0 50 0 0 0 N
P 2 1 0 0 0 0 -50 0 N
P 2 1 0 0 0 0 0 -100 N
P 2 1 0 0 -80 -30 -135 -85 N
P 2 1 0 0 -75 -75 -130 -130 N
X A A@1 0 100 100 D 40 40 1 1 P 
X C C@1 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: PINHD-1X12
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_PINHD-1X12 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: PINHD12
F0 "JP" -250 625 50 H V L B
F1 "PINHD-1X12" -250 -800 50 H V L B
F2 "pinhead-1X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -250 -700 50 -700 N
P 2 1 0 0 50 -700 50 600 N
P 2 1 0 0 50 600 -250 600 N
P 2 1 0 0 -250 600 -250 -700 N
X 1 1 -100 500 100 R 40 40 1 1 P I
X 2 2 -100 400 100 R 40 40 1 1 P I
X 3 3 -100 300 100 R 40 40 1 1 P I
X 4 4 -100 200 100 R 40 40 1 1 P I
X 5 5 -100 100 100 R 40 40 1 1 P I
X 6 6 -100 0 100 R 40 40 1 1 P I
X 7 7 -100 -100 100 R 40 40 1 1 P I
X 8 8 -100 -200 100 R 40 40 1 1 P I
X 9 9 -100 -300 100 R 40 40 1 1 P I
X 10 10 -100 -400 100 R 40 40 1 1 P I
X 11 11 -100 -500 100 R 40 40 1 1 P I
X 12 12 -100 -600 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF
#
# DEVSET Name: PINHD-2X5
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_PINHD-2X5 JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: PINH2X5
F0 "JP" -250 325 50 H V L B
F1 "PINHD-2X5" -250 -400 50 H V L B
F2 "pinhead-2X05" 0 150 50 H I C C
DRAW
P 2 1 0 0 -250 -300 350 -300 N
P 2 1 0 0 350 -300 350 300 N
P 2 1 0 0 350 300 -250 300 N
P 2 1 0 0 -250 300 -250 -300 N
X 1 1 -100 200 100 R 40 40 1 1 P I
X 2 2 200 200 100 L 40 40 1 1 P I
X 3 3 -100 100 100 R 40 40 1 1 P I
X 4 4 200 100 100 L 40 40 1 1 P I
X 5 5 -100 0 100 R 40 40 1 1 P I
X 6 6 200 0 100 L 40 40 1 1 P I
X 7 7 -100 -100 100 R 40 40 1 1 P I
X 8 8 200 -100 100 L 40 40 1 1 P I
X 9 9 -100 -200 100 R 40 40 1 1 P I
X 10 10 200 -200 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF
# Device count = 200
#
# DEVSET Name: CPOL-EU
# Dev Prefix: C
# Gate count = 1
#
DEF C_CPOL-EU C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" 45 19 50 H V L B
F1 "CPOL-EU" 45 -181 50 H V L B
F2 "rcl-085CS_1AR" 0 150 50 H I C C
DRAW
P 2 1 0 0 -60 -35 60 -35 N
P 2 1 0 0 60 -35 60 0 N
P 2 1 0 0 -60 0 -60 -35 N
P 2 1 0 0 -60 0 60 0 N
S -65 -100 65 -65 1 1 0 F
T 900 -48 81 50 0 1 0 + N 0 L B
X + + 0 100 100 D 40 40 1 1 P 
X - - 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: R-EU_
# Dev Prefix: R
# Gate count = 1
#
DEF R_R-EU_ R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R-EU
F0 "R" -150 59 50 H V L B
F1 "R-EU_" -150 -130 50 H V L B
F2 "rcl-0204V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35 N
P 2 1 0 0 100 35 -100 35 N
P 2 1 0 0 100 -35 100 35 N
P 2 1 0 0 -100 -35 -100 35 N
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 68
#
# DEVSET Name: R-EU_
# Dev Prefix: R
# Gate count = 1
#
DEF R_R-EU_ R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R-EU
F0 "R" -150 59 50 H V L B
F1 "R-EU_" -150 -130 50 H V L B
F2 "resistor-0204V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -35 100 -35 N
P 2 1 0 0 100 35 -100 35 N
P 2 1 0 0 100 -35 100 35 N
P 2 1 0 0 -100 -35 -100 35 N
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 3
#
# DEVSET Name: +3V3
# Dev Prefix: +3V3
# Gate count = 1
#
DEF +3V3_+3V3 +3V3 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: +3V3
F0 "+3V3" 0 0 50 V V L B
F1 "+3V3" -135 -200 50 V V L B
DRAW
P 2 1 0 0 50 -75 0 0 N
P 2 1 0 0 0 0 -50 -75 N
X +3V3 ~ 0 -100 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: +5V
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_+5V P+ 0 1 N N 1 L N
# Gate Name: 1
# Symbol Name: +5V
F0 "P+" 0 0 50 V V L B
F1 "+5V" -135 -200 50 V V L B
DRAW
P 2 1 0 0 50 -75 0 0 N
P 2 1 0 0 0 0 -50 -75 N
X +5V ~ 0 -100 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: GND
# Dev Prefix: GND
# Gate count = 1
#
DEF GND_GND GND 0 1 N N 1 L N
# Gate Name: 1
# Symbol Name: GND
F0 "GND" 0 0 50 H V L B
F1 "GND" -100 -100 50 H V L B
DRAW
P 2 1 0 0 -75 0 75 0 N
X GND ~ 0 100 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF
#End Library
