#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 30 10:12:21 2018
# Process ID: 8680
# Current directory: C:/Users/NILAAN/Desktop/project 004/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6920 C:\Users\NILAAN\Desktop\project 004\CPU\CPU.xpr
# Log file: C:/Users/NILAAN/Desktop/project 004/CPU/vivado.log
# Journal file: C:/Users/NILAAN/Desktop/project 004/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/NILAAN/Desktop/project 004/CPU/CPU.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/NILAAN/Desktop/project 003/CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/SOFTWARE/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 739.422 ; gain = 83.293
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/tmp123.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/tmp123.vhd}}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 893.109 ; gain = 110.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'PC' of component 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'LUT_8_12' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:34' bound to instance 'LUT_8_12_0' of component 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_8_12' (3#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-3491] module 'TSB3_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:35' bound to instance 'CounterTSB' of component 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:178]
INFO: [Synth 8-638] synthesizing module 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TSB3_bit_2_way' (4#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3A' of component 'RCA_3' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:185]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'HA' (5#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (6#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (7#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'InsDecoder' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:34' bound to instance 'InsDec' of component 'InsDecoder' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:192]
INFO: [Synth 8-638] synthesizing module 'InsDecoder' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'InsDecoder' (8#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:34' bound to instance 'ValToWrite' of component 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:204]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_2_way' (9#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_A' of component 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_0' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_1' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'RegBank' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:34' bound to instance 'RegBankA' of component 'RegBank' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:219]
INFO: [Synth 8-638] synthesizing module 'RegBank' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:78]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:90]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (13#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel1' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:234]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_8_way' (14#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel2' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:247]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'AU' of component 'RCA_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:261]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_0' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:52]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA1' (15#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_1' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:69]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_2' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:76]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_3' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (16#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-637] synthesizing blackbox instance 'SegDis' of component 'AU_7_seg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:269]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 1st driver pin 'CPU:/AU/C_out' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 2nd driver pin 'GND' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net CFlag is connected to constant driver, other driver is ignored [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CPU' (17#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
WARNING: [Synth 8-3917] design CPU has port CFlag driven by constant 0
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_in
WARNING: [Synth 8-3331] design RegBank has unconnected port RegSel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 935.758 ; gain = 152.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 935.758 ; gain = 152.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 935.758 ; gain = 152.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1272.738 ; gain = 489.840
73 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1272.738 ; gain = 489.840
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 14:27:59 2018...
