INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
