// Seed: 475551397
module module_0 #(
    parameter id_33 = 32'd97,
    parameter id_34 = 32'd7
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    access,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    module_0,
    id_28,
    id_29,
    id_30
);
  inout wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  defparam id_33.id_34 = id_13 && id_29;
  assign id_4 = 1;
endmodule
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5,
    output uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input wire id_10,
    output supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    output tri1 id_14
    , id_44,
    input supply0 id_15,
    output wand id_16,
    output uwire id_17,
    input wand id_18,
    input tri1 id_19,
    input tri1 id_20,
    input supply0 id_21,
    output uwire id_22,
    input wand id_23,
    output tri1 id_24,
    output tri1 id_25,
    input wor id_26,
    output wor id_27,
    input uwire id_28,
    input tri0 id_29,
    input supply0 id_30,
    output tri1 id_31,
    input supply1 module_1,
    input uwire id_33,
    input uwire id_34,
    input uwire id_35,
    input wire id_36,
    output wire id_37,
    output tri0 id_38,
    input supply0 id_39,
    output wand id_40,
    input wor id_41,
    output tri0 id_42
);
  integer id_45;
  wire id_46;
  assign id_6  = id_39 > id_10;
  assign id_25 = 1 || id_18;
  wire id_47;
  wire id_48;
  genvar id_49;
  module_0(
      id_45,
      id_45,
      id_49,
      id_45,
      id_45,
      id_46,
      id_45,
      id_48,
      id_48,
      id_46,
      id_44,
      id_49,
      id_47,
      id_49,
      id_49,
      id_48,
      id_48,
      id_46,
      id_47,
      id_46,
      id_48,
      id_47,
      id_48,
      id_47,
      id_46,
      id_46,
      id_44,
      id_47,
      id_46,
      id_48,
      id_48,
      id_45
  );
  wire id_50;
  xor (
      id_9,
      id_45,
      id_8,
      id_47,
      id_20,
      id_15,
      id_23,
      id_28,
      id_46,
      id_39,
      id_41,
      id_18,
      id_34,
      id_49,
      id_10,
      id_33,
      id_19,
      id_36,
      id_2,
      id_29,
      id_0,
      id_21,
      id_26,
      id_13,
      id_12,
      id_3,
      id_44,
      id_48,
      id_30,
      id_7
  );
  wire id_51;
endmodule
