{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698051209686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698051209687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 19:53:29 2023 " "Processing started: Mon Oct 23 19:53:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698051209687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051209687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA " "Command: quartus_map --read_settings_files=on --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051209687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698051210032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698051210032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmdiv " "Found entity 1: lpmdiv" {  } { { "lpmdiv.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embeddedstudioa.v 1 1 " "Found 1 design units, including 1 entities, in source file embeddedstudioa.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmbeddedStudioA " "Found entity 1: EmbeddedStudioA" {  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEGMENT_DISPLAY " "Found entity 1: SEGMENT_DISPLAY" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_decimal " "Found entity 1: binary_decimal" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_to_BCD " "Found entity 1: Binary_to_BCD" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218384 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.v(88) " "Verilog HDL information at LCD.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698051218386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 3 3 " "Found 3 design units, including 3 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER " "Found entity 1: BUZZER" {  } { { "BUZZER.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218388 ""} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_12 " "Found entity 2: divide_by_12" {  } { { "BUZZER.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218388 ""} { "Info" "ISGN_ENTITY_NAME" "3 music_ROM " "Found entity 3: music_ROM" {  } { { "BUZZER.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EmbeddedStudioA " "Elaborating entity \"EmbeddedStudioA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698051218437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:I2C " "Elaborating entity \"I2C\" for hierarchy \"I2C:I2C\"" {  } { { "EmbeddedStudioA.v" "I2C" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"LCD:LCD\"" {  } { { "EmbeddedStudioA.v" "LCD" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD.v(77) " "Verilog HDL assignment warning at LCD.v(77): truncated value with size 32 to match size of target (16)" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051218441 "|EmbeddedStudioA|LCD:LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD.v(118) " "Verilog HDL assignment warning at LCD.v(118): truncated value with size 32 to match size of target (2)" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051218441 "|EmbeddedStudioA|LCD:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_to_BCD LCD:LCD\|Binary_to_BCD:Binary_to_BCD " "Elaborating entity \"Binary_to_BCD\" for hierarchy \"LCD:LCD\|Binary_to_BCD:Binary_to_BCD\"" {  } { { "LCD.v" "Binary_to_BCD" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Binary_to_BCD.v(14) " "Verilog HDL assignment warning at Binary_to_BCD.v(14): truncated value with size 32 to match size of target (3)" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051218442 "|EmbeddedStudioA|LCD:LCD|Binary_to_BCD:Binary_to_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_BCD.v(20) " "Verilog HDL assignment warning at Binary_to_BCD.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051218442 "|EmbeddedStudioA|LCD:LCD|Binary_to_BCD:Binary_to_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_BCD.v(22) " "Verilog HDL assignment warning at Binary_to_BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051218442 "|EmbeddedStudioA|LCD:LCD|Binary_to_BCD:Binary_to_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENT_DISPLAY SEGMENT_DISPLAY:SEGMENT_DISPLAY " "Elaborating entity \"SEGMENT_DISPLAY\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\"" {  } { { "EmbeddedStudioA.v" "SEGMENT_DISPLAY" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218443 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display SEGMENT_DISPLAY.v(23) " "Verilog HDL Always Construct warning at SEGMENT_DISPLAY.v(23): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698051218444 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SEGMENT_DISPLAY.v(65) " "Verilog HDL assignment warning at SEGMENT_DISPLAY.v(65): truncated value with size 32 to match size of target (17)" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051218444 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display_data SEGMENT_DISPLAY.v(134) " "Verilog HDL Always Construct warning at SEGMENT_DISPLAY.v(134): variable \"display_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051218444 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display SEGMENT_DISPLAY.v(134) " "Verilog HDL Always Construct warning at SEGMENT_DISPLAY.v(134): variable \"display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051218444 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display SEGMENT_DISPLAY.v(23) " "Inferred latch for \"display\" at SEGMENT_DISPLAY.v(23)" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218444 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_decimal SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal " "Elaborating entity \"binary_decimal\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\"" {  } { { "SEGMENT_DISPLAY.v" "binary_decimal" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218444 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display_data BINARY2DECIMAL.v(60) " "Verilog HDL Always Construct warning at BINARY2DECIMAL.v(60): variable \"display_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051218445 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY|binary_decimal:binary_decimal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select BINARY2DECIMAL.v(61) " "Verilog HDL Always Construct warning at BINARY2DECIMAL.v(61): variable \"select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051218445 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY|binary_decimal:binary_decimal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select BINARY2DECIMAL.v(69) " "Verilog HDL Always Construct warning at BINARY2DECIMAL.v(69): variable \"select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051218445 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY|binary_decimal:binary_decimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpmdiv SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst " "Elaborating entity \"lpmdiv\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\"" {  } { { "BINARY2DECIMAL.v" "lpmdiv_inst" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "LPM_DIVIDE_component" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051218476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051218476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051218476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051218476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051218476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 7 " "Parameter \"lpm_widthn\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051218476 ""}  } { { "lpmdiv.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698051218476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_79u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_79u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_79u " "Found entity 1: lpm_divide_79u" {  } { { "db/lpm_divide_79u.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/lpm_divide_79u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_79u SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated " "Elaborating entity \"lpm_divide_79u\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_ekh SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider " "Elaborating entity \"sign_div_unsign_ekh\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\"" {  } { { "db/lpm_divide_79u.tdf" "divider" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/lpm_divide_79u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f4f " "Found entity 1: alt_u_div_f4f" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_f4f SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider " "Elaborating entity \"alt_u_div_f4f\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\"" {  } { { "db/sign_div_unsign_ekh.tdf" "divider" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/sign_div_unsign_ekh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_0" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051218618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051218618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_1" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER BUZZER:BUZZER " "Elaborating entity \"BUZZER\" for hierarchy \"BUZZER:BUZZER\"" {  } { { "EmbeddedStudioA.v" "BUZZER" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_ROM BUZZER:BUZZER\|music_ROM:get_notes " "Elaborating entity \"music_ROM\" for hierarchy \"BUZZER:BUZZER\|music_ROM:get_notes\"" {  } { { "BUZZER.v" "get_notes" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_12 BUZZER:BUZZER\|divide_by_12:note_and_octave " "Elaborating entity \"divide_by_12\" for hierarchy \"BUZZER:BUZZER\|divide_by_12:note_and_octave\"" {  } { { "BUZZER.v" "note_and_octave" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051218637 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUZZER:BUZZER\|music_ROM:get_notes\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUZZER:BUZZER\|music_ROM:get_notes\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif " "Parameter INIT_FILE set to db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051219025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698051219025 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698051219025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051219074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051219074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698051219074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv71 " "Found entity 1: altsyncram_cv71" {  } { { "db/altsyncram_cv71.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/altsyncram_cv71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051219118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051219118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698051219331 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/I2C.v" 19 -1 0 } } { "I2C.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/I2C.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698051219342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698051219342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dat\[7\] GND " "Pin \"dat\[7\]\" is stuck at GND" {  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698051219618 "|EmbeddedStudioA|dat[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698051219618 "|EmbeddedStudioA|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698051219618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698051219694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698051220176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alici/Documents/EmbeddedStudioA/output_files/EmbeddedStudioA.map.smsg " "Generated suppressed messages file C:/Users/Alici/Documents/EmbeddedStudioA/output_files/EmbeddedStudioA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051220252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698051220351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051220351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698051220416 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698051220416 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698051220416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698051220416 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698051220416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698051220416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698051220437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 19:53:40 2023 " "Processing ended: Mon Oct 23 19:53:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698051220437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698051220437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698051220437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051220437 ""}
