<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='157' type='bool llvm::R600InstrInfo::isVector(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='155'>/// Vector instructions are instructions that must fill all
  /// instruction slots within an instruction group.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='54' u='c' c='_ZNK12_GLOBAL__N_121R600EmitClauseMarkers14OccupiedDwordsERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='72' u='c' c='_ZNK12_GLOBAL__N_121R600EmitClauseMarkers5isALUERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='34' ll='36' type='bool llvm::R600InstrInfo::isVector(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='139' u='c' c='_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='869' u='c' c='_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='241' u='c' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList17isSoloInstructionERKN4llvm12MachineInstrE'/>
