Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: RISC_Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RISC_Processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RISC_Processor"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : RISC_Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\dec_3to8.v" into library work
Parsing module <dec_3to8>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\reg_file.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\IR.v" into library work
Parsing module <IR>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\integer_datapath.v" into library work
Parsing module <integer_datapath>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" into library work
Parsing module <CU>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CPU_EU.v" into library work
Parsing module <CPU_EU>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\RISC_Processor.v" into library work
Parsing module <RISC_Processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RISC_Processor>.

Elaborating module <CPU_EU>.

Elaborating module <integer_datapath>.

Elaborating module <reg_file>.

Elaborating module <dec_3to8>.

Elaborating module <reg16>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\alu.v" Line 37: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\alu.v" Line 52: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <PC>.

Elaborating module <IR>.

Elaborating module <CU>.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 113: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 127: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 129: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 146: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 154: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 160: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 162: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 169: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 175: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 177: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 184: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 189: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 191: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 198: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 203: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 205: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 212: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 217: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 219: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 226: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 231: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 233: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 240: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 245: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 247: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 254: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 259: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 261: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 268: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 273: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 275: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 282: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 287: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 289: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 296: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 301: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 303: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 312: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 315: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 317: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 326: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 329: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 331: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 340: Signal <ps_C> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 343: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 345: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 352: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 357: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 359: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 373: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:295 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 379: case condition never applies
WARNING:HDLCompiler:634 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v" Line 59: Net <state[4]> does not have a driver.
WARNING:HDLCompiler:189 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\RISC_Processor.v" Line 80: Size mismatch in connection of port <S_Adr>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\RISC_Processor.v" Line 80: Assignment to S_Adr ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\RISC_Processor.v" Line 36: Net <w_S_Adr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\RISC_Processor.v" Line 38: Net <w_D_in[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RISC_Processor>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\RISC_Processor.v".
WARNING:Xst:647 - Input <D_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\RISC_Processor.v" line 71: Output port <S_Adr> of the instance <control_unit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <w_S_Adr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <w_D_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <RISC_Processor> synthesized.

Synthesizing Unit <CPU_EU>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CPU_EU.v".
    Found 16-bit adder for signal <w_16_bit_add> created at line 104.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <CPU_EU> synthesized.

Synthesizing Unit <integer_datapath>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\integer_datapath.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <integer_datapath> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\reg_file.v".
    Summary:
	no macro.
Unit <reg_file> synthesized.

Synthesizing Unit <dec_3to8>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\dec_3to8.v".
    Found 16x8-bit Read Only RAM for signal <Y>
    Summary:
	inferred   1 RAM(s).
Unit <dec_3to8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 41
    Found 1-bit tristate buffer for signal <DA<14>> created at line 41
    Found 1-bit tristate buffer for signal <DA<13>> created at line 41
    Found 1-bit tristate buffer for signal <DA<12>> created at line 41
    Found 1-bit tristate buffer for signal <DA<11>> created at line 41
    Found 1-bit tristate buffer for signal <DA<10>> created at line 41
    Found 1-bit tristate buffer for signal <DA<9>> created at line 41
    Found 1-bit tristate buffer for signal <DA<8>> created at line 41
    Found 1-bit tristate buffer for signal <DA<7>> created at line 41
    Found 1-bit tristate buffer for signal <DA<6>> created at line 41
    Found 1-bit tristate buffer for signal <DA<5>> created at line 41
    Found 1-bit tristate buffer for signal <DA<4>> created at line 41
    Found 1-bit tristate buffer for signal <DA<3>> created at line 41
    Found 1-bit tristate buffer for signal <DA<2>> created at line 41
    Found 1-bit tristate buffer for signal <DA<1>> created at line 41
    Found 1-bit tristate buffer for signal <DA<0>> created at line 41
    Found 1-bit tristate buffer for signal <DB<15>> created at line 42
    Found 1-bit tristate buffer for signal <DB<14>> created at line 42
    Found 1-bit tristate buffer for signal <DB<13>> created at line 42
    Found 1-bit tristate buffer for signal <DB<12>> created at line 42
    Found 1-bit tristate buffer for signal <DB<11>> created at line 42
    Found 1-bit tristate buffer for signal <DB<10>> created at line 42
    Found 1-bit tristate buffer for signal <DB<9>> created at line 42
    Found 1-bit tristate buffer for signal <DB<8>> created at line 42
    Found 1-bit tristate buffer for signal <DB<7>> created at line 42
    Found 1-bit tristate buffer for signal <DB<6>> created at line 42
    Found 1-bit tristate buffer for signal <DB<5>> created at line 42
    Found 1-bit tristate buffer for signal <DB<4>> created at line 42
    Found 1-bit tristate buffer for signal <DB<3>> created at line 42
    Found 1-bit tristate buffer for signal <DB<2>> created at line 42
    Found 1-bit tristate buffer for signal <DB<1>> created at line 42
    Found 1-bit tristate buffer for signal <DB<0>> created at line 42
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\alu.v".
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_2_OUT> created at line 37.
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_4_OUT> created at line 39.
    Found 17-bit adder for signal <n0033> created at line 36.
    Found 17-bit adder for signal <n0036> created at line 38.
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_9_OUT> created at line 52.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 33.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <PC>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\PC.v".
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_GND_40_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <IR>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\IR.v".
    Found 16-bit register for signal <Q>.
    Summary:
	no macro.
Unit <IR> synthesized.

Synthesizing Unit <CU>.
    Related source file is "D:\CSULB_Classes\CECS_301\Lab8 RISC Processor\Lab_8\CU.v".
        RESET = 0
        FETCH = 1
        DECODE = 2
        ADD = 3
        SUB = 4
        CMP = 5
        MOV = 6
        INC = 7
        DEC = 8
        SHL = 9
        SHR = 10
        LD = 11
        STO = 12
        LDI = 13
        JE = 14
        JNE = 15
        JC = 16
        JMP = 17
        HALT = 18
        ILLEGAL_OP = 311
WARNING:Xst:647 - Input <IR<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <CU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
# Registers                                            : 9
 16-bit register                                       : 9
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <ir> is unconnected in block <cpu_eu>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <dec_3to8>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(en,In)>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
Unit <dec_3to8> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
# Registers                                            : 144
 Flip-Flops                                            : 144
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_1> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_2> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_3> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_4> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_5> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_6> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_7> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_8> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_9> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_10> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_11> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_12> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_13> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_14> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Q_15> (without init value) has a constant value of 0 in block <PC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <R2/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R2/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R3/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R0/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R1/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R6/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R7/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R4/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_0> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_1> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_2> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_3> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_4> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_5> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_6> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_7> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_8> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_9> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_10> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_11> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_12> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_13> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_14> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R5/Dout_15> (without init value) has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RISC_Processor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RISC_Processor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RISC_Processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 41
#      OBUF                        : 41

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  41  out of    210    19%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.65 secs
 
--> 

Total memory usage is 448524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  225 (   0 filtered)
Number of infos    :    2 (   0 filtered)

