# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../tef1001_R2_type.vhd" \
"../../../../../board_pkg.vhd" \
"../../../../../../app_pkg.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/gn4124_core_pkg.vhd" \
"../../../../../../../../rtl/common/common_pkg.vhd" \
"../../../../../../app.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/aurora_rx_pkg.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/aurora_rx_channel.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/aurora_rx_lane.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/cdr_serdes.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/channel_bonding.vhd" \
"../../../../../../version.vhd" \
"../../../../../../../../rtl/common/ctrl_regs.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/data_alignment.vhd" \
"../../../../../../../../rtl/kintex7/ddr3k7-core/ddr3_ctrl_wb.vhd" \
"../../../../../../../../rtl/kintex7/ddr3k7-core/ddr3_read_core.vhd" \
"../../../../../../../../rtl/kintex7/ddr3k7-core/ddr3_write_core.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_pkg.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_disp.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_bram.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_lut_base.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_lut.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_rtl.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_top.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_wrapper.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/xapp1017/delay_controller_wrap.vhd" \
"../../../../../../../../rtl/trigger-logic/delayer.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/wbexp_core_pkg.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/dma_controller.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/dma_controller_wb_slave.vhd" \
"../../../../../../../../rtl/trigger-logic/edge_detector.vhd" \
"../../../../../../../../rtl/trigger-logic/eudet_tlu.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/fei4_rx_channel.vhd" \
"../../../../../../../../rtl/common/frr_arbiter.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/gearbox32to66.vhd" \
"../../../../../../../../rtl/common/generic_async_fifo_wrapper.vhd" \
"../../../../../../../../rtl/common/handshake.vhd" \
"../../../../../../../../rtl/common/k_dual_bram.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/l2p_arbiter.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/l2p_dma_master.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/l2p_fifo.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/p2l_decoder.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/p2l_dma_master.vhd" \
"../../../../../../../../rtl/common/rr_arbiter.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/xapp1017/serdes_1_to_468_idelay_ddr.vhd" \
"../../../../../../../../rtl/tx-core/serial_port.vhd" \
"../../../../../../../../rtl/common/simple_counter.vhd" \
"../../../../../../../../rtl/common/synchronizer.vhd" \
"../../../../../../../../rtl/tx-core/trigger_unit.vhd" \
"../../../../../../../../rtl/tx-core/tx_channel.vhd" \
"../../../../../../../../rtl/common/wb_addr_decoder.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/wb_rx_bridge.vhd" \
"../../../../../../../../rtl/kintex7/rx-core/wb_rx_core.vhd" \
"../../../../../../../../rtl/common/wb_spi.vhd" \
"../../../../../../../../rtl/trigger-logic/wb_trigger_logic.vhd" \
"../../../../../../../../rtl/tx-core/wb_tx_core.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/wbexp_core.vhd" \
"../../../../../../../../rtl/kintex7/wbexp-core/wbmaster32.vhd" \
"../../../../../../bram_yarr_trenz.vhd" \
"../../../../../../../../rtl/tx-core/encoder.vhd" \
"../../../../../../../../rtl/tx-core/trig_code_gen.vhd" \
"../../../../../../../../rtl/tx-core/trig_shift_reg.vhd" \

# Do not sort compile order
nosort
