SOURCE_CSC=../common/1slip_10nodes.csc

SIXLBR_BIN=cetic_6lbr_rpl_root:cetic_6lbr_rpl_relay
SIXLBR_LIST=6lbr-1 6lbr-2

BRIDGE=br0

include ../common/demo.mak
