$date
	Tue Nov 05 12:11:45 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 1 " dummy $end
$var reg 513 # dumpfile_path [512:0] $end
$var reg 1 $ w $end
$scope module Ej_2 $end
$var wire 1 % Y1 $end
$var wire 1 & Y2 $end
$var wire 1 $ w $end
$var wire 1 ' y2 $end
$var wire 1 ( y1 $end
$var wire 1 ) clk $end
$var reg 1 * z $end
$scope module Clockers $end
$var reg 1 ) clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module FFD1 $end
$var wire 1 % D $end
$var wire 1 ) clk $end
$var reg 1 ( Q $end
$upscope $end
$scope module FFD2 $end
$var wire 1 & D $end
$var wire 1 ) clk $end
$var reg 1 ' Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
1$
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 #
0"
0!
$end
#1
0%
1&
1(
1)
#2
0)
0&
0$
#3
0(
1)
#4
0)
1%
1$
#5
0%
1&
1(
1)
#6
0)
#7
0%
0&
1'
0(
1)
#8
0)
1%
1&
0$
#9
0%
0&
1(
1)
#10
x!
1*
0)
1%
1$
#11
1&
0%
0'
1)
#12
0!
0*
0)
0&
0$
#13
0(
1)
#14
0)
1%
1$
#15
0%
1&
1(
1)
#16
0)
0&
0$
#17
0(
1)
#18
0)
#19
1)
#20
0)
1%
1$
#21
0%
1&
1(
1)
#22
0)
#23
0%
0&
1'
0(
1)
#24
0)
1%
1&
0$
#25
0%
0&
1(
1)
#26
x!
1*
0)
1%
1$
#27
1&
0%
0'
1)
#28
0!
0*
0)
0&
0$
#29
0(
1)
#30
0)
#31
1)
#32
0)
#33
1)
#34
0)
#35
1)
#36
0)
#37
1)
#38
0)
