From fc83639e7d53cacaaae3e438493d11e4377ac16e Mon Sep 17 00:00:00 2001
From: Harini Katakam <harini.katakam@xilinx.com>
Date: Fri, 18 Apr 2014 11:12:39 +0530
Subject: [PATCH 356/793] spi: zynq-qspi: Changes to support dual parallel in
 new driver implementation

This patch implements support for dual parallel on top of the recent changes
to qspi driver which implements transfer->one.
In parallel configuration, all commands are sent to both flash devices but
the data is split into odd and even bits between lower and upper flash.
As a result of this data should be of even length for write/read operations.

For Ex.,
A program operation for 3 bytes will ideally be:
CMD + 3 ADDR BYTES + 3 DATA BYTES
In dual parallel case, this means 8 + 24 + (3*8/2) = 44 clock cycles will be sent.
From the flash perspective, it only received 1 and 1/2 bytes' cycles.
To avoid this error, when odd number of data bytes are asked to be transmitted,
an extra byte is sent to compensate for the nibble flash devices will be expecting.

Checks for bytes_to_receive/transmit < 0 were removed where not required.

Signed-off-by: Harini Katakam <harinik@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/spi/spi-zynq-qspi.c |   95 ++++++++++++++++++++++++++++++++++--------
 1 files changed, 77 insertions(+), 18 deletions(-)

diff --git a/drivers/spi/spi-zynq-qspi.c b/drivers/spi/spi-zynq-qspi.c
index 520f869..d6da950 100644
--- a/drivers/spi/spi-zynq-qspi.c
+++ b/drivers/spi/spi-zynq-qspi.c
@@ -142,6 +142,7 @@ struct zynq_qspi {
 	int bytes_to_transfer;
 	int bytes_to_receive;
 	u32 is_dual;
+	u8 is_instr;
 };
 
 /*
@@ -244,6 +245,8 @@ static void zynq_qspi_copy_read_data(struct zynq_qspi *xqspi, u32 data, u8 size)
 		xqspi->rxbuf += size;
 	}
 	xqspi->bytes_to_receive -= size;
+	if (xqspi->bytes_to_receive < 0)
+		xqspi->bytes_to_receive = 0;
 }
 
 /**
@@ -342,6 +345,7 @@ static void zynq_qspi_chipselect(struct spi_device *qspi, bool is_high)
 		config_reg |= (((~(BIT(qspi->chip_select))) <<
 				 ZYNQ_QSPI_SS_SHIFT) &
 				 ZYNQ_QSPI_CONFIG_SSCTRL_MASK);
+		xqspi->is_instr = 1;
 	}
 
 	zynq_qspi_write(xqspi, ZYNQ_QSPI_CONFIG_OFFSET, config_reg);
@@ -442,6 +446,50 @@ static void zynq_qspi_fill_tx_fifo(struct zynq_qspi *xqspi, u32 size)
 }
 
 /**
+ * zynq_qspi_tx_dual_parallel - Handles odd byte tx for dual parallel
+ *
+ * In dual parallel configuration, when read/write data operations
+ * are performed, odd data bytes have to be converted to even to
+ * avoid a nibble of data to be written going to individual flash devices,
+ * where a byte is expected.
+ * This check is only for data and will not apply for commands.
+ *
+ * @xqspi:	Pointer to the zynq_qspi structure
+ * @data:	Data to be transmitted
+ * @len:	No. of bytes to be transmitted
+ */
+static inline void zynq_qspi_tx_dual_parallel(struct zynq_qspi *xqspi,
+					      u32 data, u32 len)
+{
+	len = len % 2 ? len + 1 : len;
+	if (len == 4)
+		zynq_qspi_write(xqspi, ZYNQ_QSPI_TXD_00_00_OFFSET, data);
+	else
+		zynq_qspi_write(xqspi, ZYNQ_QSPI_TXD_00_01_OFFSET +
+				((len - 1) * 4), data);
+}
+
+/**
+ * zynq_qspi_rx_dual_parallel - Handles odd byte rx for dual parallel
+ *
+ * In dual parallel configuration, when read/write data operations
+ * are performed, odd data bytes have to be converted to even to
+ * avoid a dummy nibble for read going to individual flash devices.
+ * This check is only for data and will not apply for commands or
+ * the dummy cycles transmitted for fast/quad read.
+ *
+ * @xqspi:	Pointer to the zynq_qspi structure
+ * @data:	Data word received
+ * @len:	No. of bytes to be read
+ */
+static inline void zynq_qspi_rx_dual_parallel(struct zynq_qspi *xqspi,
+					      u32 data, u32 len)
+{
+	len = len % 2 ? len + 1 : len;
+	zynq_qspi_copy_read_data(xqspi, data, len);
+}
+
+/**
  * zynq_qspi_irq - Interrupt service routine of the QSPI controller
  * @irq:	IRQ number
  * @dev_id:	Pointer to the xqspi structure
@@ -478,13 +526,7 @@ static irqreturn_t zynq_qspi_irq(int irq, void *dev_id)
 		/* Read out the data from the RX FIFO */
 		while ((rxindex < rxcount) &&
 		       (rxindex < ZYNQ_QSPI_RX_THRESHOLD)) {
-
-			if (xqspi->bytes_to_receive < 4 && !xqspi->is_dual) {
-				data = zynq_qspi_read(xqspi,
-						      ZYNQ_QSPI_RXD_OFFSET);
-				zynq_qspi_copy_read_data(xqspi, data,
-					xqspi->bytes_to_receive);
-			} else {
+			if (xqspi->bytes_to_receive >= 4) {
 				if (xqspi->rxbuf) {
 					(*(u32 *)xqspi->rxbuf) =
 					zynq_qspi_read(xqspi,
@@ -495,6 +537,16 @@ static irqreturn_t zynq_qspi_irq(int irq, void *dev_id)
 							ZYNQ_QSPI_RXD_OFFSET);
 				}
 				xqspi->bytes_to_receive -= 4;
+			} else {
+				data = zynq_qspi_read(xqspi,
+						      ZYNQ_QSPI_RXD_OFFSET);
+				if (!xqspi->is_dual || xqspi->is_instr)
+					zynq_qspi_copy_read_data(xqspi, data,
+						xqspi->bytes_to_receive);
+				else {
+					zynq_qspi_rx_dual_parallel(xqspi, data,
+						xqspi->bytes_to_receive);
+				}
 			}
 			rxindex++;
 		}
@@ -509,13 +561,14 @@ static irqreturn_t zynq_qspi_irq(int irq, void *dev_id)
 				tmp = xqspi->bytes_to_transfer;
 				zynq_qspi_copy_write_data(xqspi, &data,
 					xqspi->bytes_to_transfer);
-				if (xqspi->is_dual)
-					zynq_qspi_write(xqspi,
-						ZYNQ_QSPI_TXD_00_00_OFFSET,
-							data);
-				else
+
+				if (!xqspi->is_dual || xqspi->is_instr)
 					zynq_qspi_write(xqspi,
-						offset[tmp - 1], data);
+							offset[tmp - 1], data);
+				else {
+					zynq_qspi_tx_dual_parallel(xqspi, data,
+								   tmp);
+				}
 			}
 		} else {
 			/*
@@ -527,6 +580,7 @@ static irqreturn_t zynq_qspi_irq(int irq, void *dev_id)
 						ZYNQ_QSPI_IDIS_OFFSET,
 						ZYNQ_QSPI_IXR_ALL_MASK);
 				spi_finalize_current_transfer(master);
+				xqspi->is_instr = 0;
 			}
 		}
 		return IRQ_HANDLED;
@@ -560,12 +614,17 @@ static int zynq_qspi_start_transfer(struct spi_master *master,
 
 	zynq_qspi_setup_transfer(qspi, transfer);
 
-	if (transfer->len < 4) {
-		zynq_qspi_copy_write_data(xqspi, &data, transfer->len);
-		zynq_qspi_write(xqspi, ZYNQ_QSPI_TXD_00_01_OFFSET +
-				((transfer->len - 1) * 4), data);
-	} else {
+	if (transfer->len >= 4) {
 		zynq_qspi_fill_tx_fifo(xqspi, ZYNQ_QSPI_FIFO_DEPTH);
+	} else {
+		zynq_qspi_copy_write_data(xqspi, &data, transfer->len);
+
+		if (!xqspi->is_dual || xqspi->is_instr)
+			zynq_qspi_write(xqspi, ZYNQ_QSPI_TXD_00_01_OFFSET +
+					((transfer->len - 1) * 4), data);
+		else {
+			zynq_qspi_tx_dual_parallel(xqspi, data, transfer->len);
+		}
 	}
 
 	zynq_qspi_write(xqspi, ZYNQ_QSPI_IEN_OFFSET,
-- 
1.7.5.4

