do clarvi_test.do ../example-asm/build/mem.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:01 on Nov 27,2017
# vlog -reportprogress 300 clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 17:31:01 on Nov 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:01 on Nov 27,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 17:31:01 on Nov 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:01 on Nov 27,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 17:31:02 on Nov 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:02 on Nov 27,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 17:31:02 on Nov 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 17:31:02 on Nov 27,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: ecad-VirtualBox  ProcessID: 2534
#           Attempting to use alternate WLF file "./wlftD6LN5o".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftD6LN5o
run
# Debug output: a0 = 0x00000003
# Debug output: a1 = 0x00000000
# Debug output: a0 = 0x0000000d
# Debug output: a1 = 0x00000002
# Debug output: a0 = 0x0012469d
# Debug output: a1 = 0x00000015
# time: 14250, '{op:ECALL, rd:zero, rs1:zero, rs2:zero, rs1_used:0, rs2_used:0, immediate_used:0, immediate:x, funct12:F12_ECALL, memory_write:0, memory_read:0, memory_read_unsigned:0, memory_width:B, enable_wb:0, pc:24} instruction at 00000018, stopping simulator
# ** Note: $stop    : clarvi_debug.sv(44)
#    Time: 14250 ns  Iteration: 1  Instance: /clarvi_sim/clarvi/clarvi
# Break in Module clarvi at clarvi_debug.sv line 44
