{"files":[{"patch":"@@ -2285,0 +2285,10 @@\n+  match(vecD_low);\n+\n+  format %{ %}\n+  interface(REG_INTER);\n+%}\n+\n+operand vecD_low() %{\n+  constraint(ALLOC_IN_RC(dflt_low_reg));\n+  match(VecD);\n+  match(vecD);\n@@ -2293,0 +2303,10 @@\n+  match(vecX_low);\n+\n+  format %{ %}\n+  interface(REG_INTER);\n+%}\n+\n+operand vecX_low() %{\n+  constraint(ALLOC_IN_RC(vectorx_low_reg));\n+  match(VecX);\n+  match(vecX);\n@@ -9897,1 +9917,1 @@\n-instruct vadd2F_reg_vfp(vecD dst, vecD src1, vecD src2) %{\n+instruct vadd2F_reg_vfp(vecD_low dst, vecD_low src1, vecD_low src2) %{\n@@ -9928,1 +9948,1 @@\n-instruct vadd4F_reg_vfp(vecX dst, vecX src1, vecX src2) %{\n+instruct vadd4F_reg_vfp(vecX_low dst, vecX_low src1, vecX_low src2) %{\n@@ -10094,1 +10114,1 @@\n-instruct vsub2F_reg_vfp(vecD dst, vecD src1, vecD src2) %{\n+instruct vsub2F_reg_vfp(vecD_low dst, vecD_low src1, vecD_low src2) %{\n@@ -10131,1 +10151,1 @@\n-instruct vsub4F_reg_vfp(vecX dst, vecX src1, vecX src2) %{\n+instruct vsub4F_reg_vfp(vecX_low dst, vecX_low src1, vecX_low src2) %{\n@@ -10250,1 +10270,1 @@\n-instruct vmul2F_reg_vfp(vecD dst, vecD src1, vecD src2) %{\n+instruct vmul2F_reg_vfp(vecD_low dst, vecD_low src1, vecD_low src2) %{\n@@ -10280,1 +10300,1 @@\n-instruct vmul4F_reg_vfp(vecX dst, vecX src1, vecX src2) %{\n+instruct vmul4F_reg_vfp(vecX_low dst, vecX_low src1, vecX_low src2) %{\n","filename":"src\/hotspot\/cpu\/arm\/arm.ad","additions":26,"deletions":6,"binary":false,"changes":32,"status":"modified"},{"patch":"@@ -326,0 +326,5 @@\n+reg_class vectorx_low_reg(R_S0,R_S1,R_S2,R_S3, R_S4,R_S5,R_S6,R_S7,\n+                      R_S8,R_S9,R_S10,R_S11, \/* skip S14\/S15 *\/\n+                      R_S16,R_S17,R_S18,R_S19, R_S20,R_S21,R_S22,R_S23,\n+                      R_S24,R_S25,R_S26,R_S27, R_S28,R_S29,R_S30,R_S31);\n+\n","filename":"src\/hotspot\/cpu\/arm\/arm_32.ad","additions":5,"deletions":0,"binary":false,"changes":5,"status":"modified"}]}