Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca460ee6808c46c0b80e4a4bdaca58a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex2/ALU/ALU.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in3' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex2/ALU/ALU.srcs/sources_1/new/top.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in2' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex2/ALU/ALU.srcs/sources_1/new/top.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.special
Compiling module xil_defaultlib.comp_eq
Compiling module xil_defaultlib.demux4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
