###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID en4192789rl)
#  Generated on:      Sat Mar 30 17:47:40 2024
#  Design:            mult16
#  Command:           report_timing -late -max_path 100 > mult16.apr_wc100_timing.txt
###############################################################
Path 1: VIOLATED Setup Check with Pin Z_reg_0_0/CLK 
Endpoint:   Z_reg_0_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.524
- Setup                         3.628
+ Phase Shift                 900.000
= Required Time               897.886
- Arrival Time                902.200
= Slack Time                   -4.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |   -1.114 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   17.586 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   35.786 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   64.486 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   75.686 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  101.786 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  112.986 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  140.986 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  151.986 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  177.986 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  189.186 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  203.986 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  216.686 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  232.786 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  245.686 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  262.086 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  274.886 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  291.086 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  303.886 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  319.986 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  331.286 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  343.186 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  363.286 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  383.486 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  396.986 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  407.886 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  415.986 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  426.786 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  434.586 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  445.086 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  468.186 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  489.386 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  502.086 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  518.486 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  530.886 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  543.186 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  553.386 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  561.586 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  579.786 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  599.386 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  611.186 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  629.486 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  649.286 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  661.386 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  671.386 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  689.086 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  703.086 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  714.686 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  722.086 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  739.586 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  752.286 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  764.186 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  783.386 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  794.486 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  817.286 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  825.086 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  840.586 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  853.886 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  866.086 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  879.286 | 
     | U426              | A2 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 18.600 | 902.200 |  897.886 | 
     | Z_reg_0_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 902.200 |  897.886 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin Z_reg_4_0/CLK 
Endpoint:   Z_reg_4_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.424
- Setup                         3.543
+ Phase Shift                 900.000
= Required Time               897.870
- Arrival Time                901.600
= Slack Time                   -3.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |   -0.529 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   18.171 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   36.371 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   65.071 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   76.271 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  102.371 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  113.571 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  141.571 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  152.571 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  178.571 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  189.771 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  204.571 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  217.271 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  233.371 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  246.271 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  262.671 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  275.471 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  291.671 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  304.471 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  320.571 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  331.871 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  343.771 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  363.871 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  384.071 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  397.571 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  408.471 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  416.571 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  427.371 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  435.171 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  445.671 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  468.771 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  489.971 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  502.671 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  519.071 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  531.471 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  543.771 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  553.971 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  562.171 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  580.371 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  599.971 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  611.771 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  630.071 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  649.871 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  661.971 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  671.971 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  689.671 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  703.671 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  715.271 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  722.670 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  740.170 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  752.870 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  764.770 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  783.970 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  795.070 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  817.870 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  825.670 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  841.170 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  854.470 | 
     | U223              | A v -> Y v    | AND2x2_ASAP7_75t_R      | 22.600 | 880.800 |  877.070 | 
     | FE_RC_112_0       | B1 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 20.800 | 901.600 |  897.870 | 
     | Z_reg_4_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 901.600 |  897.870 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin Z_reg_3_0/CLK 
Endpoint:   Z_reg_3_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.624
- Setup                         3.661
+ Phase Shift                 900.000
= Required Time               897.952
- Arrival Time                901.500
= Slack Time                   -3.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |   -0.348 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   18.352 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   36.552 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   65.252 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   76.452 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  102.552 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  113.752 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  141.752 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  152.752 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  178.752 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  189.952 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  204.752 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  217.452 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  233.552 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  246.452 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  262.852 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  275.652 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  291.852 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  304.652 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  320.752 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  332.052 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  343.952 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  364.052 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  384.252 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  397.752 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  408.652 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  416.752 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  427.552 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  435.352 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  445.852 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  468.952 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  490.152 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  502.852 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  519.252 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  531.652 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  543.952 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  554.152 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  562.352 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  580.552 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  600.152 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  611.952 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  630.252 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  650.052 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  662.152 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  672.152 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  689.852 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  703.852 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  715.452 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  722.852 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  740.352 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  753.052 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  764.952 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  784.152 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  795.252 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  818.052 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  825.852 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  841.352 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  854.652 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  866.852 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  880.052 | 
     | U429              | A1 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 17.900 | 901.500 |  897.952 | 
     | Z_reg_3_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 901.500 |  897.952 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin Z_reg_5_0/CLK 
Endpoint:   Z_reg_5_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.324
- Setup                         3.628
+ Phase Shift                 900.000
= Required Time               897.686
- Arrival Time                901.000
= Slack Time                   -3.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |   -0.114 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   18.586 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   36.786 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   65.486 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   76.686 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  102.786 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  113.986 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  141.986 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  152.986 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  178.986 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  190.186 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  204.986 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  217.686 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  233.786 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  246.686 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  263.086 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  275.886 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  292.086 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  304.886 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  320.986 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  332.286 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  344.186 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  364.286 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  384.486 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  397.986 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  408.886 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  416.986 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  427.786 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  435.586 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  446.086 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  469.186 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  490.386 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  503.086 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  519.486 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  531.886 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  544.186 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  554.386 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  562.586 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  580.786 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  600.386 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  612.186 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  630.486 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  650.286 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  662.386 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  672.386 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  690.086 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  704.086 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  715.686 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  723.086 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  740.586 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  753.286 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  765.186 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  784.386 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  795.486 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  818.286 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  826.086 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  841.586 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  854.886 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  867.086 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  880.286 | 
     | U431              | A1 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 17.400 | 901.000 |  897.686 | 
     | Z_reg_5_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 901.000 |  897.686 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin Z_reg_2_0/CLK 
Endpoint:   Z_reg_2_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.624
- Setup                         3.594
+ Phase Shift                 900.000
= Required Time               898.020
- Arrival Time                901.300
= Slack Time                   -3.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |   -0.080 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   18.620 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   36.820 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   65.520 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   76.720 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  102.820 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  114.020 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  142.020 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  153.020 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  179.020 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  190.220 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  205.020 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  217.720 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  233.820 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  246.720 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  263.120 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  275.920 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  292.120 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  304.920 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  321.020 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  332.320 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  344.220 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  364.320 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  384.520 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  398.020 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  408.920 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  417.020 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  427.820 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  435.620 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  446.120 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  469.220 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  490.420 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  503.120 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  519.520 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  531.920 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  544.220 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  554.420 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  562.620 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  580.820 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  600.420 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  612.220 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  630.520 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  650.320 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  662.420 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  672.420 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  690.120 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  704.120 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  715.720 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  723.120 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  740.620 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  753.320 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  765.220 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  784.420 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  795.520 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  818.320 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  826.120 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  841.620 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  854.920 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  867.120 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  880.320 | 
     | U428              | A1 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 17.700 | 901.300 |  898.020 | 
     | Z_reg_2_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 901.300 |  898.020 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin Z_reg_7_0/CLK 
Endpoint:   Z_reg_7_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.124
- Setup                         3.645
+ Phase Shift                 900.000
= Required Time               897.469
- Arrival Time                900.500
= Slack Time                   -3.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    0.169 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   18.869 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   37.069 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   65.769 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   76.969 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  103.069 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  114.269 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  142.269 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  153.269 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  179.269 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  190.469 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  205.269 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  217.969 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  234.069 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  246.969 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  263.369 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  276.169 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  292.369 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  305.169 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  321.269 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  332.569 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  344.469 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  364.569 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  384.769 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  398.269 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  409.169 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  417.269 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  428.069 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  435.869 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  446.369 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  469.469 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  490.669 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  503.369 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  519.769 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  532.169 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  544.469 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  554.669 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  562.869 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  581.069 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  600.669 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  612.469 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  630.769 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  650.569 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  662.669 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  672.669 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  690.369 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  704.369 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  715.969 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  723.369 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  740.869 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  753.569 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  765.469 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  784.669 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  795.769 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  818.569 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  826.369 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  841.869 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  855.169 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  867.369 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  880.569 | 
     | U433              | A1 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 16.900 | 900.500 |  897.469 | 
     | Z_reg_7_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 900.500 |  897.469 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin Z_reg_8_0/CLK 
Endpoint:   Z_reg_8_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.724
- Setup                         3.601
+ Phase Shift                 900.000
= Required Time               897.113
- Arrival Time                900.100
= Slack Time                   -2.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    0.213 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   18.913 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   37.113 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   65.813 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   77.013 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  103.113 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  114.313 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  142.313 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  153.313 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  179.313 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  190.513 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  205.313 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  218.013 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  234.113 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  247.013 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  263.413 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  276.213 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  292.413 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  305.213 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  321.313 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  332.613 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  344.513 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  364.613 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  384.813 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  398.313 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  409.213 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  417.313 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  428.113 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  435.913 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  446.413 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  469.513 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  490.713 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  503.413 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  519.813 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  532.213 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  544.513 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  554.713 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  562.913 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  581.113 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  600.713 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  612.513 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  630.813 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  650.613 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  662.713 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  672.713 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  690.413 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  704.413 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  716.013 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  723.413 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  740.913 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  753.613 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  765.513 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  784.713 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  795.813 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  818.613 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  826.413 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  841.913 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  855.213 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  867.413 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  880.613 | 
     | U434              | A1 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 16.500 | 900.100 |  897.113 | 
     | Z_reg_8_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 900.100 |  897.113 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin Z_reg_6_0/CLK 
Endpoint:   Z_reg_6_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.124
- Setup                         3.560
+ Phase Shift                 900.000
= Required Time               897.554
- Arrival Time                900.500
= Slack Time                   -2.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    0.254 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   18.954 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   37.154 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   65.854 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   77.054 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  103.154 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  114.354 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  142.354 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  153.354 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  179.354 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  190.554 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  205.354 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  218.054 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  234.154 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  247.054 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  263.454 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  276.254 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  292.454 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  305.254 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  321.354 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  332.654 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  344.554 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  364.654 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  384.854 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  398.354 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  409.254 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  417.354 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  428.154 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  435.954 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  446.454 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  469.554 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  490.754 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  503.454 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  519.854 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  532.254 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  544.554 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  554.754 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  562.954 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  581.154 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  600.754 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  612.554 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  630.854 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  650.654 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  662.754 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  672.754 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  690.454 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  704.454 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  716.054 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  723.454 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  740.954 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  753.654 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  765.554 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  784.754 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  795.854 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  818.654 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  826.454 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  841.954 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  855.254 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  867.454 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  880.654 | 
     | U432              | A1 v -> Y ^   | AOI222xp33_ASAP7_75t_R  | 16.900 | 900.500 |  897.554 | 
     | Z_reg_6_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 900.500 |  897.554 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin Z_reg_1_0/CLK 
Endpoint:   Z_reg_1_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          1.524
- Setup                         3.069
+ Phase Shift                 900.000
= Required Time               898.444
- Arrival Time                900.200
= Slack Time                   -1.756
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    1.444 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   20.144 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   38.344 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   67.044 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   78.244 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  104.344 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  115.544 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  143.544 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  154.544 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  180.544 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  191.744 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  206.544 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  219.244 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  235.344 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  248.244 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  264.644 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  277.444 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  293.644 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  306.444 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  322.544 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  333.844 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  345.744 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  365.844 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  386.044 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  399.544 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  410.444 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  418.544 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  429.344 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  437.144 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  447.644 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  470.744 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  491.944 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  504.644 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  521.044 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  533.444 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  545.744 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  555.944 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  564.144 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  582.344 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  601.944 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  613.744 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  632.044 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  651.844 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  663.944 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  673.944 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  691.644 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  705.644 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  717.244 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  724.644 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  742.144 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  754.844 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  766.744 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  785.944 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  797.044 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  819.844 | 
     | U186              | B ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.800 | 829.400 |  827.644 | 
     | FE_RC_93_0        | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 15.500 | 844.900 |  843.144 | 
     | U215              | A ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 13.300 | 858.200 |  856.444 | 
     | U424              | A v -> Y ^    | NAND2xp5_ASAP7_75t_R    | 12.200 | 870.400 |  868.644 | 
     | U274              | A ^ -> Y v    | INVx2_ASAP7_75t_R       | 13.200 | 883.600 |  881.844 | 
     | FE_RC_38_0        | B1 v -> Y ^   | AOI221xp5_ASAP7_75t_R   | 16.600 | 900.200 |  898.444 | 
     | Z_reg_1_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 900.200 |  898.444 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin Z_reg_14_0/CLK 
Endpoint:   Z_reg_14_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time         -0.976
- Setup                         2.999
+ Phase Shift                 900.000
= Required Time               896.014
- Arrival Time                896.600
= Slack Time                   -0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    2.614 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   21.314 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   39.514 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   68.214 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   79.414 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  105.514 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  116.714 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  144.714 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  155.714 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  181.714 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  192.914 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  207.714 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  220.414 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  236.514 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  249.414 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  265.814 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  278.614 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  294.814 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  307.614 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  323.714 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  335.014 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  346.914 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  367.014 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  387.214 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  400.714 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  411.614 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  419.714 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  430.514 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  438.314 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  448.814 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  471.914 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  493.114 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  505.814 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  522.214 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  534.614 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  546.914 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  557.114 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  565.314 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  583.514 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  603.114 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  614.914 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  633.214 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  653.014 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  665.114 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  675.114 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  692.814 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  706.814 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  718.414 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  725.814 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  743.314 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  756.014 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  767.914 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  787.114 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  798.214 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  821.014 | 
     | FE_OCPC15_n397    | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 13.600 | 835.200 |  834.614 | 
     | U261              | B ^ -> Y v    | NAND2xp33_ASAP7_75t_R   |  7.700 | 842.900 |  842.314 | 
     | U456              | A3 v -> Y ^   | OAI311xp33_ASAP7_75t_R  | 18.000 | 860.900 |  860.314 | 
     | U457              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 16.100 | 877.000 |  876.414 | 
     | U468              | A3 v -> Y ^   | AOI311xp33_ASAP7_75t_R  | 19.600 | 896.600 |  896.014 | 
     | Z_reg_14_0        | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 896.600 |  896.014 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin Z_reg_12_0/CLK 
Endpoint:   Z_reg_12_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time         -0.676
- Setup                         1.617
+ Phase Shift                 900.000
= Required Time               897.696
- Arrival Time                897.900
= Slack Time                   -0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    2.997 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   21.697 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   39.897 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   68.597 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   79.797 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  105.896 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  117.096 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  145.096 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  156.096 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  182.096 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  193.296 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  208.096 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  220.796 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  236.896 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  249.796 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  266.197 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  278.996 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  295.197 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  307.996 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  324.096 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  335.396 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  347.296 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  367.396 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  387.596 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  401.096 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  411.997 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  420.097 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  430.897 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  438.697 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  449.197 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  472.297 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  493.497 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  506.197 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  522.597 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  534.997 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  547.297 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  557.497 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  565.697 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  583.897 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  603.497 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  615.297 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  633.596 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  653.396 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  665.496 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  675.496 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  693.196 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  707.196 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  718.796 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  726.196 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  743.696 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  756.396 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  768.296 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  787.496 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  798.596 | 
     | U412              | B1 ^ -> Y v   | OAI22x1_ASAP7_75t_R     | 11.800 | 810.600 |  810.396 | 
     | FE_OCPC19_n369    | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.000 | 820.600 |  820.396 | 
     | FE_RC_34_0        | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.900 | 828.500 |  828.296 | 
     | FE_RC_33_0        | A v -> Y ^    | NAND2x2_ASAP7_75t_R     | 10.600 | 839.100 |  838.896 | 
     | U458              | A2 ^ -> Y v   | OAI211xp5_ASAP7_75t_R   | 11.400 | 850.500 |  850.296 | 
     | U226              | A v -> Y v    | AND2x2_ASAP7_75t_R      | 21.900 | 872.400 |  872.196 | 
     | U461              | B v -> Y v    | AO21x1_ASAP7_75t_R      | 16.400 | 888.800 |  888.596 | 
     | U462              | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    |  9.100 | 897.900 |  897.696 | 
     | Z_reg_12_0        | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 897.900 |  897.696 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Z_reg_15_0/CLK 
Endpoint:   Z_reg_15_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time         -1.476
- Setup                         1.867
+ Phase Shift                 900.000
= Required Time               896.646
- Arrival Time                896.600
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    3.246 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   21.946 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   40.146 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   68.846 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   80.046 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  106.146 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  117.346 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  145.346 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  156.346 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  182.346 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  193.546 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  208.346 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  221.046 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  237.146 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  250.046 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  266.446 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  279.246 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  295.446 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  308.246 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  324.346 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  335.646 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  347.546 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  367.646 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  387.846 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  401.346 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  412.246 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  420.346 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  431.146 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  438.946 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  449.446 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  472.546 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  493.746 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  506.446 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  522.846 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  535.246 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  547.546 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  557.746 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  565.946 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  584.146 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  603.746 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  615.546 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  633.846 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  653.646 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  665.746 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  675.746 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  693.446 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  707.446 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  719.046 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  726.446 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  743.946 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  756.646 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  768.546 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  787.746 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  798.846 | 
     | U405              | B1 ^ -> Y v   | OAI22x1_ASAP7_75t_R     | 12.800 | 811.600 |  811.646 | 
     | U178              | A v -> Y ^    | INVx2_ASAP7_75t_R       |  8.600 | 820.200 |  820.246 | 
     | U180              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  9.600 | 829.800 |  829.846 | 
     | U214              | A2 v -> Y ^   | OAI211xp5_ASAP7_75t_R   | 19.100 | 848.900 |  848.946 | 
     | U182              | A ^ -> Y v    | INVxp67_ASAP7_75t_R     |  8.800 | 857.700 |  857.746 | 
     | U270              | B v -> Y ^    | NOR2xp33_ASAP7_75t_R    | 10.700 | 868.400 |  868.446 | 
     | U472              | A2 ^ -> Y v   | A2O1A1Ixp33_ASAP7_75t_R | 14.900 | 883.300 |  883.346 | 
     | U474              | A2 v -> Y ^   | O2A1O1Ixp5_ASAP7_75t_R  | 13.300 | 896.600 |  896.646 | 
     | Z_reg_15_0        | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 896.600 |  896.646 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Z_reg_11_0/CLK 
Endpoint:   Z_reg_11_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time         -0.176
- Setup                         4.055
+ Phase Shift                 900.000
= Required Time               895.758
- Arrival Time                895.200
= Slack Time                    0.559
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    3.759 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   22.459 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   40.659 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   69.359 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   80.559 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  106.659 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  117.859 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  145.859 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  156.859 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  182.859 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  194.059 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  208.859 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  221.559 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  237.659 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  250.559 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  266.959 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  279.759 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  295.959 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  308.759 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  324.859 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  336.159 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  348.059 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  368.159 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  388.359 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  401.859 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  412.759 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  420.859 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  431.659 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  439.459 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  449.959 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  473.059 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  494.259 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  506.959 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  523.359 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  535.759 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  548.059 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  558.259 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  566.459 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  584.659 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  604.259 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  616.059 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  634.359 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  654.159 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  666.259 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  676.259 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  693.959 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  707.959 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  719.559 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  726.958 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  744.458 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  757.158 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  769.058 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  788.258 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  799.358 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  822.158 | 
     | FE_OCPC15_n397    | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 13.600 | 835.200 |  835.758 | 
     | U261              | B ^ -> Y v    | NAND2xp33_ASAP7_75t_R   |  7.700 | 842.900 |  843.458 | 
     | U456              | A3 v -> Y ^   | OAI311xp33_ASAP7_75t_R  | 18.000 | 860.900 |  861.458 | 
     | U457              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 16.100 | 877.000 |  877.558 | 
     | U237              | A1 v -> Y ^   | AOI221xp5_ASAP7_75t_R   | 18.200 | 895.200 |  895.758 | 
     | Z_reg_11_0        | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 895.200 |  895.758 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Z_reg_10_0/CLK 
Endpoint:   Z_reg_10_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.224
- Setup                         4.082
+ Phase Shift                 900.000
= Required Time               896.132
- Arrival Time                895.400
= Slack Time                    0.732
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    3.932 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   22.632 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   40.832 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   69.532 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   80.732 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  106.832 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  118.032 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  146.032 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  157.032 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  183.032 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  194.232 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  209.032 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  221.732 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  237.832 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  250.732 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  267.132 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  279.932 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  296.132 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  308.932 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  325.032 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  336.332 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  348.232 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  368.332 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  388.532 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  402.032 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  412.932 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  421.032 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  431.832 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  439.632 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  450.132 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  473.232 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  494.432 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  507.132 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  523.532 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  535.932 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  548.232 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  558.432 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  566.632 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  584.832 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  604.432 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  616.232 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  634.532 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  654.332 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  666.432 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  676.432 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  694.132 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  708.132 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  719.732 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  727.132 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  744.632 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  757.332 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  769.232 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  788.432 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  799.532 | 
     | U193              | A1 ^ -> Y ^   | AO22x2_ASAP7_75t_R      | 22.800 | 821.600 |  822.332 | 
     | FE_OCPC15_n397    | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 13.600 | 835.200 |  835.932 | 
     | U261              | B ^ -> Y v    | NAND2xp33_ASAP7_75t_R   |  7.700 | 842.900 |  843.632 | 
     | U456              | A3 v -> Y ^   | OAI311xp33_ASAP7_75t_R  | 18.000 | 860.900 |  861.632 | 
     | U457              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 16.100 | 877.000 |  877.732 | 
     | U236              | A1 v -> Y ^   | AOI221xp5_ASAP7_75t_R   | 18.400 | 895.400 |  896.132 | 
     | Z_reg_10_0        | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 895.400 |  896.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Z_reg_13_0/CLK 
Endpoint:   Z_reg_13_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time         -0.676
- Setup                         1.604
+ Phase Shift                 900.000
= Required Time               897.710
- Arrival Time                896.100
= Slack Time                    1.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    4.810 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   23.510 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   41.710 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   70.410 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   81.610 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  107.710 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  118.910 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  146.910 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  157.910 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  183.910 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  195.110 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  209.910 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  222.610 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  238.710 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  251.610 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  268.010 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  280.810 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  297.010 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  309.810 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  325.910 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  337.210 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  349.110 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  369.210 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  389.410 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  402.910 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  413.810 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  421.910 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  432.710 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  440.510 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  451.010 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  474.110 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  495.310 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  508.010 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  524.410 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  536.810 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  549.110 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  559.310 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  567.510 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  585.710 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  605.310 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  617.110 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  635.410 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  655.210 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  667.310 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  677.310 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  695.010 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  709.010 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  720.610 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  728.010 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  745.510 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  758.210 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  770.110 | 
     | U168_dup          | B v -> Y v    | AND4x2_ASAP7_75t_R      | 19.200 | 787.700 |  789.310 | 
     | FE_OCPC12_n1670   | A v -> Y ^    | INVx4_ASAP7_75t_R       | 11.100 | 798.800 |  800.410 | 
     | U412              | B1 ^ -> Y v   | OAI22x1_ASAP7_75t_R     | 11.800 | 810.600 |  812.210 | 
     | FE_OCPC19_n369    | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.000 | 820.600 |  822.210 | 
     | FE_RC_34_0        | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.900 | 828.500 |  830.110 | 
     | FE_RC_33_0        | A v -> Y ^    | NAND2x2_ASAP7_75t_R     | 10.600 | 839.100 |  840.710 | 
     | U458              | A2 ^ -> Y v   | OAI211xp5_ASAP7_75t_R   | 11.400 | 850.500 |  852.110 | 
     | U226              | A v -> Y v    | AND2x2_ASAP7_75t_R      | 21.900 | 872.400 |  874.010 | 
     | FE_RC_57_0        | A v -> Y ^    | INVxp67_ASAP7_75t_R     |  7.600 | 880.000 |  881.610 | 
     | FE_RC_56_0        | B ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  6.500 | 886.500 |  888.110 | 
     | U465              | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    |  9.600 | 896.100 |  897.710 | 
     | Z_reg_13_0        | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.000 | 896.100 |  897.710 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Z_reg_9_0/CLK 
Endpoint:   Z_reg_9_0/D (^) checked with  leading edge of 'clk'
Beginpoint: a[1]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time         -1.476
- Setup                         2.358
+ Phase Shift                 900.000
= Required Time               896.156
- Arrival Time                892.200
= Slack Time                    3.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     +-------------------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |          Cell           |  Delay | Arrival | Required | 
     |                   |               |                         |        |  Time   |   Time   | 
     |-------------------+---------------+-------------------------+--------+---------+----------| 
     |                   | a[1] v        |                         |        |   3.200 |    7.156 | 
     | mult_120_U4       | A v -> Y v    | AND2x4_ASAP7_75t_R      | 18.700 |  21.900 |   25.856 | 
     | mult_120_U9       | A v -> Y v    | XOR2x1_ASAP7_75t_R      | 18.200 |  40.100 |   44.056 | 
     | mult_120_S2_2_8   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.700 |  68.800 |   72.756 | 
     | mult_120_U79      | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.200 |  80.000 |   83.956 | 
     | mult_120_S2_3_7   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.100 | 106.100 |  110.056 | 
     | mult_120_U111     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 117.300 |  121.256 | 
     | mult_120_S2_4_6   | CI v -> SN v  | FAx1_ASAP7_75t_R        | 28.000 | 145.300 |  149.256 | 
     | mult_120_U143     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.000 | 156.300 |  160.256 | 
     | mult_120_S2_5_5   | CI ^ -> SN ^  | FAx1_ASAP7_75t_R        | 26.000 | 182.300 |  186.256 | 
     | mult_120_U174     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 11.200 | 193.500 |  197.456 | 
     | mult_120_S2_6_4   | CI v -> CON ^ | FAx1_ASAP7_75t_R        | 14.800 | 208.300 |  212.256 | 
     | mult_120_U201     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 221.000 |  224.956 | 
     | mult_120_S2_7_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 237.100 |  241.056 | 
     | mult_120_U230     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.900 | 250.000 |  253.956 | 
     | mult_120_S2_8_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.400 | 266.400 |  270.356 | 
     | mult_120_U259     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 279.200 |  283.156 | 
     | mult_120_S2_9_4   | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.200 | 295.400 |  299.356 | 
     | mult_120_U282     | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.800 | 308.200 |  312.156 | 
     | mult_120_S4_4     | B v -> CON ^  | FAx1_ASAP7_75t_R        | 16.100 | 324.300 |  328.256 | 
     | mult_120_S4_4     | CON ^ -> SN v | FAx1_ASAP7_75t_R        | 11.300 | 335.600 |  339.556 | 
     | mult_120_U303     | A v -> Y ^    | INVx1_ASAP7_75t_R       | 11.900 | 347.500 |  351.456 | 
     | mult_120_U2       | A ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 20.100 | 367.600 |  371.556 | 
     | mult_120_FS_1_U48 | A ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 20.200 | 387.800 |  391.756 | 
     | FE_RC_110_0       | A ^ -> Y v    | NAND4xp75_ASAP7_75t_R   | 13.500 | 401.300 |  405.256 | 
     | mult_120_FS_1_U31 | A v -> Y ^    | INVx2_ASAP7_75t_R       | 10.900 | 412.200 |  416.156 | 
     | mult_120_FS_1_U6  | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  8.100 | 420.300 |  424.256 | 
     | mult_120_FS_1_U5  | B v -> Y ^    | AOI21xp5_ASAP7_75t_R    | 10.800 | 431.100 |  435.056 | 
     | mult_120_FS_1_U60 | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    |  7.800 | 438.900 |  442.856 | 
     | FE_RC_55_0        | B v -> Y ^    | NAND3xp33_ASAP7_75t_R   | 10.500 | 449.400 |  453.356 | 
     | mult_120_FS_1_U39 | B ^ -> Y ^    | XOR2xp5_ASAP7_75t_R     | 23.100 | 472.500 |  476.456 | 
     | FE_OCPC1_N92      | A ^ -> Y ^    | HB1xp67_ASAP7_75t_R     | 21.200 | 493.700 |  497.656 | 
     | U166              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.700 | 506.400 |  510.356 | 
     | FE_RC_5_0         | C v -> Y ^    | NAND3x1_ASAP7_75t_R     | 16.400 | 522.800 |  526.756 | 
     | U289              | C ^ -> Y v    | A2O1A1Ixp33_ASAP7_75t_R | 12.400 | 535.200 |  539.156 | 
     | U291              | B v -> Y ^    | OAI211xp5_ASAP7_75t_R   | 12.300 | 547.500 |  551.456 | 
     | U157              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 10.200 | 557.700 |  561.656 | 
     | U154              | B v -> Y ^    | OAI31xp33_ASAP7_75t_R   |  8.200 | 565.900 |  569.856 | 
     | U153              | A ^ -> Y ^    | BUFx3_ASAP7_75t_R       | 18.200 | 584.100 |  588.056 | 
     | U207              | B ^ -> Y ^    | XNOR2x1_ASAP7_75t_R     | 19.600 | 603.700 |  607.656 | 
     | U245              | A ^ -> Y v    | NAND2xp5_ASAP7_75t_R    | 11.800 | 615.500 |  619.456 | 
     | U152              | A v -> Y v    | BUFx3_ASAP7_75t_R       | 18.300 | 633.800 |  637.756 | 
     | U151              | A1 v -> Y ^   | OAI22xp5_ASAP7_75t_R    | 19.800 | 653.600 |  657.556 | 
     | U321              | A ^ -> Y v    | INVx1_ASAP7_75t_R       | 12.100 | 665.700 |  669.656 | 
     | U194_dup          | A2 v -> Y ^   | OAI21xp5_ASAP7_75t_R    | 10.000 | 675.700 |  679.656 | 
     | U323_dup          | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 17.700 | 693.400 |  697.356 | 
     | FE_RC_113_0       | C ^ -> Y v    | NAND3xp33_ASAP7_75t_R   | 14.000 | 707.400 |  711.356 | 
     | add_157_U46       | A v -> Y ^    | NOR2x1_ASAP7_75t_R      | 11.600 | 719.000 |  722.956 | 
     | add_157_U17       | A ^ -> Y v    | NAND2x1p5_ASAP7_75t_R   |  7.400 | 726.400 |  730.356 | 
     | add_157_U22       | A v -> Y v    | XNOR2x1_ASAP7_75t_R     | 17.500 | 743.900 |  747.856 | 
     | FE_RC_77_0        | A v -> Y ^    | NAND3x1_ASAP7_75t_R     | 12.700 | 756.600 |  760.556 | 
     | U392              | B ^ -> Y v    | NOR2x1_ASAP7_75t_R      | 11.900 | 768.500 |  772.456 | 
     | U168              | B v -> Y v    | AND4x2_ASAP7_75t_R      | 16.700 | 785.200 |  789.156 | 
     | FE_OCPC18_n1670   | A v -> Y v    | BUFx6f_ASAP7_75t_R      | 12.700 | 797.900 |  801.856 | 
     | U193              | B1 v -> Y v   | AO22x2_ASAP7_75t_R      | 26.800 | 824.700 |  828.656 | 
     | U192              | A v -> Y ^    | INVx2_ASAP7_75t_R       |  7.700 | 832.400 |  836.356 | 
     | FE_RC_33_0        | B ^ -> Y v    | NAND2x2_ASAP7_75t_R     |  7.300 | 839.700 |  843.656 | 
     | FE_OCPC78_n402    | A v -> Y v    | HB1xp67_ASAP7_75t_R     | 13.000 | 852.700 |  856.656 | 
     | U190              | A v -> Y ^    | INVxp67_ASAP7_75t_R     |  5.400 | 858.100 |  862.056 | 
     | U218              | B ^ -> Y ^    | OR2x2_ASAP7_75t_R       | 11.600 | 869.700 |  873.656 | 
     | U444              | A2 ^ -> Y v   | OAI211xp5_ASAP7_75t_R   |  8.200 | 877.900 |  881.856 | 
     | U450              | A1 v -> Y ^   | A2O1A1Ixp33_ASAP7_75t_R | 14.200 | 892.100 |  896.056 | 
     | Z_reg_9_0         | D ^           | DFFHQNx1_ASAP7_75t_R    |  0.100 | 892.200 |  896.156 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   z[2]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_2_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 50.824
= Slack Time                  849.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.624
     = Beginpoint Arrival Time       1.624
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_2_0 | CLK ^         |                      |        |   1.624 |  850.690 | 
     | Z_reg_2_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 48.700 |  50.324 |  899.390 | 
     |           | z[2] v        |                      |  0.500 |  50.824 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   z[1]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_1_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 50.724
= Slack Time                  849.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.524
     = Beginpoint Arrival Time       1.524
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_1_0 | CLK ^         |                      |        |   1.523 |  850.690 | 
     | Z_reg_1_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 48.700 |  50.224 |  899.390 | 
     |           | z[1] v        |                      |  0.500 |  50.724 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   z[0]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_0_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 50.524
= Slack Time                  849.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.524
     = Beginpoint Arrival Time       1.524
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_0_0 | CLK ^         |                      |        |   1.524 |  850.890 | 
     | Z_reg_0_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 48.500 |  50.024 |  899.390 | 
     |           | z[0] v        |                      |  0.500 |  50.524 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   z[15]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_15_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 49.324
= Slack Time                  850.566
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -1.476
     = Beginpoint Arrival Time       -1.476
     +---------------------------------------------------------------------------------+ 
     |  Instance  |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |            |               |                      |        |  Time   |   Time   | 
     |------------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_15_0 | CLK ^         |                      |        |  -1.476 |  849.090 | 
     | Z_reg_15_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 50.100 |  48.624 |  899.190 | 
     |            | z[15] v       |                      |  0.700 |  49.324 |  899.890 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   z[3]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_3_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 49.124
= Slack Time                  850.766
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.624
     = Beginpoint Arrival Time       1.624
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_3_0 | CLK ^         |                      |        |   1.624 |  852.390 | 
     | Z_reg_3_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 47.200 |  48.824 |  899.590 | 
     |           | z[3] v        |                      |  0.300 |  49.124 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   z[14]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_14_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 48.724
= Slack Time                  851.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.976
     = Beginpoint Arrival Time       -0.976
     +---------------------------------------------------------------------------------+ 
     |  Instance  |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |            |               |                      |        |  Time   |   Time   | 
     |------------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_14_0 | CLK ^         |                      |        |  -0.977 |  850.190 | 
     | Z_reg_14_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 49.200 |  48.224 |  899.390 | 
     |            | z[14] v       |                      |  0.500 |  48.724 |  899.890 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   z[4]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_4_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 48.024
= Slack Time                  851.866
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.424
     = Beginpoint Arrival Time       1.424
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_4_0 | CLK ^         |                      |        |   1.424 |  853.290 | 
     | Z_reg_4_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 46.400 |  47.824 |  899.690 | 
     |           | z[4] v        |                      |  0.200 |  48.024 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   z[5]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_5_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 47.924
= Slack Time                  851.966
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.324
     = Beginpoint Arrival Time       1.324
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_5_0 | CLK ^         |                      |        |   1.323 |  853.290 | 
     | Z_reg_5_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 46.400 |  47.724 |  899.690 | 
     |           | z[5] v        |                      |  0.200 |  47.924 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   z[6]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_6_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 47.624
= Slack Time                  852.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.124
     = Beginpoint Arrival Time       1.124
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_6_0 | CLK ^         |                      |        |   1.124 |  853.390 | 
     | Z_reg_6_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 46.300 |  47.424 |  899.690 | 
     |           | z[6] v        |                      |  0.200 |  47.624 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_ready_reg/CLK 
Endpoint:   out_ready_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: rst             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time         -5.876
- Setup                         6.254
+ Phase Shift                 900.000
= Required Time               887.860
- Arrival Time                 35.500
= Slack Time                  852.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.000
     = Beginpoint Arrival Time            4.100
     +---------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |         Cell         |  Delay | Arrival | Required | 
     |               |            |                      |        |  Time   |   Time   | 
     |---------------+------------+----------------------+--------+---------+----------| 
     |               | rst ^      |                      |        |   4.100 |  856.460 | 
     | U279          | A ^ -> Y v | INVx1_ASAP7_75t_R    |  8.200 |  12.300 |  864.660 | 
     | U280          | B v -> Y ^ | NAND2xp5_ASAP7_75t_R | 22.700 |  35.000 |  887.360 | 
     | out_ready_reg | D ^        | DFFHQNx1_ASAP7_75t_R |  0.500 |  35.500 |  887.860 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   z[9]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_9_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 47.424
= Slack Time                  852.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -1.476
     = Beginpoint Arrival Time       -1.476
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_9_0 | CLK ^         |                      |        |  -1.477 |  850.990 | 
     | Z_reg_9_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 48.500 |  47.023 |  899.490 | 
     |           | z[9] v        |                      |  0.400 |  47.424 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   z[13]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_13_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 47.424
= Slack Time                  852.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.676
     = Beginpoint Arrival Time       -0.676
     +---------------------------------------------------------------------------------+ 
     |  Instance  |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |            |               |                      |        |  Time   |   Time   | 
     |------------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_13_0 | CLK ^         |                      |        |  -0.677 |  851.790 | 
     | Z_reg_13_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 47.700 |  47.023 |  899.490 | 
     |            | z[13] v       |                      |  0.400 |  47.424 |  899.890 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   z[7]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_7_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 47.224
= Slack Time                  852.667
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.124
     = Beginpoint Arrival Time       1.124
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_7_0 | CLK ^         |                      |        |   1.123 |  853.790 | 
     | Z_reg_7_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 45.900 |  47.023 |  899.690 | 
     |           | z[7] v        |                      |  0.200 |  47.224 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   z[8]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_8_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 46.924
= Slack Time                  852.966
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.724
     = Beginpoint Arrival Time       0.724
     +--------------------------------------------------------------------------------+ 
     |  Instance |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |           |               |                      |        |  Time   |   Time   | 
     |-----------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_8_0 | CLK ^         |                      |        |   0.724 |  853.690 | 
     | Z_reg_8_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 46.000 |  46.724 |  899.690 | 
     |           | z[8] v        |                      |  0.200 |  46.924 |  899.890 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   z[10]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_10_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 46.824
= Slack Time                  853.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.224
     = Beginpoint Arrival Time       0.224
     +---------------------------------------------------------------------------------+ 
     |  Instance  |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |            |               |                      |        |  Time   |   Time   | 
     |------------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_10_0 | CLK ^         |                      |        |   0.224 |  853.290 | 
     | Z_reg_10_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 46.400 |  46.624 |  899.690 | 
     |            | z[10] v       |                      |  0.200 |  46.824 |  899.890 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   z[11]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_11_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 46.724
= Slack Time                  853.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.176
     = Beginpoint Arrival Time       -0.176
     +---------------------------------------------------------------------------------+ 
     |  Instance  |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |            |               |                      |        |  Time   |   Time   | 
     |------------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_11_0 | CLK ^         |                      |        |  -0.177 |  852.990 | 
     | Z_reg_11_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 46.700 |  46.523 |  899.690 | 
     |            | z[11] v       |                      |  0.200 |  46.724 |  899.890 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   z[12]         (v) checked with  leading edge of 'clk'
Beginpoint: Z_reg_12_0/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 46.424
= Slack Time                  853.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.676
     = Beginpoint Arrival Time       -0.676
     +---------------------------------------------------------------------------------+ 
     |  Instance  |      Arc      |         Cell         |  Delay | Arrival | Required | 
     |            |               |                      |        |  Time   |   Time   | 
     |------------+---------------+----------------------+--------+---------+----------| 
     | Z_reg_12_0 | CLK ^         |                      |        |  -0.676 |  852.790 | 
     | Z_reg_12_0 | CLK ^ -> QN v | DFFHQNx1_ASAP7_75t_R | 46.800 |  46.124 |  899.590 | 
     |            | z[12] v       |                      |  0.300 |  46.424 |  899.890 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   output_ready     (v) checked with  leading edge of 'clk'
Beginpoint: out_ready_reg/QN (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_setup_view
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                 900.000
= Required Time               899.890
- Arrival Time                 40.324
= Slack Time                  859.566
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -5.876
     = Beginpoint Arrival Time       -5.876
     +-------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |         Cell         |  Delay | Arrival | Required | 
     |               |                |                      |        |  Time   |   Time   | 
     |---------------+----------------+----------------------+--------+---------+----------| 
     | out_ready_reg | CLK ^          |                      |        |  -5.876 |  853.690 | 
     | out_ready_reg | CLK ^ -> QN v  | DFFHQNx1_ASAP7_75t_R | 45.600 |  39.724 |  899.290 | 
     |               | output_ready v |                      |  0.600 |  40.324 |  899.890 | 
     +-------------------------------------------------------------------------------------+ 

