Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Shift_Registers.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Shift_Registers.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Shift_Registers"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Shift_Registers
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Projects_SisDigAva\P20a_Clocked_Shifter_Using_Shift_Functions\Shift_Registers.vhd" into library work
Parsing entity <Shift_Registers>.
Parsing architecture <Behavioral> of entity <shift_registers>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Shift_Registers> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Shift_Registers>.
    Related source file is "D:\Projects_SisDigAva\P20a_Clocked_Shifter_Using_Shift_Functions\Shift_Registers.vhd".
WARNING:Xst:647 - Input <Sin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Clk1Hz_En>.
    Found 27-bit register for signal <FreqCounter>.
    Found 8-bit register for signal <LEDs>.
    Found 27-bit adder for signal <FreqCounter[26]_GND_6_o_add_1_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Shift_Registers> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 27-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 27-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Shift_Registers>.
The following registers are absorbed into counter <FreqCounter>: 1 register on signal <FreqCounter>.
Unit <Shift_Registers> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    Shift_0 in unit <Shift_Registers>


Optimizing unit <Shift_Registers> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Shift_Registers, actual ratio is 0.
WARNING:Xst:1426 - The value init of the FF/Latch Shift_0_LD hinder the constant cleaning in the block Shift_Registers.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Shift_Registers.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 117
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 26
#      LUT2                        : 28
#      LUT3                        : 1
#      LUT6                        : 6
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 37
#      FDC                         : 28
#      FDCE                        : 7
#      FDPE                        : 1
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  18224     0%  
 Number of Slice LUTs:                   62  out of   9112     0%  
    Number used as Logic:                62  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      33  out of     70    47%  
   Number with an unused LUT:             8  out of     70    11%  
   Number of fully used LUT-FF pairs:    29  out of     70    41%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk100MHz                          | BUFGP                  | 36    |
Rst                                | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.987ns (Maximum Frequency: 250.790MHz)
   Minimum input arrival time before clock: 3.000ns
   Maximum output required time after clock: 4.698ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk100MHz'
  Clock period: 3.987ns (frequency: 250.790MHz)
  Total number of paths / destination ports: 1149 / 43
-------------------------------------------------------------------------
Delay:               3.987ns (Levels of Logic = 3)
  Source:            FreqCounter_24 (FF)
  Destination:       FreqCounter_0 (FF)
  Source Clock:      Clk100MHz rising
  Destination Clock: Clk100MHz rising

  Data Path: FreqCounter_24 to FreqCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  FreqCounter_24 (FreqCounter_24)
     LUT6:I0->O            2   0.203   0.864  PWR_6_o_FreqCounter[26]_equal_1_o<26>7_SW0 (N3)
     LUT6:I2->O           15   0.203   0.982  PWR_6_o_FreqCounter[26]_equal_1_o<26>7 (PWR_6_o_FreqCounter[26]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  Mcount_FreqCounter_eqn_01 (Mcount_FreqCounter_eqn_0)
     FDC:D                     0.102          FreqCounter_0
    ----------------------------------------
    Total                      3.987ns (1.160ns logic, 2.827ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk100MHz'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              3.000ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Clk1Hz_En (FF)
  Destination Clock: Clk100MHz rising

  Data Path: Rst to Clk1Hz_En
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.348  Rst_IBUF (Rst_IBUF)
     FDC:CLR                   0.430          Clk1Hz_En
    ----------------------------------------
    Total                      3.000ns (1.652ns logic, 1.348ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk100MHz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            Shift_0_P_0 (FF)
  Destination:       LEDs<0> (PAD)
  Source Clock:      Clk100MHz rising

  Data Path: Shift_0_P_0 to LEDs<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.447   0.684  Shift_0_P_0 (Shift_0_P_0)
     LUT3:I1->O            2   0.203   0.616  Shift_01 (Shift_0)
     OBUF:I->O                 2.571          LEDs_0_OBUF (LEDs<0>)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Rst'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            Shift_0_LD (LATCH)
  Destination:       LEDs<0> (PAD)
  Source Clock:      Rst falling

  Data Path: Shift_0_LD to LEDs<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.808  Shift_0_LD (Shift_0_LD)
     LUT3:I0->O            2   0.205   0.616  Shift_01 (Shift_0)
     OBUF:I->O                 2.571          LEDs_0_OBUF (LEDs<0>)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    3.987|         |         |         |
Rst            |         |    1.613|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.55 secs
 
--> 

Total memory usage is 214868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

