# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" \
"../../../../lab_2_graded.srcs/sources_1/new/five_bit_adder.v" \
"../../../../lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" \
"../../../../lab_2_graded.srcs/sources_1/new/three_bit_adder.v" \
"../../../../lab_2_graded.srcs/sim_1/new/test_subtractor.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
