<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 139 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html" target="file-frame">third_party/tests/utd-sv/ifdef-1.v</a>
defines: 
time_elapsed: 0.364s
ram usage: 29048 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpru6v0wf5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html" target="file-frame">third_party/tests/utd-sv/ifdef-1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-2" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:2</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-2" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:2</a>: Compile module &#34;work@test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-2" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:2</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-2" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:2</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpru6v0wf5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpru6v0wf5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpru6v0wf5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html" target="file-frame">third_party/tests/utd-sv/ifdef-1.v</a>, line:2, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:11
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:11
         |vpiConstType:6
         |vpiDecompile:&#34;wow is defined&#34;
         |vpiSize:16
         |STRING:&#34;wow is defined&#34;
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:13
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:13
         |vpiConstType:6
         |vpiDecompile:&#34;nest_one is defined&#34;
         |vpiSize:21
         |STRING:&#34;nest_one is defined&#34;
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:15
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:15
         |vpiConstType:6
         |vpiDecompile:&#34;nest_two is defined&#34;
         |vpiSize:21
         |STRING:&#34;nest_two is defined&#34;
   |vpiPort:
   \_port: (out), line:2
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:2
         |vpiName:out
         |vpiFullName:work@test.out
   |vpiNet:
   \_logic_net: (out), line:2
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html" target="file-frame">third_party/tests/utd-sv/ifdef-1.v</a>, line:2
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiPort:
   \_port: (out), line:2, parent:work@test
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:2, parent:work@test
         |vpiName:out
         |vpiFullName:work@test.out
   |vpiNet:
   \_logic_net: (out), line:2, parent:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \out of type 44
Object: \out of type 36
Object: \work_test of type 32
Object: \out of type 44
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object: \out of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19c1c40] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-2" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:2</a>.0-2.0&gt; [0x19c3980] str=&#39;\out&#39; output reg port=1
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19b6320]
        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-11" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:11</a>.0-11.0&gt; [0x19b6850] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-11" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:11</a>.0-11.0&gt; [0x19ca170] str=&#39;&#34;wow is defined&#34;&#39; bits=&#39;00100010011101110110111101110111001000000110100101110011001000000110010001100101011001100110100101101110011001010110010000100010&#39;(128) range=[127:0] int=1852138530
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19c3eb0]
        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-13" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:13</a>.0-13.0&gt; [0x19ca350] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-13" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:13</a>.0-13.0&gt; [0x19ca710] str=&#39;&#34;nest_one is defined&#34;&#39; bits=&#39;001000100110111001100101011100110111010001011111011011110110111001100101001000000110100101110011001000000110010001100101011001100110100101101110011001010110010000100010&#39;(168) range=[167:0] int=1852138530
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19ca490]
        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-15" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:15</a>.0-15.0&gt; [0x19ca8e0] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-15" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:15</a>.0-15.0&gt; [0x19cabd0] str=&#39;&#34;nest_two is defined&#34;&#39; bits=&#39;001000100110111001100101011100110111010001011111011101000111011101101111001000000110100101110011001000000110010001100101011001100110100101101110011001010110010000100010&#39;(168) range=[167:0] int=1852138530
--- END OF AST DUMP ---
&#34;wow is defined&#34;
&#34;nest_one is defined&#34;
&#34;nest_two is defined&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19c1c40] str=&#39;\work_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-2" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:2</a>.0-2.0&gt; [0x19c3980] str=&#39;\out&#39; output reg basic_prep port=1 range=[0:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19b6320] basic_prep
        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-11" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:11</a>.0-11.0&gt; [0x19b6850] basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19c3eb0] basic_prep
        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-13" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:13</a>.0-13.0&gt; [0x19ca350] basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19ca490] basic_prep
        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/ifdef-1.v.html#l-15" target="file-frame">third_party/tests/utd-sv/ifdef-1.v:15</a>.0-15.0&gt; [0x19ca8e0] basic_prep
Segmentation fault

</pre>
</body>