Timing Analyzer report for decoder_7_SEG
Wed Apr 25 13:10:12 2018
Version 4.2 Build 157 12/07/2004 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 20.623 ns   ; D    ; sa ;            ;          ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EPXA4F672C3        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Clock Analysis Only                                   ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 20.623 ns       ; D    ; sa ;
; N/A   ; None              ; 20.286 ns       ; D    ; sg ;
; N/A   ; None              ; 19.911 ns       ; D    ; sd ;
; N/A   ; None              ; 19.663 ns       ; A    ; sa ;
; N/A   ; None              ; 19.552 ns       ; A    ; sb ;
; N/A   ; None              ; 19.477 ns       ; A    ; sc ;
; N/A   ; None              ; 19.332 ns       ; A    ; sg ;
; N/A   ; None              ; 18.984 ns       ; B    ; sa ;
; N/A   ; None              ; 18.958 ns       ; A    ; se ;
; N/A   ; None              ; 18.958 ns       ; A    ; sd ;
; N/A   ; None              ; 18.872 ns       ; B    ; sb ;
; N/A   ; None              ; 18.797 ns       ; B    ; sc ;
; N/A   ; None              ; 18.656 ns       ; C    ; sa ;
; N/A   ; None              ; 18.652 ns       ; B    ; sg ;
; N/A   ; None              ; 18.544 ns       ; C    ; sb ;
; N/A   ; None              ; 18.469 ns       ; C    ; sc ;
; N/A   ; None              ; 18.386 ns       ; D    ; sf ;
; N/A   ; None              ; 18.325 ns       ; C    ; sg ;
; N/A   ; None              ; 18.278 ns       ; B    ; se ;
; N/A   ; None              ; 18.278 ns       ; B    ; sd ;
; N/A   ; None              ; 17.951 ns       ; C    ; sd ;
; N/A   ; None              ; 17.950 ns       ; C    ; se ;
; N/A   ; None              ; 17.428 ns       ; A    ; sf ;
; N/A   ; None              ; 16.749 ns       ; B    ; sf ;
; N/A   ; None              ; 16.421 ns       ; C    ; sf ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 157 12/07/2004 SJ Full Version
    Info: Processing started: Wed Apr 25 13:10:12 2018
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off decoder_7_SEG -c decoder_7_SEG
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "D" to destination pin "sa" is 20.623 ns
    Info: 1: + IC(0.000 ns) + CELL(2.295 ns) = 2.295 ns; Loc. = PIN_T25; Fanout = 4; PIN Node = 'D'
    Info: 2: + IC(11.101 ns) + CELL(1.207 ns) = 14.603 ns; Loc. = LC5_5_N1; Fanout = 1; COMB Node = 'sa~21'
    Info: 3: + IC(3.309 ns) + CELL(2.711 ns) = 20.623 ns; Loc. = PIN_Y3; Fanout = 0; PIN Node = 'sa'
    Info: Total cell delay = 6.213 ns ( 30.13 % )
    Info: Total interconnect delay = 14.410 ns ( 69.87 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed Apr 25 13:10:12 2018
    Info: Elapsed time: 00:00:01


