// Seed: 431340959
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output wire  id_2
);
  wire id_4;
  ;
  logic id_5;
  assign id_0 = -1 == 1 ? 1 : 1 ? -1 : 1 + -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd92
) (
    output tri0 id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    output wor id_4,
    input wire id_5,
    output supply0 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    input wor _id_13,
    output uwire id_14
);
  parameter id_16 = 1 & 1 < 1;
  wire id_17;
  ;
  logic [1 : id_13] id_18;
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  wire id_27;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_4
  );
endmodule
