read_verilog ../top.v
synth_ice40
opt_lut -limit 0
