
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/B-FILES/TEST-06_AXI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramFile/vivado18/Vivado/2018.3/data/ip'.
Command: synth_design -top TOP -part xcku060-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku060'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10556 
WARNING: [Synth 8-2507] parameter declaration becomes local in AXI_FULL_M_module with formal parameter declaration list [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 480.758 ; gain = 107.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:1]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_FULL_M_module' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:1]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter P_ST_IDLE bound to: 0 - type: integer 
	Parameter P_ST_WRITE_START bound to: 1 - type: integer 
	Parameter P_ST_WRITE_TRANS bound to: 2 - type: integer 
	Parameter P_ST_WRITE_END bound to: 3 - type: integer 
	Parameter P_ST_READ_START bound to: 4 - type: integer 
	Parameter P_ST_READ_TRANS bound to: 5 - type: integer 
	Parameter P_ST_READ_END bound to: 6 - type: integer 
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:69]
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:69]
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:69]
WARNING: [Synth 8-6104] Input port 'number' has an internal driver [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:69]
WARNING: [Synth 8-6014] Unused sequential element r_m_axi_wlast_reg was removed.  [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:184]
WARNING: [Synth 8-6014] Unused sequential element r_burst_cnt_reg was removed.  [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:194]
WARNING: [Synth 8-6014] Unused sequential element r_axi_read_data_reg was removed.  [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:226]
INFO: [Synth 8-4471] merging register 'r_m_axi_araddr_reg[31:0]' into 'r_m_axi_awaddr_reg[31:0]' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:132]
WARNING: [Synth 8-6014] Unused sequential element r_m_axi_araddr_reg was removed.  [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:132]
INFO: [Synth 8-6155] done synthesizing module 'AXI_FULL_M_module' (1#1) [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.runs/synth_1/.Xil/Vivado-11092-DESKTOP-FPMVU9A/realtime/axi_full_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_full_0' (2#1) [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.runs/synth_1/.Xil/Vivado-11092-DESKTOP-FPMVU9A/realtime/axi_full_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 's00_axi_awaddr' does not match port width (6) of module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [Synth 8-689] width (2) of port connection 's00_axi_awuser' does not match port width (1) of module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [Synth 8-689] width (2) of port connection 's00_axi_wuser' does not match port width (1) of module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [Synth 8-689] width (2) of port connection 's00_axi_buser' does not match port width (1) of module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [Synth 8-689] width (32) of port connection 's00_axi_araddr' does not match port width (6) of module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [Synth 8-689] width (2) of port connection 's00_axi_aruser' does not match port width (1) of module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [Synth 8-689] width (2) of port connection 's00_axi_ruser' does not match port width (1) of module 'axi_full_0' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
WARNING: [Synth 8-350] instance 'axi_full_0_U0' of module 'axi_full_0' requires 93 connections, but only 91 given [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:134]
WARNING: [Synth 8-3848] Net o_led in module/entity TOP does not have driver. [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:1]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_BUSER[-1]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design AXI_FULL_M_module has unconnected port M_AXI_RVALID
WARNING: [Synth 8-3331] design TOP has unconnected port o_led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 513.941 ; gain = 140.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 513.941 ; gain = 140.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 513.941 ; gain = 140.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/axi_full_0/design_1_axi_full_0_0_in_context.xdc] for cell 'axi_full_0_U0'
Finished Parsing XDC File [f:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/axi_full_0/design_1_axi_full_0_0_in_context.xdc] for cell 'axi_full_0_U0'
Parsing XDC File [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1109.164 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1109.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.164 ; gain = 736.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku060-ffva1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.164 ; gain = 736.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for axi_full_0_U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.164 ; gain = 736.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_write_reg' in module 'AXI_FULL_M_module'
INFO: [Synth 8-5546] ROM "r_read_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_st_next_read0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_write_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r_st_next_write0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_st_next_write0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_st_next_write0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_IDLE |                               00 |                         00000000
        P_ST_WRITE_START |                               01 |                         00000001
        P_ST_WRITE_TRANS |                               10 |                         00000010
          P_ST_WRITE_END |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_write_reg' using encoding 'sequential' in module 'AXI_FULL_M_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.164 ; gain = 736.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_FULL_M_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2760 (col length:120)
BRAMs: 2160 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "AXI_FULL_M_module_U0/r_read_start" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design TOP has unconnected port o_led
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.164 ; gain = 736.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1312.336 ; gain = 939.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1312.410 ; gain = 939.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_awready
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_wready
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_bid[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_bresp[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_bresp[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_buser[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_bvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_arready
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rid[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rdata[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rresp[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rresp[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rlast
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_ruser[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_rvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_aclk
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_aresetn
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin m00_axi_init_axi_txn
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_awregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_awregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_awregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_awregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_arregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_arregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_arregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_full_0_U0 has unconnected pin s00_axi_arregion[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |axi_full_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |axi_full_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY8     |     4|
|4     |LUT1       |     2|
|5     |LUT2       |     2|
|6     |LUT3       |     3|
|7     |LUT4       |     3|
|8     |LUT5       |     4|
|9     |LUT6       |     2|
|10    |FDRE       |    42|
|11    |FDSE       |     1|
|12    |IBUF       |     2|
|13    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  |   276|
|2     |  AXI_FULL_M_module_U0 |AXI_FULL_M_module |    62|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 57 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.039 ; gain = 363.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.039 ; gain = 959.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1358.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 64 Warnings, 57 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1358.121 ; gain = 985.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1358.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 14 21:19:01 2023...
