// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        width_val,
        pix_5,
        pix,
        conv2_i_i_i266,
        conv2_i_i_i248_cast_cast,
        conv2_i_i_i_cast_cast,
        conv2_i_i10_i264_cast_cast_cast_cast,
        conv2_i_i10_i246,
        conv2_i_i10_i241,
        rampStart_1,
        ZplateHorContStart_val,
        patternId_val,
        cmp2_i236,
        zext_ln1084,
        y,
        colorFormat_val,
        barWidth_cast,
        barWidth,
        ZplateHorContDelta_val,
        ZplateVerContStart_val,
        cmp12_i,
        ZplateVerContDelta_val,
        sub_i_i_i,
        barWidthMinSamples,
        cmp11_i,
        cmp_i370,
        sub35_i,
        empty_36,
        icmp,
        empty,
        colorSel,
        dpDynamicRange_val,
        dpYUVCoef_val,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i,
        hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i,
        hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i,
        hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld,
        p_0_2_0_0_0217_out_i,
        p_0_2_0_0_0217_out_o,
        p_0_2_0_0_0217_out_o_ap_vld,
        p_0_1_0_0_0215_out_i,
        p_0_1_0_0_0215_out_o,
        p_0_1_0_0_0215_out_o_ap_vld,
        p_0_0_0_0_0213_out_i,
        p_0_0_0_0_0213_out_o,
        p_0_0_0_0_0213_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_4_0,
        hBarSel_4_0_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3_0,
        hBarSel_3_0_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_5_0,
        hBarSel_5_0_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [35:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] width_val;
input  [11:0] pix_5;
input  [11:0] pix;
input  [11:0] conv2_i_i_i266;
input  [8:0] conv2_i_i_i248_cast_cast;
input  [4:0] conv2_i_i_i_cast_cast;
input  [6:0] conv2_i_i10_i264_cast_cast_cast_cast;
input  [11:0] conv2_i_i10_i246;
input  [11:0] conv2_i_i10_i241;
input  [11:0] rampStart_1;
input  [15:0] ZplateHorContStart_val;
input  [7:0] patternId_val;
input  [0:0] cmp2_i236;
input  [11:0] zext_ln1084;
input  [15:0] y;
input  [7:0] colorFormat_val;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] ZplateHorContDelta_val;
input  [15:0] ZplateVerContStart_val;
input  [0:0] cmp12_i;
input  [15:0] ZplateVerContDelta_val;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] cmp11_i;
input  [0:0] cmp_i370;
input  [16:0] sub35_i;
input  [11:0] empty_36;
input  [0:0] icmp;
input  [0:0] empty;
input  [1:0] colorSel;
input  [7:0] dpDynamicRange_val;
input  [7:0] dpYUVCoef_val;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_0_loc_1_out_i;
output  [7:0] hBarSel_4_0_loc_1_out_o;
output   hBarSel_4_0_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_0_loc_1_out_i;
output  [7:0] hBarSel_3_0_loc_1_out_o;
output   hBarSel_3_0_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_0_loc_1_out_i;
output  [7:0] hBarSel_5_0_loc_1_out_o;
output   hBarSel_5_0_loc_1_out_o_ap_vld;
input  [11:0] p_0_2_0_0_0217_out_i;
output  [11:0] p_0_2_0_0_0217_out_o;
output   p_0_2_0_0_0217_out_o_ap_vld;
input  [11:0] p_0_1_0_0_0215_out_i;
output  [11:0] p_0_1_0_0_0215_out_o;
output   p_0_1_0_0_0215_out_o_ap_vld;
input  [11:0] p_0_0_0_0_0213_out_i;
output  [11:0] p_0_0_0_0_0213_out_o;
output   p_0_0_0_0_0213_out_o_ap_vld;
output  [11:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_4_0;
output   hBarSel_4_0_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3_0;
output   hBarSel_3_0_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_5_0;
output   hBarSel_5_0_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_0_loc_1_out_o;
reg hBarSel_4_0_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_0_loc_1_out_o;
reg hBarSel_3_0_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_0_loc_1_out_o;
reg hBarSel_5_0_loc_1_out_o_ap_vld;
reg[11:0] p_0_2_0_0_0217_out_o;
reg p_0_2_0_0_0217_out_o_ap_vld;
reg[11:0] p_0_1_0_0_0215_out_o;
reg p_0_1_0_0_0215_out_o_ap_vld;
reg[11:0] p_0_0_0_0_0213_out_o;
reg p_0_0_0_0_0213_out_o_ap_vld;
reg[11:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_4_0;
reg hBarSel_4_0_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3_0;
reg hBarSel_3_0_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_5_0;
reg hBarSel_5_0_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln565_fu_1593_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [11:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [11:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [11:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [11:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [11:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [11:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [11:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [11:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_0;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_0;
reg   [9:0] yCount;
reg   [9:0] xCount_4_0;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [11:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [11:0] blkYuv_1_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_3_0;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_5_0;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [9:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [9:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [9:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [11:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [11:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [11:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [11:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [11:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [11:0] DPtpgBarSelYuv_709_u_q0;
wire    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
wire   [1:0] grp_fu_1513_p3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln565_reg_4944;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter16_reg;
wire   [7:0] patternId_val_read_reg_4863;
wire   [7:0] colorFormat_val_read_reg_4838;
reg   [0:0] or_ln1494_reg_5074;
reg   [0:0] or_ln1494_reg_5074_pp0_iter16_reg;
reg    ap_predicate_pred568_state19;
reg    ap_predicate_pred573_state19;
reg    ap_predicate_pred582_state19;
reg    ap_predicate_pred591_state19;
reg    ap_predicate_pred600_state19;
reg    ap_predicate_pred609_state19;
reg    ap_predicate_pred618_state19;
wire   [7:0] colorFormat_val_read_read_fu_614_p2;
wire   [0:0] cmp2_i236_read_reg_4845;
wire   [7:0] patternId_val_read_read_fu_638_p2;
wire   [11:0] barWidth_cast_cast_fu_1541_p1;
reg   [11:0] barWidth_cast_cast_reg_4916;
wire   [15:0] zext_ln1084_cast_fu_1545_p1;
reg   [15:0] zext_ln1084_cast_reg_4921;
wire   [11:0] conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1553_p1;
reg   [11:0] conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4926;
wire  signed [11:0] conv2_i_i_i_cast_cast_cast_fu_1557_p1;
reg  signed [11:0] conv2_i_i_i_cast_cast_cast_reg_4932;
wire   [11:0] conv2_i_i_i248_cast_cast_cast_fu_1561_p1;
reg   [11:0] conv2_i_i_i248_cast_cast_cast_reg_4938;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter1_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter2_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter3_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter4_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter5_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter6_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter7_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter8_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter9_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter10_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter11_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter12_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter13_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter14_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter15_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter17_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter18_reg;
reg   [0:0] icmp_ln565_reg_4944_pp0_iter19_reg;
wire   [0:0] trunc_ln565_2_fu_1605_p1;
reg   [0:0] trunc_ln565_2_reg_4948;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter1_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter2_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter3_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter4_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter5_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter6_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter7_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter8_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter9_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter10_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter11_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter12_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter13_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter14_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter15_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter16_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter17_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter18_reg;
reg   [0:0] trunc_ln565_2_reg_4948_pp0_iter19_reg;
wire   [16:0] zext_ln565_fu_1609_p1;
wire   [10:0] trunc_ln565_11_fu_1617_p1;
reg   [10:0] trunc_ln565_11_reg_4965;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter1_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter2_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter3_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter4_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter5_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter6_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter7_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter8_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter9_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter10_reg;
reg   [10:0] trunc_ln565_11_reg_4965_pp0_iter11_reg;
wire   [0:0] icmp_ln1072_fu_1621_p2;
reg   [0:0] icmp_ln1072_reg_4971;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter1_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter10_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter11_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter12_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter13_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter14_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter15_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter16_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter17_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter18_reg;
reg   [0:0] icmp_ln1072_reg_4971_pp0_iter19_reg;
wire   [10:0] add_ln549_fu_1627_p2;
reg   [10:0] add_ln549_reg_4981;
reg   [10:0] add_ln549_reg_4981_pp0_iter1_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter2_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter3_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter4_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter5_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter6_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter7_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter8_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter9_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter10_reg;
reg   [10:0] add_ln549_reg_4981_pp0_iter11_reg;
wire   [10:0] add_ln549_1_fu_1633_p2;
reg   [10:0] add_ln549_1_reg_4987;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter1_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter2_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter3_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter4_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter5_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter6_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter7_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter8_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter9_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter10_reg;
reg   [10:0] add_ln549_1_reg_4987_pp0_iter11_reg;
wire   [0:0] icmp_ln1746_fu_1645_p2;
reg   [0:0] icmp_ln1746_reg_4993;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter1_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter2_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter3_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter4_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter5_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter6_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter7_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter8_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter9_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter10_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter11_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter12_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter13_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter14_reg;
reg   [0:0] icmp_ln1746_reg_4993_pp0_iter15_reg;
wire   [0:0] cmp54_i_fu_1657_p2;
reg   [0:0] cmp54_i_reg_4997;
reg   [0:0] cmp54_i_reg_4997_pp0_iter1_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter2_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter3_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter4_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter5_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter6_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter7_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter8_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter9_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter10_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter11_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter12_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter13_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter14_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter15_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter16_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter17_reg;
reg   [0:0] cmp54_i_reg_4997_pp0_iter18_reg;
wire   [0:0] cmp121_i_fu_1663_p2;
reg   [0:0] cmp121_i_reg_5001;
reg   [0:0] cmp121_i_reg_5001_pp0_iter1_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter2_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter3_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter4_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter5_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter6_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter7_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter8_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter9_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter10_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter11_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter12_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter13_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter14_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter15_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter16_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter17_reg;
reg   [0:0] cmp121_i_reg_5001_pp0_iter18_reg;
wire   [0:0] icmp_ln1674_fu_1669_p2;
reg   [0:0] icmp_ln1674_reg_5005;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter1_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter2_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter3_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter4_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter5_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter6_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter7_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter8_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter9_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter10_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter11_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter12_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter13_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter14_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter15_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter16_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter17_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter18_reg;
reg   [0:0] icmp_ln1674_reg_5005_pp0_iter19_reg;
wire   [0:0] icmp_ln1563_fu_1681_p2;
reg   [0:0] icmp_ln1563_reg_5011;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter1_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter2_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter3_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter4_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter5_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter6_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter7_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter8_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter9_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter10_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter11_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter12_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter13_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter14_reg;
reg   [0:0] icmp_ln1563_reg_5011_pp0_iter15_reg;
wire   [0:0] and_ln1449_fu_1723_p2;
reg   [0:0] and_ln1449_reg_5015;
wire   [0:0] icmp_ln1473_fu_1735_p2;
reg   [0:0] icmp_ln1473_reg_5019;
wire   [0:0] icmp_ln1381_fu_1759_p2;
reg   [0:0] icmp_ln1381_reg_5023;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter1_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter2_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter3_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter4_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter5_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter6_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter7_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter8_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter9_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter10_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter11_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter12_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter13_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter14_reg;
reg   [0:0] icmp_ln1381_reg_5023_pp0_iter15_reg;
wire   [0:0] icmp_ln1330_fu_1783_p2;
reg   [0:0] icmp_ln1330_reg_5027;
reg   [0:0] icmp_ln1330_reg_5027_pp0_iter1_reg;
reg   [0:0] icmp_ln1330_reg_5027_pp0_iter2_reg;
reg   [0:0] icmp_ln1330_reg_5027_pp0_iter3_reg;
wire   [0:0] and_ln1337_fu_1789_p2;
reg   [0:0] and_ln1337_reg_5031;
reg   [0:0] and_ln1337_reg_5031_pp0_iter1_reg;
reg   [0:0] and_ln1337_reg_5031_pp0_iter2_reg;
reg   [0:0] and_ln1337_reg_5031_pp0_iter3_reg;
wire   [0:0] icmp_ln1095_fu_1807_p2;
reg   [0:0] icmp_ln1095_reg_5035;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter1_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter2_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter3_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter4_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter5_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter6_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter7_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter8_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter9_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter10_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter11_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter12_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter13_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter14_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter15_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter16_reg;
reg   [0:0] icmp_ln1095_reg_5035_pp0_iter17_reg;
wire   [0:0] and_ln1751_fu_1828_p2;
reg   [0:0] and_ln1751_reg_5039;
reg   [0:0] and_ln1751_reg_5039_pp0_iter2_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter3_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter4_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter5_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter6_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter7_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter8_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter9_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter10_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter11_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter12_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter13_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter14_reg;
reg   [0:0] and_ln1751_reg_5039_pp0_iter15_reg;
wire   [0:0] and_ln1568_fu_1864_p2;
reg   [0:0] and_ln1568_reg_5043;
reg   [0:0] and_ln1568_reg_5043_pp0_iter2_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter3_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter4_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter5_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter6_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter7_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter8_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter9_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter10_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter11_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter12_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter13_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter14_reg;
reg   [0:0] and_ln1568_reg_5043_pp0_iter15_reg;
wire   [0:0] icmp_ln1586_fu_1891_p2;
reg   [0:0] icmp_ln1586_reg_5047;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter3_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter4_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter5_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter6_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter7_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter8_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter9_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter10_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter11_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter12_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter13_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter14_reg;
reg   [0:0] icmp_ln1586_reg_5047_pp0_iter15_reg;
wire   [0:0] icmp_ln1478_fu_1977_p2;
wire   [0:0] icmp_ln1483_fu_1983_p2;
wire   [0:0] and_ln1386_fu_2032_p2;
reg   [0:0] and_ln1386_reg_5062;
reg   [0:0] and_ln1386_reg_5062_pp0_iter2_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter3_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter4_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter5_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter6_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter7_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter8_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter9_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter10_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter11_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter12_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter13_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter14_reg;
reg   [0:0] and_ln1386_reg_5062_pp0_iter15_reg;
wire   [0:0] icmp_ln1405_fu_2059_p2;
reg   [0:0] icmp_ln1405_reg_5066;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter2_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter3_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter4_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter5_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter6_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter7_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter8_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter9_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter10_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter11_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter12_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter13_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter14_reg;
reg   [0:0] icmp_ln1405_reg_5066_pp0_iter15_reg;
wire   [0:0] icmp_ln1250_fu_2101_p2;
reg   [0:0] icmp_ln1250_reg_5070;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter2_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter3_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter4_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter5_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter6_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter7_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter8_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter9_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter10_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter11_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter12_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter13_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter14_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter15_reg;
reg   [0:0] icmp_ln1250_reg_5070_pp0_iter16_reg;
wire   [0:0] or_ln1494_fu_2131_p2;
reg   [0:0] or_ln1494_reg_5074_pp0_iter3_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter4_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter5_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter6_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter7_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter8_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter9_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter10_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter11_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter12_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter13_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter14_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter15_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter17_reg;
reg   [0:0] or_ln1494_reg_5074_pp0_iter18_reg;
wire  signed [15:0] grp_reg_int_s_fu_2146_ap_return;
reg   [10:0] lshr_ln3_reg_5088;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter8_reg;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter9_reg;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter10_reg;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter11_reg;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter12_reg;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter13_reg;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter14_reg;
reg   [10:0] lshr_ln3_reg_5088_pp0_iter15_reg;
reg   [8:0] tmp_8_reg_5093;
reg   [8:0] tmp_18_reg_5098;
reg   [8:0] tmp_20_reg_5103;
wire   [8:0] tmp_fu_2353_p13;
reg   [8:0] tmp_reg_5183;
wire   [8:0] tmp_3_fu_2401_p13;
reg   [8:0] tmp_3_reg_5188;
wire   [8:0] tmp_4_fu_2449_p13;
reg   [8:0] tmp_4_reg_5193;
wire   [11:0] r_fu_2502_p3;
reg   [11:0] r_reg_5198;
reg   [11:0] r_reg_5198_pp0_iter16_reg;
reg   [11:0] r_reg_5198_pp0_iter17_reg;
reg   [11:0] r_reg_5198_pp0_iter18_reg;
reg   [11:0] r_reg_5198_pp0_iter19_reg;
wire   [11:0] g_fu_2535_p3;
reg   [11:0] g_reg_5204;
reg   [11:0] g_reg_5204_pp0_iter16_reg;
reg   [11:0] g_reg_5204_pp0_iter17_reg;
reg   [11:0] g_reg_5204_pp0_iter18_reg;
wire   [11:0] b_fu_2568_p3;
reg   [11:0] b_reg_5209;
reg   [11:0] b_reg_5209_pp0_iter16_reg;
reg   [11:0] b_reg_5209_pp0_iter17_reg;
reg   [11:0] b_reg_5209_pp0_iter18_reg;
wire   [18:0] zext_ln1302_fu_2576_p1;
wire   [19:0] zext_ln1302_1_fu_2580_p1;
reg   [19:0] zext_ln1302_1_reg_5222;
reg  signed [19:0] tpgSinTableArray_load_reg_5252;
wire  signed [19:0] grp_fu_4684_p3;
wire   [11:0] b_2_fu_3021_p3;
reg   [11:0] b_2_reg_5277;
reg   [11:0] b_2_reg_5277_pp0_iter19_reg;
wire   [27:0] mul_ln1356_fu_3065_p2;
reg   [27:0] mul_ln1356_reg_5290;
wire   [26:0] trunc_ln1356_fu_3071_p1;
reg   [26:0] trunc_ln1356_reg_5296;
wire   [11:0] g_2_fu_3204_p3;
reg   [11:0] g_2_reg_5396;
wire   [7:0] add_ln1359_fu_3275_p2;
reg   [7:0] add_ln1359_reg_5442;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1717_ap_return;
reg    ap_predicate_op111_call_state1;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp111;
wire   [15:0] grp_reg_int_s_fu_2146_d;
reg    ap_predicate_op252_call_state4;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call5;
wire    ap_block_pp0_stage0_11001_ignoreCallOp252;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1414;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1414;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1414;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1519_reg_1436;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1504_reg_1447;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1228_reg_1458;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1207_reg_1469;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1186_reg_1480;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1165_reg_1491;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1144_reg_1502;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502;
wire   [63:0] zext_ln1281_fu_2309_p1;
wire   [63:0] zext_ln1285_fu_2317_p1;
wire   [63:0] zext_ln1289_fu_2325_p1;
wire   [63:0] zext_ln1355_fu_2630_p1;
wire   [63:0] zext_ln1784_fu_2936_p1;
wire   [63:0] zext_ln1600_fu_2971_p1;
wire   [63:0] zext_ln1419_fu_3057_p1;
wire   [63:0] zext_ln1784_1_fu_3125_p1;
wire   [63:0] zext_ln1600_1_fu_3145_p1;
reg    ap_predicate_pred2118_state20;
reg    ap_predicate_pred2122_state20;
reg    ap_predicate_pred2081_state20;
wire   [63:0] zext_ln1519_fu_3210_p1;
wire   [63:0] zext_ln1504_fu_3215_p1;
wire   [63:0] zext_ln1419_1_fu_3220_p1;
reg    ap_predicate_pred2143_state20;
reg    ap_predicate_pred2147_state20;
reg    ap_predicate_pred2087_state20;
wire   [63:0] zext_ln1260_fu_3285_p1;
reg    ap_predicate_pred2157_state20;
reg    ap_predicate_pred2161_state20;
reg    ap_predicate_pred2156_state20;
wire   [63:0] zext_ln1228_fu_3295_p1;
wire   [63:0] zext_ln1207_fu_3300_p1;
wire   [63:0] zext_ln1186_fu_3305_p1;
wire   [63:0] zext_ln1165_fu_3310_p1;
wire   [63:0] zext_ln1144_fu_3315_p1;
wire   [15:0] zext_ln589_fu_4584_p1;
reg    ap_predicate_pred2196_state21;
wire   [15:0] zext_ln1101_fu_3326_p1;
reg    ap_predicate_pred2216_state20;
reg    ap_predicate_pred2222_state20;
reg    ap_predicate_pred2212_state21;
wire   [7:0] zext_ln1257_fu_3089_p1;
wire   [7:0] empty_97_fu_3079_p1;
reg    ap_predicate_pred2243_state19;
reg    ap_predicate_pred2249_state19;
wire   [15:0] add_ln1341_fu_2165_p2;
wire   [15:0] shl_ln5_fu_2197_p3;
reg    ap_predicate_pred2268_state6;
reg    ap_predicate_pred2274_state6;
wire   [7:0] zext_ln1393_fu_2848_p1;
reg    ap_predicate_pred2296_state18;
reg    ap_predicate_pred2302_state18;
wire   [7:0] zext_ln1412_fu_2876_p1;
reg    ap_predicate_pred2318_state18;
reg    ap_predicate_pred2292_state18;
wire   [15:0] zext_ln693_fu_3982_p1;
reg    ap_predicate_pred2334_state21;
wire   [7:0] add_ln1575_fu_2776_p2;
reg    ap_predicate_pred2348_state18;
reg    ap_predicate_pred2354_state18;
wire   [7:0] zext_ln1593_fu_2806_p1;
reg    ap_predicate_pred2368_state18;
reg    ap_predicate_pred2344_state18;
wire   [15:0] add_ln1709_fu_3620_p2;
reg    ap_predicate_pred2384_state21;
wire   [7:0] zext_ln1758_fu_2680_p1;
reg    ap_predicate_pred2398_state18;
reg    ap_predicate_pred2404_state18;
wire   [7:0] zext_ln1775_fu_2734_p1;
wire   [0:0] icmp_ln1768_fu_2710_p2;
reg    ap_predicate_pred2423_state18;
wire  signed [11:0] pix_11_cast_fu_3438_p1;
wire  signed [11:0] sext_ln1786_fu_3468_p1;
wire   [11:0] select_ln718_fu_3490_p3;
wire   [11:0] tmp_31_fu_3560_p3;
wire   [11:0] tmp_1_fu_3813_p3;
wire  signed [11:0] tpgBarSelRgb_b_load_2_cast_fu_3948_p1;
wire   [11:0] select_ln1540_fu_3969_p3;
wire  signed [11:0] tpgBarSelRgb_b_load_1_cast_fu_4232_p1;
wire   [11:0] select_ln1361_fu_4245_p3;
wire  signed [11:0] tpgBarSelRgb_b_load_cast_fu_4335_p1;
wire   [11:0] select_ln1122_fu_4509_p3;
wire   [11:0] select_ln1107_fu_4540_p3;
wire   [11:0] select_ln1079_fu_4571_p3;
reg    ap_predicate_pred2448_state21;
reg    ap_predicate_pred2454_state21;
reg    ap_predicate_pred2461_state21;
reg    ap_predicate_pred2468_state21;
reg    ap_predicate_pred2475_state21;
reg    ap_predicate_pred2483_state21;
reg    ap_predicate_pred2122_state21;
reg    ap_predicate_pred2118_state21;
reg    ap_predicate_pred2500_state21;
reg    ap_predicate_pred2510_state21;
reg    ap_predicate_pred2519_state21;
reg    ap_predicate_pred2528_state21;
reg    ap_predicate_pred2534_state21;
reg    ap_predicate_pred2542_state21;
reg    ap_predicate_pred2548_state21;
reg    ap_predicate_pred2147_state21;
reg    ap_predicate_pred2143_state21;
reg    ap_predicate_pred1790_state21;
reg    ap_predicate_pred2161_state21;
reg    ap_predicate_pred2157_state21;
reg    ap_predicate_pred2582_state21;
reg    ap_predicate_pred2169_state21;
reg    ap_predicate_pred2595_state21;
reg    ap_predicate_pred2174_state21;
reg    ap_predicate_pred2608_state21;
reg    ap_predicate_pred2179_state21;
reg    ap_predicate_pred2620_state21;
reg    ap_predicate_pred2184_state21;
reg    ap_predicate_pred2632_state21;
reg    ap_predicate_pred2189_state21;
reg    ap_predicate_pred2645_state21;
wire   [11:0] pix_16_fu_3378_p3;
wire   [11:0] pix_13_fu_3404_p3;
wire  signed [11:0] pix_10_cast_fu_3434_p1;
wire  signed [11:0] sext_ln1785_fu_3464_p1;
wire   [11:0] select_ln1707_fu_3605_p3;
wire   [11:0] select_ln1862_fu_3839_p3;
wire   [11:0] select_ln565_2_fu_3922_p3;
wire   [11:0] select_ln565_1_fu_4206_p3;
wire   [11:0] select_ln565_fu_4309_p3;
reg    ap_predicate_pred2081_state21;
reg    ap_predicate_pred2087_state21;
reg    ap_predicate_pred2156_state21;
wire  signed [11:0] pix_9_cast_fu_3430_p1;
wire  signed [11:0] sext_ln1784_fu_3460_p1;
wire   [11:0] tmp_29_fu_3593_p3;
wire   [11:0] trunc_ln_fu_3791_p3;
wire   [11:0] phi_ln1599_fu_3887_p3;
wire   [11:0] select_ln1532_fu_3962_p3;
wire   [11:0] r_2_fu_4045_p3;
wire   [11:0] phi_ln1418_fu_4171_p3;
wire   [11:0] zext_ln1359_fu_4242_p1;
wire   [11:0] phi_ln1260_fu_4274_p3;
wire   [11:0] empty_96_fu_4536_p1;
wire   [11:0] select_ln1072_fu_4565_p3;
wire   [11:0] add_ln1101_fu_3320_p2;
wire   [10:0] sub_ln1256_fu_2110_p2;
wire   [10:0] trunc_ln1252_fu_2106_p1;
wire   [15:0] add_ln1343_fu_2177_p2;
reg    ap_predicate_pred2757_state5;
wire   [2:0] add_ln1412_fu_2870_p2;
reg    ap_predicate_pred2766_state17;
wire   [9:0] sub_ln1411_fu_2064_p2;
wire   [9:0] add_ln1407_fu_2075_p2;
wire   [9:0] add_ln1388_fu_2043_p2;
wire   [2:0] add_ln1393_fu_2842_p2;
reg    ap_predicate_pred2810_state17;
wire   [9:0] sub_ln1490_fu_1989_p2;
wire   [9:0] add_ln1480_fu_2007_p2;
wire   [0:0] and_ln1454_fu_1932_p2;
wire   [9:0] add_ln1461_fu_1937_p2;
wire   [2:0] add_ln1593_fu_2800_p2;
reg    ap_predicate_pred2871_state17;
wire   [9:0] sub_ln1592_fu_1896_p2;
wire   [9:0] add_ln1588_fu_1907_p2;
wire   [9:0] add_ln1570_fu_1875_p2;
reg    ap_predicate_pred2913_state17;
wire   [27:0] lfsr_r_1_fu_3701_p3;
wire   [27:0] lfsr_g_1_fu_3737_p3;
wire   [27:0] lfsr_b_1_fu_3773_p3;
wire   [2:0] add_ln1775_fu_2728_p2;
reg    ap_predicate_pred2929_state17;
wire   [9:0] add_ln1774_fu_2716_p2;
wire   [9:0] zext_ln1770_fu_2756_p1;
reg    ap_predicate_pred2416_state18;
wire   [5:0] add_ln1753_fu_1839_p2;
wire   [0:0] xor_ln1758_fu_2674_p2;
reg    ap_predicate_pred2967_state17;
reg   [15:0] phi_mul_fu_492;
wire   [15:0] add_ln573_fu_2220_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_496;
wire   [15:0] add_ln565_fu_1599_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_500;
reg   [0:0] hdata_flag_1_fu_504;
reg   [0:0] rampVal_3_flag_1_fu_508;
wire    ap_block_pp0_stage0_01001;
wire  signed [8:0] conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1549_p1;
wire   [15:0] or_ln1746_fu_1639_p2;
wire   [7:0] trunc_ln565_10_fu_1613_p1;
wire   [15:0] or_ln1563_fu_1675_p2;
wire   [3:0] grp_fu_1699_p1;
wire   [10:0] grp_fu_1705_p0;
wire   [3:0] grp_fu_1705_p1;
wire   [10:0] grp_fu_1711_p0;
wire   [3:0] grp_fu_1711_p1;
wire   [15:0] or_ln1381_fu_1753_p2;
wire   [15:0] or_ln1330_fu_1777_p2;
wire   [15:0] or_ln1095_fu_1801_p2;
wire   [0:0] icmp_ln1751_fu_1822_p2;
wire   [10:0] zext_ln1568_fu_1855_p1;
wire   [0:0] icmp_ln1568_fu_1859_p2;
wire   [10:0] zext_ln1454_fu_1923_p1;
wire   [0:0] icmp_ln1454_fu_1927_p2;
wire   [10:0] zext_ln1386_fu_2023_p1;
wire   [0:0] icmp_ln1386_fu_2027_p2;
wire   [11:0] zext_ln1250_fu_2091_p1;
wire   [11:0] add_ln1250_fu_2095_p2;
wire  signed [16:0] grp_fu_4658_p3;
wire   [7:0] trunc_ln1332_fu_2194_p1;
wire  signed [15:0] lshr_ln3_fu_2243_p1;
wire   [15:0] grp_fu_4667_p3;
wire   [10:0] mul_ln1281_fu_2255_p0;
wire   [12:0] mul_ln1281_fu_2255_p1;
wire   [22:0] mul_ln1281_fu_2255_p2;
wire   [10:0] mul_ln1285_fu_2274_p0;
wire   [12:0] mul_ln1285_fu_2274_p1;
wire   [22:0] mul_ln1285_fu_2274_p2;
wire   [10:0] mul_ln1289_fu_2293_p0;
wire   [12:0] mul_ln1289_fu_2293_p1;
wire   [22:0] mul_ln1289_fu_2293_p2;
wire   [2:0] grp_fu_1699_p2;
wire  signed [8:0] tmp_fu_2353_p2;
wire  signed [8:0] tmp_fu_2353_p4;
wire  signed [8:0] tmp_fu_2353_p8;
wire  signed [8:0] tmp_fu_2353_p10;
wire   [8:0] tmp_fu_2353_p11;
wire   [2:0] tmp_fu_2353_p12;
wire   [2:0] grp_fu_1705_p2;
wire  signed [8:0] tmp_3_fu_2401_p2;
wire  signed [8:0] tmp_3_fu_2401_p4;
wire  signed [8:0] tmp_3_fu_2401_p8;
wire  signed [8:0] tmp_3_fu_2401_p10;
wire   [8:0] tmp_3_fu_2401_p11;
wire   [2:0] tmp_3_fu_2401_p12;
wire   [2:0] grp_fu_1711_p2;
wire  signed [8:0] tmp_4_fu_2449_p2;
wire  signed [8:0] tmp_4_fu_2449_p4;
wire  signed [8:0] tmp_4_fu_2449_p8;
wire  signed [8:0] tmp_4_fu_2449_p10;
wire   [8:0] tmp_4_fu_2449_p11;
wire   [2:0] tmp_4_fu_2449_p12;
wire   [12:0] shl_ln_fu_2477_p3;
wire   [12:0] add_ln1281_fu_2484_p2;
wire   [0:0] tmp_14_fu_2490_p3;
wire   [11:0] trunc_ln1281_1_fu_2498_p1;
wire   [12:0] shl_ln1_fu_2510_p3;
wire   [12:0] add_ln1285_fu_2517_p2;
wire   [0:0] tmp_19_fu_2523_p3;
wire   [11:0] trunc_ln1285_1_fu_2531_p1;
wire   [12:0] shl_ln2_fu_2543_p3;
wire   [12:0] add_ln1289_fu_2550_p2;
wire   [0:0] tmp_21_fu_2556_p3;
wire   [11:0] trunc_ln1289_1_fu_2564_p1;
wire   [0:0] trunc_ln565_6_fu_2666_p1;
wire   [2:0] trunc_ln565_3_fu_2654_p1;
wire   [5:0] trunc_ln1768_fu_2706_p1;
wire   [5:0] add_ln1770_fu_2750_p2;
wire   [2:0] trunc_ln565_4_fu_2658_p1;
wire   [18:0] shl_ln4_fu_2831_p3;
wire   [2:0] trunc_ln565_7_fu_2670_p1;
wire   [2:0] trunc_ln565_5_fu_2662_p1;
wire   [0:0] trunc_ln1778_fu_2910_p1;
wire   [3:0] shl_ln8_fu_2914_p3;
wire   [3:0] trunc_ln1778_1_fu_2926_p1;
wire   [3:0] or_ln1778_fu_2930_p2;
wire   [0:0] trunc_ln1596_fu_2945_p1;
wire   [4:0] trunc_ln1596_1_fu_2961_p1;
wire   [4:0] shl_ln7_fu_2949_p3;
wire   [4:0] tBarSel_fu_2965_p2;
wire   [18:0] grp_fu_4675_p3;
wire  signed [19:0] zext_ln1304_1_fu_2979_p0;
wire   [19:0] grp_fu_4692_p3;
wire  signed [19:0] grp_fu_4702_p3;
wire  signed [19:0] add_ln1304_3_fu_2985_p1;
wire  signed [20:0] sext_ln1304_1_fu_2982_p1;
wire   [20:0] zext_ln1304_1_fu_2979_p1;
wire   [20:0] add_ln1304_2_fu_2989_p2;
(* use_dsp48 = "no" *) wire   [19:0] add_ln1304_3_fu_2985_p2;
wire   [0:0] tmp_24_fu_2995_p3;
wire   [11:0] trunc_ln7_fu_3003_p4;
wire   [11:0] b_1_fu_3013_p3;
wire   [2:0] trunc_ln1415_fu_3031_p1;
wire   [5:0] shl_ln6_fu_3035_p3;
wire   [5:0] trunc_ln1415_1_fu_3047_p1;
wire   [5:0] or_ln1415_fu_3051_p2;
wire   [8:0] mul_ln1356_fu_3065_p1;
wire   [2:0] trunc_ln565_8_fu_2902_p1;
wire   [2:0] add_ln1257_fu_3083_p2;
wire  signed [2:0] sext_ln1600_fu_3141_p1;
wire   [19:0] grp_fu_4712_p3;
wire   [18:0] shl_ln3_fu_3158_p3;
wire  signed [19:0] zext_ln1303_1_fu_3169_p0;
wire   [19:0] grp_fu_4720_p3;
wire   [20:0] zext_ln1303_1_fu_3169_p1;
wire   [20:0] zext_ln1303_fu_3165_p1;
wire   [20:0] add_ln1303_2_fu_3172_p2;
wire   [0:0] tmp_23_fu_3178_p3;
wire   [11:0] trunc_ln6_fu_3186_p4;
wire   [11:0] g_1_fu_3196_p3;
wire   [26:0] sub_ln1356_fu_3237_p2;
wire   [7:0] trunc_ln1356_1_fu_3242_p4;
wire   [0:0] tmp_32_fu_3230_p3;
wire   [7:0] sub_ln1356_1_fu_3252_p2;
wire   [7:0] trunc_ln1356_2_fu_3258_p4;
wire   [7:0] select_ln1356_fu_3267_p3;
wire   [11:0] trunc_ln565_9_fu_3121_p1;
wire   [0:0] cmp136_i_fu_3368_p2;
wire   [0:0] and_ln1801_fu_3373_p2;
wire   [15:0] select_ln1678_fu_3519_p3;
wire   [15:0] select_ln1674_fu_3526_p3;
wire   [15:0] rampVal_2_loc_4_fu_3533_p3;
wire   [0:0] icmp_ln1684_fu_3544_p2;
wire   [0:0] icmp_ln1684_1_fu_3549_p2;
wire   [0:0] or_ln1684_fu_3554_p2;
wire   [11:0] tmp_28_fu_3540_p1;
wire   [0:0] icmp_ln1684_2_fu_3568_p2;
wire   [0:0] or_ln1684_1_fu_3573_p2;
wire   [0:0] or_ln1684_2_fu_3587_p2;
wire   [0:0] and_ln1707_fu_3601_p2;
wire   [11:0] tmp_30_fu_3579_p3;
wire   [15:0] select_ln1709_fu_3613_p3;
wire   [0:0] tmp_25_fu_3677_p3;
wire   [0:0] trunc_ln1838_fu_3673_p1;
wire   [0:0] xor_ln1839_fu_3695_p2;
wire   [26:0] lshr_ln_fu_3685_p4;
wire   [0:0] tmp_26_fu_3713_p3;
wire   [0:0] trunc_ln1845_fu_3709_p1;
wire   [0:0] xor_ln1846_fu_3731_p2;
wire   [26:0] lshr_ln1_fu_3721_p4;
wire   [0:0] tmp_27_fu_3749_p3;
wire   [0:0] trunc_ln1852_fu_3745_p1;
wire   [0:0] xor_ln1853_fu_3767_p2;
wire   [26:0] lshr_ln2_fu_3757_p4;
wire   [10:0] tmp_9_fu_3781_p4;
wire   [10:0] tmp_s_fu_3803_p4;
wire   [10:0] tmp_2_fu_3821_p4;
wire   [0:0] and_ln1862_fu_3799_p2;
wire   [11:0] tmp_10_fu_3831_p3;
wire  signed [11:0] tpgBarSelRgb_r_load_2_cast_fu_3883_p1;
wire  signed [11:0] tpgBarSelRgb_g_load_2_cast_fu_3894_p1;
wire   [0:0] grp_fu_1525_p2;
wire   [0:0] xor_ln565_2_fu_3905_p2;
wire   [0:0] grp_fu_1520_p2;
wire   [0:0] and_ln565_2_fu_3910_p2;
wire   [0:0] or_ln565_2_fu_3916_p2;
wire   [11:0] select_ln1603_fu_3898_p3;
wire   [11:0] add_ln1533_fu_3958_p2;
wire   [11:0] trunc_ln565_fu_3360_p1;
wire   [11:0] add_ln1545_fu_3976_p2;
wire   [20:0] grp_fu_4728_p3;
wire   [0:0] tmp_22_fu_4021_p3;
wire   [11:0] trunc_ln5_fu_4028_p4;
wire   [11:0] r_1_fu_4037_p3;
wire  signed [11:0] tpgBarSelRgb_r_load_1_cast_fu_4167_p1;
wire  signed [11:0] tpgBarSelRgb_g_load_1_cast_fu_4178_p1;
wire   [0:0] xor_ln565_1_fu_4189_p2;
wire   [0:0] and_ln565_1_fu_4194_p2;
wire   [0:0] or_ln565_1_fu_4200_p2;
wire   [11:0] select_ln1422_fu_4182_p3;
wire  signed [11:0] tpgBarSelRgb_r_load_cast_fu_4270_p1;
wire  signed [11:0] tpgBarSelRgb_g_load_cast_fu_4281_p1;
wire   [0:0] xor_ln565_fu_4292_p2;
wire   [0:0] and_ln565_fu_4297_p2;
wire   [0:0] or_ln565_fu_4303_p2;
wire   [11:0] select_ln1262_fu_4285_p3;
wire   [11:0] trunc_ln565_1_fu_3364_p1;
wire   [11:0] add_ln1084_fu_4578_p2;
wire   [15:0] grp_fu_4658_p0;
wire  signed [0:0] grp_fu_4658_p1;
wire   [15:0] grp_fu_4658_p2;
wire   [15:0] grp_fu_4667_p2;
wire   [11:0] grp_fu_4675_p0;
wire   [6:0] grp_fu_4675_p1;
wire   [16:0] grp_fu_4675_p2;
wire   [11:0] grp_fu_4684_p0;
wire  signed [6:0] grp_fu_4684_p1;
wire   [11:0] grp_fu_4692_p0;
wire  signed [7:0] grp_fu_4692_p1;
wire   [11:0] grp_fu_4702_p0;
wire  signed [5:0] grp_fu_4702_p1;
wire   [18:0] grp_fu_4702_p2;
wire   [11:0] grp_fu_4712_p0;
wire   [7:0] grp_fu_4712_p1;
wire   [18:0] grp_fu_4712_p2;
wire   [11:0] grp_fu_4720_p0;
wire  signed [7:0] grp_fu_4720_p1;
wire   [11:0] grp_fu_4728_p0;
wire   [4:0] grp_fu_4728_p1;
wire   [19:0] grp_fu_4728_p2;
reg    ap_predicate_pred2075_state21;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [21:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [35:0] pf_bckgndYUV_U_data_out;
wire    pf_bckgndYUV_U_data_out_vld;
wire    pf_bckgndYUV_U_pf_ready;
wire    pf_bckgndYUV_U_pf_done;
wire    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_bckgndYUV_U_data_in_vld;
wire   [35:0] pf_bckgndYUV_U_frpsig_data_in;
reg    pf_all_done;
reg    ap_condition_2863;
reg    ap_condition_2842;
reg    ap_condition_2847;
reg    ap_condition_2868;
wire   [19:0] grp_fu_4692_p00;
wire   [17:0] grp_fu_4702_p00;
wire   [19:0] grp_fu_4702_p20;
wire   [19:0] grp_fu_4712_p20;
wire   [16:0] grp_fu_4728_p00;
wire   [20:0] grp_fu_4728_p20;
wire   [22:0] mul_ln1281_fu_2255_p00;
wire   [22:0] mul_ln1285_fu_2274_p00;
wire   [22:0] mul_ln1289_fu_2293_p00;
reg    ap_condition_4613;
reg    ap_condition_4611;
reg    ap_condition_4609;
reg    ap_condition_4607;
reg    ap_condition_4605;
reg    ap_condition_1925;
reg    ap_condition_1901;
reg    ap_condition_4747;
reg    ap_condition_2420;
reg    ap_condition_4764;
wire   [2:0] tmp_fu_2353_p1;
wire   [2:0] tmp_fu_2353_p3;
wire   [2:0] tmp_fu_2353_p5;
wire   [2:0] tmp_fu_2353_p7;
wire  signed [2:0] tmp_fu_2353_p9;
wire   [2:0] tmp_3_fu_2401_p1;
wire   [2:0] tmp_3_fu_2401_p3;
wire   [2:0] tmp_3_fu_2401_p5;
wire   [2:0] tmp_3_fu_2401_p7;
wire  signed [2:0] tmp_3_fu_2401_p9;
wire   [2:0] tmp_4_fu_2449_p1;
wire   [2:0] tmp_4_fu_2449_p3;
wire   [2:0] tmp_4_fu_2449_p5;
wire   [2:0] tmp_4_fu_2449_p7;
wire  signed [2:0] tmp_4_fu_2449_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 xBar_0 = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_0 = 10'd0;
#0 yCount = 10'd0;
#0 xCount_4_0 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 xCount_3_0 = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 xCount_5_0 = 10'd0;
#0 yCount_1 = 6'd0;
#0 phi_mul_fu_492 = 16'd0;
#0 x_fu_496 = 16'd0;
#0 rampVal_2_flag_1_fu_500 = 1'd0;
#0 hdata_flag_1_fu_504 = 1'd0;
#0 rampVal_3_flag_1_fu_508 = 1'd0;
#0 pf_all_done = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1717(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d_val(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1717_ap_return),
    .ap_ce(1'b1)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2146(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2146_d),
    .ap_return(grp_reg_int_s_fu_2146_ap_return),
    .ap_ce(1'b1)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln565_11_fu_1617_p1),
    .din1(grp_fu_1699_p1),
    .ce(1'b1),
    .dout(grp_fu_1699_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1705_p0),
    .din1(grp_fu_1705_p1),
    .ce(1'b1),
    .dout(grp_fu_1705_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1711_p0),
    .din1(grp_fu_1711_p1),
    .ce(1'b1),
    .dout(grp_fu_1711_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U27(
    .din0(mul_ln1281_fu_2255_p0),
    .din1(mul_ln1281_fu_2255_p1),
    .dout(mul_ln1281_fu_2255_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U28(
    .din0(mul_ln1285_fu_2274_p0),
    .din1(mul_ln1285_fu_2274_p1),
    .dout(mul_ln1285_fu_2274_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U29(
    .din0(mul_ln1289_fu_2293_p0),
    .din1(mul_ln1289_fu_2293_p1),
    .dout(mul_ln1289_fu_2293_p2)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U30(
    .din0(tmp_fu_2353_p2),
    .din1(tmp_fu_2353_p4),
    .din2(tpgSinTableArray_9bit_2_q2),
    .din3(tmp_fu_2353_p8),
    .din4(tmp_fu_2353_p10),
    .def(tmp_fu_2353_p11),
    .sel(tmp_fu_2353_p12),
    .dout(tmp_fu_2353_p13)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U31(
    .din0(tmp_3_fu_2401_p2),
    .din1(tmp_3_fu_2401_p4),
    .din2(tpgSinTableArray_9bit_2_q1),
    .din3(tmp_3_fu_2401_p8),
    .din4(tmp_3_fu_2401_p10),
    .def(tmp_3_fu_2401_p11),
    .sel(tmp_3_fu_2401_p12),
    .dout(tmp_3_fu_2401_p13)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U32(
    .din0(tmp_4_fu_2449_p2),
    .din1(tmp_4_fu_2449_p4),
    .din2(tpgSinTableArray_9bit_2_q0),
    .din3(tmp_4_fu_2449_p8),
    .din4(tmp_4_fu_2449_p10),
    .def(tmp_4_fu_2449_p11),
    .sel(tmp_4_fu_2449_p12),
    .dout(tmp_4_fu_2449_p13)
);

design_1_v_tpg_0_0_mul_20s_9ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_1_1_U33(
    .din0(tpgSinTableArray_load_reg_5252),
    .din1(mul_ln1356_fu_3065_p1),
    .dout(mul_ln1356_fu_3065_p2)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4658_p0),
    .din1(grp_fu_4658_p1),
    .din2(grp_fu_4658_p2),
    .ce(1'b1),
    .dout(grp_fu_4658_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_reg_int_s_fu_2146_ap_return),
    .din1(ZplateHorContDelta_val),
    .din2(grp_fu_4667_p2),
    .ce(1'b1),
    .dout(grp_fu_4667_p3)
);

design_1_v_tpg_0_0_mac_muladd_12ns_7ns_17ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 19 ))
mac_muladd_12ns_7ns_17ns_19_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4675_p0),
    .din1(grp_fu_4675_p1),
    .din2(grp_fu_4675_p2),
    .ce(1'b1),
    .dout(grp_fu_4675_p3)
);

design_1_v_tpg_0_0_mac_muladd_12ns_7s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_12ns_7s_20s_20_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4684_p0),
    .din1(grp_fu_4684_p1),
    .din2(20'd524416),
    .ce(1'b1),
    .dout(grp_fu_4684_p3)
);

design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_12ns_8s_20s_20_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4692_p0),
    .din1(grp_fu_4692_p1),
    .din2(20'd524416),
    .ce(1'b1),
    .dout(grp_fu_4692_p3)
);

design_1_v_tpg_0_0_mac_muladd_12ns_6s_19ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
mac_muladd_12ns_6s_19ns_20_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4702_p0),
    .din1(grp_fu_4702_p1),
    .din2(grp_fu_4702_p2),
    .ce(1'b1),
    .dout(grp_fu_4702_p3)
);

design_1_v_tpg_0_0_mac_muladd_12ns_8ns_19ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
mac_muladd_12ns_8ns_19ns_20_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4712_p0),
    .din1(grp_fu_4712_p1),
    .din2(grp_fu_4712_p2),
    .ce(1'b1),
    .dout(grp_fu_4712_p3)
);

design_1_v_tpg_0_0_mac_muladd_12ns_8s_20s_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_12ns_8s_20s_20_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4720_p0),
    .din1(grp_fu_4720_p1),
    .din2(grp_fu_4684_p3),
    .ce(1'b1),
    .dout(grp_fu_4720_p3)
);

design_1_v_tpg_0_0_mac_muladd_12ns_5ns_20ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
mac_muladd_12ns_5ns_20ns_21_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4728_p0),
    .din1(grp_fu_4728_p1),
    .din2(grp_fu_4728_p2),
    .ce(1'b1),
    .dout(grp_fu_4728_p3)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

design_1_v_tpg_0_0_frp_pipeline_valid #(
    .PipelineLatency( 22 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( 0 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

design_1_v_tpg_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 22 ),
    .PipelineII( 1 ),
    .DataWidth( 36 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_bckgndYUV_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_bckgndYUV_U_frpsig_data_in),
    .data_out(pf_bckgndYUV_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_bckgndYUV_U_data_in_vld),
    .data_out_vld(pf_bckgndYUV_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_bckgndYUV_U_pf_ready),
    .pf_done(pf_bckgndYUV_U_pf_done),
    .data_out_read(bckgndYUV_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_bckgndYUV_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred618_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502 <= grp_fu_1513_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1502;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred609_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491 <= grp_fu_1513_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1491;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred600_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480 <= grp_fu_1513_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1480;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred591_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469 <= grp_fu_1513_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1469;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred582_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458 <= grp_fu_1513_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred573_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447 <= grp_fu_1513_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1447;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred568_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436 <= grp_fu_1513_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln1473_fu_1735_p2 == 1'd1) & (icmp_ln1072_fu_1621_p2 == 1'd0) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln1072_fu_1621_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1414 <= 1'd1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1414 <= ap_phi_reg_pp0_iter0_hHatch_reg_1414;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_4613)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_4611)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1491;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_4609)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_4607)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1469;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_4605)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln565_reg_4944 == 1'd0) & (icmp_ln1483_fu_1983_p2 == 1'd1) & (icmp_ln1478_fu_1977_p2 == 1'd0) & (icmp_ln1473_reg_5019 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1414 <= 1'd1;
    end else if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln565_reg_4944 == 1'd0) & (icmp_ln1483_fu_1983_p2 == 1'd0) & (icmp_ln1478_fu_1977_p2 == 1'd0) & (icmp_ln1473_reg_5019 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln565_reg_4944 == 1'd0) & (icmp_ln1478_fu_1977_p2 == 1'd1) & (icmp_ln1473_reg_5019 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1414 <= 1'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1414 <= ap_phi_reg_pp0_iter1_hHatch_reg_1414;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1925)) begin
            ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1447;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1901)) begin
            ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_504 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1))) begin
            hdata_flag_1_fu_504 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_492 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_492 <= add_ln573_fu_2220_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_500 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1))) begin
            rampVal_2_flag_1_fu_500 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_508 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1))) begin
            rampVal_3_flag_1_fu_508 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_2847) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_2842) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        vHatch <= 1'd1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((cmp_i370 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1454_fu_1932_p2) & (1'd0 == and_ln1449_reg_5015) & (icmp_ln1072_reg_4971 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val_read_read_fu_638_p2 == 8'd9) & (icmp_ln1072_fu_1621_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xBar_0 <= 11'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd9) & (icmp_ln1250_fu_2101_p2 == 1'd1) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xBar_0 <= trunc_ln1252_fu_2106_p1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd9) & (icmp_ln1250_fu_2101_p2 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xBar_0 <= sub_ln1256_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val_read_read_fu_638_p2 == 8'd11) & (icmp_ln1072_fu_1621_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_0 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1405_fu_2059_p2 == 1'd1) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_0 <= add_ln1407_fu_2075_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1405_fu_2059_p2 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_0 <= sub_ln1411_fu_2064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val_read_read_fu_638_p2 == 8'd15) & (icmp_ln1072_fu_1621_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_3_0 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1586_fu_1891_p2 == 1'd1) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_3_0 <= add_ln1588_fu_1907_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1586_fu_1891_p2 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_3_0 <= sub_ln1592_fu_1896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln1072_fu_1621_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_4_0 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln1473_fu_1735_p2 == 1'd1) & (icmp_ln1072_fu_1621_p2 == 1'd0) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_4_0 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln565_reg_4944 == 1'd0) & (icmp_ln1478_fu_1977_p2 == 1'd1) & (icmp_ln1473_reg_5019 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_4_0 <= add_ln1480_fu_2007_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln565_reg_4944 == 1'd0) & (icmp_ln1483_fu_1983_p2 == 1'd1) & (icmp_ln1478_fu_1977_p2 == 1'd0) & (icmp_ln1473_reg_5019 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_4_0 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val == 8'd12) & (icmp_ln565_reg_4944 == 1'd0) & (icmp_ln1483_fu_1983_p2 == 1'd0) & (icmp_ln1478_fu_1977_p2 == 1'd0) & (icmp_ln1473_reg_5019 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        xCount_4_0 <= sub_ln1490_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2929_state17 == 1'b1))) begin
            xCount_5_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4764)) begin
            xCount_5_0 <= zext_ln1770_fu_2756_p1;
        end else if ((1'b1 == ap_condition_4747)) begin
            xCount_5_0 <= add_ln1774_fu_2716_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_fu_496 <= add_ln565_fu_1599_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_fu_496 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val_read_read_fu_638_p2 == 8'd11) & (icmp_ln1381_fu_1759_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1381_reg_5023 == 1'd0) & (1'd1 == and_ln1386_fu_2032_p2) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount <= add_ln1388_fu_2043_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd11) & (1'd0 == and_ln1386_fu_2032_p2) & (icmp_ln1381_reg_5023 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val_read_read_fu_638_p2 == 8'd19) & (icmp_ln1746_fu_1645_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_1 <= 6'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1746_reg_4993 == 1'd0) & (1'd1 == and_ln1751_fu_1828_p2) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_1 <= add_ln1753_fu_1839_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd19) & (1'd0 == and_ln1751_fu_1828_p2) & (icmp_ln1746_reg_4993 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_1 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_2842) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((1'b1 == ap_condition_2863) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        yCount_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((cmp_i370 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1454_fu_1932_p2) & (1'd0 == and_ln1449_reg_5015) & (icmp_ln1072_reg_4971 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_2 <= add_ln1461_fu_1937_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((patternId_val_read_read_fu_638_p2 == 8'd15) & (icmp_ln1563_fu_1681_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_3 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1563_reg_5011 == 1'd0) & (1'd1 == and_ln1568_fu_1864_p2) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_3 <= add_ln1570_fu_1875_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((patternId_val_read_reg_4863 == 8'd15) & (1'd0 == and_ln1568_fu_1864_p2) & (icmp_ln1563_reg_5011 == 1'd0) & (icmp_ln1072_reg_4971 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_3 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2757_state5 == 1'b1))) begin
            zonePlateVDelta <= ZplateVerContStart_val;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2268_state6 == 1'b1))) begin
            zonePlateVDelta <= add_ln1343_fu_2177_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1359_reg_5442 <= add_ln1359_fu_3275_p2;
        add_ln549_1_reg_4987_pp0_iter10_reg <= add_ln549_1_reg_4987_pp0_iter9_reg;
        add_ln549_1_reg_4987_pp0_iter11_reg <= add_ln549_1_reg_4987_pp0_iter10_reg;
        add_ln549_1_reg_4987_pp0_iter2_reg <= add_ln549_1_reg_4987_pp0_iter1_reg;
        add_ln549_1_reg_4987_pp0_iter3_reg <= add_ln549_1_reg_4987_pp0_iter2_reg;
        add_ln549_1_reg_4987_pp0_iter4_reg <= add_ln549_1_reg_4987_pp0_iter3_reg;
        add_ln549_1_reg_4987_pp0_iter5_reg <= add_ln549_1_reg_4987_pp0_iter4_reg;
        add_ln549_1_reg_4987_pp0_iter6_reg <= add_ln549_1_reg_4987_pp0_iter5_reg;
        add_ln549_1_reg_4987_pp0_iter7_reg <= add_ln549_1_reg_4987_pp0_iter6_reg;
        add_ln549_1_reg_4987_pp0_iter8_reg <= add_ln549_1_reg_4987_pp0_iter7_reg;
        add_ln549_1_reg_4987_pp0_iter9_reg <= add_ln549_1_reg_4987_pp0_iter8_reg;
        add_ln549_reg_4981_pp0_iter10_reg <= add_ln549_reg_4981_pp0_iter9_reg;
        add_ln549_reg_4981_pp0_iter11_reg <= add_ln549_reg_4981_pp0_iter10_reg;
        add_ln549_reg_4981_pp0_iter2_reg <= add_ln549_reg_4981_pp0_iter1_reg;
        add_ln549_reg_4981_pp0_iter3_reg <= add_ln549_reg_4981_pp0_iter2_reg;
        add_ln549_reg_4981_pp0_iter4_reg <= add_ln549_reg_4981_pp0_iter3_reg;
        add_ln549_reg_4981_pp0_iter5_reg <= add_ln549_reg_4981_pp0_iter4_reg;
        add_ln549_reg_4981_pp0_iter6_reg <= add_ln549_reg_4981_pp0_iter5_reg;
        add_ln549_reg_4981_pp0_iter7_reg <= add_ln549_reg_4981_pp0_iter6_reg;
        add_ln549_reg_4981_pp0_iter8_reg <= add_ln549_reg_4981_pp0_iter7_reg;
        add_ln549_reg_4981_pp0_iter9_reg <= add_ln549_reg_4981_pp0_iter8_reg;
        and_ln1337_reg_5031_pp0_iter2_reg <= and_ln1337_reg_5031_pp0_iter1_reg;
        and_ln1337_reg_5031_pp0_iter3_reg <= and_ln1337_reg_5031_pp0_iter2_reg;
        and_ln1386_reg_5062_pp0_iter10_reg <= and_ln1386_reg_5062_pp0_iter9_reg;
        and_ln1386_reg_5062_pp0_iter11_reg <= and_ln1386_reg_5062_pp0_iter10_reg;
        and_ln1386_reg_5062_pp0_iter12_reg <= and_ln1386_reg_5062_pp0_iter11_reg;
        and_ln1386_reg_5062_pp0_iter13_reg <= and_ln1386_reg_5062_pp0_iter12_reg;
        and_ln1386_reg_5062_pp0_iter14_reg <= and_ln1386_reg_5062_pp0_iter13_reg;
        and_ln1386_reg_5062_pp0_iter15_reg <= and_ln1386_reg_5062_pp0_iter14_reg;
        and_ln1386_reg_5062_pp0_iter2_reg <= and_ln1386_reg_5062;
        and_ln1386_reg_5062_pp0_iter3_reg <= and_ln1386_reg_5062_pp0_iter2_reg;
        and_ln1386_reg_5062_pp0_iter4_reg <= and_ln1386_reg_5062_pp0_iter3_reg;
        and_ln1386_reg_5062_pp0_iter5_reg <= and_ln1386_reg_5062_pp0_iter4_reg;
        and_ln1386_reg_5062_pp0_iter6_reg <= and_ln1386_reg_5062_pp0_iter5_reg;
        and_ln1386_reg_5062_pp0_iter7_reg <= and_ln1386_reg_5062_pp0_iter6_reg;
        and_ln1386_reg_5062_pp0_iter8_reg <= and_ln1386_reg_5062_pp0_iter7_reg;
        and_ln1386_reg_5062_pp0_iter9_reg <= and_ln1386_reg_5062_pp0_iter8_reg;
        and_ln1568_reg_5043_pp0_iter10_reg <= and_ln1568_reg_5043_pp0_iter9_reg;
        and_ln1568_reg_5043_pp0_iter11_reg <= and_ln1568_reg_5043_pp0_iter10_reg;
        and_ln1568_reg_5043_pp0_iter12_reg <= and_ln1568_reg_5043_pp0_iter11_reg;
        and_ln1568_reg_5043_pp0_iter13_reg <= and_ln1568_reg_5043_pp0_iter12_reg;
        and_ln1568_reg_5043_pp0_iter14_reg <= and_ln1568_reg_5043_pp0_iter13_reg;
        and_ln1568_reg_5043_pp0_iter15_reg <= and_ln1568_reg_5043_pp0_iter14_reg;
        and_ln1568_reg_5043_pp0_iter2_reg <= and_ln1568_reg_5043;
        and_ln1568_reg_5043_pp0_iter3_reg <= and_ln1568_reg_5043_pp0_iter2_reg;
        and_ln1568_reg_5043_pp0_iter4_reg <= and_ln1568_reg_5043_pp0_iter3_reg;
        and_ln1568_reg_5043_pp0_iter5_reg <= and_ln1568_reg_5043_pp0_iter4_reg;
        and_ln1568_reg_5043_pp0_iter6_reg <= and_ln1568_reg_5043_pp0_iter5_reg;
        and_ln1568_reg_5043_pp0_iter7_reg <= and_ln1568_reg_5043_pp0_iter6_reg;
        and_ln1568_reg_5043_pp0_iter8_reg <= and_ln1568_reg_5043_pp0_iter7_reg;
        and_ln1568_reg_5043_pp0_iter9_reg <= and_ln1568_reg_5043_pp0_iter8_reg;
        and_ln1751_reg_5039_pp0_iter10_reg <= and_ln1751_reg_5039_pp0_iter9_reg;
        and_ln1751_reg_5039_pp0_iter11_reg <= and_ln1751_reg_5039_pp0_iter10_reg;
        and_ln1751_reg_5039_pp0_iter12_reg <= and_ln1751_reg_5039_pp0_iter11_reg;
        and_ln1751_reg_5039_pp0_iter13_reg <= and_ln1751_reg_5039_pp0_iter12_reg;
        and_ln1751_reg_5039_pp0_iter14_reg <= and_ln1751_reg_5039_pp0_iter13_reg;
        and_ln1751_reg_5039_pp0_iter15_reg <= and_ln1751_reg_5039_pp0_iter14_reg;
        and_ln1751_reg_5039_pp0_iter2_reg <= and_ln1751_reg_5039;
        and_ln1751_reg_5039_pp0_iter3_reg <= and_ln1751_reg_5039_pp0_iter2_reg;
        and_ln1751_reg_5039_pp0_iter4_reg <= and_ln1751_reg_5039_pp0_iter3_reg;
        and_ln1751_reg_5039_pp0_iter5_reg <= and_ln1751_reg_5039_pp0_iter4_reg;
        and_ln1751_reg_5039_pp0_iter6_reg <= and_ln1751_reg_5039_pp0_iter5_reg;
        and_ln1751_reg_5039_pp0_iter7_reg <= and_ln1751_reg_5039_pp0_iter6_reg;
        and_ln1751_reg_5039_pp0_iter8_reg <= and_ln1751_reg_5039_pp0_iter7_reg;
        and_ln1751_reg_5039_pp0_iter9_reg <= and_ln1751_reg_5039_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1790_state21 <= (patternId_val == 8'd10);
        ap_predicate_pred2075_state21 <= (patternId_val_read_reg_4863 == 8'd19);
        ap_predicate_pred2081_state20 <= (patternId_val_read_reg_4863 == 8'd15);
        ap_predicate_pred2081_state21 <= (patternId_val_read_reg_4863 == 8'd15);
        ap_predicate_pred2087_state20 <= (patternId_val_read_reg_4863 == 8'd11);
        ap_predicate_pred2087_state21 <= (patternId_val_read_reg_4863 == 8'd11);
        ap_predicate_pred2118_state20 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd15));
        ap_predicate_pred2118_state21 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd15));
        ap_predicate_pred2122_state20 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd15));
        ap_predicate_pred2122_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd15));
        ap_predicate_pred2143_state20 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd11));
        ap_predicate_pred2143_state21 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd11));
        ap_predicate_pred2147_state20 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd11));
        ap_predicate_pred2147_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd11));
        ap_predicate_pred2156_state20 <= (patternId_val_read_reg_4863 == 8'd9);
        ap_predicate_pred2156_state21 <= (patternId_val_read_reg_4863 == 8'd9);
        ap_predicate_pred2157_state20 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd9));
        ap_predicate_pred2157_state21 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd9));
        ap_predicate_pred2161_state20 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd9));
        ap_predicate_pred2161_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd9));
        ap_predicate_pred2169_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd8));
        ap_predicate_pred2174_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd7));
        ap_predicate_pred2179_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd6));
        ap_predicate_pred2184_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd5));
        ap_predicate_pred2189_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd4));
        ap_predicate_pred2196_state21 <= (patternId_val_read_reg_4863 == 8'd1);
        ap_predicate_pred2212_state21 <= (patternId_val_read_reg_4863 == 8'd2);
        ap_predicate_pred2216_state20 <= ((patternId_val_read_reg_4863 == 8'd2) & (icmp_ln1095_reg_5035_pp0_iter17_reg == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter17_reg == 1'd1));
        ap_predicate_pred2222_state20 <= ((patternId_val_read_reg_4863 == 8'd2) & (icmp_ln1095_reg_5035_pp0_iter17_reg == 1'd1));
        ap_predicate_pred2243_state19 <= ((patternId_val_read_reg_4863 == 8'd9) & (icmp_ln1250_reg_5070_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter16_reg == 1'd0));
        ap_predicate_pred2249_state19 <= ((patternId_val_read_reg_4863 == 8'd9) & (icmp_ln1072_reg_4971_pp0_iter16_reg == 1'd1));
        ap_predicate_pred2268_state6 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_5027_pp0_iter3_reg == 1'd0) & (1'd1 == and_ln1337_reg_5031_pp0_iter3_reg));
        ap_predicate_pred2274_state6 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_5027_pp0_iter3_reg == 1'd1));
        ap_predicate_pred2292_state18 <= ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2296_state18 <= ((patternId_val_read_reg_4863 == 8'd11) & (1'd0 == and_ln1386_reg_5062_pp0_iter15_reg) & (icmp_ln1381_reg_5023_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2302_state18 <= ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1381_reg_5023_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2318_state18 <= ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1405_reg_5066_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2334_state21 <= (patternId_val_read_reg_4863 == 8'd14);
        ap_predicate_pred2344_state18 <= ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2348_state18 <= ((patternId_val_read_reg_4863 == 8'd15) & (1'd0 == and_ln1568_reg_5043_pp0_iter15_reg) & (icmp_ln1563_reg_5011_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2354_state18 <= ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1563_reg_5011_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2368_state18 <= ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1586_reg_5047_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2384_state21 <= (patternId_val_read_reg_4863 == 8'd17);
        ap_predicate_pred2398_state18 <= ((patternId_val_read_reg_4863 == 8'd19) & (1'd0 == and_ln1751_reg_5039_pp0_iter15_reg) & (icmp_ln1746_reg_4993_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2404_state18 <= ((patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1746_reg_4993_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2416_state18 <= ((patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2423_state18 <= ((patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1072_reg_4971_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2448_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd19) & (cmp121_i_reg_5001_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2454_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4863 == 8'd19) & (cmp121_i_reg_5001_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2461_state21 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd19) & (cmp54_i_reg_4997_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2468_state21 <= ((cmp2_i236_read_reg_4845 == 1'd1) & (patternId_val_read_reg_4863 == 8'd19) & (cmp54_i_reg_4997_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2475_state21 <= (patternId_val_read_reg_4863 == 8'd18);
        ap_predicate_pred2483_state21 <= (patternId_val_read_reg_4863 == 8'd16);
        ap_predicate_pred2500_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val == 8'd13));
        ap_predicate_pred2510_state21 <= (((colorFormat_val_read_reg_4838 == 8'd1) & (patternId_val == 8'd13)) | (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val == 8'd13) & (trunc_ln565_2_reg_4948_pp0_iter18_reg == 1'd0)));
        ap_predicate_pred2519_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val == 8'd13) & (trunc_ln565_2_reg_4948_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2528_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5074_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2534_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5074_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2542_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5074_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2548_state21 <= (~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5074_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2582_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd8));
        ap_predicate_pred2595_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd7));
        ap_predicate_pred2608_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd6));
        ap_predicate_pred2620_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd5));
        ap_predicate_pred2632_state21 <= ((colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd4));
        ap_predicate_pred2645_state21 <= (patternId_val_read_reg_4863 == 8'd3);
        ap_predicate_pred2757_state5 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_5027_pp0_iter2_reg == 1'd1));
        ap_predicate_pred2766_state17 <= ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1072_reg_4971_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2810_state17 <= ((patternId_val_read_reg_4863 == 8'd11) & (icmp_ln1381_reg_5023_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2871_state17 <= ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1072_reg_4971_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2913_state17 <= ((patternId_val_read_reg_4863 == 8'd15) & (icmp_ln1563_reg_5011_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2929_state17 <= ((patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1072_reg_4971_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2967_state17 <= ((patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1746_reg_4993_pp0_iter14_reg == 1'd1));
        ap_predicate_pred568_state19 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (or_ln1494_reg_5074_pp0_iter16_reg == 1'd0) & (patternId_val == 8'd12) & (icmp_ln565_reg_4944_pp0_iter16_reg == 1'd0));
        ap_predicate_pred573_state19 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (or_ln1494_reg_5074_pp0_iter16_reg == 1'd1) & (patternId_val == 8'd12) & (icmp_ln565_reg_4944_pp0_iter16_reg == 1'd0));
        ap_predicate_pred582_state19 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd8) & (icmp_ln565_reg_4944_pp0_iter16_reg == 1'd0));
        ap_predicate_pred591_state19 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd7) & (icmp_ln565_reg_4944_pp0_iter16_reg == 1'd0));
        ap_predicate_pred600_state19 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd6) & (icmp_ln565_reg_4944_pp0_iter16_reg == 1'd0));
        ap_predicate_pred609_state19 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd5) & (icmp_ln565_reg_4944_pp0_iter16_reg == 1'd0));
        ap_predicate_pred618_state19 <= (~(colorFormat_val_read_reg_4838 == 8'd1) & ~(colorFormat_val_read_reg_4838 == 8'd0) & (patternId_val_read_reg_4863 == 8'd4) & (icmp_ln565_reg_4944_pp0_iter16_reg == 1'd0));
        b_2_reg_5277 <= b_2_fu_3021_p3;
        b_2_reg_5277_pp0_iter19_reg <= b_2_reg_5277;
        b_reg_5209 <= b_fu_2568_p3;
        b_reg_5209_pp0_iter16_reg <= b_reg_5209;
        b_reg_5209_pp0_iter17_reg <= b_reg_5209_pp0_iter16_reg;
        b_reg_5209_pp0_iter18_reg <= b_reg_5209_pp0_iter17_reg;
        cmp121_i_reg_5001_pp0_iter10_reg <= cmp121_i_reg_5001_pp0_iter9_reg;
        cmp121_i_reg_5001_pp0_iter11_reg <= cmp121_i_reg_5001_pp0_iter10_reg;
        cmp121_i_reg_5001_pp0_iter12_reg <= cmp121_i_reg_5001_pp0_iter11_reg;
        cmp121_i_reg_5001_pp0_iter13_reg <= cmp121_i_reg_5001_pp0_iter12_reg;
        cmp121_i_reg_5001_pp0_iter14_reg <= cmp121_i_reg_5001_pp0_iter13_reg;
        cmp121_i_reg_5001_pp0_iter15_reg <= cmp121_i_reg_5001_pp0_iter14_reg;
        cmp121_i_reg_5001_pp0_iter16_reg <= cmp121_i_reg_5001_pp0_iter15_reg;
        cmp121_i_reg_5001_pp0_iter17_reg <= cmp121_i_reg_5001_pp0_iter16_reg;
        cmp121_i_reg_5001_pp0_iter18_reg <= cmp121_i_reg_5001_pp0_iter17_reg;
        cmp121_i_reg_5001_pp0_iter2_reg <= cmp121_i_reg_5001_pp0_iter1_reg;
        cmp121_i_reg_5001_pp0_iter3_reg <= cmp121_i_reg_5001_pp0_iter2_reg;
        cmp121_i_reg_5001_pp0_iter4_reg <= cmp121_i_reg_5001_pp0_iter3_reg;
        cmp121_i_reg_5001_pp0_iter5_reg <= cmp121_i_reg_5001_pp0_iter4_reg;
        cmp121_i_reg_5001_pp0_iter6_reg <= cmp121_i_reg_5001_pp0_iter5_reg;
        cmp121_i_reg_5001_pp0_iter7_reg <= cmp121_i_reg_5001_pp0_iter6_reg;
        cmp121_i_reg_5001_pp0_iter8_reg <= cmp121_i_reg_5001_pp0_iter7_reg;
        cmp121_i_reg_5001_pp0_iter9_reg <= cmp121_i_reg_5001_pp0_iter8_reg;
        cmp54_i_reg_4997_pp0_iter10_reg <= cmp54_i_reg_4997_pp0_iter9_reg;
        cmp54_i_reg_4997_pp0_iter11_reg <= cmp54_i_reg_4997_pp0_iter10_reg;
        cmp54_i_reg_4997_pp0_iter12_reg <= cmp54_i_reg_4997_pp0_iter11_reg;
        cmp54_i_reg_4997_pp0_iter13_reg <= cmp54_i_reg_4997_pp0_iter12_reg;
        cmp54_i_reg_4997_pp0_iter14_reg <= cmp54_i_reg_4997_pp0_iter13_reg;
        cmp54_i_reg_4997_pp0_iter15_reg <= cmp54_i_reg_4997_pp0_iter14_reg;
        cmp54_i_reg_4997_pp0_iter16_reg <= cmp54_i_reg_4997_pp0_iter15_reg;
        cmp54_i_reg_4997_pp0_iter17_reg <= cmp54_i_reg_4997_pp0_iter16_reg;
        cmp54_i_reg_4997_pp0_iter18_reg <= cmp54_i_reg_4997_pp0_iter17_reg;
        cmp54_i_reg_4997_pp0_iter2_reg <= cmp54_i_reg_4997_pp0_iter1_reg;
        cmp54_i_reg_4997_pp0_iter3_reg <= cmp54_i_reg_4997_pp0_iter2_reg;
        cmp54_i_reg_4997_pp0_iter4_reg <= cmp54_i_reg_4997_pp0_iter3_reg;
        cmp54_i_reg_4997_pp0_iter5_reg <= cmp54_i_reg_4997_pp0_iter4_reg;
        cmp54_i_reg_4997_pp0_iter6_reg <= cmp54_i_reg_4997_pp0_iter5_reg;
        cmp54_i_reg_4997_pp0_iter7_reg <= cmp54_i_reg_4997_pp0_iter6_reg;
        cmp54_i_reg_4997_pp0_iter8_reg <= cmp54_i_reg_4997_pp0_iter7_reg;
        cmp54_i_reg_4997_pp0_iter9_reg <= cmp54_i_reg_4997_pp0_iter8_reg;
        g_2_reg_5396 <= g_2_fu_3204_p3;
        g_reg_5204 <= g_fu_2535_p3;
        g_reg_5204_pp0_iter16_reg <= g_reg_5204;
        g_reg_5204_pp0_iter17_reg <= g_reg_5204_pp0_iter16_reg;
        g_reg_5204_pp0_iter18_reg <= g_reg_5204_pp0_iter17_reg;
        icmp_ln1072_reg_4971_pp0_iter10_reg <= icmp_ln1072_reg_4971_pp0_iter9_reg;
        icmp_ln1072_reg_4971_pp0_iter11_reg <= icmp_ln1072_reg_4971_pp0_iter10_reg;
        icmp_ln1072_reg_4971_pp0_iter12_reg <= icmp_ln1072_reg_4971_pp0_iter11_reg;
        icmp_ln1072_reg_4971_pp0_iter13_reg <= icmp_ln1072_reg_4971_pp0_iter12_reg;
        icmp_ln1072_reg_4971_pp0_iter14_reg <= icmp_ln1072_reg_4971_pp0_iter13_reg;
        icmp_ln1072_reg_4971_pp0_iter15_reg <= icmp_ln1072_reg_4971_pp0_iter14_reg;
        icmp_ln1072_reg_4971_pp0_iter16_reg <= icmp_ln1072_reg_4971_pp0_iter15_reg;
        icmp_ln1072_reg_4971_pp0_iter17_reg <= icmp_ln1072_reg_4971_pp0_iter16_reg;
        icmp_ln1072_reg_4971_pp0_iter18_reg <= icmp_ln1072_reg_4971_pp0_iter17_reg;
        icmp_ln1072_reg_4971_pp0_iter19_reg <= icmp_ln1072_reg_4971_pp0_iter18_reg;
        icmp_ln1072_reg_4971_pp0_iter2_reg <= icmp_ln1072_reg_4971_pp0_iter1_reg;
        icmp_ln1072_reg_4971_pp0_iter3_reg <= icmp_ln1072_reg_4971_pp0_iter2_reg;
        icmp_ln1072_reg_4971_pp0_iter4_reg <= icmp_ln1072_reg_4971_pp0_iter3_reg;
        icmp_ln1072_reg_4971_pp0_iter5_reg <= icmp_ln1072_reg_4971_pp0_iter4_reg;
        icmp_ln1072_reg_4971_pp0_iter6_reg <= icmp_ln1072_reg_4971_pp0_iter5_reg;
        icmp_ln1072_reg_4971_pp0_iter7_reg <= icmp_ln1072_reg_4971_pp0_iter6_reg;
        icmp_ln1072_reg_4971_pp0_iter8_reg <= icmp_ln1072_reg_4971_pp0_iter7_reg;
        icmp_ln1072_reg_4971_pp0_iter9_reg <= icmp_ln1072_reg_4971_pp0_iter8_reg;
        icmp_ln1095_reg_5035_pp0_iter10_reg <= icmp_ln1095_reg_5035_pp0_iter9_reg;
        icmp_ln1095_reg_5035_pp0_iter11_reg <= icmp_ln1095_reg_5035_pp0_iter10_reg;
        icmp_ln1095_reg_5035_pp0_iter12_reg <= icmp_ln1095_reg_5035_pp0_iter11_reg;
        icmp_ln1095_reg_5035_pp0_iter13_reg <= icmp_ln1095_reg_5035_pp0_iter12_reg;
        icmp_ln1095_reg_5035_pp0_iter14_reg <= icmp_ln1095_reg_5035_pp0_iter13_reg;
        icmp_ln1095_reg_5035_pp0_iter15_reg <= icmp_ln1095_reg_5035_pp0_iter14_reg;
        icmp_ln1095_reg_5035_pp0_iter16_reg <= icmp_ln1095_reg_5035_pp0_iter15_reg;
        icmp_ln1095_reg_5035_pp0_iter17_reg <= icmp_ln1095_reg_5035_pp0_iter16_reg;
        icmp_ln1095_reg_5035_pp0_iter2_reg <= icmp_ln1095_reg_5035_pp0_iter1_reg;
        icmp_ln1095_reg_5035_pp0_iter3_reg <= icmp_ln1095_reg_5035_pp0_iter2_reg;
        icmp_ln1095_reg_5035_pp0_iter4_reg <= icmp_ln1095_reg_5035_pp0_iter3_reg;
        icmp_ln1095_reg_5035_pp0_iter5_reg <= icmp_ln1095_reg_5035_pp0_iter4_reg;
        icmp_ln1095_reg_5035_pp0_iter6_reg <= icmp_ln1095_reg_5035_pp0_iter5_reg;
        icmp_ln1095_reg_5035_pp0_iter7_reg <= icmp_ln1095_reg_5035_pp0_iter6_reg;
        icmp_ln1095_reg_5035_pp0_iter8_reg <= icmp_ln1095_reg_5035_pp0_iter7_reg;
        icmp_ln1095_reg_5035_pp0_iter9_reg <= icmp_ln1095_reg_5035_pp0_iter8_reg;
        icmp_ln1250_reg_5070_pp0_iter10_reg <= icmp_ln1250_reg_5070_pp0_iter9_reg;
        icmp_ln1250_reg_5070_pp0_iter11_reg <= icmp_ln1250_reg_5070_pp0_iter10_reg;
        icmp_ln1250_reg_5070_pp0_iter12_reg <= icmp_ln1250_reg_5070_pp0_iter11_reg;
        icmp_ln1250_reg_5070_pp0_iter13_reg <= icmp_ln1250_reg_5070_pp0_iter12_reg;
        icmp_ln1250_reg_5070_pp0_iter14_reg <= icmp_ln1250_reg_5070_pp0_iter13_reg;
        icmp_ln1250_reg_5070_pp0_iter15_reg <= icmp_ln1250_reg_5070_pp0_iter14_reg;
        icmp_ln1250_reg_5070_pp0_iter16_reg <= icmp_ln1250_reg_5070_pp0_iter15_reg;
        icmp_ln1250_reg_5070_pp0_iter2_reg <= icmp_ln1250_reg_5070;
        icmp_ln1250_reg_5070_pp0_iter3_reg <= icmp_ln1250_reg_5070_pp0_iter2_reg;
        icmp_ln1250_reg_5070_pp0_iter4_reg <= icmp_ln1250_reg_5070_pp0_iter3_reg;
        icmp_ln1250_reg_5070_pp0_iter5_reg <= icmp_ln1250_reg_5070_pp0_iter4_reg;
        icmp_ln1250_reg_5070_pp0_iter6_reg <= icmp_ln1250_reg_5070_pp0_iter5_reg;
        icmp_ln1250_reg_5070_pp0_iter7_reg <= icmp_ln1250_reg_5070_pp0_iter6_reg;
        icmp_ln1250_reg_5070_pp0_iter8_reg <= icmp_ln1250_reg_5070_pp0_iter7_reg;
        icmp_ln1250_reg_5070_pp0_iter9_reg <= icmp_ln1250_reg_5070_pp0_iter8_reg;
        icmp_ln1330_reg_5027_pp0_iter2_reg <= icmp_ln1330_reg_5027_pp0_iter1_reg;
        icmp_ln1330_reg_5027_pp0_iter3_reg <= icmp_ln1330_reg_5027_pp0_iter2_reg;
        icmp_ln1381_reg_5023_pp0_iter10_reg <= icmp_ln1381_reg_5023_pp0_iter9_reg;
        icmp_ln1381_reg_5023_pp0_iter11_reg <= icmp_ln1381_reg_5023_pp0_iter10_reg;
        icmp_ln1381_reg_5023_pp0_iter12_reg <= icmp_ln1381_reg_5023_pp0_iter11_reg;
        icmp_ln1381_reg_5023_pp0_iter13_reg <= icmp_ln1381_reg_5023_pp0_iter12_reg;
        icmp_ln1381_reg_5023_pp0_iter14_reg <= icmp_ln1381_reg_5023_pp0_iter13_reg;
        icmp_ln1381_reg_5023_pp0_iter15_reg <= icmp_ln1381_reg_5023_pp0_iter14_reg;
        icmp_ln1381_reg_5023_pp0_iter2_reg <= icmp_ln1381_reg_5023_pp0_iter1_reg;
        icmp_ln1381_reg_5023_pp0_iter3_reg <= icmp_ln1381_reg_5023_pp0_iter2_reg;
        icmp_ln1381_reg_5023_pp0_iter4_reg <= icmp_ln1381_reg_5023_pp0_iter3_reg;
        icmp_ln1381_reg_5023_pp0_iter5_reg <= icmp_ln1381_reg_5023_pp0_iter4_reg;
        icmp_ln1381_reg_5023_pp0_iter6_reg <= icmp_ln1381_reg_5023_pp0_iter5_reg;
        icmp_ln1381_reg_5023_pp0_iter7_reg <= icmp_ln1381_reg_5023_pp0_iter6_reg;
        icmp_ln1381_reg_5023_pp0_iter8_reg <= icmp_ln1381_reg_5023_pp0_iter7_reg;
        icmp_ln1381_reg_5023_pp0_iter9_reg <= icmp_ln1381_reg_5023_pp0_iter8_reg;
        icmp_ln1405_reg_5066_pp0_iter10_reg <= icmp_ln1405_reg_5066_pp0_iter9_reg;
        icmp_ln1405_reg_5066_pp0_iter11_reg <= icmp_ln1405_reg_5066_pp0_iter10_reg;
        icmp_ln1405_reg_5066_pp0_iter12_reg <= icmp_ln1405_reg_5066_pp0_iter11_reg;
        icmp_ln1405_reg_5066_pp0_iter13_reg <= icmp_ln1405_reg_5066_pp0_iter12_reg;
        icmp_ln1405_reg_5066_pp0_iter14_reg <= icmp_ln1405_reg_5066_pp0_iter13_reg;
        icmp_ln1405_reg_5066_pp0_iter15_reg <= icmp_ln1405_reg_5066_pp0_iter14_reg;
        icmp_ln1405_reg_5066_pp0_iter2_reg <= icmp_ln1405_reg_5066;
        icmp_ln1405_reg_5066_pp0_iter3_reg <= icmp_ln1405_reg_5066_pp0_iter2_reg;
        icmp_ln1405_reg_5066_pp0_iter4_reg <= icmp_ln1405_reg_5066_pp0_iter3_reg;
        icmp_ln1405_reg_5066_pp0_iter5_reg <= icmp_ln1405_reg_5066_pp0_iter4_reg;
        icmp_ln1405_reg_5066_pp0_iter6_reg <= icmp_ln1405_reg_5066_pp0_iter5_reg;
        icmp_ln1405_reg_5066_pp0_iter7_reg <= icmp_ln1405_reg_5066_pp0_iter6_reg;
        icmp_ln1405_reg_5066_pp0_iter8_reg <= icmp_ln1405_reg_5066_pp0_iter7_reg;
        icmp_ln1405_reg_5066_pp0_iter9_reg <= icmp_ln1405_reg_5066_pp0_iter8_reg;
        icmp_ln1563_reg_5011_pp0_iter10_reg <= icmp_ln1563_reg_5011_pp0_iter9_reg;
        icmp_ln1563_reg_5011_pp0_iter11_reg <= icmp_ln1563_reg_5011_pp0_iter10_reg;
        icmp_ln1563_reg_5011_pp0_iter12_reg <= icmp_ln1563_reg_5011_pp0_iter11_reg;
        icmp_ln1563_reg_5011_pp0_iter13_reg <= icmp_ln1563_reg_5011_pp0_iter12_reg;
        icmp_ln1563_reg_5011_pp0_iter14_reg <= icmp_ln1563_reg_5011_pp0_iter13_reg;
        icmp_ln1563_reg_5011_pp0_iter15_reg <= icmp_ln1563_reg_5011_pp0_iter14_reg;
        icmp_ln1563_reg_5011_pp0_iter2_reg <= icmp_ln1563_reg_5011_pp0_iter1_reg;
        icmp_ln1563_reg_5011_pp0_iter3_reg <= icmp_ln1563_reg_5011_pp0_iter2_reg;
        icmp_ln1563_reg_5011_pp0_iter4_reg <= icmp_ln1563_reg_5011_pp0_iter3_reg;
        icmp_ln1563_reg_5011_pp0_iter5_reg <= icmp_ln1563_reg_5011_pp0_iter4_reg;
        icmp_ln1563_reg_5011_pp0_iter6_reg <= icmp_ln1563_reg_5011_pp0_iter5_reg;
        icmp_ln1563_reg_5011_pp0_iter7_reg <= icmp_ln1563_reg_5011_pp0_iter6_reg;
        icmp_ln1563_reg_5011_pp0_iter8_reg <= icmp_ln1563_reg_5011_pp0_iter7_reg;
        icmp_ln1563_reg_5011_pp0_iter9_reg <= icmp_ln1563_reg_5011_pp0_iter8_reg;
        icmp_ln1586_reg_5047_pp0_iter10_reg <= icmp_ln1586_reg_5047_pp0_iter9_reg;
        icmp_ln1586_reg_5047_pp0_iter11_reg <= icmp_ln1586_reg_5047_pp0_iter10_reg;
        icmp_ln1586_reg_5047_pp0_iter12_reg <= icmp_ln1586_reg_5047_pp0_iter11_reg;
        icmp_ln1586_reg_5047_pp0_iter13_reg <= icmp_ln1586_reg_5047_pp0_iter12_reg;
        icmp_ln1586_reg_5047_pp0_iter14_reg <= icmp_ln1586_reg_5047_pp0_iter13_reg;
        icmp_ln1586_reg_5047_pp0_iter15_reg <= icmp_ln1586_reg_5047_pp0_iter14_reg;
        icmp_ln1586_reg_5047_pp0_iter2_reg <= icmp_ln1586_reg_5047;
        icmp_ln1586_reg_5047_pp0_iter3_reg <= icmp_ln1586_reg_5047_pp0_iter2_reg;
        icmp_ln1586_reg_5047_pp0_iter4_reg <= icmp_ln1586_reg_5047_pp0_iter3_reg;
        icmp_ln1586_reg_5047_pp0_iter5_reg <= icmp_ln1586_reg_5047_pp0_iter4_reg;
        icmp_ln1586_reg_5047_pp0_iter6_reg <= icmp_ln1586_reg_5047_pp0_iter5_reg;
        icmp_ln1586_reg_5047_pp0_iter7_reg <= icmp_ln1586_reg_5047_pp0_iter6_reg;
        icmp_ln1586_reg_5047_pp0_iter8_reg <= icmp_ln1586_reg_5047_pp0_iter7_reg;
        icmp_ln1586_reg_5047_pp0_iter9_reg <= icmp_ln1586_reg_5047_pp0_iter8_reg;
        icmp_ln1674_reg_5005_pp0_iter10_reg <= icmp_ln1674_reg_5005_pp0_iter9_reg;
        icmp_ln1674_reg_5005_pp0_iter11_reg <= icmp_ln1674_reg_5005_pp0_iter10_reg;
        icmp_ln1674_reg_5005_pp0_iter12_reg <= icmp_ln1674_reg_5005_pp0_iter11_reg;
        icmp_ln1674_reg_5005_pp0_iter13_reg <= icmp_ln1674_reg_5005_pp0_iter12_reg;
        icmp_ln1674_reg_5005_pp0_iter14_reg <= icmp_ln1674_reg_5005_pp0_iter13_reg;
        icmp_ln1674_reg_5005_pp0_iter15_reg <= icmp_ln1674_reg_5005_pp0_iter14_reg;
        icmp_ln1674_reg_5005_pp0_iter16_reg <= icmp_ln1674_reg_5005_pp0_iter15_reg;
        icmp_ln1674_reg_5005_pp0_iter17_reg <= icmp_ln1674_reg_5005_pp0_iter16_reg;
        icmp_ln1674_reg_5005_pp0_iter18_reg <= icmp_ln1674_reg_5005_pp0_iter17_reg;
        icmp_ln1674_reg_5005_pp0_iter19_reg <= icmp_ln1674_reg_5005_pp0_iter18_reg;
        icmp_ln1674_reg_5005_pp0_iter2_reg <= icmp_ln1674_reg_5005_pp0_iter1_reg;
        icmp_ln1674_reg_5005_pp0_iter3_reg <= icmp_ln1674_reg_5005_pp0_iter2_reg;
        icmp_ln1674_reg_5005_pp0_iter4_reg <= icmp_ln1674_reg_5005_pp0_iter3_reg;
        icmp_ln1674_reg_5005_pp0_iter5_reg <= icmp_ln1674_reg_5005_pp0_iter4_reg;
        icmp_ln1674_reg_5005_pp0_iter6_reg <= icmp_ln1674_reg_5005_pp0_iter5_reg;
        icmp_ln1674_reg_5005_pp0_iter7_reg <= icmp_ln1674_reg_5005_pp0_iter6_reg;
        icmp_ln1674_reg_5005_pp0_iter8_reg <= icmp_ln1674_reg_5005_pp0_iter7_reg;
        icmp_ln1674_reg_5005_pp0_iter9_reg <= icmp_ln1674_reg_5005_pp0_iter8_reg;
        icmp_ln1746_reg_4993_pp0_iter10_reg <= icmp_ln1746_reg_4993_pp0_iter9_reg;
        icmp_ln1746_reg_4993_pp0_iter11_reg <= icmp_ln1746_reg_4993_pp0_iter10_reg;
        icmp_ln1746_reg_4993_pp0_iter12_reg <= icmp_ln1746_reg_4993_pp0_iter11_reg;
        icmp_ln1746_reg_4993_pp0_iter13_reg <= icmp_ln1746_reg_4993_pp0_iter12_reg;
        icmp_ln1746_reg_4993_pp0_iter14_reg <= icmp_ln1746_reg_4993_pp0_iter13_reg;
        icmp_ln1746_reg_4993_pp0_iter15_reg <= icmp_ln1746_reg_4993_pp0_iter14_reg;
        icmp_ln1746_reg_4993_pp0_iter2_reg <= icmp_ln1746_reg_4993_pp0_iter1_reg;
        icmp_ln1746_reg_4993_pp0_iter3_reg <= icmp_ln1746_reg_4993_pp0_iter2_reg;
        icmp_ln1746_reg_4993_pp0_iter4_reg <= icmp_ln1746_reg_4993_pp0_iter3_reg;
        icmp_ln1746_reg_4993_pp0_iter5_reg <= icmp_ln1746_reg_4993_pp0_iter4_reg;
        icmp_ln1746_reg_4993_pp0_iter6_reg <= icmp_ln1746_reg_4993_pp0_iter5_reg;
        icmp_ln1746_reg_4993_pp0_iter7_reg <= icmp_ln1746_reg_4993_pp0_iter6_reg;
        icmp_ln1746_reg_4993_pp0_iter8_reg <= icmp_ln1746_reg_4993_pp0_iter7_reg;
        icmp_ln1746_reg_4993_pp0_iter9_reg <= icmp_ln1746_reg_4993_pp0_iter8_reg;
        icmp_ln565_reg_4944_pp0_iter10_reg <= icmp_ln565_reg_4944_pp0_iter9_reg;
        icmp_ln565_reg_4944_pp0_iter11_reg <= icmp_ln565_reg_4944_pp0_iter10_reg;
        icmp_ln565_reg_4944_pp0_iter12_reg <= icmp_ln565_reg_4944_pp0_iter11_reg;
        icmp_ln565_reg_4944_pp0_iter13_reg <= icmp_ln565_reg_4944_pp0_iter12_reg;
        icmp_ln565_reg_4944_pp0_iter14_reg <= icmp_ln565_reg_4944_pp0_iter13_reg;
        icmp_ln565_reg_4944_pp0_iter15_reg <= icmp_ln565_reg_4944_pp0_iter14_reg;
        icmp_ln565_reg_4944_pp0_iter16_reg <= icmp_ln565_reg_4944_pp0_iter15_reg;
        icmp_ln565_reg_4944_pp0_iter17_reg <= icmp_ln565_reg_4944_pp0_iter16_reg;
        icmp_ln565_reg_4944_pp0_iter18_reg <= icmp_ln565_reg_4944_pp0_iter17_reg;
        icmp_ln565_reg_4944_pp0_iter19_reg <= icmp_ln565_reg_4944_pp0_iter18_reg;
        icmp_ln565_reg_4944_pp0_iter2_reg <= icmp_ln565_reg_4944_pp0_iter1_reg;
        icmp_ln565_reg_4944_pp0_iter3_reg <= icmp_ln565_reg_4944_pp0_iter2_reg;
        icmp_ln565_reg_4944_pp0_iter4_reg <= icmp_ln565_reg_4944_pp0_iter3_reg;
        icmp_ln565_reg_4944_pp0_iter5_reg <= icmp_ln565_reg_4944_pp0_iter4_reg;
        icmp_ln565_reg_4944_pp0_iter6_reg <= icmp_ln565_reg_4944_pp0_iter5_reg;
        icmp_ln565_reg_4944_pp0_iter7_reg <= icmp_ln565_reg_4944_pp0_iter6_reg;
        icmp_ln565_reg_4944_pp0_iter8_reg <= icmp_ln565_reg_4944_pp0_iter7_reg;
        icmp_ln565_reg_4944_pp0_iter9_reg <= icmp_ln565_reg_4944_pp0_iter8_reg;
        lshr_ln3_reg_5088 <= {{lshr_ln3_fu_2243_p1[15:5]}};
        lshr_ln3_reg_5088_pp0_iter10_reg <= lshr_ln3_reg_5088_pp0_iter9_reg;
        lshr_ln3_reg_5088_pp0_iter11_reg <= lshr_ln3_reg_5088_pp0_iter10_reg;
        lshr_ln3_reg_5088_pp0_iter12_reg <= lshr_ln3_reg_5088_pp0_iter11_reg;
        lshr_ln3_reg_5088_pp0_iter13_reg <= lshr_ln3_reg_5088_pp0_iter12_reg;
        lshr_ln3_reg_5088_pp0_iter14_reg <= lshr_ln3_reg_5088_pp0_iter13_reg;
        lshr_ln3_reg_5088_pp0_iter15_reg <= lshr_ln3_reg_5088_pp0_iter14_reg;
        lshr_ln3_reg_5088_pp0_iter8_reg <= lshr_ln3_reg_5088;
        lshr_ln3_reg_5088_pp0_iter9_reg <= lshr_ln3_reg_5088_pp0_iter8_reg;
        mul_ln1356_reg_5290 <= mul_ln1356_fu_3065_p2;
        or_ln1494_reg_5074 <= or_ln1494_fu_2131_p2;
        or_ln1494_reg_5074_pp0_iter10_reg <= or_ln1494_reg_5074_pp0_iter9_reg;
        or_ln1494_reg_5074_pp0_iter11_reg <= or_ln1494_reg_5074_pp0_iter10_reg;
        or_ln1494_reg_5074_pp0_iter12_reg <= or_ln1494_reg_5074_pp0_iter11_reg;
        or_ln1494_reg_5074_pp0_iter13_reg <= or_ln1494_reg_5074_pp0_iter12_reg;
        or_ln1494_reg_5074_pp0_iter14_reg <= or_ln1494_reg_5074_pp0_iter13_reg;
        or_ln1494_reg_5074_pp0_iter15_reg <= or_ln1494_reg_5074_pp0_iter14_reg;
        or_ln1494_reg_5074_pp0_iter16_reg <= or_ln1494_reg_5074_pp0_iter15_reg;
        or_ln1494_reg_5074_pp0_iter17_reg <= or_ln1494_reg_5074_pp0_iter16_reg;
        or_ln1494_reg_5074_pp0_iter18_reg <= or_ln1494_reg_5074_pp0_iter17_reg;
        or_ln1494_reg_5074_pp0_iter3_reg <= or_ln1494_reg_5074;
        or_ln1494_reg_5074_pp0_iter4_reg <= or_ln1494_reg_5074_pp0_iter3_reg;
        or_ln1494_reg_5074_pp0_iter5_reg <= or_ln1494_reg_5074_pp0_iter4_reg;
        or_ln1494_reg_5074_pp0_iter6_reg <= or_ln1494_reg_5074_pp0_iter5_reg;
        or_ln1494_reg_5074_pp0_iter7_reg <= or_ln1494_reg_5074_pp0_iter6_reg;
        or_ln1494_reg_5074_pp0_iter8_reg <= or_ln1494_reg_5074_pp0_iter7_reg;
        or_ln1494_reg_5074_pp0_iter9_reg <= or_ln1494_reg_5074_pp0_iter8_reg;
        r_reg_5198 <= r_fu_2502_p3;
        r_reg_5198_pp0_iter16_reg <= r_reg_5198;
        r_reg_5198_pp0_iter17_reg <= r_reg_5198_pp0_iter16_reg;
        r_reg_5198_pp0_iter18_reg <= r_reg_5198_pp0_iter17_reg;
        r_reg_5198_pp0_iter19_reg <= r_reg_5198_pp0_iter18_reg;
        tmp_18_reg_5098 <= {{mul_ln1285_fu_2274_p2[22:14]}};
        tmp_20_reg_5103 <= {{mul_ln1289_fu_2293_p2[22:14]}};
        tmp_3_reg_5188 <= tmp_3_fu_2401_p13;
        tmp_4_reg_5193 <= tmp_4_fu_2449_p13;
        tmp_8_reg_5093 <= {{mul_ln1281_fu_2255_p2[22:14]}};
        tmp_reg_5183 <= tmp_fu_2353_p13;
        tpgSinTableArray_load_reg_5252 <= tpgSinTableArray_q0;
        trunc_ln1356_reg_5296 <= trunc_ln1356_fu_3071_p1;
        trunc_ln565_11_reg_4965_pp0_iter10_reg <= trunc_ln565_11_reg_4965_pp0_iter9_reg;
        trunc_ln565_11_reg_4965_pp0_iter11_reg <= trunc_ln565_11_reg_4965_pp0_iter10_reg;
        trunc_ln565_11_reg_4965_pp0_iter2_reg <= trunc_ln565_11_reg_4965_pp0_iter1_reg;
        trunc_ln565_11_reg_4965_pp0_iter3_reg <= trunc_ln565_11_reg_4965_pp0_iter2_reg;
        trunc_ln565_11_reg_4965_pp0_iter4_reg <= trunc_ln565_11_reg_4965_pp0_iter3_reg;
        trunc_ln565_11_reg_4965_pp0_iter5_reg <= trunc_ln565_11_reg_4965_pp0_iter4_reg;
        trunc_ln565_11_reg_4965_pp0_iter6_reg <= trunc_ln565_11_reg_4965_pp0_iter5_reg;
        trunc_ln565_11_reg_4965_pp0_iter7_reg <= trunc_ln565_11_reg_4965_pp0_iter6_reg;
        trunc_ln565_11_reg_4965_pp0_iter8_reg <= trunc_ln565_11_reg_4965_pp0_iter7_reg;
        trunc_ln565_11_reg_4965_pp0_iter9_reg <= trunc_ln565_11_reg_4965_pp0_iter8_reg;
        trunc_ln565_2_reg_4948_pp0_iter10_reg <= trunc_ln565_2_reg_4948_pp0_iter9_reg;
        trunc_ln565_2_reg_4948_pp0_iter11_reg <= trunc_ln565_2_reg_4948_pp0_iter10_reg;
        trunc_ln565_2_reg_4948_pp0_iter12_reg <= trunc_ln565_2_reg_4948_pp0_iter11_reg;
        trunc_ln565_2_reg_4948_pp0_iter13_reg <= trunc_ln565_2_reg_4948_pp0_iter12_reg;
        trunc_ln565_2_reg_4948_pp0_iter14_reg <= trunc_ln565_2_reg_4948_pp0_iter13_reg;
        trunc_ln565_2_reg_4948_pp0_iter15_reg <= trunc_ln565_2_reg_4948_pp0_iter14_reg;
        trunc_ln565_2_reg_4948_pp0_iter16_reg <= trunc_ln565_2_reg_4948_pp0_iter15_reg;
        trunc_ln565_2_reg_4948_pp0_iter17_reg <= trunc_ln565_2_reg_4948_pp0_iter16_reg;
        trunc_ln565_2_reg_4948_pp0_iter18_reg <= trunc_ln565_2_reg_4948_pp0_iter17_reg;
        trunc_ln565_2_reg_4948_pp0_iter19_reg <= trunc_ln565_2_reg_4948_pp0_iter18_reg;
        trunc_ln565_2_reg_4948_pp0_iter2_reg <= trunc_ln565_2_reg_4948_pp0_iter1_reg;
        trunc_ln565_2_reg_4948_pp0_iter3_reg <= trunc_ln565_2_reg_4948_pp0_iter2_reg;
        trunc_ln565_2_reg_4948_pp0_iter4_reg <= trunc_ln565_2_reg_4948_pp0_iter3_reg;
        trunc_ln565_2_reg_4948_pp0_iter5_reg <= trunc_ln565_2_reg_4948_pp0_iter4_reg;
        trunc_ln565_2_reg_4948_pp0_iter6_reg <= trunc_ln565_2_reg_4948_pp0_iter5_reg;
        trunc_ln565_2_reg_4948_pp0_iter7_reg <= trunc_ln565_2_reg_4948_pp0_iter6_reg;
        trunc_ln565_2_reg_4948_pp0_iter8_reg <= trunc_ln565_2_reg_4948_pp0_iter7_reg;
        trunc_ln565_2_reg_4948_pp0_iter9_reg <= trunc_ln565_2_reg_4948_pp0_iter8_reg;
        zext_ln1302_1_reg_5222[11 : 0] <= zext_ln1302_1_fu_2580_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln549_1_reg_4987 <= add_ln549_1_fu_1633_p2;
        add_ln549_1_reg_4987_pp0_iter1_reg <= add_ln549_1_reg_4987;
        add_ln549_reg_4981 <= add_ln549_fu_1627_p2;
        add_ln549_reg_4981_pp0_iter1_reg <= add_ln549_reg_4981;
        and_ln1337_reg_5031 <= and_ln1337_fu_1789_p2;
        and_ln1337_reg_5031_pp0_iter1_reg <= and_ln1337_reg_5031;
        and_ln1386_reg_5062 <= and_ln1386_fu_2032_p2;
        and_ln1449_reg_5015 <= and_ln1449_fu_1723_p2;
        and_ln1568_reg_5043 <= and_ln1568_fu_1864_p2;
        and_ln1751_reg_5039 <= and_ln1751_fu_1828_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidth_cast_cast_reg_4916[10 : 0] <= barWidth_cast_cast_fu_1541_p1[10 : 0];
        cmp121_i_reg_5001 <= cmp121_i_fu_1663_p2;
        cmp121_i_reg_5001_pp0_iter1_reg <= cmp121_i_reg_5001;
        cmp54_i_reg_4997 <= cmp54_i_fu_1657_p2;
        cmp54_i_reg_4997_pp0_iter1_reg <= cmp54_i_reg_4997;
        conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4926[8 : 0] <= conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1553_p1[8 : 0];
        conv2_i_i_i248_cast_cast_cast_reg_4938[8 : 0] <= conv2_i_i_i248_cast_cast_cast_fu_1561_p1[8 : 0];
        conv2_i_i_i_cast_cast_cast_reg_4932 <= conv2_i_i_i_cast_cast_cast_fu_1557_p1;
        icmp_ln1072_reg_4971 <= icmp_ln1072_fu_1621_p2;
        icmp_ln1072_reg_4971_pp0_iter1_reg <= icmp_ln1072_reg_4971;
        icmp_ln1095_reg_5035 <= icmp_ln1095_fu_1807_p2;
        icmp_ln1095_reg_5035_pp0_iter1_reg <= icmp_ln1095_reg_5035;
        icmp_ln1250_reg_5070 <= icmp_ln1250_fu_2101_p2;
        icmp_ln1330_reg_5027 <= icmp_ln1330_fu_1783_p2;
        icmp_ln1330_reg_5027_pp0_iter1_reg <= icmp_ln1330_reg_5027;
        icmp_ln1381_reg_5023 <= icmp_ln1381_fu_1759_p2;
        icmp_ln1381_reg_5023_pp0_iter1_reg <= icmp_ln1381_reg_5023;
        icmp_ln1405_reg_5066 <= icmp_ln1405_fu_2059_p2;
        icmp_ln1473_reg_5019 <= icmp_ln1473_fu_1735_p2;
        icmp_ln1563_reg_5011 <= icmp_ln1563_fu_1681_p2;
        icmp_ln1563_reg_5011_pp0_iter1_reg <= icmp_ln1563_reg_5011;
        icmp_ln1586_reg_5047 <= icmp_ln1586_fu_1891_p2;
        icmp_ln1674_reg_5005 <= icmp_ln1674_fu_1669_p2;
        icmp_ln1674_reg_5005_pp0_iter1_reg <= icmp_ln1674_reg_5005;
        icmp_ln1746_reg_4993 <= icmp_ln1746_fu_1645_p2;
        icmp_ln1746_reg_4993_pp0_iter1_reg <= icmp_ln1746_reg_4993;
        icmp_ln565_reg_4944 <= icmp_ln565_fu_1593_p2;
        icmp_ln565_reg_4944_pp0_iter1_reg <= icmp_ln565_reg_4944;
        trunc_ln565_11_reg_4965 <= trunc_ln565_11_fu_1617_p1;
        trunc_ln565_11_reg_4965_pp0_iter1_reg <= trunc_ln565_11_reg_4965;
        trunc_ln565_2_reg_4948 <= trunc_ln565_2_fu_1605_p1;
        trunc_ln565_2_reg_4948_pp0_iter1_reg <= trunc_ln565_2_reg_4948;
        zext_ln1084_cast_reg_4921[11 : 0] <= zext_ln1084_cast_fu_1545_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter10_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter10_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter10_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter10_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter10_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter10_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter11_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter11_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter11_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter11_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter11_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter11_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter12_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter12_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter12_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter12_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter12_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter12_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter13_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter13_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter13_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter13_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter13_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter13_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter14_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter14_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter14_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter14_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter14_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter14_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter15_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter15_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter15_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter15_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter15_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter15_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter16_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter16_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter16_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter16_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter16_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter16_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter17_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter17_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter17_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter17_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter17_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter17_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter18_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter18_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter18_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter18_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter18_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter18_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter1_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter2_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter2_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter2_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter2_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter2_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter2_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter3_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter3_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter3_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter3_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1458;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter4_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter4_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter4_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter4_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter4_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter4_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter5_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter5_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter5_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter5_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter5_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter5_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter6_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter6_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter6_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter6_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter6_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter6_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter7_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter7_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter7_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter7_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter7_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter7_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter8_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter8_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter8_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter8_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter8_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter8_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1144_reg_1502 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1502;
        ap_phi_reg_pp0_iter9_phi_ln1165_reg_1491 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1491;
        ap_phi_reg_pp0_iter9_phi_ln1186_reg_1480 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1480;
        ap_phi_reg_pp0_iter9_phi_ln1207_reg_1469 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1469;
        ap_phi_reg_pp0_iter9_phi_ln1228_reg_1458 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1458;
        ap_phi_reg_pp0_iter9_phi_ln1504_reg_1447 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1447;
        ap_phi_reg_pp0_iter9_phi_ln1519_reg_1436 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2483_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie <= lfsr_b_1_fu_3773_p3;
        gSerie <= lfsr_g_1_fu_3737_p3;
        rSerie <= lfsr_r_1_fu_3701_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln565_fu_1593_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd20] == 1'b1)) begin
        ap_enable_reg_pp0_iter20 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter20 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd21] == 1'b1)) begin
        ap_enable_reg_pp0_iter21 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter21 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_496;
    end
end

always @ (*) begin
    if ((pf_bckgndYUV_U_data_out_vld == 1'b1)) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1593_p2 == 1'd1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2766_state17 == 1'b1))) begin
            hBarSel_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2318_state18 == 1'b1))) begin
            hBarSel_0 = add_ln1412_fu_2870_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2318_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2766_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2292_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2318_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = zext_ln1412_fu_2876_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2292_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2318_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2871_state17 == 1'b1))) begin
            hBarSel_3_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2368_state18 == 1'b1))) begin
            hBarSel_3_0 = add_ln1593_fu_2800_p2;
        end else begin
            hBarSel_3_0 = 'bx;
        end
    end else begin
        hBarSel_3_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2368_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2871_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2344_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2368_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = zext_ln1593_fu_2806_p1;
        end else begin
            hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
        end
    end else begin
        hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2344_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2368_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2249_state19 == 1'b1)) begin
            hBarSel_4_0 = empty_97_fu_3079_p1;
        end else if ((ap_predicate_pred2243_state19 == 1'b1)) begin
            hBarSel_4_0 = zext_ln1257_fu_3089_p1;
        end else begin
            hBarSel_4_0 = 'bx;
        end
    end else begin
        hBarSel_4_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2249_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2243_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2249_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = empty_97_fu_3079_p1;
        end else if ((ap_predicate_pred2243_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = zext_ln1257_fu_3089_p1;
        end else begin
            hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
        end
    end else begin
        hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2249_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2243_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2929_state17 == 1'b1))) begin
            hBarSel_5_0 = 3'd0;
        end else if ((1'b1 == ap_condition_4747)) begin
            hBarSel_5_0 = add_ln1775_fu_2728_p2;
        end else begin
            hBarSel_5_0 = 'bx;
        end
    end else begin
        hBarSel_5_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1768_fu_2710_p2 == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2929_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2423_state18 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_2420)) begin
            hBarSel_5_0_loc_1_out_o = zext_ln1775_fu_2734_p1;
        end else begin
            hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
        end
    end else begin
        hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2423_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1768_fu_2710_p2 == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4944_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln693_fu_3982_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1072_fu_4565_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2212_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = empty_96_fu_4536_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2645_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = rampStart_1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2189_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2632_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = conv2_i_i10_i241;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2184_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = conv2_i_i10_i246;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4926;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2174_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2595_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2169_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd4095;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd4095;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2156_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = phi_ln1260_fu_4274_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1790_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = zext_ln1359_fu_4242_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2087_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = phi_ln1418_fu_4171_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2548_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd4095;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd4095;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2528_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 12'd0;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2519_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2510_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2500_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = r_2_fu_4045_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1532_fu_3962_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2081_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = phi_ln1599_fu_3887_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2483_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = trunc_ln_fu_3791_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = tmp_29_fu_3593_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln718_fu_3490_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = sext_ln1784_fu_3460_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = pix_9_cast_fu_3430_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2454_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = DPtpgBarSelYuv_601_y_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2448_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = DPtpgBarSelYuv_709_y_q0;
    end else begin
        p_0_0_0_0_0213_out_o = p_0_0_0_0_0213_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2156_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2087_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2081_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2645_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2189_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2632_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2184_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2174_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2595_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2169_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1790_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2548_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2528_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2519_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2510_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2500_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2483_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2454_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2448_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2212_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_0_0_0_0213_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0213_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1079_fu_4571_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2212_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1107_fu_4540_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2645_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1122_fu_4509_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2189_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = redYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2632_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 12'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2184_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = grnYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 12'd4095;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = bluYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 12'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2174_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = blkYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2595_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 12'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2169_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = whiYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 12'd4095;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2156_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln565_fu_4309_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1790_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1361_fu_4245_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2087_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln565_1_fu_4206_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2548_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = whiYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 12'd4095;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = blkYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2528_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 12'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2519_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = b_2_reg_5277_pp0_iter19_reg;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2510_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2500_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_1_0_0_0215_out_o = g_2_reg_5396;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1540_fu_3969_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2081_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln565_2_fu_3922_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2483_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1862_fu_3839_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1707_fu_3605_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln718_fu_3490_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = sext_ln1785_fu_3464_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_10_cast_fu_3434_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2454_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_13_fu_3404_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2448_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_16_fu_3378_p3;
    end else begin
        p_0_1_0_0_0215_out_o = p_0_1_0_0_0215_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2156_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2087_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2081_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2645_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2189_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2632_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2184_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2174_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2595_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2169_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1790_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2548_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2528_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2519_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2510_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2500_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2483_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2454_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2448_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2212_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_1_0_0_0215_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0215_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1079_fu_4571_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2212_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1107_fu_4540_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2645_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1122_fu_4509_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2189_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2632_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = conv2_i_i_i_cast_cast_cast_reg_4932;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2184_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = conv2_i_i_i248_cast_cast_cast_reg_4938;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = conv2_i_i_i266;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2157_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelRgb_b_load_cast_fu_4335_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1790_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1361_fu_4245_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2143_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelRgb_b_load_1_cast_fu_4232_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2169_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2548_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = pix_5;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2174_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2595_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2528_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = pix;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2519_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2510_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2500_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = b_2_reg_5277_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1540_fu_3969_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2118_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelRgb_b_load_2_cast_fu_3948_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2161_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2147_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2122_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2483_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tmp_1_fu_3813_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tmp_31_fu_3560_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln718_fu_3490_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = sext_ln1786_fu_3468_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = pix_11_cast_fu_3438_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2454_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = DPtpgBarSelYuv_601_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2448_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = DPtpgBarSelYuv_709_v_q0;
    end else begin
        p_0_2_0_0_0217_out_o = p_0_2_0_0_0217_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2645_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2189_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2632_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2184_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2174_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2595_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2169_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2157_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2161_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1790_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2143_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2147_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2548_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2528_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2519_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2510_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2500_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2118_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2122_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2483_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2454_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2448_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2334_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2212_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_2_0_0_0217_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0217_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pf_bckgndYUV_U_data_in_vld = 1'b1;
    end else begin
        pf_bckgndYUV_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2222_state20 == 1'b1)) begin
            rampVal = rampStart_1;
        end else if ((ap_predicate_pred2216_state20 == 1'b1)) begin
            rampVal = add_ln1101_fu_3320_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4944_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1709_fu_3620_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2384_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4944_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln589_fu_4584_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2196_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2222_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2216_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2222_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1084_cast_reg_4921;
        end else if ((ap_predicate_pred2216_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1101_fu_3326_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2222_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2216_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2157_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1260_fu_3285_p1;
        end else if ((ap_predicate_pred2143_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1419_1_fu_3220_p1;
        end else if ((ap_predicate_pred2118_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1600_1_fu_3145_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2157_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2143_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2118_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2157_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1260_fu_3285_p1;
        end else if ((ap_predicate_pred2143_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1419_1_fu_3220_p1;
        end else if ((ap_predicate_pred2118_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1600_1_fu_3145_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2157_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2143_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2118_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2157_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1260_fu_3285_p1;
        end else if ((ap_predicate_pred2143_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1419_1_fu_3220_p1;
        end else if ((ap_predicate_pred2118_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1600_1_fu_3145_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2157_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2143_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2118_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2156_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1260_fu_3285_p1;
        end else if ((ap_predicate_pred2087_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1419_1_fu_3220_p1;
        end else if ((ap_predicate_pred2081_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1600_1_fu_3145_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2156_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2087_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2081_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2156_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1260_fu_3285_p1;
        end else if ((ap_predicate_pred2087_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1419_1_fu_3220_p1;
        end else if ((ap_predicate_pred2081_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1600_1_fu_3145_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2156_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2087_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2081_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2161_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1260_fu_3285_p1;
        end else if ((ap_predicate_pred2147_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1419_1_fu_3220_p1;
        end else if ((ap_predicate_pred2122_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1600_1_fu_3145_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2161_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2147_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2122_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2810_state17 == 1'b1))) begin
            vBarSel = 3'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2296_state18 == 1'b1))) begin
            vBarSel = add_ln1393_fu_2842_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2967_state17 == 1'b1))) begin
            vBarSel_1 = 1'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2398_state18 == 1'b1))) begin
            vBarSel_1 = xor_ln1758_fu_2674_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2398_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2967_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2913_state17 == 1'b1))) begin
            vBarSel_2 = 8'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2348_state18 == 1'b1))) begin
            vBarSel_2 = add_ln1575_fu_2776_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2348_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2913_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2354_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2348_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = add_ln1575_fu_2776_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2354_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2348_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2404_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2398_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = zext_ln1758_fu_2680_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2404_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2398_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2296_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2810_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2302_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2296_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = zext_ln1393_fu_2848_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2302_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2296_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2274_state6 == 1'b1)) begin
            zonePlateVAddr = shl_ln5_fu_2197_p3;
        end else if ((ap_predicate_pred2268_state6 == 1'b1)) begin
            zonePlateVAddr = add_ln1341_fu_2165_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2274_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2268_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2274_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln5_fu_2197_p3;
        end else if ((ap_predicate_pred2268_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = add_ln1341_fu_2165_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2274_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2268_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1784_fu_2936_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1784_1_fu_3125_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1784_1_fu_3125_p1;

assign add_ln1084_fu_4578_p2 = (select_ln1072_fu_4565_p3 + 12'd1);

assign add_ln1101_fu_3320_p2 = (trunc_ln565_9_fu_3121_p1 + 12'd1);

assign add_ln1250_fu_2095_p2 = (zext_ln1250_fu_2091_p1 + 12'd1);

assign add_ln1257_fu_3083_p2 = (trunc_ln565_8_fu_2902_p1 + 3'd1);

assign add_ln1281_fu_2484_p2 = (shl_ln_fu_2477_p3 + 13'd2048);

assign add_ln1285_fu_2517_p2 = (shl_ln1_fu_2510_p3 + 13'd2048);

assign add_ln1289_fu_2550_p2 = (shl_ln2_fu_2543_p3 + 13'd2048);

assign add_ln1303_2_fu_3172_p2 = (zext_ln1303_1_fu_3169_p1 + zext_ln1303_fu_3165_p1);

assign add_ln1304_2_fu_2989_p2 = ($signed(sext_ln1304_1_fu_2982_p1) + $signed(zext_ln1304_1_fu_2979_p1));

assign add_ln1304_3_fu_2985_p1 = grp_fu_4692_p3;

assign add_ln1304_3_fu_2985_p2 = ($signed(grp_fu_4702_p3) + $signed(add_ln1304_3_fu_2985_p1));

assign add_ln1341_fu_2165_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1343_fu_2177_p2 = (zonePlateVDelta + ZplateVerContDelta_val);

assign add_ln1359_fu_3275_p2 = ($signed(select_ln1356_fu_3267_p3) + $signed(8'd144));

assign add_ln1388_fu_2043_p2 = (yCount + 10'd1);

assign add_ln1393_fu_2842_p2 = (trunc_ln565_7_fu_2670_p1 + 3'd1);

assign add_ln1407_fu_2075_p2 = (xCount_0 + 10'd1);

assign add_ln1412_fu_2870_p2 = (trunc_ln565_5_fu_2662_p1 + 3'd1);

assign add_ln1461_fu_1937_p2 = (yCount_2 + 10'd1);

assign add_ln1480_fu_2007_p2 = (xCount_4_0 + 10'd1);

assign add_ln1533_fu_3958_p2 = (rampStart_1 + empty_36);

assign add_ln1545_fu_3976_p2 = (select_ln1532_fu_3962_p3 + 12'd1);

assign add_ln1570_fu_1875_p2 = (yCount_3 + 10'd1);

assign add_ln1575_fu_2776_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1588_fu_1907_p2 = (xCount_3_0 + 10'd1);

assign add_ln1593_fu_2800_p2 = (trunc_ln565_4_fu_2658_p1 + 3'd1);

assign add_ln1709_fu_3620_p2 = (rampVal_2_loc_4_fu_3533_p3 + select_ln1709_fu_3613_p3);

assign add_ln1753_fu_1839_p2 = (yCount_1 + 6'd1);

assign add_ln1770_fu_2750_p2 = (trunc_ln1768_fu_2706_p1 + 6'd1);

assign add_ln1774_fu_2716_p2 = ($signed(xCount_5_0) + $signed(10'd961));

assign add_ln1775_fu_2728_p2 = (trunc_ln565_3_fu_2654_p1 + 3'd1);

assign add_ln549_1_fu_1633_p2 = (trunc_ln565_11_fu_1617_p1 + 11'd682);

assign add_ln549_fu_1627_p2 = ($signed(trunc_ln565_11_fu_1617_p1) + $signed(11'd1364));

assign add_ln565_fu_1599_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln573_fu_2220_p2 = (phi_mul_fu_492 + ZplateHorContStart_val);

assign and_ln1337_fu_1789_p2 = (icmp_ln1072_fu_1621_p2 & cmp12_i);

assign and_ln1386_fu_2032_p2 = (icmp_ln1386_fu_2027_p2 & icmp_ln1072_reg_4971);

assign and_ln1449_fu_1723_p2 = (icmp_ln1072_fu_1621_p2 & cmp11_i);

assign and_ln1454_fu_1932_p2 = (icmp_ln1454_fu_1927_p2 & icmp_ln1072_reg_4971);

assign and_ln1568_fu_1864_p2 = (icmp_ln1568_fu_1859_p2 & icmp_ln1072_reg_4971);

assign and_ln1707_fu_3601_p2 = (trunc_ln565_2_reg_4948_pp0_iter19_reg & icmp);

assign and_ln1751_fu_1828_p2 = (icmp_ln1751_fu_1822_p2 & icmp_ln1072_reg_4971);

assign and_ln1801_fu_3373_p2 = (trunc_ln565_2_reg_4948_pp0_iter19_reg & cmp136_i_fu_3368_p2);

assign and_ln1862_fu_3799_p2 = (trunc_ln565_2_reg_4948_pp0_iter19_reg & icmp);

assign and_ln565_1_fu_4194_p2 = (xor_ln565_1_fu_4189_p2 & grp_fu_1525_p2);

assign and_ln565_2_fu_3910_p2 = (xor_ln565_2_fu_3905_p2 & grp_fu_1525_p2);

assign and_ln565_fu_4297_p2 = (xor_ln565_fu_4292_p2 & grp_fu_1525_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_11001_ignoreCallOp111 = 1'b0;

assign ap_block_pp0_stage0_11001_ignoreCallOp252 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state22_pp0_stage0_iter21 = (1'b1 == 1'b0);

assign ap_block_state22_pp0_stage0_iter21_ignore_call0 = (1'b1 == 1'b0);

assign ap_block_state22_pp0_stage0_iter21_ignore_call5 = (1'b1 == 1'b0);

always @ (*) begin
    ap_condition_1901 = ((colorFormat_val_read_reg_4838 == 8'd1) & (patternId_val == 8'd12) & (or_ln1494_fu_2131_p2 == 1'd0) & (icmp_ln565_reg_4944_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1925 = ((colorFormat_val_read_reg_4838 == 8'd1) & (patternId_val == 8'd12) & (or_ln1494_fu_2131_p2 == 1'd1) & (icmp_ln565_reg_4944_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2420 = ((patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1768_fu_2710_p2 == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2842 = (((cmp_i370 == 1'd1) & (patternId_val == 8'd12) & (icmp_ln1072_reg_4971 == 1'd0) & (1'd1 == and_ln1454_fu_1932_p2)) | ((cmp_i370 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_5015) & (1'd1 == and_ln1454_fu_1932_p2)));
end

always @ (*) begin
    ap_condition_2847 = (((cmp_i370 == 1'd1) & (patternId_val == 8'd12) & (icmp_ln1072_reg_4971 == 1'd1)) | ((cmp_i370 == 1'd0) & (patternId_val == 8'd12) & (1'd1 == and_ln1449_reg_5015)));
end

always @ (*) begin
    ap_condition_2863 = (((patternId_val == 8'd12) & (cmp_i370 == 1'd1) & (icmp_ln1072_fu_1621_p2 == 1'd1) & (icmp_ln565_fu_1593_p2 == 1'd0)) | ((patternId_val == 8'd12) & (cmp_i370 == 1'd0) & (1'd1 == and_ln1449_fu_1723_p2) & (icmp_ln565_fu_1593_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_2868 = (((cmp_i370 == 1'd1) & (patternId_val == 8'd12) & (icmp_ln1072_reg_4971 == 1'd0)) | ((cmp_i370 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_5015)));
end

always @ (*) begin
    ap_condition_4605 = ((patternId_val_read_read_fu_638_p2 == 8'd8) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4607 = ((patternId_val_read_read_fu_638_p2 == 8'd7) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4609 = ((patternId_val_read_read_fu_638_p2 == 8'd6) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4611 = ((patternId_val_read_read_fu_638_p2 == 8'd5) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4613 = ((patternId_val_read_read_fu_638_p2 == 8'd4) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1593_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4747 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1768_fu_2710_p2 == 1'd0) & (icmp_ln1072_reg_4971_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4764 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (patternId_val_read_reg_4863 == 8'd19) & (icmp_ln1768_fu_2710_p2 == 1'd1) & (icmp_ln1072_reg_4971_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_bckgndYUV_U_pf_ready == 1'b1);
end

assign ap_condition_frp_pvb_no_fwd_prs = (1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1414 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1144_reg_1502 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1165_reg_1491 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1186_reg_1480 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1207_reg_1469 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1228_reg_1458 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1504_reg_1447 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1519_reg_1436 = 'bx;

always @ (*) begin
    ap_predicate_op111_call_state1 = ((patternId_val == 8'd12) & (icmp_ln565_fu_1593_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op252_call_state4 = ((patternId_val == 8'd10) & (icmp_ln565_reg_4944_pp0_iter2_reg == 1'd0));
end

assign b_1_fu_3013_p3 = ((tmp_24_fu_2995_p3[0:0] == 1'b1) ? 12'd4095 : trunc_ln7_fu_3003_p4);

assign b_2_fu_3021_p3 = ((cmp2_i236[0:0] == 1'b1) ? b_reg_5209_pp0_iter17_reg : b_1_fu_3013_p3);

assign b_fu_2568_p3 = ((tmp_21_fu_2556_p3[0:0] == 1'b1) ? 12'd4095 : trunc_ln1289_1_fu_2564_p1);

assign barWidth_cast_cast_fu_1541_p1 = barWidth_cast;

assign bckgndYUV_blk_n = 1'b1;

assign bckgndYUV_din = pf_bckgndYUV_U_data_out;

assign blkYuv_1_address0 = zext_ln1519_fu_3210_p1;

assign blkYuv_address0 = zext_ln1207_fu_3300_p1;

assign bluYuv_address0 = zext_ln1186_fu_3305_p1;

assign cmp121_i_fu_1663_p2 = ((dpYUVCoef_val == 8'd0) ? 1'b1 : 1'b0);

assign cmp136_i_fu_3368_p2 = ((colorFormat_val != 8'd1) ? 1'b1 : 1'b0);

assign cmp2_i236_read_reg_4845 = cmp2_i236;

assign cmp54_i_fu_1657_p2 = ((dpDynamicRange_val == 8'd0) ? 1'b1 : 1'b0);

assign colorFormat_val_read_read_fu_614_p2 = colorFormat_val;

assign colorFormat_val_read_reg_4838 = colorFormat_val;

assign conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1553_p1 = $unsigned(conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1549_p1);

assign conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1549_p1 = $signed(conv2_i_i10_i264_cast_cast_cast_cast);

assign conv2_i_i_i248_cast_cast_cast_fu_1561_p1 = conv2_i_i_i248_cast_cast;

assign conv2_i_i_i_cast_cast_cast_fu_1557_p1 = $signed(conv2_i_i_i_cast_cast);

assign empty_96_fu_4536_p1 = rampVal_loc_1_out_i[11:0];

assign empty_97_fu_3079_p1 = s[7:0];

assign g_1_fu_3196_p3 = ((tmp_23_fu_3178_p3[0:0] == 1'b1) ? 12'd4095 : trunc_ln6_fu_3186_p4);

assign g_2_fu_3204_p3 = ((cmp2_i236[0:0] == 1'b1) ? g_reg_5204_pp0_iter18_reg : g_1_fu_3196_p3);

assign g_fu_2535_p3 = ((tmp_19_fu_2523_p3[0:0] == 1'b1) ? 12'd4095 : trunc_ln1285_1_fu_2531_p1);

assign grnYuv_address0 = zext_ln1165_fu_3310_p1;

assign grp_fu_1513_p3 = ((trunc_ln565_2_reg_4948_pp0_iter17_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1520_p2 = ((colorFormat_val == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_1525_p2 = ((colorFormat_val != 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_1699_p1 = 11'd5;

assign grp_fu_1705_p0 = (trunc_ln565_11_fu_1617_p1 + 11'd682);

assign grp_fu_1705_p1 = 11'd5;

assign grp_fu_1711_p0 = ($signed(trunc_ln565_11_fu_1617_p1) + $signed(11'd1364));

assign grp_fu_1711_p1 = 11'd5;

assign grp_fu_4658_p0 = zext_ln565_fu_1609_p1;

assign grp_fu_4658_p1 = 17'd131071;

assign grp_fu_4658_p2 = zext_ln565_fu_1609_p1;

assign grp_fu_4667_p2 = (phi_mul_fu_492 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4675_p0 = zext_ln1302_fu_2576_p1;

assign grp_fu_4675_p1 = 19'd77;

assign grp_fu_4675_p2 = 19'd65664;

assign grp_fu_4684_p0 = zext_ln1302_fu_2576_p1;

assign grp_fu_4684_p1 = 19'd524245;

assign grp_fu_4692_p0 = grp_fu_4692_p00;

assign grp_fu_4692_p00 = g_fu_2535_p3;

assign grp_fu_4692_p1 = 20'd1048469;

assign grp_fu_4702_p0 = grp_fu_4702_p00;

assign grp_fu_4702_p00 = b_fu_2568_p3;

assign grp_fu_4702_p1 = 18'd262123;

assign grp_fu_4702_p2 = grp_fu_4702_p20;

assign grp_fu_4702_p20 = shl_ln4_fu_2831_p3;

assign grp_fu_4712_p0 = zext_ln1302_1_reg_5222;

assign grp_fu_4712_p1 = 20'd150;

assign grp_fu_4712_p2 = grp_fu_4712_p20;

assign grp_fu_4712_p20 = grp_fu_4675_p3;

assign grp_fu_4720_p0 = zext_ln1302_1_reg_5222;

assign grp_fu_4720_p1 = 20'd1048491;

assign grp_fu_4728_p0 = grp_fu_4728_p00;

assign grp_fu_4728_p00 = b_reg_5209_pp0_iter16_reg;

assign grp_fu_4728_p1 = 17'd29;

assign grp_fu_4728_p2 = grp_fu_4728_p20;

assign grp_fu_4728_p20 = grp_fu_4712_p3;

assign grp_reg_int_s_fu_2146_d = {{grp_fu_4658_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_504;

assign hdata_new_1_out = add_ln1545_fu_3976_p2;

assign icmp_ln1072_fu_1621_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1095_fu_1807_p2 = ((or_ln1095_fu_1801_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_2101_p2 = ((add_ln1250_fu_2095_p2 < barWidth_cast_cast_reg_4916) ? 1'b1 : 1'b0);

assign icmp_ln1330_fu_1783_p2 = ((or_ln1330_fu_1777_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1381_fu_1759_p2 = ((or_ln1381_fu_1753_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_2027_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1386_fu_2023_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1405_fu_2059_p2 = ((xCount_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1454_fu_1927_p2 = ((sub_i_i_i == zext_ln1454_fu_1923_p1) ? 1'b1 : 1'b0);

assign icmp_ln1473_fu_1735_p2 = ((sub35_i == zext_ln565_fu_1609_p1) ? 1'b1 : 1'b0);

assign icmp_ln1478_fu_1977_p2 = ((xCount_4_0 < grp_reg_ap_uint_10_s_fu_1717_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1483_fu_1983_p2 = ((xCount_4_0 == grp_reg_ap_uint_10_s_fu_1717_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1563_fu_1681_p2 = ((or_ln1563_fu_1675_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1568_fu_1859_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1568_fu_1855_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_1891_p2 = ((xCount_3_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1674_fu_1669_p2 = ((trunc_ln565_10_fu_1613_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1684_1_fu_3549_p2 = ((colorSel == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1684_2_fu_3568_p2 = ((colorSel == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1684_fu_3544_p2 = ((colorSel == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1746_fu_1645_p2 = ((or_ln1746_fu_1639_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1751_fu_1822_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1768_fu_2710_p2 = ((xCount_5_0 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_1593_p2 = ((ap_sig_allocacmp_x_4 == width_val) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_3773_p3 = {{xor_ln1853_fu_3767_p2}, {lshr_ln2_fu_3757_p4}};

assign lfsr_g_1_fu_3737_p3 = {{xor_ln1846_fu_3731_p2}, {lshr_ln1_fu_3721_p4}};

assign lfsr_r_1_fu_3701_p3 = {{xor_ln1839_fu_3695_p2}, {lshr_ln_fu_3685_p4}};

assign lshr_ln1_fu_3721_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_3757_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_2243_p1 = grp_fu_4667_p3;

assign lshr_ln_fu_3685_p4 = {{rSerie[27:1]}};

assign mul_ln1281_fu_2255_p0 = mul_ln1281_fu_2255_p00;

assign mul_ln1281_fu_2255_p00 = trunc_ln565_11_reg_4965_pp0_iter11_reg;

assign mul_ln1281_fu_2255_p1 = 23'd3277;

assign mul_ln1285_fu_2274_p0 = mul_ln1285_fu_2274_p00;

assign mul_ln1285_fu_2274_p00 = add_ln549_1_reg_4987_pp0_iter11_reg;

assign mul_ln1285_fu_2274_p1 = 23'd3277;

assign mul_ln1289_fu_2293_p0 = mul_ln1289_fu_2293_p00;

assign mul_ln1289_fu_2293_p00 = add_ln549_reg_4981_pp0_iter11_reg;

assign mul_ln1289_fu_2293_p1 = 23'd3277;

assign mul_ln1356_fu_3065_p1 = 28'd221;

assign or_ln1095_fu_1801_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1330_fu_1777_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1381_fu_1753_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1415_fu_3051_p2 = (trunc_ln1415_1_fu_3047_p1 | shl_ln6_fu_3035_p3);

assign or_ln1494_fu_2131_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_reg_1414);

assign or_ln1563_fu_1675_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1684_1_fu_3573_p2 = (icmp_ln1684_fu_3544_p2 | icmp_ln1684_2_fu_3568_p2);

assign or_ln1684_2_fu_3587_p2 = (icmp_ln1684_2_fu_3568_p2 | icmp_ln1684_1_fu_3549_p2);

assign or_ln1684_fu_3554_p2 = (icmp_ln1684_fu_3544_p2 | icmp_ln1684_1_fu_3549_p2);

assign or_ln1746_fu_1639_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1778_fu_2930_p2 = (trunc_ln1778_1_fu_2926_p1 | shl_ln8_fu_2914_p3);

assign or_ln565_1_fu_4200_p2 = (grp_fu_1520_p2 | and_ln565_1_fu_4194_p2);

assign or_ln565_2_fu_3916_p2 = (grp_fu_1520_p2 | and_ln565_2_fu_3910_p2);

assign or_ln565_fu_4303_p2 = (grp_fu_1520_p2 | and_ln565_fu_4297_p2);

assign patternId_val_read_read_fu_638_p2 = patternId_val;

assign patternId_val_read_reg_4863 = patternId_val;

assign pf_bckgndYUV_U_frpsig_data_in = {{{p_0_2_0_0_0217_out_i}, {p_0_1_0_0_0215_out_i}}, {p_0_0_0_0_0213_out_i}};

assign phi_ln1260_fu_4274_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4270_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1418_fu_4171_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4167_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1599_fu_3887_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3883_p1 : tpgBarSelYuv_y_q0);

assign pix_10_cast_fu_3434_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_11_cast_fu_3438_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign pix_13_fu_3404_p3 = ((and_ln1801_fu_3373_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_601_v_q0 : DPtpgBarSelYuv_601_u_q0);

assign pix_16_fu_3378_p3 = ((and_ln1801_fu_3373_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_709_v_q0 : DPtpgBarSelYuv_709_u_q0);

assign pix_9_cast_fu_3430_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign r_1_fu_4037_p3 = ((tmp_22_fu_4021_p3[0:0] == 1'b1) ? 12'd4095 : trunc_ln5_fu_4028_p4);

assign r_2_fu_4045_p3 = ((cmp2_i236[0:0] == 1'b1) ? r_reg_5198_pp0_iter19_reg : r_1_fu_4037_p3);

assign r_fu_2502_p3 = ((tmp_14_fu_2490_p3[0:0] == 1'b1) ? 12'd4095 : trunc_ln1281_1_fu_2498_p1);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_500;

assign rampVal_2_loc_4_fu_3533_p3 = ((empty[0:0] == 1'b1) ? select_ln1678_fu_3519_p3 : select_ln1674_fu_3526_p3);

assign rampVal_2_new_1_out = (rampVal_2_loc_4_fu_3533_p3 + select_ln1709_fu_3613_p3);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_508;

assign rampVal_3_new_1_out = add_ln1084_fu_4578_p2;

assign redYuv_address0 = zext_ln1144_fu_3315_p1;

assign select_ln1072_fu_4565_p3 = ((icmp_ln1072_reg_4971_pp0_iter19_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln565_1_fu_3364_p1);

assign select_ln1079_fu_4571_p3 = ((cmp2_i236[0:0] == 1'b1) ? select_ln1072_fu_4565_p3 : 12'd2048);

assign select_ln1107_fu_4540_p3 = ((cmp2_i236[0:0] == 1'b1) ? empty_96_fu_4536_p1 : 12'd2048);

assign select_ln1122_fu_4509_p3 = ((cmp2_i236[0:0] == 1'b1) ? rampStart_1 : 12'd2048);

assign select_ln1262_fu_4285_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_4281_p1 : tpgBarSelYuv_v_q0);

assign select_ln1356_fu_3267_p3 = ((tmp_32_fu_3230_p3[0:0] == 1'b1) ? sub_ln1356_1_fu_3252_p2 : trunc_ln1356_2_fu_3258_p4);

assign select_ln1361_fu_4245_p3 = ((cmp2_i236[0:0] == 1'b1) ? zext_ln1359_fu_4242_p1 : 12'd2048);

assign select_ln1422_fu_4182_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_4178_p1 : tpgBarSelYuv_v_q0);

assign select_ln1532_fu_3962_p3 = ((icmp_ln1072_reg_4971_pp0_iter19_reg[0:0] == 1'b1) ? add_ln1533_fu_3958_p2 : trunc_ln565_fu_3360_p1);

assign select_ln1540_fu_3969_p3 = ((cmp2_i236[0:0] == 1'b1) ? select_ln1532_fu_3962_p3 : 12'd2048);

assign select_ln1603_fu_3898_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_3894_p1 : tpgBarSelYuv_v_q0);

assign select_ln1674_fu_3526_p3 = ((icmp_ln1674_reg_5005_pp0_iter19_reg[0:0] == 1'b1) ? 16'd1536 : rampVal_2_loc_1_out_i);

assign select_ln1678_fu_3519_p3 = ((icmp_ln1674_reg_5005_pp0_iter19_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1707_fu_3605_p3 = ((and_ln1707_fu_3601_p2[0:0] == 1'b1) ? tmp_31_fu_3560_p3 : tmp_30_fu_3579_p3);

assign select_ln1709_fu_3613_p3 = ((empty[0:0] == 1'b1) ? 16'd16 : 16'd1);

assign select_ln1862_fu_3839_p3 = ((and_ln1862_fu_3799_p2[0:0] == 1'b1) ? tmp_1_fu_3813_p3 : tmp_10_fu_3831_p3);

assign select_ln565_1_fu_4206_p3 = ((or_ln565_1_fu_4200_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1422_fu_4182_p3);

assign select_ln565_2_fu_3922_p3 = ((or_ln565_2_fu_3916_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1603_fu_3898_p3);

assign select_ln565_fu_4309_p3 = ((or_ln565_fu_4303_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1262_fu_4285_p3);

assign select_ln718_fu_3490_p3 = ((trunc_ln565_2_reg_4948_pp0_iter19_reg[0:0] == 1'b1) ? 12'd4095 : 12'd0);

assign sext_ln1304_1_fu_2982_p1 = grp_fu_4702_p3;

assign sext_ln1600_fu_3141_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1784_fu_3460_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign sext_ln1785_fu_3464_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln1786_fu_3468_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign shl_ln1_fu_2510_p3 = {{tmp_3_reg_5188}, {4'd0}};

assign shl_ln2_fu_2543_p3 = {{tmp_4_reg_5193}, {4'd0}};

assign shl_ln3_fu_3158_p3 = {{b_reg_5209_pp0_iter18_reg}, {7'd0}};

assign shl_ln4_fu_2831_p3 = {{r_reg_5198_pp0_iter16_reg}, {7'd0}};

assign shl_ln5_fu_2197_p3 = {{trunc_ln1332_fu_2194_p1}, {8'd0}};

assign shl_ln6_fu_3035_p3 = {{trunc_ln1415_fu_3031_p1}, {3'd0}};

assign shl_ln7_fu_2949_p3 = {{trunc_ln1596_fu_2945_p1}, {4'd0}};

assign shl_ln8_fu_2914_p3 = {{trunc_ln1778_fu_2910_p1}, {3'd0}};

assign shl_ln_fu_2477_p3 = {{tmp_reg_5183}, {4'd0}};

assign sub_ln1256_fu_2110_p2 = (trunc_ln1252_fu_2106_p1 - barWidth);

assign sub_ln1356_1_fu_3252_p2 = (8'd0 - trunc_ln1356_1_fu_3242_p4);

assign sub_ln1356_fu_3237_p2 = (27'd0 - trunc_ln1356_reg_5296);

assign sub_ln1411_fu_2064_p2 = (xCount_0 - barWidthMinSamples);

assign sub_ln1490_fu_1989_p2 = (xCount_4_0 - grp_reg_ap_uint_10_s_fu_1717_ap_return);

assign sub_ln1592_fu_1896_p2 = (xCount_3_0 - barWidthMinSamples);

assign tBarSel_fu_2965_p2 = (trunc_ln1596_1_fu_2961_p1 | shl_ln7_fu_2949_p3);

assign tmp_10_fu_3831_p3 = {{xor_ln1846_fu_3731_p2}, {tmp_2_fu_3821_p4}};

assign tmp_14_fu_2490_p3 = add_ln1281_fu_2484_p2[32'd12];

assign tmp_19_fu_2523_p3 = add_ln1285_fu_2517_p2[32'd12];

assign tmp_1_fu_3813_p3 = {{xor_ln1853_fu_3767_p2}, {tmp_s_fu_3803_p4}};

assign tmp_21_fu_2556_p3 = add_ln1289_fu_2550_p2[32'd12];

assign tmp_22_fu_4021_p3 = grp_fu_4728_p3[32'd20];

assign tmp_23_fu_3178_p3 = add_ln1303_2_fu_3172_p2[32'd20];

assign tmp_24_fu_2995_p3 = add_ln1304_2_fu_2989_p2[32'd20];

assign tmp_25_fu_3677_p3 = rSerie[32'd3];

assign tmp_26_fu_3713_p3 = gSerie[32'd3];

assign tmp_27_fu_3749_p3 = bSerie[32'd3];

assign tmp_28_fu_3540_p1 = rampVal_2_loc_4_fu_3533_p3[11:0];

assign tmp_29_fu_3593_p3 = ((or_ln1684_2_fu_3587_p2[0:0] == 1'b1) ? 12'd0 : tmp_28_fu_3540_p1);

assign tmp_2_fu_3821_p4 = {{gSerie[27:17]}};

assign tmp_30_fu_3579_p3 = ((or_ln1684_1_fu_3573_p2[0:0] == 1'b1) ? 12'd0 : tmp_28_fu_3540_p1);

assign tmp_31_fu_3560_p3 = ((or_ln1684_fu_3554_p2[0:0] == 1'b1) ? 12'd0 : tmp_28_fu_3540_p1);

assign tmp_32_fu_3230_p3 = mul_ln1356_reg_5290[32'd27];

assign tmp_3_fu_2401_p10 = $signed(tpgSinTableArray_9bit_4_q1);

assign tmp_3_fu_2401_p11 = 'bx;

assign tmp_3_fu_2401_p12 = grp_fu_1705_p2[2:0];

assign tmp_3_fu_2401_p2 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_3_fu_2401_p4 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_3_fu_2401_p8 = $signed(tpgSinTableArray_9bit_3_q1);

assign tmp_4_fu_2449_p10 = $signed(tpgSinTableArray_9bit_4_q0);

assign tmp_4_fu_2449_p11 = 'bx;

assign tmp_4_fu_2449_p12 = grp_fu_1711_p2[2:0];

assign tmp_4_fu_2449_p2 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_4_fu_2449_p4 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_4_fu_2449_p8 = $signed(tpgSinTableArray_9bit_3_q0);

assign tmp_9_fu_3781_p4 = {{rSerie[27:17]}};

assign tmp_fu_2353_p10 = $signed(tpgSinTableArray_9bit_4_q2);

assign tmp_fu_2353_p11 = 'bx;

assign tmp_fu_2353_p12 = grp_fu_1699_p2[2:0];

assign tmp_fu_2353_p2 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_fu_2353_p4 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_fu_2353_p8 = $signed(tpgSinTableArray_9bit_3_q2);

assign tmp_s_fu_3803_p4 = {{bSerie[27:17]}};

assign tpgBarSelRgb_b_load_1_cast_fu_4232_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_3948_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4335_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_load_1_cast_fu_4178_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_3894_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_4281_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4167_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3883_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4270_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1600_fu_2971_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1289_fu_2325_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1285_fu_2317_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1281_fu_2309_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1289_fu_2325_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1285_fu_2317_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1281_fu_2309_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1289_fu_2325_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1285_fu_2317_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1281_fu_2309_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1289_fu_2325_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1285_fu_2317_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1281_fu_2309_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1289_fu_2325_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1285_fu_2317_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1281_fu_2309_p1;

assign tpgSinTableArray_address0 = zext_ln1355_fu_2630_p1;

assign tpgTartanBarArray_address0 = zext_ln1419_fu_3057_p1;

assign trunc_ln1252_fu_2106_p1 = add_ln1250_fu_2095_p2[10:0];

assign trunc_ln1281_1_fu_2498_p1 = add_ln1281_fu_2484_p2[11:0];

assign trunc_ln1285_1_fu_2531_p1 = add_ln1285_fu_2517_p2[11:0];

assign trunc_ln1289_1_fu_2564_p1 = add_ln1289_fu_2550_p2[11:0];

assign trunc_ln1332_fu_2194_p1 = rampStart_1[7:0];

assign trunc_ln1356_1_fu_3242_p4 = {{sub_ln1356_fu_3237_p2[26:19]}};

assign trunc_ln1356_2_fu_3258_p4 = {{mul_ln1356_reg_5290[26:19]}};

assign trunc_ln1356_fu_3071_p1 = mul_ln1356_fu_3065_p2[26:0];

assign trunc_ln1415_1_fu_3047_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1415_fu_3031_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1596_1_fu_2961_p1 = hBarSel_3_0_loc_1_out_i[4:0];

assign trunc_ln1596_fu_2945_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1768_fu_2706_p1 = xCount_5_0[5:0];

assign trunc_ln1778_1_fu_2926_p1 = hBarSel_5_0_loc_1_out_i[3:0];

assign trunc_ln1778_fu_2910_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1838_fu_3673_p1 = rSerie[0:0];

assign trunc_ln1845_fu_3709_p1 = gSerie[0:0];

assign trunc_ln1852_fu_3745_p1 = bSerie[0:0];

assign trunc_ln565_10_fu_1613_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln565_11_fu_1617_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln565_1_fu_3364_p1 = rampVal_3_loc_1_out_i[11:0];

assign trunc_ln565_2_fu_1605_p1 = ap_sig_allocacmp_x_4[0:0];

assign trunc_ln565_3_fu_2654_p1 = hBarSel_5_0_loc_1_out_i[2:0];

assign trunc_ln565_4_fu_2658_p1 = hBarSel_3_0_loc_1_out_i[2:0];

assign trunc_ln565_5_fu_2662_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln565_6_fu_2666_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln565_7_fu_2670_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln565_8_fu_2902_p1 = hBarSel_4_0_loc_1_out_i[2:0];

assign trunc_ln565_9_fu_3121_p1 = rampVal_loc_1_out_i[11:0];

assign trunc_ln565_fu_3360_p1 = hdata_loc_1_out_i[11:0];

assign trunc_ln5_fu_4028_p4 = {{grp_fu_4728_p3[19:8]}};

assign trunc_ln6_fu_3186_p4 = {{add_ln1303_2_fu_3172_p2[19:8]}};

assign trunc_ln7_fu_3003_p4 = {{add_ln1304_3_fu_2985_p2[19:8]}};

assign trunc_ln_fu_3791_p3 = {{xor_ln1839_fu_3695_p2}, {tmp_9_fu_3781_p4}};

assign whiYuv_1_address0 = zext_ln1504_fu_3215_p1;

assign whiYuv_address0 = zext_ln1228_fu_3295_p1;

assign xor_ln1758_fu_2674_p2 = (trunc_ln565_6_fu_2666_p1 ^ 1'd1);

assign xor_ln1839_fu_3695_p2 = (trunc_ln1838_fu_3673_p1 ^ tmp_25_fu_3677_p3);

assign xor_ln1846_fu_3731_p2 = (trunc_ln1845_fu_3709_p1 ^ tmp_26_fu_3713_p3);

assign xor_ln1853_fu_3767_p2 = (trunc_ln1852_fu_3745_p1 ^ tmp_27_fu_3749_p3);

assign xor_ln565_1_fu_4189_p2 = (trunc_ln565_2_reg_4948_pp0_iter19_reg ^ 1'd1);

assign xor_ln565_2_fu_3905_p2 = (trunc_ln565_2_reg_4948_pp0_iter19_reg ^ 1'd1);

assign xor_ln565_fu_4292_p2 = (trunc_ln565_2_reg_4948_pp0_iter19_reg ^ 1'd1);

assign zext_ln1084_cast_fu_1545_p1 = zext_ln1084;

assign zext_ln1101_fu_3326_p1 = add_ln1101_fu_3320_p2;

assign zext_ln1144_fu_3315_p1 = ap_phi_reg_pp0_iter19_phi_ln1144_reg_1502;

assign zext_ln1165_fu_3310_p1 = ap_phi_reg_pp0_iter19_phi_ln1165_reg_1491;

assign zext_ln1186_fu_3305_p1 = ap_phi_reg_pp0_iter19_phi_ln1186_reg_1480;

assign zext_ln1207_fu_3300_p1 = ap_phi_reg_pp0_iter19_phi_ln1207_reg_1469;

assign zext_ln1228_fu_3295_p1 = ap_phi_reg_pp0_iter19_phi_ln1228_reg_1458;

assign zext_ln1250_fu_2091_p1 = xBar_0;

assign zext_ln1257_fu_3089_p1 = add_ln1257_fu_3083_p2;

assign zext_ln1260_fu_3285_p1 = hBarSel_4_0_loc_1_out_i;

assign zext_ln1281_fu_2309_p1 = tmp_8_reg_5093;

assign zext_ln1285_fu_2317_p1 = tmp_18_reg_5098;

assign zext_ln1289_fu_2325_p1 = tmp_20_reg_5103;

assign zext_ln1302_1_fu_2580_p1 = g_fu_2535_p3;

assign zext_ln1302_fu_2576_p1 = r_fu_2502_p3;

assign zext_ln1303_1_fu_3169_p0 = grp_fu_4720_p3;

assign zext_ln1303_1_fu_3169_p1 = $unsigned(zext_ln1303_1_fu_3169_p0);

assign zext_ln1303_fu_3165_p1 = shl_ln3_fu_3158_p3;

assign zext_ln1304_1_fu_2979_p0 = grp_fu_4692_p3;

assign zext_ln1304_1_fu_2979_p1 = $unsigned(zext_ln1304_1_fu_2979_p0);

assign zext_ln1355_fu_2630_p1 = lshr_ln3_reg_5088_pp0_iter15_reg;

assign zext_ln1359_fu_4242_p1 = add_ln1359_reg_5442;

assign zext_ln1386_fu_2023_p1 = yCount;

assign zext_ln1393_fu_2848_p1 = add_ln1393_fu_2842_p2;

assign zext_ln1412_fu_2876_p1 = add_ln1412_fu_2870_p2;

assign zext_ln1419_1_fu_3220_p1 = tpgTartanBarArray_q0;

assign zext_ln1419_fu_3057_p1 = or_ln1415_fu_3051_p2;

assign zext_ln1454_fu_1923_p1 = yCount_2;

assign zext_ln1504_fu_3215_p1 = ap_phi_reg_pp0_iter19_phi_ln1504_reg_1447;

assign zext_ln1519_fu_3210_p1 = ap_phi_reg_pp0_iter19_phi_ln1519_reg_1436;

assign zext_ln1568_fu_1855_p1 = yCount_3;

assign zext_ln1593_fu_2806_p1 = add_ln1593_fu_2800_p2;

assign zext_ln1600_1_fu_3145_p1 = $unsigned(sext_ln1600_fu_3141_p1);

assign zext_ln1600_fu_2971_p1 = tBarSel_fu_2965_p2;

assign zext_ln1758_fu_2680_p1 = xor_ln1758_fu_2674_p2;

assign zext_ln1770_fu_2756_p1 = add_ln1770_fu_2750_p2;

assign zext_ln1775_fu_2734_p1 = add_ln1775_fu_2728_p2;

assign zext_ln1784_1_fu_3125_p1 = DPtpgBarArray_q0;

assign zext_ln1784_fu_2936_p1 = or_ln1778_fu_2930_p2;

assign zext_ln565_fu_1609_p1 = ap_sig_allocacmp_x_4;

assign zext_ln589_fu_4584_p1 = add_ln1084_fu_4578_p2;

assign zext_ln693_fu_3982_p1 = add_ln1545_fu_3976_p2;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_4916[11] <= 1'b0;
    zext_ln1084_cast_reg_4921[15:12] <= 4'b0000;
    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4926[11:9] <= 3'b000;
    conv2_i_i_i248_cast_cast_cast_reg_4938[11:9] <= 3'b000;
    zext_ln1302_1_reg_5222[19:12] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
