/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [3:0] _04_;
  wire [7:0] _05_;
  reg [3:0] _06_;
  wire [5:0] _07_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [42:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[123] & in_data[144]);
  assign celloutsig_0_11z = ~(celloutsig_0_3z[0] & celloutsig_0_3z[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_5z & celloutsig_0_9z);
  assign celloutsig_0_18z = ~(celloutsig_0_16z[1] & celloutsig_0_6z);
  assign celloutsig_0_32z = ~(celloutsig_0_6z & celloutsig_0_24z);
  assign celloutsig_1_1z = !(_01_ ? _00_ : in_data[115]);
  assign celloutsig_0_45z = celloutsig_0_34z[0] | celloutsig_0_36z;
  assign celloutsig_0_5z = in_data[11] | _02_;
  assign celloutsig_1_17z = celloutsig_1_8z | in_data[104];
  assign celloutsig_0_7z = celloutsig_0_3z[2] | celloutsig_0_3z[0];
  assign celloutsig_0_24z = _03_ | celloutsig_0_3z[2];
  reg [5:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 6'h00;
    else _19_ <= in_data[68:63];
  assign { _07_[5:3], _02_, _07_[1], _03_ } = _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_3z[2:1], celloutsig_0_28z, celloutsig_0_9z };
  reg [7:0] _21_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _21_ <= 8'h00;
    else _21_ <= in_data[174:167];
  assign { _05_[7:2], _01_, _00_ } = _21_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _06_ <= 4'h0;
    else _06_ <= celloutsig_1_10z;
  assign celloutsig_1_10z = { celloutsig_1_3z[3:1], celloutsig_1_6z } / { 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_8z = { in_data[73:72], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z } / { 1'h1, _07_[4:3], _02_, _07_[1] };
  assign celloutsig_0_14z = celloutsig_0_2z[4:0] / { 1'h1, in_data[63:60] };
  assign celloutsig_0_50z = { _04_, celloutsig_0_32z, celloutsig_0_12z } <= { celloutsig_0_16z[2], celloutsig_0_8z };
  assign celloutsig_0_51z = { _04_[2], celloutsig_0_18z, celloutsig_0_45z, celloutsig_0_28z } <= { celloutsig_0_8z[2:0], celloutsig_0_10z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } <= { in_data[103:102], celloutsig_1_4z };
  assign celloutsig_1_7z = { _05_[6:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } <= { _05_[7:2], _01_, celloutsig_1_3z };
  assign celloutsig_0_6z = in_data[15:9] <= { celloutsig_0_5z, _07_[5:3], _02_, _07_[1], _03_ };
  assign celloutsig_0_15z = { in_data[57:52], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } <= { in_data[53:40], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_25z = celloutsig_0_13z <= { celloutsig_0_14z[2], celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_1_8z = { in_data[190:181], celloutsig_1_5z } < { _01_, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z } < celloutsig_1_3z[6:3];
  assign celloutsig_1_15z = celloutsig_1_7z & ~(celloutsig_1_12z[1]);
  assign celloutsig_0_19z = celloutsig_0_7z & ~(celloutsig_0_9z);
  assign celloutsig_0_21z = celloutsig_0_12z & ~(celloutsig_0_5z);
  assign celloutsig_0_22z = { in_data[9:8], celloutsig_0_1z } != _07_[5:3];
  assign celloutsig_0_28z = celloutsig_0_14z[4:2] != celloutsig_0_23z[2:0];
  assign celloutsig_0_3z = - celloutsig_0_2z[5:2];
  assign celloutsig_1_19z = - { _06_[2], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_17z };
  assign celloutsig_0_13z = - { in_data[68:63], celloutsig_0_11z };
  assign celloutsig_0_26z = - { celloutsig_0_16z[3:1], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_4z, _07_[5:3], _02_, _07_[1], _03_, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_2z[2];
  assign celloutsig_1_2z = in_data[149] & celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_6z & celloutsig_1_9z[4];
  assign celloutsig_0_12z = celloutsig_0_5z & in_data[91];
  assign celloutsig_0_1z = in_data[9] & in_data[37];
  assign celloutsig_0_31z = celloutsig_0_25z & celloutsig_0_18z;
  assign celloutsig_1_5z = | { celloutsig_1_3z[3:2], celloutsig_1_2z };
  assign celloutsig_0_9z = | in_data[87:80];
  assign celloutsig_0_10z = | { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_29z[4:2], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_1z } - { in_data[59:33], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[174:169], celloutsig_1_1z } - in_data[136:130];
  assign celloutsig_1_9z = { celloutsig_1_3z[5], _05_[7:2], _01_, _00_, _05_[7:2], _01_, _00_, celloutsig_1_6z } - { celloutsig_1_3z[1:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_10z[1:0], celloutsig_1_5z, celloutsig_1_8z } - { _00_, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_23z = { in_data[88:86], celloutsig_0_18z } - { celloutsig_0_3z[3:2], celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_13z[5:2], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_4z } - { celloutsig_0_26z[6:5], _07_[5:3], _02_, _07_[1], _03_ };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_16z = 5'h00;
    else if (!clkin_data[160]) celloutsig_0_16z = { celloutsig_0_2z[5:2], celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 6'h00;
    else if (!clkin_data[160]) celloutsig_0_2z = { _07_[5:3], _02_, _07_[1], _03_ };
  assign celloutsig_0_36z = ~((celloutsig_0_32z & celloutsig_0_26z[15]) | (celloutsig_0_31z & celloutsig_0_3z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_11z) | (celloutsig_1_2z & celloutsig_1_2z));
  assign _05_[1:0] = { _01_, _00_ };
  assign { _07_[2], _07_[0] } = { _02_, _03_ };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
