INFO-FLOW: Workspace /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls opened at Wed Aug 06 15:28:32 KST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       write_ini /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls_config.cfg -apsfile /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/hls.aps -filepaths relative -quiet 
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.2 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.31 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 2.54 sec.
Execute       write_ini /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls_config.cfg -apsfile /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/hls.aps -filepaths relative -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.48 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 16.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 2.57 sec.
Execute       write_ini /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls_config.cfg -apsfile /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/hls.aps -filepaths relative -quiet 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.66 seconds; current allocated memory: 343.660 MB.
Execute         set_directive_top sha3_256_hw -name=sha3_256_hw 
INFO: [HLS 200-10] Analyzing design file 'sha3_256.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sha3_256.c as C
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang sha3_256.c -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.clang-tidy.loop-label.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fips202.c as C
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang fips202.c -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.err.log
Execute           source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.13 sec.
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.59 seconds. CPU system time: 0.62 seconds. Elapsed time: 1.67 seconds; current allocated memory: 345.953 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.g.bc" "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.g.bc"  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.g.bc /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.g.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.54 sec.
Execute         run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw -reflow-float-conversion -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.64 sec.
Execute         run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sha3_256_hw -mllvm -hls-db-dir -mllvm /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,303 Compile/Link /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,303 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,356 Unroll/Inline (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,356 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,237 Unroll/Inline (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,237 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,227 Unroll/Inline (step 3) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,227 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,233 Unroll/Inline (step 4) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,233 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,244 Array/Struct (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,244 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,244 Array/Struct (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,244 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,244 Array/Struct (step 3) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,244 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,244 Array/Struct (step 4) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,244 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,302 Array/Struct (step 5) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,301 Performance (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,301 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,248 Performance (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,248 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,248 Performance (step 3) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,248 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,248 Performance (step 4) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,248 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,252 HW Transforms (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,252 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,255 HW Transforms (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,255 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (fips202.c:26:20) in function 'load64' completely with a factor of 8 (fips202.c:22:0)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb_once' (fips202.c:473:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'pqcrystals_kyber_fips202_ref_sha3_256' (fips202.c:783:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_kyber_fips202_ref_sha3_256' into 'sha3_256_hw' (sha3_256.c:4:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'in' (fips202.c:28:17)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_477_1> at fips202.c:477:21 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'process_blocks_loop'(fips202.c:482:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fips202.c:482:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'absorb_loop3'(fips202.c:515:16) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fips202.c:515:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 8 in loop 'VITIS_LOOP_790_1'(fips202.c:790:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fips202.c:790:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.66 seconds; current allocated memory: 348.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 348.109 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha3_256_hw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.0.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.1.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.2.prechk.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.242 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.g.1.bc to /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.1.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.1.tmp.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:84:1)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 373.020 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.2.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_790_1'(fips202.c:790:21) and 'VITIS_LOOP_44_1'(fips202.c:44:20) in function 'sha3_256_hw' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_790_1' (fips202.c:790:21) in function 'sha3_256_hw'.
Execute             auto_get_db
Command           transform done; 0.16 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.3.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 403.801 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.46 sec.
Command       elaborate done; 9.79 sec.
Execute       ap_eval exec zip -j /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hw' ...
Execute         ap_set_top_model sha3_256_hw 
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1' to 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb_once.1' to 'keccak_absorb_once_1'.
Execute         get_model_list sha3_256_hw -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sha3_256_hw 
Execute         preproc_iomode -model keccak_absorb_once.1 
Execute         preproc_iomode -model KeccakF1600_StatePermute 
Execute         preproc_iomode -model KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         preproc_iomode -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
Execute         get_model_list sha3_256_hw -filter all-wo-channel 
INFO-FLOW: Model list for configure: keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 KeccakF1600_StatePermute_Pipeline_state_permute KeccakF1600_StatePermute keccak_absorb_once.1 sha3_256_hw
INFO-FLOW: Configuring Module : keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 ...
Execute         set_default_model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
Execute         apply_spec_resource_limit keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute_Pipeline_state_permute ...
Execute         set_default_model KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         apply_spec_resource_limit KeccakF1600_StatePermute_Pipeline_state_permute 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute ...
Execute         set_default_model KeccakF1600_StatePermute 
Execute         apply_spec_resource_limit KeccakF1600_StatePermute 
INFO-FLOW: Configuring Module : keccak_absorb_once.1 ...
Execute         set_default_model keccak_absorb_once.1 
Execute         apply_spec_resource_limit keccak_absorb_once.1 
INFO-FLOW: Configuring Module : sha3_256_hw ...
Execute         set_default_model sha3_256_hw 
Execute         apply_spec_resource_limit sha3_256_hw 
INFO-FLOW: Model list for preprocess: keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 KeccakF1600_StatePermute_Pipeline_state_permute KeccakF1600_StatePermute keccak_absorb_once.1 sha3_256_hw
INFO-FLOW: Preprocessing Module: keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 ...
Execute         set_default_model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
Execute         cdfg_preprocess -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
Execute         rtl_gen_preprocess keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute_Pipeline_state_permute ...
Execute         set_default_model KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         cdfg_preprocess -model KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         rtl_gen_preprocess KeccakF1600_StatePermute_Pipeline_state_permute 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute ...
Execute         set_default_model KeccakF1600_StatePermute 
Execute         cdfg_preprocess -model KeccakF1600_StatePermute 
Execute         rtl_gen_preprocess KeccakF1600_StatePermute 
INFO-FLOW: Preprocessing Module: keccak_absorb_once.1 ...
Execute         set_default_model keccak_absorb_once.1 
Execute         cdfg_preprocess -model keccak_absorb_once.1 
Execute         rtl_gen_preprocess keccak_absorb_once.1 
INFO-FLOW: Preprocessing Module: sha3_256_hw ...
Execute         set_default_model sha3_256_hw 
Execute         cdfg_preprocess -model sha3_256_hw 
Execute         rtl_gen_preprocess sha3_256_hw 
INFO-FLOW: Model list for synthesis: keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 KeccakF1600_StatePermute_Pipeline_state_permute KeccakF1600_StatePermute keccak_absorb_once.1 sha3_256_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
Execute         schedule -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_477_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_477_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 404.578 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1.
Execute         set_default_model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
Execute         bind -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 404.578 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         schedule -model KeccakF1600_StatePermute_Pipeline_state_permute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'state_permute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'state_permute'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.9 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.92 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute_Pipeline_state_permute.
Execute         set_default_model KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         bind -model KeccakF1600_StatePermute_Pipeline_state_permute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute_Pipeline_state_permute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model KeccakF1600_StatePermute 
Execute         schedule -model KeccakF1600_StatePermute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute.
Execute         set_default_model KeccakF1600_StatePermute 
Execute         bind -model KeccakF1600_StatePermute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model keccak_absorb_once.1 
Execute         schedule -model keccak_absorb_once.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_once.1.
Execute         set_default_model keccak_absorb_once.1 
Execute         bind -model keccak_absorb_once.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_once.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sha3_256_hw 
Execute         schedule -model sha3_256_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_790_1_VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_790_1_VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.sched.adb -f 
INFO-FLOW: Finish scheduling sha3_256_hw.
Execute         set_default_model sha3_256_hw 
Execute         bind -model sha3_256_hw 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 480.129 MB.
Execute         syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.bind.adb -f 
INFO-FLOW: Finish binding sha3_256_hw.
Execute         get_model_list sha3_256_hw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 
Execute         rtl_gen_preprocess KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         rtl_gen_preprocess KeccakF1600_StatePermute 
Execute         rtl_gen_preprocess keccak_absorb_once.1 
Execute         rtl_gen_preprocess sha3_256_hw 
INFO-FLOW: Model list for RTL generation: keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 KeccakF1600_StatePermute_Pipeline_state_permute KeccakF1600_StatePermute keccak_absorb_once.1 sha3_256_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -top_prefix sha3_256_hw_ -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 480.129 MB.
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute         gen_rtl keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/vhdl/sha3_256_hw_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1 
Execute         gen_rtl keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/verilog/sha3_256_hw_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1 
Execute         syn_report -csynth -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.adb 
Execute         db_write -model keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 -p /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model KeccakF1600_StatePermute_Pipeline_state_permute -top_prefix sha3_256_hw_ -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUTO_1R' to 'KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeccakF1600_StatePermute_Pipeline_state_permute' pipeline 'state_permute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_Pipeline_state_permute'.
INFO: [HLS 200-2168] Implementing memory 'sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 480.129 MB.
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute         gen_rtl KeccakF1600_StatePermute_Pipeline_state_permute -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/vhdl/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         gen_rtl KeccakF1600_StatePermute_Pipeline_state_permute -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/verilog/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute 
Execute         syn_report -csynth -model KeccakF1600_StatePermute_Pipeline_state_permute -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/KeccakF1600_StatePermute_Pipeline_state_permute_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model KeccakF1600_StatePermute_Pipeline_state_permute -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/KeccakF1600_StatePermute_Pipeline_state_permute_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model KeccakF1600_StatePermute_Pipeline_state_permute -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model KeccakF1600_StatePermute_Pipeline_state_permute -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.adb 
Execute         db_write -model KeccakF1600_StatePermute_Pipeline_state_permute -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info KeccakF1600_StatePermute_Pipeline_state_permute -p /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model KeccakF1600_StatePermute -top_prefix sha3_256_hw_ -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 480.129 MB.
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute         gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/vhdl/sha3_256_hw_KeccakF1600_StatePermute 
Execute         gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/verilog/sha3_256_hw_KeccakF1600_StatePermute 
Execute         syn_report -csynth -model KeccakF1600_StatePermute -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/KeccakF1600_StatePermute_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model KeccakF1600_StatePermute -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/KeccakF1600_StatePermute_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model KeccakF1600_StatePermute -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model KeccakF1600_StatePermute -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.adb 
Execute         db_write -model KeccakF1600_StatePermute -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info KeccakF1600_StatePermute -p /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model keccak_absorb_once.1 -top_prefix sha3_256_hw_ -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'urem_64s_9ns_33_68_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_1'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 480.129 MB.
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute         gen_rtl keccak_absorb_once.1 -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/vhdl/sha3_256_hw_keccak_absorb_once_1 
Execute         gen_rtl keccak_absorb_once.1 -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/verilog/sha3_256_hw_keccak_absorb_once_1 
Execute         syn_report -csynth -model keccak_absorb_once.1 -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/keccak_absorb_once_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model keccak_absorb_once.1 -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/keccak_absorb_once_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model keccak_absorb_once.1 -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model keccak_absorb_once.1 -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.adb 
Execute         db_write -model keccak_absorb_once.1 -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info keccak_absorb_once.1 -p /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sha3_256_hw -top_prefix  -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/inlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inlen' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'out_r' and 'in_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hw_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 480.129 MB.
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute         gen_rtl sha3_256_hw -istop -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/vhdl/sha3_256_hw 
Execute         gen_rtl sha3_256_hw -istop -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/verilog/sha3_256_hw 
Execute         syn_report -csynth -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/sha3_256_hw_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/sha3_256_hw_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model sha3_256_hw -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.adb 
Execute         db_write -model sha3_256_hw -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sha3_256_hw -p /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw 
Execute         export_constraint_db -f -tool general -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute         syn_report -designview -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.design.xml 
Execute         syn_report -csynthDesign -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth.rpt -MHOut /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.protoinst 
Execute         sc_get_clocks sha3_256_hw 
Execute         sc_get_portdomain sha3_256_hw 
INFO-FLOW: Model list for RTL component generation: keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1 KeccakF1600_StatePermute_Pipeline_state_permute KeccakF1600_StatePermute keccak_absorb_once.1 sha3_256_hw
INFO-FLOW: Handling components in module [keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1] ... 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute_Pipeline_state_permute] ... 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb.
INFO-FLOW: Append model sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb
INFO-FLOW: Found component sha3_256_hw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute] ... 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO-FLOW: Handling components in module [keccak_absorb_once_1] ... 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_urem_64s_9ns_33_68_seq_1.
INFO-FLOW: Append model sha3_256_hw_urem_64s_9ns_33_68_seq_1
INFO-FLOW: Found component sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W.
INFO-FLOW: Append model sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [sha3_256_hw] ... 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_s_RAM_AUTO_1R1W.
INFO-FLOW: Append model sha3_256_hw_s_RAM_AUTO_1R1W
INFO-FLOW: Found component sha3_256_hw_gmem_m_axi.
INFO-FLOW: Append model sha3_256_hw_gmem_m_axi
INFO-FLOW: Found component sha3_256_hw_control_s_axi.
INFO-FLOW: Append model sha3_256_hw_control_s_axi
INFO-FLOW: Found component sha3_256_hw_control_r_s_axi.
INFO-FLOW: Append model sha3_256_hw_control_r_s_axi
INFO-FLOW: Append model keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1
INFO-FLOW: Append model KeccakF1600_StatePermute_Pipeline_state_permute
INFO-FLOW: Append model KeccakF1600_StatePermute
INFO-FLOW: Append model keccak_absorb_once_1
INFO-FLOW: Append model sha3_256_hw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sha3_256_hw_flow_control_loop_pipe_sequential_init sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb sha3_256_hw_flow_control_loop_pipe_sequential_init sha3_256_hw_urem_64s_9ns_33_68_seq_1 sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W sha3_256_hw_s_RAM_AUTO_1R1W sha3_256_hw_gmem_m_axi sha3_256_hw_control_s_axi sha3_256_hw_control_r_s_axi keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1 KeccakF1600_StatePermute_Pipeline_state_permute KeccakF1600_StatePermute keccak_absorb_once_1 sha3_256_hw
INFO-FLOW: Generating /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb
INFO-FLOW: To file: write model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hw_urem_64s_9ns_33_68_seq_1
INFO-FLOW: To file: write model sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sha3_256_hw_s_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sha3_256_hw_gmem_m_axi
INFO-FLOW: To file: write model sha3_256_hw_control_s_axi
INFO-FLOW: To file: write model sha3_256_hw_control_r_s_axi
INFO-FLOW: To file: write model keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1
INFO-FLOW: To file: write model KeccakF1600_StatePermute_Pipeline_state_permute
INFO-FLOW: To file: write model KeccakF1600_StatePermute
INFO-FLOW: To file: write model keccak_absorb_once_1
INFO-FLOW: To file: write model sha3_256_hw
INFO-FLOW: Generating /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/vhdl' dstVlogDir='/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/vlog' tclDir='/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db' modelList='sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb
sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_urem_64s_9ns_33_68_seq_1
sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W
sha3_256_hw_s_RAM_AUTO_1R1W
sha3_256_hw_gmem_m_axi
sha3_256_hw_control_s_axi
sha3_256_hw_control_r_s_axi
keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1
KeccakF1600_StatePermute_Pipeline_state_permute
KeccakF1600_StatePermute
keccak_absorb_once_1
sha3_256_hw
' expOnly='0'
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.compgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.compgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.compgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 480.129 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sha3_256_hw_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name KeccakF1600_StatePermute
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb
sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_urem_64s_9ns_33_68_seq_1
sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W
sha3_256_hw_s_RAM_AUTO_1R1W
sha3_256_hw_gmem_m_axi
sha3_256_hw_control_s_axi
sha3_256_hw_control_r_s_axi
keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1
KeccakF1600_StatePermute_Pipeline_state_permute
KeccakF1600_StatePermute
keccak_absorb_once_1
sha3_256_hw
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/top-io-be.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.tbgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.tbgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.tbgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute         sc_get_clocks sha3_256_hw 
Execute         source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST sha3_256_hw MODULE2INSTS {sha3_256_hw sha3_256_hw keccak_absorb_once_1 grp_keccak_absorb_once_1_fu_183 keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1 grp_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_fu_238 KeccakF1600_StatePermute {grp_KeccakF1600_StatePermute_fu_244 grp_KeccakF1600_StatePermute_fu_194} KeccakF1600_StatePermute_Pipeline_state_permute {grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390 grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390}} INST2MODULE {sha3_256_hw sha3_256_hw grp_keccak_absorb_once_1_fu_183 keccak_absorb_once_1 grp_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_fu_238 keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1 grp_KeccakF1600_StatePermute_fu_244 KeccakF1600_StatePermute grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390 KeccakF1600_StatePermute_Pipeline_state_permute grp_KeccakF1600_StatePermute_fu_194 KeccakF1600_StatePermute} INSTDATA {sha3_256_hw {DEPTH 1 CHILDREN {grp_keccak_absorb_once_1_fu_183 grp_KeccakF1600_StatePermute_fu_194}} grp_keccak_absorb_once_1_fu_183 {DEPTH 2 CHILDREN {grp_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_fu_238 grp_KeccakF1600_StatePermute_fu_244}} grp_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_fu_238 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_244 {DEPTH 3 CHILDREN grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390} grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_194 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390}} MODULEDATA {keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln477_fu_54_p2 SOURCE fips202.c:477 VARIABLE icmp_ln477 LOOP VITIS_LOOP_477_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln477_fu_60_p2 SOURCE fips202.c:477 VARIABLE add_ln477 LOOP VITIS_LOOP_477_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute_Pipeline_state_permute {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln131_fu_873_p2 SOURCE fips202.c:131 VARIABLE icmp_ln131 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln135_fu_993_p2 SOURCE fips202.c:135 VARIABLE xor_ln135 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln135_2_fu_999_p2 SOURCE fips202.c:135 VARIABLE xor_ln135_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln135_1_fu_1005_p2 SOURCE fips202.c:135 VARIABLE xor_ln135_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCa_fu_1011_p2 SOURCE fips202.c:135 VARIABLE BCa LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_fu_1017_p2 SOURCE fips202.c:136 VARIABLE xor_ln136 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_2_fu_1023_p2 SOURCE fips202.c:136 VARIABLE xor_ln136_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_1_fu_1029_p2 SOURCE fips202.c:136 VARIABLE xor_ln136_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCe_fu_1035_p2 SOURCE fips202.c:136 VARIABLE BCe LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln137_fu_1041_p2 SOURCE fips202.c:137 VARIABLE xor_ln137 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln137_1_fu_1047_p2 SOURCE fips202.c:137 VARIABLE xor_ln137_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln137_2_fu_1053_p2 SOURCE fips202.c:137 VARIABLE xor_ln137_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCi_fu_1059_p2 SOURCE fips202.c:137 VARIABLE BCi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln138_fu_1065_p2 SOURCE fips202.c:138 VARIABLE xor_ln138 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln138_1_fu_1071_p2 SOURCE fips202.c:138 VARIABLE xor_ln138_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln138_2_fu_1077_p2 SOURCE fips202.c:138 VARIABLE xor_ln138_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCo_fu_1083_p2 SOURCE fips202.c:138 VARIABLE BCo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln139_fu_1089_p2 SOURCE fips202.c:139 VARIABLE xor_ln139 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln139_2_fu_1095_p2 SOURCE fips202.c:139 VARIABLE xor_ln139_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln139_1_fu_1101_p2 SOURCE fips202.c:139 VARIABLE xor_ln139_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCu_fu_1107_p2 SOURCE fips202.c:139 VARIABLE BCu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Da_fu_1133_p2 SOURCE fips202.c:142 VARIABLE Da LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME De_fu_1159_p2 SOURCE fips202.c:143 VARIABLE De LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Di_fu_1185_p2 SOURCE fips202.c:144 VARIABLE Di LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Do_fu_1211_p2 SOURCE fips202.c:145 VARIABLE Do LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Du_fu_1237_p2 SOURCE fips202.c:146 VARIABLE Du LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aba_4_fu_1243_p2 SOURCE fips202.c:148 VARIABLE Aba_4 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Age_2_fu_1249_p2 SOURCE fips202.c:150 VARIABLE Age_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aki_2_fu_1277_p2 SOURCE fips202.c:152 VARIABLE Aki_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amo_2_fu_1305_p2 SOURCE fips202.c:154 VARIABLE Amo_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asu_2_fu_1333_p2 SOURCE fips202.c:156 VARIABLE Asu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln159_fu_1361_p2 SOURCE fips202.c:159 VARIABLE xor_ln159 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln159_fu_1367_p2 SOURCE fips202.c:159 VARIABLE and_ln159 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln159_1_fu_1373_p2 SOURCE fips202.c:159 VARIABLE xor_ln159_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eba_fu_1379_p2 SOURCE fips202.c:159 VARIABLE Eba LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln160_fu_1385_p2 SOURCE fips202.c:160 VARIABLE xor_ln160 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln160_fu_1391_p2 SOURCE fips202.c:160 VARIABLE and_ln160 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebe_fu_1397_p2 SOURCE fips202.c:160 VARIABLE Ebe LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln161_fu_1403_p2 SOURCE fips202.c:161 VARIABLE xor_ln161 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln161_fu_1409_p2 SOURCE fips202.c:161 VARIABLE and_ln161 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebi_fu_1415_p2 SOURCE fips202.c:161 VARIABLE Ebi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln162_fu_1421_p2 SOURCE fips202.c:162 VARIABLE xor_ln162 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln162_fu_1427_p2 SOURCE fips202.c:162 VARIABLE and_ln162 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebo_fu_1433_p2 SOURCE fips202.c:162 VARIABLE Ebo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln163_fu_1439_p2 SOURCE fips202.c:163 VARIABLE xor_ln163 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln163_fu_1445_p2 SOURCE fips202.c:163 VARIABLE and_ln163 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebu_fu_1451_p2 SOURCE fips202.c:163 VARIABLE Ebu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abo_2_fu_1457_p2 SOURCE fips202.c:165 VARIABLE Abo_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agu_2_fu_1485_p2 SOURCE fips202.c:167 VARIABLE Agu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aka_2_fu_1513_p2 SOURCE fips202.c:169 VARIABLE Aka_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ame_2_fu_1541_p2 SOURCE fips202.c:171 VARIABLE Ame_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asi_2_fu_1569_p2 SOURCE fips202.c:173 VARIABLE Asi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln175_fu_1597_p2 SOURCE fips202.c:175 VARIABLE xor_ln175 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln175_fu_1603_p2 SOURCE fips202.c:175 VARIABLE and_ln175 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ega_fu_1609_p2 SOURCE fips202.c:175 VARIABLE Ega LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln176_fu_1615_p2 SOURCE fips202.c:176 VARIABLE xor_ln176 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln176_fu_1621_p2 SOURCE fips202.c:176 VARIABLE and_ln176 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ege_fu_1627_p2 SOURCE fips202.c:176 VARIABLE Ege LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln177_fu_1633_p2 SOURCE fips202.c:177 VARIABLE xor_ln177 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln177_fu_1639_p2 SOURCE fips202.c:177 VARIABLE and_ln177 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egi_fu_1645_p2 SOURCE fips202.c:177 VARIABLE Egi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln178_fu_1651_p2 SOURCE fips202.c:178 VARIABLE xor_ln178 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln178_fu_1657_p2 SOURCE fips202.c:178 VARIABLE and_ln178 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ego_fu_1663_p2 SOURCE fips202.c:178 VARIABLE Ego LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln179_fu_1669_p2 SOURCE fips202.c:179 VARIABLE xor_ln179 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_fu_1675_p2 SOURCE fips202.c:179 VARIABLE and_ln179 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egu_fu_1681_p2 SOURCE fips202.c:179 VARIABLE Egu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abe_2_fu_1687_p2 SOURCE fips202.c:181 VARIABLE Abe_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agi_2_fu_1713_p2 SOURCE fips202.c:183 VARIABLE Agi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ako_2_fu_1741_p2 SOURCE fips202.c:185 VARIABLE Ako_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amu_2_fu_1769_p2 SOURCE fips202.c:187 VARIABLE Amu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asa_2_fu_1797_p2 SOURCE fips202.c:189 VARIABLE Asa_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln191_fu_1825_p2 SOURCE fips202.c:191 VARIABLE xor_ln191 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_fu_1831_p2 SOURCE fips202.c:191 VARIABLE and_ln191 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eka_fu_1837_p2 SOURCE fips202.c:191 VARIABLE Eka LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln192_fu_1843_p2 SOURCE fips202.c:192 VARIABLE xor_ln192 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_fu_1849_p2 SOURCE fips202.c:192 VARIABLE and_ln192 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eke_fu_1855_p2 SOURCE fips202.c:192 VARIABLE Eke LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln193_fu_1861_p2 SOURCE fips202.c:193 VARIABLE xor_ln193 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln193_fu_1867_p2 SOURCE fips202.c:193 VARIABLE and_ln193 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eki_fu_1873_p2 SOURCE fips202.c:193 VARIABLE Eki LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln194_fu_1879_p2 SOURCE fips202.c:194 VARIABLE xor_ln194 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln194_fu_1885_p2 SOURCE fips202.c:194 VARIABLE and_ln194 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eko_fu_1891_p2 SOURCE fips202.c:194 VARIABLE Eko LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln195_fu_1897_p2 SOURCE fips202.c:195 VARIABLE xor_ln195 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_fu_1903_p2 SOURCE fips202.c:195 VARIABLE and_ln195 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eku_fu_1909_p2 SOURCE fips202.c:195 VARIABLE Eku LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abu_2_fu_1915_p2 SOURCE fips202.c:197 VARIABLE Abu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aga_2_fu_1943_p2 SOURCE fips202.c:199 VARIABLE Aga_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ake_2_fu_1971_p2 SOURCE fips202.c:201 VARIABLE Ake_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ami_2_fu_1999_p2 SOURCE fips202.c:203 VARIABLE Ami_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aso_2_fu_2027_p2 SOURCE fips202.c:205 VARIABLE Aso_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln207_fu_2055_p2 SOURCE fips202.c:207 VARIABLE xor_ln207 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_fu_2061_p2 SOURCE fips202.c:207 VARIABLE and_ln207 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ema_fu_2067_p2 SOURCE fips202.c:207 VARIABLE Ema LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln208_fu_2073_p2 SOURCE fips202.c:208 VARIABLE xor_ln208 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln208_fu_2079_p2 SOURCE fips202.c:208 VARIABLE and_ln208 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eme_fu_2085_p2 SOURCE fips202.c:208 VARIABLE Eme LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln209_fu_2091_p2 SOURCE fips202.c:209 VARIABLE xor_ln209 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln209_fu_2097_p2 SOURCE fips202.c:209 VARIABLE and_ln209 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emi_fu_2103_p2 SOURCE fips202.c:209 VARIABLE Emi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln210_fu_2109_p2 SOURCE fips202.c:210 VARIABLE xor_ln210 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln210_fu_2115_p2 SOURCE fips202.c:210 VARIABLE and_ln210 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emo_fu_2121_p2 SOURCE fips202.c:210 VARIABLE Emo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln211_fu_2127_p2 SOURCE fips202.c:211 VARIABLE xor_ln211 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln211_fu_2133_p2 SOURCE fips202.c:211 VARIABLE and_ln211 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emu_fu_2139_p2 SOURCE fips202.c:211 VARIABLE Emu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abi_2_fu_2145_p2 SOURCE fips202.c:213 VARIABLE Abi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ago_2_fu_2173_p2 SOURCE fips202.c:215 VARIABLE Ago_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aku_2_fu_2201_p2 SOURCE fips202.c:217 VARIABLE Aku_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ama_2_fu_2229_p2 SOURCE fips202.c:219 VARIABLE Ama_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ase_2_fu_2257_p2 SOURCE fips202.c:221 VARIABLE Ase_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_fu_2285_p2 SOURCE fips202.c:223 VARIABLE xor_ln223 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_fu_2291_p2 SOURCE fips202.c:223 VARIABLE and_ln223 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esa_fu_2297_p2 SOURCE fips202.c:223 VARIABLE Esa LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln224_fu_2303_p2 SOURCE fips202.c:224 VARIABLE xor_ln224 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln224_fu_2309_p2 SOURCE fips202.c:224 VARIABLE and_ln224 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ese_fu_2315_p2 SOURCE fips202.c:224 VARIABLE Ese LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln225_fu_2321_p2 SOURCE fips202.c:225 VARIABLE xor_ln225 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln225_fu_2327_p2 SOURCE fips202.c:225 VARIABLE and_ln225 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esi_fu_2333_p2 SOURCE fips202.c:225 VARIABLE Esi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln226_fu_2339_p2 SOURCE fips202.c:226 VARIABLE xor_ln226 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln226_fu_2345_p2 SOURCE fips202.c:226 VARIABLE and_ln226 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eso_fu_2351_p2 SOURCE fips202.c:226 VARIABLE Eso LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln227_fu_2357_p2 SOURCE fips202.c:227 VARIABLE xor_ln227 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln227_fu_2363_p2 SOURCE fips202.c:227 VARIABLE and_ln227 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esu_fu_2369_p2 SOURCE fips202.c:227 VARIABLE Esu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln230_fu_2375_p2 SOURCE fips202.c:230 VARIABLE xor_ln230 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln230_1_fu_2381_p2 SOURCE fips202.c:230 VARIABLE xor_ln230_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln230_2_fu_2387_p2 SOURCE fips202.c:230 VARIABLE xor_ln230_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCa_6_fu_2393_p2 SOURCE fips202.c:230 VARIABLE BCa_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln231_1_fu_2399_p2 SOURCE fips202.c:231 VARIABLE xor_ln231_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln231_fu_2405_p2 SOURCE fips202.c:231 VARIABLE xor_ln231 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln231_2_fu_2411_p2 SOURCE fips202.c:231 VARIABLE xor_ln231_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCe_6_fu_2417_p2 SOURCE fips202.c:231 VARIABLE BCe_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln232_1_fu_2423_p2 SOURCE fips202.c:232 VARIABLE xor_ln232_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln232_fu_2429_p2 SOURCE fips202.c:232 VARIABLE xor_ln232 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln232_2_fu_2435_p2 SOURCE fips202.c:232 VARIABLE xor_ln232_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCi_6_fu_2441_p2 SOURCE fips202.c:232 VARIABLE BCi_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln233_fu_2447_p2 SOURCE fips202.c:233 VARIABLE xor_ln233 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln233_1_fu_2453_p2 SOURCE fips202.c:233 VARIABLE xor_ln233_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln233_2_fu_2459_p2 SOURCE fips202.c:233 VARIABLE xor_ln233_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCo_6_fu_2465_p2 SOURCE fips202.c:233 VARIABLE BCo_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln234_fu_2471_p2 SOURCE fips202.c:234 VARIABLE xor_ln234 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln234_1_fu_2477_p2 SOURCE fips202.c:234 VARIABLE xor_ln234_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln234_2_fu_2483_p2 SOURCE fips202.c:234 VARIABLE xor_ln234_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCu_6_fu_2489_p2 SOURCE fips202.c:234 VARIABLE BCu_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Da_1_fu_2515_p2 SOURCE fips202.c:237 VARIABLE Da_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME De_1_fu_2541_p2 SOURCE fips202.c:238 VARIABLE De_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Di_1_fu_2567_p2 SOURCE fips202.c:239 VARIABLE Di_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Do_1_fu_2593_p2 SOURCE fips202.c:240 VARIABLE Do_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Du_1_fu_2619_p2 SOURCE fips202.c:241 VARIABLE Du_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eba_2_fu_2625_p2 SOURCE fips202.c:243 VARIABLE Eba_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ege_1_fu_2631_p2 SOURCE fips202.c:245 VARIABLE Ege_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eki_1_fu_2651_p2 SOURCE fips202.c:247 VARIABLE Eki_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emo_1_fu_2671_p2 SOURCE fips202.c:249 VARIABLE Emo_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esu_1_fu_2691_p2 SOURCE fips202.c:251 VARIABLE Esu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln254_fu_3133_p2 SOURCE fips202.c:254 VARIABLE xor_ln254 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln254_fu_3139_p2 SOURCE fips202.c:254 VARIABLE and_ln254 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln254_1_fu_3145_p2 SOURCE fips202.c:254 VARIABLE xor_ln254_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aba_3_fu_3149_p2 SOURCE fips202.c:254 VARIABLE Aba_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln255_fu_3155_p2 SOURCE fips202.c:255 VARIABLE xor_ln255 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln255_fu_3161_p2 SOURCE fips202.c:255 VARIABLE and_ln255 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abe_3_fu_3167_p2 SOURCE fips202.c:255 VARIABLE Abe_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln256_fu_3173_p2 SOURCE fips202.c:256 VARIABLE xor_ln256 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln256_fu_3179_p2 SOURCE fips202.c:256 VARIABLE and_ln256 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abi_3_fu_3185_p2 SOURCE fips202.c:256 VARIABLE Abi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln257_fu_3191_p2 SOURCE fips202.c:257 VARIABLE xor_ln257 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln257_fu_3197_p2 SOURCE fips202.c:257 VARIABLE and_ln257 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abo_3_fu_3202_p2 SOURCE fips202.c:257 VARIABLE Abo_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln258_fu_3208_p2 SOURCE fips202.c:258 VARIABLE xor_ln258 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln258_fu_3213_p2 SOURCE fips202.c:258 VARIABLE and_ln258 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abu_3_fu_3219_p2 SOURCE fips202.c:258 VARIABLE Abu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebo_1_fu_2711_p2 SOURCE fips202.c:260 VARIABLE Ebo_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egu_1_fu_2731_p2 SOURCE fips202.c:262 VARIABLE Egu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eka_1_fu_2751_p2 SOURCE fips202.c:264 VARIABLE Eka_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eme_1_fu_2771_p2 SOURCE fips202.c:266 VARIABLE Eme_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esi_1_fu_2791_p2 SOURCE fips202.c:268 VARIABLE Esi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln270_fu_3255_p2 SOURCE fips202.c:270 VARIABLE xor_ln270 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln270_fu_3261_p2 SOURCE fips202.c:270 VARIABLE and_ln270 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aga_3_fu_3267_p2 SOURCE fips202.c:270 VARIABLE Aga_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln271_fu_3273_p2 SOURCE fips202.c:271 VARIABLE xor_ln271 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln271_fu_3279_p2 SOURCE fips202.c:271 VARIABLE and_ln271 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Age_3_fu_3285_p2 SOURCE fips202.c:271 VARIABLE Age_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln272_fu_3291_p2 SOURCE fips202.c:272 VARIABLE xor_ln272 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln272_fu_3297_p2 SOURCE fips202.c:272 VARIABLE and_ln272 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agi_3_fu_3303_p2 SOURCE fips202.c:272 VARIABLE Agi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln273_fu_3309_p2 SOURCE fips202.c:273 VARIABLE xor_ln273 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln273_fu_3315_p2 SOURCE fips202.c:273 VARIABLE and_ln273 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ago_3_fu_3321_p2 SOURCE fips202.c:273 VARIABLE Ago_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln274_fu_3327_p2 SOURCE fips202.c:274 VARIABLE xor_ln274 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln274_fu_3333_p2 SOURCE fips202.c:274 VARIABLE and_ln274 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agu_3_fu_3339_p2 SOURCE fips202.c:274 VARIABLE Agu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebe_1_fu_2811_p2 SOURCE fips202.c:276 VARIABLE Ebe_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egi_1_fu_2829_p2 SOURCE fips202.c:278 VARIABLE Egi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eko_1_fu_2849_p2 SOURCE fips202.c:280 VARIABLE Eko_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emu_1_fu_2869_p2 SOURCE fips202.c:282 VARIABLE Emu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esa_1_fu_2889_p2 SOURCE fips202.c:284 VARIABLE Esa_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln286_fu_3375_p2 SOURCE fips202.c:286 VARIABLE xor_ln286 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln286_fu_3381_p2 SOURCE fips202.c:286 VARIABLE and_ln286 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aka_3_fu_3387_p2 SOURCE fips202.c:286 VARIABLE Aka_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln287_fu_3393_p2 SOURCE fips202.c:287 VARIABLE xor_ln287 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln287_fu_3399_p2 SOURCE fips202.c:287 VARIABLE and_ln287 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ake_3_fu_3405_p2 SOURCE fips202.c:287 VARIABLE Ake_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln288_fu_3411_p2 SOURCE fips202.c:288 VARIABLE xor_ln288 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln288_fu_3417_p2 SOURCE fips202.c:288 VARIABLE and_ln288 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aki_3_fu_3423_p2 SOURCE fips202.c:288 VARIABLE Aki_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln289_fu_3429_p2 SOURCE fips202.c:289 VARIABLE xor_ln289 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln289_fu_3435_p2 SOURCE fips202.c:289 VARIABLE and_ln289 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ako_3_fu_3441_p2 SOURCE fips202.c:289 VARIABLE Ako_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln290_fu_3447_p2 SOURCE fips202.c:290 VARIABLE xor_ln290 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln290_fu_3453_p2 SOURCE fips202.c:290 VARIABLE and_ln290 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aku_3_fu_3459_p2 SOURCE fips202.c:290 VARIABLE Aku_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebu_1_fu_2909_p2 SOURCE fips202.c:292 VARIABLE Ebu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ega_1_fu_2929_p2 SOURCE fips202.c:294 VARIABLE Ega_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eke_1_fu_2949_p2 SOURCE fips202.c:296 VARIABLE Eke_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emi_1_fu_2969_p2 SOURCE fips202.c:298 VARIABLE Emi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eso_1_fu_2989_p2 SOURCE fips202.c:300 VARIABLE Eso_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln302_fu_3495_p2 SOURCE fips202.c:302 VARIABLE xor_ln302 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln302_fu_3501_p2 SOURCE fips202.c:302 VARIABLE and_ln302 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ama_3_fu_3507_p2 SOURCE fips202.c:302 VARIABLE Ama_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln303_fu_3513_p2 SOURCE fips202.c:303 VARIABLE xor_ln303 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln303_fu_3519_p2 SOURCE fips202.c:303 VARIABLE and_ln303 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ame_3_fu_3525_p2 SOURCE fips202.c:303 VARIABLE Ame_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln304_fu_3531_p2 SOURCE fips202.c:304 VARIABLE xor_ln304 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln304_fu_3537_p2 SOURCE fips202.c:304 VARIABLE and_ln304 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ami_3_fu_3543_p2 SOURCE fips202.c:304 VARIABLE Ami_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln305_fu_3549_p2 SOURCE fips202.c:305 VARIABLE xor_ln305 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln305_fu_3555_p2 SOURCE fips202.c:305 VARIABLE and_ln305 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amo_3_fu_3561_p2 SOURCE fips202.c:305 VARIABLE Amo_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln306_fu_3567_p2 SOURCE fips202.c:306 VARIABLE xor_ln306 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln306_fu_3573_p2 SOURCE fips202.c:306 VARIABLE and_ln306 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amu_3_fu_3579_p2 SOURCE fips202.c:306 VARIABLE Amu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebi_1_fu_3009_p2 SOURCE fips202.c:308 VARIABLE Ebi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ego_1_fu_3029_p2 SOURCE fips202.c:310 VARIABLE Ego_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eku_1_fu_3049_p2 SOURCE fips202.c:312 VARIABLE Eku_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ema_1_fu_3069_p2 SOURCE fips202.c:314 VARIABLE Ema_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ese_1_fu_3089_p2 SOURCE fips202.c:316 VARIABLE Ese_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln318_fu_3615_p2 SOURCE fips202.c:318 VARIABLE xor_ln318 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln318_fu_3621_p2 SOURCE fips202.c:318 VARIABLE and_ln318 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asa_3_fu_3627_p2 SOURCE fips202.c:318 VARIABLE Asa_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln319_fu_3633_p2 SOURCE fips202.c:319 VARIABLE xor_ln319 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln319_fu_3639_p2 SOURCE fips202.c:319 VARIABLE and_ln319 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ase_3_fu_3645_p2 SOURCE fips202.c:319 VARIABLE Ase_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln320_fu_3651_p2 SOURCE fips202.c:320 VARIABLE xor_ln320 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln320_fu_3657_p2 SOURCE fips202.c:320 VARIABLE and_ln320 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asi_3_fu_3663_p2 SOURCE fips202.c:320 VARIABLE Asi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln321_fu_3669_p2 SOURCE fips202.c:321 VARIABLE xor_ln321 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln321_fu_3675_p2 SOURCE fips202.c:321 VARIABLE and_ln321 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aso_3_fu_3681_p2 SOURCE fips202.c:321 VARIABLE Aso_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln322_fu_3687_p2 SOURCE fips202.c:322 VARIABLE xor_ln322 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln322_fu_3693_p2 SOURCE fips202.c:322 VARIABLE and_ln322 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asu_3_fu_3699_p2 SOURCE fips202.c:322 VARIABLE Asu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_907_p2 SOURCE fips202.c:131 VARIABLE add_ln131 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME KeccakF_RoundConstants_U SOURCE {} VARIABLE KeccakF_RoundConstants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 24 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true}} AREA {DSP 0 BRAM 2 URAM 0}} keccak_absorb_once_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_block_U SOURCE fips202.c:484 VARIABLE local_block LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 17 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln482_fu_309_p2 SOURCE fips202.c:482 VARIABLE icmp_ln482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln482_fu_264_p2 SOURCE fips202.c:482 VARIABLE add_ln482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 67 OPTYPE urem PRAGMA {} RTLNAME urem_64s_9ns_33_68_seq_1_U54 SOURCE fips202.c:482 VARIABLE urem_ln482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln482_fu_317_p2 SOURCE fips202.c:482 VARIABLE sub_ln482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_30_fu_322_p3 SOURCE fips202.c:482 VARIABLE empty_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME empty_32_fu_284_p2 SOURCE {} VARIABLE empty_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln482_fu_289_p3 SOURCE fips202.c:482 VARIABLE select_ln482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 67 OPTYPE urem PRAGMA {} RTLNAME urem_64s_9ns_33_68_seq_1_U55 SOURCE fips202.c:482 VARIABLE urem_ln482_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln482_1_fu_350_p2 SOURCE fips202.c:482 VARIABLE sub_ln482_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln471_fu_364_p2 SOURCE fips202.c:471 VARIABLE sub_ln471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln482_1_fu_377_p2 SOURCE fips202.c:482 VARIABLE icmp_ln482_1 LOOP process_blocks_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln487_fu_411_p2 SOURCE fips202.c:487 VARIABLE icmp_ln487 LOOP copy_to_local_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln487_fu_417_p2 SOURCE fips202.c:487 VARIABLE add_ln487 LOOP copy_to_local_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln494_fu_441_p2 SOURCE fips202.c:494 VARIABLE icmp_ln494 LOOP absorb_from_local_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln494_fu_447_p2 SOURCE fips202.c:494 VARIABLE add_ln494 LOOP absorb_from_local_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln496_fu_469_p2 SOURCE fips202.c:496 VARIABLE xor_ln496 LOOP absorb_from_local_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_fu_459_p2 SOURCE fips202.c:502 VARIABLE add_ln502 LOOP process_blocks_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_383_p2 SOURCE fips202.c:515 VARIABLE add_ln515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln515_fu_482_p2 SOURCE fips202.c:515 VARIABLE icmp_ln515 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_487_p2 SOURCE fips202.c:515 VARIABLE i_7 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln518_fu_547_p2 SOURCE fips202.c:518 VARIABLE shl_ln518 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln518_fu_553_p2 SOURCE fips202.c:518 VARIABLE xor_ln518 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln520_fu_570_p2 SOURCE fips202.c:520 VARIABLE shl_ln520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln520_fu_580_p2 SOURCE fips202.c:520 VARIABLE xor_ln520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln521_fu_598_p2 SOURCE fips202.c:521 VARIABLE xor_ln521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 4 URAM 0}} sha3_256_hw {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s_U SOURCE fips202.c:785 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 25 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln791_fu_239_p3 SOURCE fips202.c:791 VARIABLE select_ln791 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_fu_247_p3 SOURCE fips202.c:790 VARIABLE i LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_255_p2 SOURCE fips202.c:791 VARIABLE first_iter_0 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln790_1_fu_266_p2 SOURCE fips202.c:790 VARIABLE add_ln790_1 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln46_fu_339_p2 SOURCE fips202.c:46 VARIABLE lshr_ln46 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_276_p2 SOURCE fips202.c:44 VARIABLE i_1 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_282_p2 SOURCE fips202.c:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln790_fu_288_p2 SOURCE fips202.c:790 VARIABLE add_ln790 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln790_fu_294_p2 SOURCE fips202.c:790 VARIABLE icmp_ln790 LOOP VITIS_LOOP_790_1_VITIS_LOOP_44_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 13 URAM 0}} KeccakF1600_StatePermute {AREA {DSP 0 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 480.129 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hw.
Execute         syn_report -model sha3_256_hw -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 3.06 sec.
Command     csynth_design done; 15.53 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 152.836 MB.
Execute     cosim_design -trace_level all -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 2.54 sec.
Execute       write_ini /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls_config.cfg -apsfile /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/hls.aps -filepaths relative -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/xilinx/Vitis/2024.2/include -I include /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256_tb.c -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256_tb.c_pre.c -std=gnu99 -D__DSP48E1__ --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_tb.c.clang.autosim-tb.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_tb.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256_tb.c /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256_tb.c_pre.c
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256_tb.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256_tb.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/xilinx/Vitis/2024.2/include -I include /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256.c -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256.c_pre.c -std=gnu99 -D__DSP48E1__ --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.c.clang.autosim-tb.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256.c /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256.c_pre.c
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/sha3_256.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/xilinx/Vitis/2024.2/include -I include /home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c -o /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/fips202.c_pre.c -std=gnu99 -D__DSP48E1__ --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.c.clang.autosim-tb.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/fips202.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/fips202.c_pre.c
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/fips202.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/fips202.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.DependenceCheck.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 15.16 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 26.44 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:26; Allocated memory: 8.000 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       write_ini /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls_config.cfg -apsfile /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/hls.aps -filepaths relative -quiet 
Execute       ::AP::init_summary_file package-ip 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute         AP::get_vpp_package_output_file
Command       AP::init_summary_file done; 2.54 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=sha3_256_hw xml_exists=0
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to sha3_256_hw
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=14 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb
sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_urem_64s_9ns_33_68_seq_1
sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W
sha3_256_hw_s_RAM_AUTO_1R1W
sha3_256_hw_gmem_m_axi
sha3_256_hw_control_s_axi
sha3_256_hw_control_r_s_axi
keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1
KeccakF1600_StatePermute_Pipeline_state_permute
KeccakF1600_StatePermute
keccak_absorb_once_1
sha3_256_hw
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute_Pipeline_state_permute.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/keccak_absorb_once_1.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute       sc_get_clocks sha3_256_hw 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls_solution/hls/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s sha3_hls_solution/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file sha3_hls_solution/hls/impl/export.zip
Command     export_design done; 13.35 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:13; Allocated memory: 0.000 MB.
Command   ap_source done; 60.24 sec.
Execute   cleanup_all 
