# TODO #

- make libs for fpga (oscilator, ((cdce913) PLL???))
- make libs for acq sys (power routing/voltage ctrl->{headstage, fpga}, external memory)
- add datasheets to dir
- verilog for filter generated from python script
- verilog op-amp (need to figure out contstants for resistors)
- make schematic with parts from libs 
