library ieee;
use ieee.std_logic_1164.all;

entity asm is
	Port();
end asm;

architecture sol of asm is
begin
end sol;