// Seed: 2698805463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  string id_12 = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  string id_22;
  always_comb @(posedge 1'b0) begin : LABEL_0
    id_4 <= id_19;
    if (id_14) begin : LABEL_0
      id_7 <= id_15;
    end else id_20 = id_12;
  end
  wire id_23;
  assign id_22 = "";
  assign id_11 = 1 == 1;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_14,
      id_11,
      id_12,
      id_1,
      id_14,
      id_2,
      id_6,
      id_11,
      id_12
  );
  wire id_24;
  id_25(
      .id_0(),
      .id_1(1),
      .id_2(id_6 == id_7),
      .id_3(id_5),
      .id_4(1'b0),
      .id_5(id_12),
      .id_6(id_6 == 1'b0 + id_4),
      .product(id_6)
  );
  wire id_26, id_27;
endmodule
