// Seed: 1885773531
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  assign module_1.id_7 = 0;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_18;
  logic id_19;
  wire id_20, id_21, id_22;
endprogram
module module_1 #(
    parameter id_3  = 32'd88,
    parameter id_30 = 32'd97,
    parameter id_6  = 32'd49
) (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire _id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 _id_6,
    input wand id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    output tri id_11,
    input wand id_12,
    input tri id_13,
    output logic id_14#(1)
    , id_34,
    output tri1 id_15,
    output supply0 id_16,
    input wire id_17,
    input wor id_18,
    input tri0 id_19,
    input wand id_20,
    inout supply0 id_21,
    output uwire id_22,
    output wire id_23,
    input wire id_24,
    output supply0 id_25,
    output supply1 id_26,
    output logic id_27,
    output tri0 id_28
    , id_35,
    input wor id_29[id_6 : ~|  -1  <  id_30],
    output supply0 _id_30,
    output tri id_31,
    input tri id_32
);
  assign id_25 = id_35;
  initial
    if (-1)
      if (1) id_14 = -1;
      else return -1;
    else begin : LABEL_0
      id_27 <= -1;
    end
  module_0 modCall_1 (
      id_35,
      id_34,
      id_35,
      id_35,
      id_34,
      id_35,
      id_34,
      id_35,
      id_35,
      id_34,
      id_34,
      id_34,
      id_35,
      id_34,
      id_35,
      id_35,
      id_35
  );
  wire [1 : id_3] id_36, id_37;
endmodule
