R. Alur , C. Courcoubetis , N. Halbwachs , T. A. Henzinger , P.-H. Ho , X. Nicollin , A. Olivero , J. Sifakis , S. Yovine, The algorithmic analysis of hybrid systems, Theoretical Computer Science, v.138 n.1, p.3-34, Feb. 6, 1995[doi>10.1016/0304-3975(94)00202-T]
Arsintescu, B., Charbon, E., Malavasi, E., and Kao, W.1998. AC constraint transformation for top-down analog design. InProceedings of IEEE International Symposium on Circuits and Systems. Vol. 6. 126--130.
Borchers, C.1998. Symbolic behavioral model generation of non-linear analog circuits.IEEE Trans. Circ. Syst. II: Analog Digital Signal Process. 45, 10, 1362--1371.
Chandra, N. and Roberts, G.2001. Top-Down analog design methodology using Matlab and Simulink. InProceedings of the IEEE International Symposium on Circuits and Systems. Vol. 5. 319--322.
René David , Hassane Alla, On Hybrid Petri Nets, Discrete Event Dynamic Systems, v.11 n.1-2, p.9-40, January 2001[doi>10.1023/A:1008330914786]
Erickson, R. and Maksimovic, D.2001.Fundamentals of Power Electronics. Kluwer Academic Publishers.
Feng-bo Fang , Tao Wu, Genetic Algorithm and Semiconductor Device Model Parameter Extraction, Proceedings of the 2009 Third International Conference on Genetic and Evolutionary Computing, p.97-100, October 14-17, 2009[doi>10.1109/WGEC.2009.92]
Fernandez, F. V., Perez-Verdu, B., and Rodriguez-Vazquez, A.1998. Behavioral modeling of PWL analog circuits using symbolic analysis. InProceeedings of the IEEE International Symposium on Circuits and Systems 6. 17--20.
Gang, P.2009. Behavioral modeling and simulation of analog/mixed-signal systems using verilog-ams. InProceedings of the IEEE Youth Conference on Information, Computing and Telecommunication. 383--386.
Garcia-Moreno, E., Iniguez, B., and Picos, R.2008. Directed genetic algorithms for otft model parameter extraction. InProceedings of the International Conference on Solid-State and Integrated-Circuit Technology. 424--427.
Grimme, E.1997. Krylov projection methods for model reduction. Ph.D. thesis, EECS Department. UIUC.
Xiaoling Huang , C. S. Gathercole , H. A. Mantooth, Modeling nonlinear dynamics in analog circuits via root localization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.7, p.895-907, November 2006[doi>10.1109/TCAD.2003.814256]
Kennedy, J. and Eberhart, R.1995. Particle swarm optimization. InProceedings of the IEEE International Conference on Neural Networks. Vol. 4. 1942--1947.
Kaelo, P. and Ali, M.2006. A numerical study of some modified differential evolution algorithms.Euro. J. Oper. Res. 169, 3, 1176--1184.
Kendurt, K.2003. Principles of top-down mixed-signal design. www.designers-guide.org/Design/tdd-principles.pdf.
Leyn, F., Gielen, G., and Sansen, W.2001a. Analog small-signal modeling--Part I: Behavioral signal path modeling for analog integrated circuits.IEEE Trans. Circ. Syst. II: Analog Digital Signal Process. 48, 7, 701--711.
Leyn, F., Gielen, G., and Sansen, W.2001b. Analog small-signal modeling--Part II: Elementary transistor stages analysed with behavioral signal path modeling.IEEE Trans. Circ. Syst. II: Analog Digital Signal Process. 48, 7, 712--721.
Yiming Li , Yen-Yu Cho, Parallel genetic algorithm for SPICE model parameter extraction, Proceedings of the 20th international conference on Parallel and distributed processing, p.307-307, April 25-29, 2006, Rhodes Island, Greece
Bo Liu , Jing Lu , Yan Wang , Yang Tang, An effective parameter extraction method based on memetic differential evolution algorithm, Microelectronics Journal, v.39 n.12, p.1761-1769, December, 2008[doi>10.1016/j.mejo.2008.02.021]
LM3670. 2006. A DC-DC converter from national semiconductor. http://www.national.com/pf/LM/LM3670.html.
Lourakis, M.2005. A brief description of the levenberg-marquardt algorithm implemented by levmar. www.ics.forth.gr/~lourakis/levmar/levmar.pdf.
LP3918. 2009. A pmu chip from national semiconductor. http://www.national.com/pf/LP/LP3918.html.
Maehne, T., Vachoux, A., Giroud, F., and Contaldo, M.2009. A vhdl-ams modeling methodology for top-down/bottom-up design of rf systems.Forum Specif. Des. Lang., 1--7.
H. Alan Mantooth , Phillip E. Allen, A higher level modeling procedure for analog integrated circuits, Analog Integrated Circuits and Signal Processing, v.3 n.3, p.181-195, May 1993[doi>10.1007/BF01239360]
Mantooth, H., Ren, L., Huang, X., Feng, Y., and Zheng, W.2003. A survey of bottom-up behavioral modeling methods for analog circuits. InProceedings of the International Symposium on Circuits and Systems. Vol. 3. 910--913.
Mu, S. and Laisne, M.2005. Mixed-Signal modeling using simulink based-c. InProceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 128--133.
Mukhopadhyay, R., Ain, A., Panda, S., Dasgupta, P., Mukhopadhyay, S., and Gough, J.2008. Mode based functional partitioning of design intent for behavioral modeling of large AMS circuits. InProceedings of the 12th VLSI Design and Test Symposium.
Lutz Näthke , Volodymyr Burkhay , Lars Hedrich , Erich Barke, Hierarchical Automatic Behavioral Model Generation of Nonlinear Analog Circuits Based on Nonlinear Symbolic Techniques, Proceedings of the conference on Design, automation and test in Europe, p.10442, February 16-20, 2004
Oura, T., Hiraku, Y., Suzuk, T., and Asai, H.2004. Modeling and simulation of phase-locked loop with verilog-A description for top-down design. InProceedings of the IEEE Asia-Pacific Conference on Circuits and Systems 1. 549--552.
Srikanth Pam , Anirban Krishna Bhattacharya , Siddhartha Mukhopadhyay, An Efficient Method for Bottom-Up Extraction of Analog Behavioral Model Parameters, Proceedings of the 2010 23rd International Conference on VLSI Design, p.363-368, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.62]
J. R. Phillips, Projection-based approaches for model reduction of weakly nonlinear, time-varying systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.2, p.171-187, November 2006[doi>10.1109/TCAD.2002.806605]
Rincon-Mora, G. A.1996. Current efficient, low voltage, low dropout regulators. Ph.D. thesis, Georgia Institute of Technology, Atlanta.
Root, D., Wood, J., Tufillaro, N., Schreurs, D., and Pekker, A.2002. Systematic behavioral modeling of nonlinear microwave/RF circuits in the time domain using techniques from nonlinear dynamical systems. InProceedings of IEEE International Workshop on Behavioral Modeling and Simulation. 71--74.
Rainer Storn , Kenneth Price, Differential Evolution – A Simple and Efficient Heuristic for Global Optimization over Continuous Spaces, Journal of Global Optimization, v.11 n.4, p.341-359, December 1997[doi>10.1023/A:1008202821328]
Ioan Cristian Trelea, The particle swarm optimization algorithm: convergence analysis and parameter selection, Information Processing Letters, v.85 n.6, p.317-325, 31 March 2003[doi>10.1016/S0020-0190(02)00447-7]
P. Vanassche , G. Gielen , W. Sansen, Symbolic modeling of periodically time-varying systems using harmonic transfer matrices, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.9, p.1011-1024, November 2006[doi>10.1109/TCAD.2002.801098]
J. Vandenbussche , S. Donnay , F. Leyn , G. Gielen , W. Sansen, Hierarchical top-down design of analog sensor interfaces: from system-level specifications down to silicon, Proceedings of the conference on Design, automation and test in Europe, p.716-720, February 23-26, 1998, Le Palais des Congrés de Paris, France
VerilogA LRM. 2009. http://www.eda.org/verilog-ams/htmlpages/lit.html.
Xia, L., Bell, I., and Wilkinson, A.2008. A novel approach for automated model generation. InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS08). 504--507.
Xin Li , Peng Li , Yang Xu , Lawrence T. Pileggi, Analog and RF circuit macromodels for system-level analysis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775956]
Zheng, W., Feng, Y., Huang, X., and Mantooth, H.2005. Ascend: Automatic bottom-up behavioral modeling tool for analog circuits. InProceedings of the IEEE International Symposium on Circuits and Systems. 5186--5189.
