Info Session started: Mon Aug 29 16:41:40 2022

Info PROGRAM /home/seankent/bluejay/imperas/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant  RV64I
Info --override  riscvOVPsim/cpu/tval_ii_code=F
Info --program  /home/seankent/bluejay/imperas/imperas-riscv-tests/work/rv64i_m/I/BGE-01.elf
Info --signaturedump
Info --customcontrol
Info --startcover  rvtest_code_begin
Info --finishcover  rvtest_code_end
Info --cover  basic
Info --extensions  I
Info --outputfile  /home/seankent/bluejay/imperas/imperas-riscv-tests/work/rv64i_m/I/BGE-01.basic.coverage.yaml
Info --override  riscvOVPsim/cpu/sigdump/SignatureFile=/home/seankent/bluejay/imperas/imperas-riscv-tests/work/rv64i_m/I/BGE-01.signature.output
Info --override  riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override  riscvOVPsim/cpu/simulateexceptions=T
Info --override  riscvOVPsim/cpu/defaultsemihost=F
Info --logfile  /home/seankent/bluejay/imperas/imperas-riscv-tests/work/rv64i_m/I/BGE-01.log
Info --override  riscvOVPsim/cpu/user_version=2.3
Info --------------------------------------
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20220722.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2022 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Mon Aug 29 16:41:40 2022


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/seankent/bluejay/imperas/imperas-riscv-tests/work/rv64i_m/I/BGE-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset             VirtAddr           PhysAddr
Info (OR_PH)                FileSiz            MemSiz             Flags  Align
Info (OR_PD) PROC           0x0000000000006b08 0x0000000000000000 0x0000000000000000
Info (OR_PD)                0x000000000000001e 0x0000000000000000 R--    1
Info (OR_PD) LOAD           0x0000000000001000 0x0000000080000000 0x0000000080000000
Info (OR_PD)                0x0000000000003a2c 0x0000000000003a2c R-E    1000
Info (OR_PD) LOAD           0x0000000000005000 0x0000000080004000 0x0000000080004000
Info (OR_PD)                0x0000000000001b08 0x0000000000001b08 RW-    1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80005010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80005970
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/seankent/bluejay/imperas/imperas-riscv-tests/work/rv64i_m/I/BGE-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80005010 size 2400 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80005010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80005970
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000410
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80005010 bytes 8 0x0
Info (ICV_FN) Finishing coverage at 0x80003a10
Info (ICV_WCF) Writing coverage file /home/seankent/bluejay/imperas/imperas-riscv-tests/work/rv64i_m/I/BGE-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : I
Info   Threshold             : 1
Info   Instructions counted  : 3118
Info   Unique instructions   : 9/51 :  17.65%
Info   Coverage points hit   : 342/3432 :   9.97%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
000123ab
00000000
0000cccc
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
000123ab
00000000
0000cccc
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
000123ab
00000000
0000cccc
00000000
0000cccc
00000000
000123ab
00000000
0000cccc
00000000
deadbeef
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV64I)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 3,367
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.01 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.02 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Mon Aug 29 16:41:40 2022


riscvOVPsimPlus (64-Bit) v20220722.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Mon Aug 29 16:41:40 2022

