#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Nov 04 17:53:11 2014
# Process ID: 4308
# Log file: C:/Users/u0499404/ECE3710/Processor_Titan/planAhead_run_4/planAhead.log
# Journal file: C:/Users/u0499404/ECE3710/Processor_Titan/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/u0499404/ECE3710/Processor_Titan/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list cpuWriteEn]]
set_property iostandard LVCMOS33 [get_ports [list hSync]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list vSync]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin C9 [get_ports cpuWriteEn]
endgroup
set_property package_pin "" [get_ports [list  hSync]]
startgroup
set_property package_pin B8 [get_ports reset]
endgroup
startgroup
set_property package_pin N6 [get_ports hSync]
endgroup
startgroup
set_property package_pin P7 [get_ports vSync]
endgroup
startgroup
set_property package_pin U7 [get_ports {rgb[7]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {rgb[6]}]
endgroup
set_property package_pin "" [get_ports [list  {rgb[4]}]]
startgroup
set_property package_pin N7 [get_ports {rgb[5]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {rgb[4]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {rgb[3]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {rgb[2]}]
endgroup
set_property package_pin "" [get_ports [list  {rgb[0]}]]
startgroup
set_property package_pin R7 [get_ports {rgb[1]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {rgb[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {rgb[0]}]]
set_property is_loc_fixed true [get_ports [list  {rgb[0]}]]
save_constraints
