# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TP-5-Integrador.gen/sources_1/bd/ModuloClockingWizard/ipshared/c2c6" \
"../../../../TP-5-Integrador.srcs/sources_1/new/LatchRS.v" \
"../../../../TP-5-Integrador.srcs/sim_1/new/LatchRS_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
