Warning (10268): Verilog HDL information at SEG_D_verilog.v(59): always construct contains both blocking and non-blocking assignments File: /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/VGA_ex3/SEG_D_verilog.v Line: 59
