ARM GAS  /tmp/ccjNodYS.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l1xx_hal_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	RCC_SetFlashLatencyFromMSIRange:
  23              	.LFB78:
  24              		.file 1 "Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c"
   1:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @file    stm32l1xx_hal_rcc.c
   4:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *       
  11:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       After reset the device is running from multispeed internal oscillator clock 
  17:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (MSI 2.097MHz) with Flash 0 wait state and Flash prefetch buffer is disabled, 
  18:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           all peripherals mapped on these buses are running at MSI speed.
  21:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG) 
  32:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (*) SDIO only for STM32L1xxxD devices
  33:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  34:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                       ##### RCC Limitations #####
ARM GAS  /tmp/ccjNodYS.s 			page 2


  35:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ==============================================================================
  36:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]  
  37:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  38:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  39:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       from/to registers.
  40:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  41:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  42:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  43:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]  
  44:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       Workarounds:
  45:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  46:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  47:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  48:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @endverbatim
  49:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ******************************************************************************
  50:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @attention
  51:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  52:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  53:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  54:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  55:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  56:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  57:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  58:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  59:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  60:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  61:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  62:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  63:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *      without specific prior written permission.
  64:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  65:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  66:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  67:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  68:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  69:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  70:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  71:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  72:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  73:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  74:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  75:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  76:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ******************************************************************************  
  77:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** */
  78:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  79:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  80:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #include "stm32l1xx_hal.h"
  81:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  82:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @addtogroup STM32L1xx_HAL_Driver
  83:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
  84:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  85:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  86:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC RCC
  87:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** * @brief RCC HAL module driver
  88:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
  89:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  90:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  91:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
ARM GAS  /tmp/ccjNodYS.s 			page 3


  92:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  93:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  94:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  95:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  96:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****  * @{
  97:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****  */
  98:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  99:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define RCC_CFGR_PLLMUL_BITNUMBER         POSITION_VAL(RCC_CFGR_PLLMUL)
 100:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define RCC_CFGR_PLLDIV_BITNUMBER         POSITION_VAL(RCC_CFGR_PLLDIV)
 101:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
 102:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 103:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 104:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Bits position in  in the ICSCR register */
 105:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define RCC_ICSCR_MSIRANGE_BITNUMBER      POSITION_VAL(RCC_ICSCR_MSIRANGE)
 106:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define RCC_ICSCR_MSITRIM_BITNUMBER       POSITION_VAL(RCC_ICSCR_MSITRIM)
 107:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 108:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
 109:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 110:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 111:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 112:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 113:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 114:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 115:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 116:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 117:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 118:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 119:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 120:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
 121:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 122:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 123:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 124:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 125:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 126:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 127:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** extern const uint8_t PLLMulTable[];          /* Defined in CMSIS (system_stm32l0xx.c)*/
 128:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 129:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
 130:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 131:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 132:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 133:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 134:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 135:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 136:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange);
 137:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 138:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
 139:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 140:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 142:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 143:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 144:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 145:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 146:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 147:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 148:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
ARM GAS  /tmp/ccjNodYS.s 			page 4


 149:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
 150:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @verbatim    
 151:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================
 152:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 153:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================
 154:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]
 155:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 156:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (MSI, HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1 
 157:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       and APB2).
 158:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 159:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 160:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) MSI (Multispeed internal), Seven frequency ranges are available: 65.536 kHz, 
 161:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           131.072 kHz, 262.144 kHz, 524.288 kHz, 1.048 MHz, 2.097 MHz (default value) and 4.194 MHz
 162:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 163:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 164:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           the PLL as System clock source.
 165:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~37 KHz low consumption RC used as IWDG and/or RTC
 166:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           clock source.
 167:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 168:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) HSE (high-speed external), 1 to 24 MHz crystal oscillator used directly or
 169:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 170:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 171:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 172:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 173:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 174:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 32 MHz)
 175:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
 176:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 177:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 178:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 179:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           clock source), the System clocks automatically switched to MSI and an interrupt
 180:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M3 NMI 
 181:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 182:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 183:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output SYSCLK, HSI, LSI, MSI, LSE, 
 184:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           HSE or PLL clock (through a configurable prescaler) on PA8 pin.
 185:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 186:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 187:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 188:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           HSE and PLL.
 189:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 190:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 191:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 192:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 193:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 194:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 195:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 196:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 197:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
 198:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               divided by 2 to 16. You have to use @ref __HAL_RCC_RTC_CONFIG() and @ref __HAL_RCC_RT
 199:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               macros to configure this clock. 
 200:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) LCD: LCD clock can be derived either from the LSI, LSE or HSE clock
 201:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               divided by 2 to 16. You have to use @ref __HAL_RCC_LCD_CONFIG()
 202:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               macros to configure this clock. 
 203:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) USB OTG FS: USB OTG FS require a frequency equal to 48 MHz
 204:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               to work correctly. This clock is derived of the main PLL through PLL Multiplier.
 205:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjNodYS.s 			page 5


 206:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 207:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 208:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) The maximum frequency of the SYSCLK and HCLK is 32 MHz, PCLK2 32 MHz 
 209:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           and PCLK1 32 MHz. Depending on the device voltage range, the maximum 
 210:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           frequency should be adapted accordingly.
 211:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @endverbatim
 212:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 213:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 214:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 215:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /*
 216:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   Additional consideration on the HCLK based on Latency settings:
 217:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +----------------------------------------------------------------------+     
 218:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Latency       |                HCLK clock frequency (MHz)            |
 219:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |               |------------------------------------------------------|     
 220:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |               | voltage range 1  | voltage range 2 | voltage range 3 |
 221:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |               |      1.8 V       |     1.5 V       |      1.2 V      |
 222:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |---------------|------------------|-----------------|-----------------|              
 223:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |0WS(1CPU cycle)| 0 < HCLK <= 16   | 0 < HCLK <= 8   | 0 < HCLK <= 2   |
 224:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |---------------|------------------|-----------------|-----------------| 
 225:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |1WS(2CPU cycle)| 16 < HCLK <= 32  | 8 < HCLK <= 16  | 2 < HCLK <= 4   | 
 226:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +----------------------------------------------------------------------+     
 227:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 228:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   The following table gives the different clock source frequencies depending on the product
 229:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   voltage range:
 230:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +------------------------------------------------------------------------------------------+     
 231:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Product voltage |                    Clock frequency                                     |
 232:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |------------------|-----------------------------|-----------------------|     
 233:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |      range      |   MSI   |   HSI  |              HSE            |          PLL          |
 234:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|     
 235:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Range 1 (1.8 V) | 4.2 MHz | 16 MHz | HSE 32 MHz (external clock) |         32 MHz        |
 236:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |         |        |      or 24 MHz (crystal)    | (PLLVCO max = 96 MHz) |
 237:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|     
 238:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Range 2 (1.5 V) | 4.2 MHz | 16 MHz |         16 MHz              |         16 MHz        |
 239:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |         |        |                             | (PLLVCO max = 48 MHz) |
 240:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|     
 241:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Range 3 (1.2 V) | 4.2 MHz |   NA   |         8 MHz               |           4 MHz       |
 242:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |         |        |                             | (PLLVCO max = 24 MHz) |
 243:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +------------------------------------------------------------------------------------------+     
 244:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 245:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 246:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 247:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 248:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 249:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 250:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - HSI, HSE and PLL  OFF
 251:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 252:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 253:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - All interrupts disabled
 254:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 255:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - Peripheral clocks
 256:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 257:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
 258:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 259:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 260:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 261:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set MSION bit */
 262:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
ARM GAS  /tmp/ccjNodYS.s 			page 6


 263:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 264:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Switch SYSCLK to MSI*/
 265:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
 266:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 267:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Reset HSION, HSEON, CSSON, HSEBYP & PLLON bits */
 268:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON | RCC_CR_HSEBYP);
 269:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Reset CFGR register */
 270:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 271:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 272:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set MSIClockRange & MSITRIM[4:0] bits to the reset value */
 273:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   MODIFY_REG(RCC->ICSCR, (RCC_ICSCR_MSIRANGE | RCC_ICSCR_MSITRIM), ((0U << RCC_ICSCR_MSITRIM_BITNUM
 274:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 275:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set HSITRIM bits to the reset value */
 276:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, (0x10U << POSITION_VAL(RCC_ICSCR_HSITRIM)));
 277:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 278:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Disable all interrupts */
 279:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 280:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 281:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 282:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
 283:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 284:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 285:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 286:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 287:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 288:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 289:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 290:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 291:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 292:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 293:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 294:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 295:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 296:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 297:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HAL status
 298:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 299:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 300:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 301:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****    uint32_t tickstart = 0U;
 302:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 303:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 304:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 305:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 306:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 307:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 308:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 309:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 310:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 311:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 312:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 313:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 314:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 315:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 316:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 317:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 318:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 319:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
ARM GAS  /tmp/ccjNodYS.s 			page 7


 320:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 321:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 322:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 323:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 324:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 326:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 327:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 328:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        /* Check the HSE State */
 329:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 330:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 331:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 332:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 333:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 334:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSE is ready */
 335:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 336:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 337:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 338:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 339:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 340:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 341:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 342:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 343:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 344:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 345:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 346:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 347:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 348:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 349:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 350:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 351:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 352:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 353:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 354:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 355:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 356:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 357:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 358:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 359:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 360:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 361:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 362:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 363:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 364:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 365:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 366:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 367:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 368:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 369:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 370:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 371:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 372:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 373:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 374:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 375:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 376:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
ARM GAS  /tmp/ccjNodYS.s 			page 8


 377:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 378:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 379:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 380:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 381:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 382:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 383:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 384:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the HSI State */
 385:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 386:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 387:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 388:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 389:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 390:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 391:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 392:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 393:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSI is ready */
 394:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 395:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 396:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 397:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 398:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 399:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 400:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 401:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                 
 402:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 403:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 404:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 405:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 406:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 407:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 408:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 409:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 410:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 411:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 412:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 413:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 414:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 415:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 416:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 417:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 418:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 419:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 420:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 421:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 422:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 423:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 424:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/ 
 425:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 426:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 427:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* When the MSI is used as system clock it will not be disabled */
 428:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 429:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 430:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_
 431:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 432:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 433:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccjNodYS.s 			page 9


 434:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Otherwise, just the calibration and MSI range change are allowed */
 435:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 436:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 437:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        /* Check MSICalibrationValue and MSIClockRange input parameters */
 438:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 439:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 440:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 441:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 442:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            must be correctly programmed according to the frequency of the CPU clock
 443:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (HCLK) and the supply voltage of the device. */
 444:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 445:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 446:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 447:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 448:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 449:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_ERROR;
 450:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 451:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 452:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 453:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 454:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 455:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 456:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 457:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         else
 458:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 459:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 460:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 461:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 462:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 463:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 464:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 465:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 466:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 467:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 468:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_ERROR;
 469:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }          
 470:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 471:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 472:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 473:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANG
 474:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER
 475:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 476:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
 477:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         HAL_InitTick (TICK_INT_PRIORITY);
 478:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 479:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 480:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 481:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 482:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check MSI State */
 483:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 484:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 485:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the MSI State */
 486:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 487:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 488:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Enable the Multi Speed oscillator (MSI). */
 489:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 490:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjNodYS.s 			page 10


 491:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 492:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 493:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 494:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till MSI is ready */
 495:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 496:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 497:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 498:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 499:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 500:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 501:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 502:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Check MSICalibrationValue and MSIClockRange input parameters */
 503:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 504:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 505:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 506:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 507:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 508:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 509:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 510:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 511:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 512:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 513:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 514:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the Multi Speed oscillator (MSI). */
 515:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 516:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 517:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 518:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 519:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 520:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till MSI is ready */
 521:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 522:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 523:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 524:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 525:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 526:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 527:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 528:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 529:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 530:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }  
 531:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 532:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 533:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 534:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 535:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 536:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 537:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSI State */
 538:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 539:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 540:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 541:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 542:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 543:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 544:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 545:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 546:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 547:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
ARM GAS  /tmp/ccjNodYS.s 			page 11


 548:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 549:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 550:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 551:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 552:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 553:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 554:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 555:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 556:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 557:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 558:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 559:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 560:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 561:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 562:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 563:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 564:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 565:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 566:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 567:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 568:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 569:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 570:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 571:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 572:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 573:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 574:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 575:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 576:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 577:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 578:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 579:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 580:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 581:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 582:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 583:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 584:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 585:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 586:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       pwrclkchanged = SET;
 587:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 588:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 589:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 590:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 591:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 592:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 593:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 594:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 595:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 596:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 597:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 598:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 599:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 600:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 601:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 602:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 603:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 604:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccjNodYS.s 			page 12


 605:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 606:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 608:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 609:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 610:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 611:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 612:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 613:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 614:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 615:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 616:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 617:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 618:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 619:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 620:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 621:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 622:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 623:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 624:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 625:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 626:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 627:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 628:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 629:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 630:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 631:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 632:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 633:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 634:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 635:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 636:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 637:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 638:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 639:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 640:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 641:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 642:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 643:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 644:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 645:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 646:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 647:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 648:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 649:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 650:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 651:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 652:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     { 
 653:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 654:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 655:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Check the parameters */
 656:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 657:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 658:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 659:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 660:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the main PLL. */
 661:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
ARM GAS  /tmp/ccjNodYS.s 			page 13


 662:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 663:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 664:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 665:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 666:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 667:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 668:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 669:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 670:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 671:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 672:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 673:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 674:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 675:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 676:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 677:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL,
 678:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLDIV);
 679:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Enable the main PLL. */
 680:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 681:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 682:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 683:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 684:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 685:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till PLL is ready */
 686:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 687:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 688:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 689:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 690:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 691:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 692:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 693:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 694:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 695:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 696:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the main PLL. */
 697:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 698:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****  
 699:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 700:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 701:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 702:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 703:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 704:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 705:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 706:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 707:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 708:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 709:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 710:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 711:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 712:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 713:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 714:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_ERROR;
 715:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 716:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 717:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 718:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return HAL_OK;
ARM GAS  /tmp/ccjNodYS.s 			page 14


 719:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 720:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 721:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 722:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 723:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 724:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 725:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 726:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 727:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 728:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 729:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 730:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
 731:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The MSI is used (enabled by hardware) as system clock source after
 732:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 733:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 734:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 735:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           
 736:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 737:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 738:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 739:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 740:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 741:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         currently used as system clock source.
 742:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 743:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 744:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 745:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HAL status
 746:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 747:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 748:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 749:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 750:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 751:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 752:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 753:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 754:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 755:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 756:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 757:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 758:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   (HCLK) and the supply voltage of the device. */
 759:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 760:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 761:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 762:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {    
 763:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 764:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 765:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 766:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 767:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 768:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 769:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 770:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_ERROR;
 771:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 772:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 773:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 774:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 775:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
ARM GAS  /tmp/ccjNodYS.s 			page 15


 776:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 777:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 778:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 779:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 780:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 781:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 782:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 783:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {    
 784:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 785:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 786:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 787:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 788:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 789:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 790:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 791:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 792:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 793:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 794:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 795:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 796:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 797:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 798:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 799:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 801:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 802:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 803:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 804:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 805:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 806:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 807:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 808:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 809:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 810:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 811:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 812:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 813:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* MSI is selected as System Clock Source */
 814:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 815:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 816:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the MSI ready flag */  
 817:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 818:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 819:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 820:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 821:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 822:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 823:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 824:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Get Start Tick */
 825:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 826:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 827:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 828:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 829:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 830:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 831:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 832:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccjNodYS.s 			page 16


 833:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 834:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 835:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 836:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 837:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 838:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 839:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 840:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 841:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 842:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 843:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 844:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 845:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 846:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 847:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 848:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 849:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 850:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 851:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 852:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 853:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 854:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 855:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 856:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }      
 857:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 858:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 859:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 860:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 861:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 862:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 863:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 864:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 865:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 866:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 867:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }    
 868:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 869:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 870:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {    
 871:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 872:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 873:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 874:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 875:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 876:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 877:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 878:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_ERROR;
 879:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 880:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }    
 881:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 882:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 883:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 884:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 885:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 886:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 887:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 888:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 889:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
ARM GAS  /tmp/ccjNodYS.s 			page 17


 890:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 891:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 892:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 893:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 894:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 895:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****  
 896:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 897:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 898:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 899:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 900:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 901:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 902:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return HAL_OK;
 903:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 904:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 905:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 906:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
 907:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 908:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 909:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 910:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 911:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
 912:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @verbatim   
 913:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================
 914:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 915:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================  
 916:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]
 917:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 918:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     frequencies.
 919:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 920:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @endverbatim
 921:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 922:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 923:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 924:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 925:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 926:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 927:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 928:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 929:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 930:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 931:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 932:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 933:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 934:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 935:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 936:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI         MSI oscillator clock selected as MCO clock 
 937:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLL clock selected as MCO clock
 938:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI clock selected as MCO clock
 939:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE clock selected as MCO clock
 940:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 941:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 942:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 943:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
 944:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
 945:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
 946:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
ARM GAS  /tmp/ccjNodYS.s 			page 18


 947:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
 948:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 949:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 950:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 951:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 952:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 953:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 954:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 955:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 956:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 957:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 958:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 959:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 960:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 961:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 962:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 963:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 964:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 965:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 966:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 967:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 968:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 969:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 970:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Configure the MCO clock source */
 971:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 972:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 973:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 974:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 975:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 976:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 977:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 978:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 979:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 980:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.  
 981:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
 982:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 983:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 984:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 985:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 986:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 987:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 988:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 989:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 990:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
 991:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 992:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 993:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 994:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 995:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 996:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 997:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 998:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 999:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
1000:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
1001:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         constant and the selected clock source:
1002:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns a value based on MSI
1003:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *             Value as defined by the MSI range.
ARM GAS  /tmp/ccjNodYS.s 			page 19


1004:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1005:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE(**)
1006:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE(**) 
1007:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
1008:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l1xx_hal_conf.h file (default value
1009:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1010:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *               in voltage and temperature.
1011:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l1xx_hal_conf.h file (default value
1012:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1013:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1014:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                have wrong result.
1015:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                  
1016:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1017:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         value for HSE crystal.
1018:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           
1019:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
1020:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
1021:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           
1022:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1023:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1024:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         
1025:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval SYSCLK frequency
1026:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1027:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1028:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1029:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tmpreg = 0U, pllm = 0U, plld = 0U, pllvco = 0U, msiclkrange = 0U;
1030:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
1031:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1032:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
1033:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1034:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1035:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
1036:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1037:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1038:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1039:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1040:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
1041:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1042:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
1043:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1044:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
1045:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
1046:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1047:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
1048:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1049:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
1050:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
1051:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
1052:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
1053:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* HSE used as PLL clock source */
1054:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         pllvco = (HSE_VALUE * pllm) / plld;
1055:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
1056:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
1057:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
1058:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* HSI used as PLL clock source */
1059:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         pllvco = (HSI_VALUE * pllm) / plld;
1060:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccjNodYS.s 			page 20


1061:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = pllvco;
1062:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
1063:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1064:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
1065:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     default: /* MSI used as system clock */
1066:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1067:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
1068:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
1069:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
1070:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1071:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1072:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return sysclockfreq;
1073:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1074:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1075:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1076:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1077:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1078:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1079:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * 
1080:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1081:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         and updated within this function
1082:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HCLK frequency
1083:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1084:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1085:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1086:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return SystemCoreClock;
1087:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1088:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1089:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1090:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1091:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1092:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1093:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval PCLK1 frequency
1094:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1095:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1096:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1097:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1098:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
1099:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }    
1100:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1101:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1102:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1103:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1104:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1105:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval PCLK2 frequency
1106:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1107:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1108:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1109:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1110:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
1111:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** } 
1112:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1113:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1114:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1115:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * RCC configuration registers.
1116:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1117:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * will be configured.
ARM GAS  /tmp/ccjNodYS.s 			page 21


1118:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1119:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1120:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1121:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1122:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
1123:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1124:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1125:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1126:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
1127:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_MSI;
1128:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1129:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1130:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1131:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
1132:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1133:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
1134:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1135:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1136:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1137:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1138:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1139:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1140:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1142:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1143:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1144:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1145:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
1146:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1147:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
1148:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1149:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1150:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1151:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1152:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1153:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1154:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> POSITION_
1155:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1156:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the MSI configuration -----------------------------------------------*/
1157:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_MSION) == RCC_CR_MSION)
1158:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1159:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
1160:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1161:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1162:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1163:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
1164:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1165:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1166:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSITRIM) >> RCC_ICSCR
1167:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSIRANGE));
1168:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1169:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1170:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSEBYP) == RCC_CSR_LSEBYP)
1171:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1172:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1173:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1174:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else if((RCC->CSR &RCC_CSR_LSEON) == RCC_CSR_LSEON)
ARM GAS  /tmp/ccjNodYS.s 			page 22


1175:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1176:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1177:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1178:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1179:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1180:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1181:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1182:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1183:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1184:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
1185:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1186:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
1187:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1188:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1189:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1190:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1191:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1192:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1193:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1194:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1195:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
1196:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1197:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1198:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1199:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1200:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1201:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1202:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1203:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
1204:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
1205:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLDIV = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLDIV);
1206:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1207:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1208:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1209:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1210:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * RCC configuration registers.
1211:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1212:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * contains the current clock configuration.
1213:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1214:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1215:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1216:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1217:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1218:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
1219:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1220:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1221:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1222:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1223:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
1224:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1225:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1226:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
1227:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1228:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1229:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
1230:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1231:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
ARM GAS  /tmp/ccjNodYS.s 			page 23


1232:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
1233:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1234:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1235:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
1236:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1237:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1238:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
1239:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1240:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1241:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1242:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1243:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1244:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1245:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1246:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1247:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1248:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1249:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1250:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1251:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1252:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1253:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
1254:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1255:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1256:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1257:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1258:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1259:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1260:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1261:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval none
1262:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1263:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1264:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1265:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1266:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1267:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     */ 
1268:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1269:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1270:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1271:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
1272:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1273:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1274:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1275:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
1276:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1277:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1278:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1279:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1280:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
1281:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1282:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1283:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current 
1284:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             voltage range
1285:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
1286:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HAL status
1287:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1288:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
ARM GAS  /tmp/ccjNodYS.s 			page 24


1289:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
  25              		.loc 1 1289 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              	.LVL1:
1290:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t vos = 0U;
1291:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
1292:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1293:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
1294:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
  35              		.loc 1 1294 0
  36 0002 224B     		ldr	r3, .L14
  37 0004 9B68     		ldr	r3, [r3, #8]
  38 0006 13F0F00F 		tst	r3, #240
  39 000a 25D1     		bne	.L7
1295:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1296:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_ENABLED())
  40              		.loc 1 1296 0
  41 000c 1F4B     		ldr	r3, .L14
  42 000e 5B6A     		ldr	r3, [r3, #36]
  43 0010 13F0805F 		tst	r3, #268435456
  44 0014 08D0     		beq	.L3
1297:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1298:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       vos = READ_BIT(PWR->CR, PWR_CR_VOS);
  45              		.loc 1 1298 0
  46 0016 1E4B     		ldr	r3, .L14+4
  47 0018 1B68     		ldr	r3, [r3]
  48 001a 03F4C053 		and	r3, r3, #6144
  49              	.LVL2:
  50              	.L4:
1299:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1300:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
1301:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1302:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
1303:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       vos = READ_BIT(PWR->CR, PWR_CR_VOS);
1304:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
1305:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1306:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
1307:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
1308:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
  51              		.loc 1 1308 0
  52 001e B3F5C05F 		cmp	r3, #6144
  53 0022 14D0     		beq	.L12
1291:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  54              		.loc 1 1291 0
  55 0024 0021     		movs	r1, #0
  56 0026 18E0     		b	.L2
  57              	.LVL3:
  58              	.L3:
  59              	.LBB140:
1302:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       vos = READ_BIT(PWR->CR, PWR_CR_VOS);
ARM GAS  /tmp/ccjNodYS.s 			page 25


  60              		.loc 1 1302 0
  61 0028 184A     		ldr	r2, .L14
  62 002a 536A     		ldr	r3, [r2, #36]
  63 002c 43F08053 		orr	r3, r3, #268435456
  64 0030 5362     		str	r3, [r2, #36]
  65 0032 536A     		ldr	r3, [r2, #36]
  66 0034 03F08053 		and	r3, r3, #268435456
  67 0038 0193     		str	r3, [sp, #4]
  68 003a 019B     		ldr	r3, [sp, #4]
  69              	.LBE140:
1303:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
  70              		.loc 1 1303 0
  71 003c 144B     		ldr	r3, .L14+4
  72 003e 1B68     		ldr	r3, [r3]
  73 0040 03F4C053 		and	r3, r3, #6144
  74              	.LVL4:
1304:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
  75              		.loc 1 1304 0
  76 0044 516A     		ldr	r1, [r2, #36]
  77 0046 21F08051 		bic	r1, r1, #268435456
  78 004a 5162     		str	r1, [r2, #36]
  79 004c E7E7     		b	.L4
  80              	.L12:
  81              		.loc 1 1308 0 discriminator 1
  82 004e B0F5404F 		cmp	r0, #49152
  83 0052 11D0     		beq	.L9
1291:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  84              		.loc 1 1291 0
  85 0054 0021     		movs	r1, #0
  86 0056 00E0     		b	.L2
  87              	.LVL5:
  88              	.L7:
  89 0058 0021     		movs	r1, #0
  90              	.LVL6:
  91              	.L2:
1309:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1310:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       latency = FLASH_LATENCY_1; /* 1WS */
1311:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1312:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1313:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1314:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
  92              		.loc 1 1314 0
  93 005a 79B9     		cbnz	r1, .L13
  94              	.L5:
  95              		.loc 1 1314 0 is_stmt 0 discriminator 3
  96 005c 0D4A     		ldr	r2, .L14+8
  97 005e 1368     		ldr	r3, [r2]
  98 0060 23F00103 		bic	r3, r3, #1
  99 0064 0B43     		orrs	r3, r3, r1
 100 0066 1360     		str	r3, [r2]
1315:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1316:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1317:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1318:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 101              		.loc 1 1318 0 is_stmt 1 discriminator 3
 102 0068 1368     		ldr	r3, [r2]
 103 006a 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/ccjNodYS.s 			page 26


 104 006e 9942     		cmp	r1, r3
 105 0070 0AD0     		beq	.L10
1319:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1320:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     return HAL_ERROR;
 106              		.loc 1 1320 0
 107 0072 0120     		movs	r0, #1
 108              	.LVL7:
 109              	.L6:
1321:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1322:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
1323:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return HAL_OK;
1324:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 110              		.loc 1 1324 0
 111 0074 02B0     		add	sp, sp, #8
 112              	.LCFI1:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 0
 115              		@ sp needed
 116 0076 7047     		bx	lr
 117              	.LVL8:
 118              	.L9:
 119              	.LCFI2:
 120              		.cfi_restore_state
1310:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 121              		.loc 1 1310 0
 122 0078 0121     		movs	r1, #1
 123 007a EEE7     		b	.L2
 124              	.LVL9:
 125              	.L13:
1314:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 126              		.loc 1 1314 0 discriminator 1
 127 007c 054A     		ldr	r2, .L14+8
 128 007e 1368     		ldr	r3, [r2]
 129 0080 43F00403 		orr	r3, r3, #4
 130 0084 1360     		str	r3, [r2]
 131 0086 E9E7     		b	.L5
 132              	.L10:
1323:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 133              		.loc 1 1323 0
 134 0088 0020     		movs	r0, #0
 135              	.LVL10:
 136 008a F3E7     		b	.L6
 137              	.L15:
 138              		.align	2
 139              	.L14:
 140 008c 00380240 		.word	1073887232
 141 0090 00700040 		.word	1073770496
 142 0094 003C0240 		.word	1073888256
 143              		.cfi_endproc
 144              	.LFE78:
 146              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
 147              		.align	1
 148              		.global	HAL_RCC_DeInit
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu softvfp
ARM GAS  /tmp/ccjNodYS.s 			page 27


 154              	HAL_RCC_DeInit:
 155              	.LFB64:
 260:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set MSION bit */
 156              		.loc 1 260 0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 161 0000 10B4     		push	{r4}
 162              	.LCFI3:
 163              		.cfi_def_cfa_offset 4
 164              		.cfi_offset 4, -4
 262:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 165              		.loc 1 262 0
 166 0002 174B     		ldr	r3, .L18
 167 0004 1A68     		ldr	r2, [r3]
 168 0006 42F48072 		orr	r2, r2, #256
 169 000a 1A60     		str	r2, [r3]
 265:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 170              		.loc 1 265 0
 171 000c 9A68     		ldr	r2, [r3, #8]
 172 000e 22F00302 		bic	r2, r2, #3
 173 0012 9A60     		str	r2, [r3, #8]
 268:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Reset CFGR register */
 174              		.loc 1 268 0
 175 0014 1968     		ldr	r1, [r3]
 176 0016 134A     		ldr	r2, .L18+4
 177 0018 0A40     		ands	r2, r2, r1
 178 001a 1A60     		str	r2, [r3]
 270:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 179              		.loc 1 270 0
 180 001c 0024     		movs	r4, #0
 181 001e 9C60     		str	r4, [r3, #8]
 182              	.LVL11:
 183              	.LBB141:
 184              	.LBB142:
 185              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
ARM GAS  /tmp/ccjNodYS.s 			page 28


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
ARM GAS  /tmp/ccjNodYS.s 			page 29


  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
ARM GAS  /tmp/ccjNodYS.s 			page 30


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccjNodYS.s 			page 31


 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
ARM GAS  /tmp/ccjNodYS.s 			page 32


 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccjNodYS.s 			page 33


 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
ARM GAS  /tmp/ccjNodYS.s 			page 34


 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccjNodYS.s 			page 35


 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccjNodYS.s 			page 36


 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 186              		.loc 2 531 0
 187 0020 4FF07F42 		mov	r2, #-16777216
ARM GAS  /tmp/ccjNodYS.s 			page 37


 188              		.syntax unified
 189              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 190 0024 92FAA2F2 		rbit r2, r2
 191              	@ 0 "" 2
 192              	.LVL12:
 193              		.thumb
 194              		.syntax unified
 195              	.LBE142:
 196              	.LBE141:
 273:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 197              		.loc 1 273 0
 198 0028 5A68     		ldr	r2, [r3, #4]
 199 002a 22F07F42 		bic	r2, r2, #-16777216
 200 002e 22F46042 		bic	r2, r2, #57344
 201 0032 42F42042 		orr	r2, r2, #40960
 202 0036 5A60     		str	r2, [r3, #4]
 276:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 203              		.loc 1 276 0
 204 0038 5A68     		ldr	r2, [r3, #4]
 205 003a 22F4F852 		bic	r2, r2, #7936
 206              	.LVL13:
 207              	.LBB143:
 208              	.LBB144:
 209              		.loc 2 531 0
 210 003e 4FF4F851 		mov	r1, #7936
 211              		.syntax unified
 212              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 213 0042 91FAA1F1 		rbit r1, r1
 214              	@ 0 "" 2
 215              	.LVL14:
 216              		.thumb
 217              		.syntax unified
 218              	.LBE144:
 219              	.LBE143:
 276:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 220              		.loc 1 276 0
 221 0046 B1FA81F1 		clz	r1, r1
 222 004a 1020     		movs	r0, #16
 223 004c 00FA01F1 		lsl	r1, r0, r1
 224 0050 0A43     		orrs	r2, r2, r1
 225 0052 5A60     		str	r2, [r3, #4]
 279:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 226              		.loc 1 279 0
 227 0054 DC60     		str	r4, [r3, #12]
 282:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 228              		.loc 1 282 0
 229 0056 044A     		ldr	r2, .L18+8
 230 0058 044B     		ldr	r3, .L18+12
 231 005a 1A60     		str	r2, [r3]
 283:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 232              		.loc 1 283 0
 233 005c 10BC     		pop	{r4}
 234              	.LCFI4:
 235              		.cfi_restore 4
 236              		.cfi_def_cfa_offset 0
 237 005e 7047     		bx	lr
 238              	.L19:
ARM GAS  /tmp/ccjNodYS.s 			page 38


 239              		.align	2
 240              	.L18:
 241 0060 00380240 		.word	1073887232
 242 0064 FEFFFAEE 		.word	-285540354
 243 0068 0024F400 		.word	16000000
 244 006c 00000000 		.word	SystemCoreClock
 245              		.cfi_endproc
 246              	.LFE64:
 248              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 249              		.align	1
 250              		.global	HAL_RCC_OscConfig
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 254              		.fpu softvfp
 256              	HAL_RCC_OscConfig:
 257              	.LFB65:
 300:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****    uint32_t tickstart = 0U;
 258              		.loc 1 300 0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 8
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              	.LVL15:
 263 0000 70B5     		push	{r4, r5, r6, lr}
 264              	.LCFI5:
 265              		.cfi_def_cfa_offset 16
 266              		.cfi_offset 4, -16
 267              		.cfi_offset 5, -12
 268              		.cfi_offset 6, -8
 269              		.cfi_offset 14, -4
 270 0002 82B0     		sub	sp, sp, #8
 271              	.LCFI6:
 272              		.cfi_def_cfa_offset 24
 273 0004 0446     		mov	r4, r0
 274              	.LVL16:
 308:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 275              		.loc 1 308 0
 276 0006 0368     		ldr	r3, [r0]
 277 0008 13F0010F 		tst	r3, #1
 278 000c 58D0     		beq	.L21
 314:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 279              		.loc 1 314 0
 280 000e 744B     		ldr	r3, .L143
 281 0010 9B68     		ldr	r3, [r3, #8]
 282 0012 03F00C03 		and	r3, r3, #12
 283 0016 082B     		cmp	r3, #8
 284 0018 3BD0     		beq	.L22
 315:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 285              		.loc 1 315 0
 286 001a 714B     		ldr	r3, .L143
 287 001c 9B68     		ldr	r3, [r3, #8]
 288 001e 03F00C03 		and	r3, r3, #12
 289 0022 0C2B     		cmp	r3, #12
 290 0024 30D0     		beq	.L128
 291              	.L23:
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 292              		.loc 1 325 0
ARM GAS  /tmp/ccjNodYS.s 			page 39


 293 0026 6368     		ldr	r3, [r4, #4]
 294 0028 012B     		cmp	r3, #1
 295 002a 00F08580 		beq	.L129
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 296              		.loc 1 325 0 is_stmt 0 discriminator 2
 297 002e 002B     		cmp	r3, #0
 298 0030 40F08880 		bne	.L29
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 299              		.loc 1 325 0 discriminator 3
 300 0034 6A4B     		ldr	r3, .L143
 301 0036 1A68     		ldr	r2, [r3]
 302 0038 22F48032 		bic	r2, r2, #65536
 303 003c 1A60     		str	r2, [r3]
 304 003e 1A68     		ldr	r2, [r3]
 305 0040 22F48022 		bic	r2, r2, #262144
 306 0044 1A60     		str	r2, [r3]
 307              	.L28:
 329:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 308              		.loc 1 329 0 is_stmt 1
 309 0046 6368     		ldr	r3, [r4, #4]
 310 0048 002B     		cmp	r3, #0
 311 004a 00F09180 		beq	.L31
 332:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 312              		.loc 1 332 0
 313 004e FFF7FEFF 		bl	HAL_GetTick
 314              	.LVL17:
 315 0052 0546     		mov	r5, r0
 316              	.LVL18:
 317              	.L32:
 318              	.LBB145:
 319              	.LBB146:
 320              		.loc 2 531 0
 321 0054 4FF40033 		mov	r3, #131072
 322              		.syntax unified
 323              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 324 0058 93FAA3F3 		rbit r3, r3
 325              	@ 0 "" 2
 326              	.LVL19:
 327              		.thumb
 328              		.syntax unified
 329              	.LBE146:
 330              	.LBE145:
 335:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 331              		.loc 1 335 0
 332 005c 604B     		ldr	r3, .L143
 333 005e 1968     		ldr	r1, [r3]
 334              	.LVL20:
 335              	.LBB147:
 336              	.LBB148:
 337              		.loc 2 531 0
 338 0060 4FF40033 		mov	r3, #131072
 339              		.syntax unified
 340              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 341 0064 93FAA3F3 		rbit r3, r3
 342              	@ 0 "" 2
 343              	.LVL21:
 344              		.thumb
ARM GAS  /tmp/ccjNodYS.s 			page 40


 345              		.syntax unified
 346              	.LBE148:
 347              	.LBE147:
 335:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 348              		.loc 1 335 0
 349 0068 B3FA83F3 		clz	r3, r3
 350 006c 03F01F03 		and	r3, r3, #31
 351 0070 0122     		movs	r2, #1
 352 0072 02FA03F3 		lsl	r3, r2, r3
 353 0076 1942     		tst	r1, r3
 354 0078 22D1     		bne	.L21
 337:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 355              		.loc 1 337 0
 356 007a FFF7FEFF 		bl	HAL_GetTick
 357              	.LVL22:
 358 007e 401B     		subs	r0, r0, r5
 359 0080 6428     		cmp	r0, #100
 360 0082 E7D9     		bls	.L32
 339:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 361              		.loc 1 339 0
 362 0084 0320     		movs	r0, #3
 363 0086 78E3     		b	.L26
 364              	.LVL23:
 365              	.L128:
 315:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 366              		.loc 1 315 0 discriminator 1
 367 0088 554B     		ldr	r3, .L143
 368 008a 9B68     		ldr	r3, [r3, #8]
 369 008c 13F4803F 		tst	r3, #65536
 370 0090 C9D0     		beq	.L23
 371              	.L22:
 372              	.LVL24:
 373              	.LBB149:
 374              	.LBB150:
 375              		.loc 2 531 0
 376 0092 4FF40033 		mov	r3, #131072
 377              		.syntax unified
 378              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 379 0096 93FAA3F3 		rbit r3, r3
 380              	@ 0 "" 2
 381              	.LVL25:
 382              		.thumb
 383              		.syntax unified
 384              	.LBE150:
 385              	.LBE149:
 317:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 386              		.loc 1 317 0
 387 009a 514B     		ldr	r3, .L143
 388 009c 1968     		ldr	r1, [r3]
 389              	.LVL26:
 390              	.LBB151:
 391              	.LBB152:
 392              		.loc 2 531 0
 393 009e 4FF40033 		mov	r3, #131072
 394              		.syntax unified
 395              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 396 00a2 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccjNodYS.s 			page 41


 397              	@ 0 "" 2
 398              	.LVL27:
 399              		.thumb
 400              		.syntax unified
 401              	.LBE152:
 402              	.LBE151:
 317:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 403              		.loc 1 317 0
 404 00a6 B3FA83F3 		clz	r3, r3
 405 00aa 03F01F03 		and	r3, r3, #31
 406 00ae 0122     		movs	r2, #1
 407 00b0 02FA03F3 		lsl	r3, r2, r3
 408 00b4 1942     		tst	r1, r3
 409 00b6 03D0     		beq	.L21
 317:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 410              		.loc 1 317 0 is_stmt 0 discriminator 5
 411 00b8 6368     		ldr	r3, [r4, #4]
 412 00ba 002B     		cmp	r3, #0
 413 00bc 00F05683 		beq	.L130
 414              	.LVL28:
 415              	.L21:
 360:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 416              		.loc 1 360 0 is_stmt 1
 417 00c0 2368     		ldr	r3, [r4]
 418 00c2 13F0020F 		tst	r3, #2
 419 00c6 00F09C80 		beq	.L40
 367:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 420              		.loc 1 367 0
 421 00ca 454B     		ldr	r3, .L143
 422 00cc 9B68     		ldr	r3, [r3, #8]
 423 00ce 03F00C03 		and	r3, r3, #12
 424 00d2 042B     		cmp	r3, #4
 425 00d4 6ED0     		beq	.L41
 368:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 426              		.loc 1 368 0
 427 00d6 424B     		ldr	r3, .L143
 428 00d8 9B68     		ldr	r3, [r3, #8]
 429 00da 03F00C03 		and	r3, r3, #12
 430 00de 0C2B     		cmp	r3, #12
 431 00e0 63D0     		beq	.L131
 432              	.L42:
 385:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 433              		.loc 1 385 0
 434 00e2 E368     		ldr	r3, [r4, #12]
 435 00e4 002B     		cmp	r3, #0
 436 00e6 00F02A81 		beq	.L46
 437              	.LVL29:
 438              	.LBB153:
 439              	.LBB154:
 440              		.loc 2 531 0
 441 00ea 0122     		movs	r2, #1
 442              		.syntax unified
 443              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 444 00ec 92FAA2F3 		rbit r3, r2
 445              	@ 0 "" 2
 446              	.LVL30:
 447              		.thumb
ARM GAS  /tmp/ccjNodYS.s 			page 42


 448              		.syntax unified
 449              	.LBE154:
 450              	.LBE153:
 388:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 451              		.loc 1 388 0
 452 00f0 B3FA83F3 		clz	r3, r3
 453 00f4 03F18453 		add	r3, r3, #276824064
 454 00f8 03F58E13 		add	r3, r3, #1163264
 455 00fc 9B00     		lsls	r3, r3, #2
 456 00fe 1A60     		str	r2, [r3]
 391:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 457              		.loc 1 391 0
 458 0100 FFF7FEFF 		bl	HAL_GetTick
 459              	.LVL31:
 460 0104 0546     		mov	r5, r0
 461              	.LVL32:
 462              	.L47:
 463              	.LBB155:
 464              	.LBB156:
 465              		.loc 2 531 0
 466 0106 0223     		movs	r3, #2
 467              		.syntax unified
 468              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 469 0108 93FAA3F3 		rbit r3, r3
 470              	@ 0 "" 2
 471              	.LVL33:
 472              		.thumb
 473              		.syntax unified
 474              	.LBE156:
 475              	.LBE155:
 394:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 476              		.loc 1 394 0
 477 010c 344B     		ldr	r3, .L143
 478 010e 1968     		ldr	r1, [r3]
 479              	.LVL34:
 480              	.LBB157:
 481              	.LBB158:
 482              		.loc 2 531 0
 483 0110 0223     		movs	r3, #2
 484              		.syntax unified
 485              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 486 0112 93FAA3F3 		rbit r3, r3
 487              	@ 0 "" 2
 488              	.LVL35:
 489              		.thumb
 490              		.syntax unified
 491              	.LBE158:
 492              	.LBE157:
 394:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 493              		.loc 1 394 0
 494 0116 B3FA83F3 		clz	r3, r3
 495 011a 03F01F03 		and	r3, r3, #31
 496 011e 0122     		movs	r2, #1
 497 0120 02FA03F3 		lsl	r3, r2, r3
 498 0124 1942     		tst	r1, r3
 499 0126 40F0FA80 		bne	.L132
 396:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
ARM GAS  /tmp/ccjNodYS.s 			page 43


 500              		.loc 1 396 0
 501 012a FFF7FEFF 		bl	HAL_GetTick
 502              	.LVL36:
 503 012e 401B     		subs	r0, r0, r5
 504 0130 0228     		cmp	r0, #2
 505 0132 E8D9     		bls	.L47
 398:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 506              		.loc 1 398 0
 507 0134 0320     		movs	r0, #3
 508 0136 20E3     		b	.L26
 509              	.LVL37:
 510              	.L129:
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 511              		.loc 1 325 0 discriminator 1
 512 0138 294A     		ldr	r2, .L143
 513 013a 1368     		ldr	r3, [r2]
 514 013c 43F48033 		orr	r3, r3, #65536
 515 0140 1360     		str	r3, [r2]
 516 0142 80E7     		b	.L28
 517              	.L29:
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 518              		.loc 1 325 0 is_stmt 0 discriminator 4
 519 0144 052B     		cmp	r3, #5
 520 0146 09D0     		beq	.L133
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 521              		.loc 1 325 0 discriminator 6
 522 0148 254B     		ldr	r3, .L143
 523 014a 1A68     		ldr	r2, [r3]
 524 014c 22F48032 		bic	r2, r2, #65536
 525 0150 1A60     		str	r2, [r3]
 526 0152 1A68     		ldr	r2, [r3]
 527 0154 22F48022 		bic	r2, r2, #262144
 528 0158 1A60     		str	r2, [r3]
 529 015a 74E7     		b	.L28
 530              	.L133:
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 531              		.loc 1 325 0 discriminator 5
 532 015c 204B     		ldr	r3, .L143
 533 015e 1A68     		ldr	r2, [r3]
 534 0160 42F48022 		orr	r2, r2, #262144
 535 0164 1A60     		str	r2, [r3]
 536 0166 1A68     		ldr	r2, [r3]
 537 0168 42F48032 		orr	r2, r2, #65536
 538 016c 1A60     		str	r2, [r3]
 539 016e 6AE7     		b	.L28
 540              	.L31:
 346:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 541              		.loc 1 346 0 is_stmt 1
 542 0170 FFF7FEFF 		bl	HAL_GetTick
 543              	.LVL38:
 544 0174 0546     		mov	r5, r0
 545              	.LVL39:
 546              	.L36:
 547              	.LBB159:
 548              	.LBB160:
 549              		.loc 2 531 0
 550 0176 4FF40033 		mov	r3, #131072
ARM GAS  /tmp/ccjNodYS.s 			page 44


 551              		.syntax unified
 552              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 553 017a 93FAA3F3 		rbit r3, r3
 554              	@ 0 "" 2
 555              	.LVL40:
 556              		.thumb
 557              		.syntax unified
 558              	.LBE160:
 559              	.LBE159:
 349:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 560              		.loc 1 349 0
 561 017e 184B     		ldr	r3, .L143
 562 0180 1968     		ldr	r1, [r3]
 563              	.LVL41:
 564              	.LBB161:
 565              	.LBB162:
 566              		.loc 2 531 0
 567 0182 4FF40033 		mov	r3, #131072
 568              		.syntax unified
 569              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 570 0186 93FAA3F3 		rbit r3, r3
 571              	@ 0 "" 2
 572              	.LVL42:
 573              		.thumb
 574              		.syntax unified
 575              	.LBE162:
 576              	.LBE161:
 349:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 577              		.loc 1 349 0
 578 018a B3FA83F3 		clz	r3, r3
 579 018e 03F01F03 		and	r3, r3, #31
 580 0192 0122     		movs	r2, #1
 581 0194 02FA03F3 		lsl	r3, r2, r3
 582 0198 1942     		tst	r1, r3
 583 019a 91D0     		beq	.L21
 351:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 584              		.loc 1 351 0
 585 019c FFF7FEFF 		bl	HAL_GetTick
 586              	.LVL43:
 587 01a0 401B     		subs	r0, r0, r5
 588 01a2 6428     		cmp	r0, #100
 589 01a4 E7D9     		bls	.L36
 353:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 590              		.loc 1 353 0
 591 01a6 0320     		movs	r0, #3
 592 01a8 E7E2     		b	.L26
 593              	.LVL44:
 594              	.L131:
 368:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 595              		.loc 1 368 0 discriminator 1
 596 01aa 0D4B     		ldr	r3, .L143
 597 01ac 9B68     		ldr	r3, [r3, #8]
 598 01ae 13F4803F 		tst	r3, #65536
 599 01b2 96D1     		bne	.L42
 600              	.L41:
 601              	.LVL45:
 602              	.LBB163:
ARM GAS  /tmp/ccjNodYS.s 			page 45


 603              	.LBB164:
 604              		.loc 2 531 0
 605 01b4 0223     		movs	r3, #2
 606              		.syntax unified
 607              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 608 01b6 93FAA3F3 		rbit r3, r3
 609              	@ 0 "" 2
 610              	.LVL46:
 611              		.thumb
 612              		.syntax unified
 613              	.LBE164:
 614              	.LBE163:
 371:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 615              		.loc 1 371 0
 616 01ba 094B     		ldr	r3, .L143
 617 01bc 1968     		ldr	r1, [r3]
 618              	.LVL47:
 619              	.LBB165:
 620              	.LBB166:
 621              		.loc 2 531 0
 622 01be 0223     		movs	r3, #2
 623              		.syntax unified
 624              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 625 01c0 93FAA3F3 		rbit r3, r3
 626              	@ 0 "" 2
 627              	.LVL48:
 628              		.thumb
 629              		.syntax unified
 630              	.LBE166:
 631              	.LBE165:
 371:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 632              		.loc 1 371 0
 633 01c4 B3FA83F3 		clz	r3, r3
 634 01c8 03F01F03 		and	r3, r3, #31
 635 01cc 0122     		movs	r2, #1
 636 01ce 02FA03F3 		lsl	r3, r2, r3
 637 01d2 1942     		tst	r1, r3
 638 01d4 06D0     		beq	.L45
 371:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 639              		.loc 1 371 0 is_stmt 0 discriminator 5
 640 01d6 E368     		ldr	r3, [r4, #12]
 641 01d8 9342     		cmp	r3, r2
 642 01da 03D0     		beq	.L45
 373:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 643              		.loc 1 373 0 is_stmt 1
 644 01dc 0120     		movs	r0, #1
 645 01de CCE2     		b	.L26
 646              	.L144:
 647              		.align	2
 648              	.L143:
 649 01e0 00380240 		.word	1073887232
 650              	.L45:
 379:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 651              		.loc 1 379 0
 652 01e4 C148     		ldr	r0, .L145
 653 01e6 4368     		ldr	r3, [r0, #4]
 654 01e8 23F4F853 		bic	r3, r3, #7936
ARM GAS  /tmp/ccjNodYS.s 			page 46


 655 01ec 2169     		ldr	r1, [r4, #16]
 656              	.LVL49:
 657              	.LBB167:
 658              	.LBB168:
 659              		.loc 2 531 0
 660 01ee 4FF4F852 		mov	r2, #7936
 661              		.syntax unified
 662              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 663 01f2 92FAA2F2 		rbit r2, r2
 664              	@ 0 "" 2
 665              	.LVL50:
 666              		.thumb
 667              		.syntax unified
 668              	.LBE168:
 669              	.LBE167:
 379:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 670              		.loc 1 379 0
 671 01f6 B2FA82F2 		clz	r2, r2
 672 01fa 01FA02F2 		lsl	r2, r1, r2
 673 01fe 1343     		orrs	r3, r3, r2
 674 0200 4360     		str	r3, [r0, #4]
 675              	.L40:
 425:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 676              		.loc 1 425 0
 677 0202 2368     		ldr	r3, [r4]
 678 0204 13F0100F 		tst	r3, #16
 679 0208 5CD0     		beq	.L55
 428:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 680              		.loc 1 428 0
 681 020a B84B     		ldr	r3, .L145
 682 020c 9B68     		ldr	r3, [r3, #8]
 683 020e 13F00C0F 		tst	r3, #12
 684 0212 40F0D880 		bne	.L56
 685              	.LVL51:
 686              	.LBB169:
 687              	.LBB170:
 688              		.loc 2 531 0
 689 0216 4FF40073 		mov	r3, #512
 690              		.syntax unified
 691              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 692 021a 93FAA3F3 		rbit r3, r3
 693              	@ 0 "" 2
 694              	.LVL52:
 695              		.thumb
 696              		.syntax unified
 697              	.LBE170:
 698              	.LBE169:
 430:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 699              		.loc 1 430 0
 700 021e B34B     		ldr	r3, .L145
 701 0220 1968     		ldr	r1, [r3]
 702              	.LVL53:
 703              	.LBB171:
 704              	.LBB172:
 705              		.loc 2 531 0
 706 0222 4FF40073 		mov	r3, #512
 707              		.syntax unified
ARM GAS  /tmp/ccjNodYS.s 			page 47


 708              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 709 0226 93FAA3F3 		rbit r3, r3
 710              	@ 0 "" 2
 711              	.LVL54:
 712              		.thumb
 713              		.syntax unified
 714              	.LBE172:
 715              	.LBE171:
 430:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 716              		.loc 1 430 0
 717 022a B3FA83F3 		clz	r3, r3
 718 022e 03F01F03 		and	r3, r3, #31
 719 0232 0122     		movs	r2, #1
 720 0234 02FA03F3 		lsl	r3, r2, r3
 721 0238 1942     		tst	r1, r3
 722 023a 03D0     		beq	.L59
 430:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 723              		.loc 1 430 0 is_stmt 0 discriminator 5
 724 023c A369     		ldr	r3, [r4, #24]
 725 023e 002B     		cmp	r3, #0
 726 0240 00F09682 		beq	.L111
 727              	.L59:
 444:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 728              		.loc 1 444 0 is_stmt 1
 729 0244 206A     		ldr	r0, [r4, #32]
 730 0246 A94B     		ldr	r3, .L145
 731 0248 5B68     		ldr	r3, [r3, #4]
 732 024a 03F46043 		and	r3, r3, #57344
 733 024e 9842     		cmp	r0, r3
 734 0250 40F29D80 		bls	.L60
 447:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 735              		.loc 1 447 0
 736 0254 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 737              	.LVL55:
 738 0258 0028     		cmp	r0, #0
 739 025a 40F08B82 		bne	.L112
 453:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 740              		.loc 1 453 0
 741 025e A349     		ldr	r1, .L145
 742 0260 4B68     		ldr	r3, [r1, #4]
 743 0262 23F46043 		bic	r3, r3, #57344
 744 0266 226A     		ldr	r2, [r4, #32]
 745 0268 1343     		orrs	r3, r3, r2
 746 026a 4B60     		str	r3, [r1, #4]
 455:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 747              		.loc 1 455 0
 748 026c 4B68     		ldr	r3, [r1, #4]
 749 026e 23F07F43 		bic	r3, r3, #-16777216
 750 0272 E069     		ldr	r0, [r4, #28]
 751              	.LVL56:
 752              	.LBB173:
 753              	.LBB174:
 754              		.loc 2 531 0
 755 0274 4FF07F42 		mov	r2, #-16777216
 756              		.syntax unified
 757              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 758 0278 92FAA2F2 		rbit r2, r2
ARM GAS  /tmp/ccjNodYS.s 			page 48


 759              	@ 0 "" 2
 760              	.LVL57:
 761              		.thumb
 762              		.syntax unified
 763              	.LBE174:
 764              	.LBE173:
 455:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 765              		.loc 1 455 0
 766 027c B2FA82F2 		clz	r2, r2
 767 0280 00FA02F2 		lsl	r2, r0, r2
 768 0284 1343     		orrs	r3, r3, r2
 769 0286 4B60     		str	r3, [r1, #4]
 770              	.L61:
 473:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER
 771              		.loc 1 473 0
 772 0288 236A     		ldr	r3, [r4, #32]
 773              	.LVL58:
 774              	.LBB175:
 775              	.LBB176:
 776              		.loc 2 531 0
 777 028a 4FF46042 		mov	r2, #57344
 778              		.syntax unified
 779              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 780 028e 92FAA2F2 		rbit r2, r2
 781              	@ 0 "" 2
 782              	.LVL59:
 783              		.thumb
 784              		.syntax unified
 785              	.LBE176:
 786              	.LBE175:
 473:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER
 787              		.loc 1 473 0
 788 0292 B2FA82F2 		clz	r2, r2
 789 0296 D340     		lsrs	r3, r3, r2
 790 0298 5A1C     		adds	r2, r3, #1
 791 029a 4FF40043 		mov	r3, #32768
 792 029e 9340     		lsls	r3, r3, r2
 474:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 793              		.loc 1 474 0
 794 02a0 924A     		ldr	r2, .L145
 795 02a2 9268     		ldr	r2, [r2, #8]
 796 02a4 02F0F002 		and	r2, r2, #240
 797              	.LVL60:
 798              	.LBB177:
 799              	.LBB178:
 800              		.loc 2 531 0
 801 02a8 F021     		movs	r1, #240
 802              		.syntax unified
 803              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 804 02aa 91FAA1F1 		rbit r1, r1
 805              	@ 0 "" 2
 806              	.LVL61:
 807              		.thumb
 808              		.syntax unified
 809              	.LBE178:
 810              	.LBE177:
 474:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjNodYS.s 			page 49


 811              		.loc 1 474 0
 812 02ae B1FA81F1 		clz	r1, r1
 813 02b2 CA40     		lsrs	r2, r2, r1
 814 02b4 8E49     		ldr	r1, .L145+4
 815 02b6 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 816 02b8 D340     		lsrs	r3, r3, r2
 473:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER
 817              		.loc 1 473 0
 818 02ba 8E4A     		ldr	r2, .L145+8
 819 02bc 1360     		str	r3, [r2]
 477:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 820              		.loc 1 477 0
 821 02be 0020     		movs	r0, #0
 822 02c0 FFF7FEFF 		bl	HAL_InitTick
 823              	.LVL62:
 824              	.L55:
 532:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 825              		.loc 1 532 0
 826 02c4 2368     		ldr	r3, [r4]
 827 02c6 13F0080F 		tst	r3, #8
 828 02ca 00F01781 		beq	.L71
 538:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 829              		.loc 1 538 0
 830 02ce 6369     		ldr	r3, [r4, #20]
 831 02d0 002B     		cmp	r3, #0
 832 02d2 00F0E680 		beq	.L72
 833              	.LVL63:
 834              	.LBB179:
 835              	.LBB180:
 836              		.loc 2 531 0
 837 02d6 0121     		movs	r1, #1
 838              		.syntax unified
 839              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 840 02d8 91FAA1F2 		rbit r2, r1
 841              	@ 0 "" 2
 842              	.LVL64:
 843              		.thumb
 844              		.syntax unified
 845              	.LBE180:
 846              	.LBE179:
 541:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 847              		.loc 1 541 0
 848 02dc B2FA82F2 		clz	r2, r2
 849 02e0 854B     		ldr	r3, .L145+12
 850 02e2 1344     		add	r3, r3, r2
 851 02e4 9B00     		lsls	r3, r3, #2
 852 02e6 1960     		str	r1, [r3]
 544:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 853              		.loc 1 544 0
 854 02e8 FFF7FEFF 		bl	HAL_GetTick
 855              	.LVL65:
 856 02ec 0546     		mov	r5, r0
 857              	.LVL66:
 858              	.L73:
 859              	.LBB181:
 860              	.LBB182:
 861              		.loc 2 531 0
ARM GAS  /tmp/ccjNodYS.s 			page 50


 862 02ee 0223     		movs	r3, #2
 863              		.syntax unified
 864              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 865 02f0 93FAA3F2 		rbit r2, r3
 866              	@ 0 "" 2
 867              	.LVL67:
 868              		.thumb
 869              		.syntax unified
 870              	.LBE182:
 871              	.LBE181:
 547:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 872              		.loc 1 547 0
 873 02f4 7D4A     		ldr	r2, .L145
 874 02f6 516B     		ldr	r1, [r2, #52]
 875              	.LVL68:
 876              	.LBB183:
 877              	.LBB184:
 878              		.loc 2 531 0
 879              		.syntax unified
 880              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 881 02f8 93FAA3F3 		rbit r3, r3
 882              	@ 0 "" 2
 883              	.LVL69:
 884              		.thumb
 885              		.syntax unified
 886              	.LBE184:
 887              	.LBE183:
 547:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 888              		.loc 1 547 0
 889 02fc B3FA83F3 		clz	r3, r3
 890 0300 03F01F03 		and	r3, r3, #31
 891 0304 0122     		movs	r2, #1
 892 0306 02FA03F3 		lsl	r3, r2, r3
 893 030a 1942     		tst	r1, r3
 894 030c 40F0F680 		bne	.L71
 549:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 895              		.loc 1 549 0
 896 0310 FFF7FEFF 		bl	HAL_GetTick
 897              	.LVL70:
 898 0314 401B     		subs	r0, r0, r5
 899 0316 0228     		cmp	r0, #2
 900 0318 E9D9     		bls	.L73
 551:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 901              		.loc 1 551 0
 902 031a 0320     		movs	r0, #3
 903 031c 2DE2     		b	.L26
 904              	.L132:
 403:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 905              		.loc 1 403 0
 906 031e 7348     		ldr	r0, .L145
 907 0320 4368     		ldr	r3, [r0, #4]
 908 0322 23F4F853 		bic	r3, r3, #7936
 909 0326 2169     		ldr	r1, [r4, #16]
 910              	.LVL71:
 911              	.LBB185:
 912              	.LBB186:
 913              		.loc 2 531 0
ARM GAS  /tmp/ccjNodYS.s 			page 51


 914 0328 4FF4F852 		mov	r2, #7936
 915              		.syntax unified
 916              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 917 032c 92FAA2F2 		rbit r2, r2
 918              	@ 0 "" 2
 919              	.LVL72:
 920              		.thumb
 921              		.syntax unified
 922              	.LBE186:
 923              	.LBE185:
 403:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 924              		.loc 1 403 0
 925 0330 B2FA82F2 		clz	r2, r2
 926 0334 01FA02F2 		lsl	r2, r1, r2
 927 0338 1343     		orrs	r3, r3, r2
 928 033a 4360     		str	r3, [r0, #4]
 929 033c 61E7     		b	.L40
 930              	.LVL73:
 931              	.L46:
 932              	.LBB187:
 933              	.LBB188:
 934              		.loc 2 531 0
 935 033e 0123     		movs	r3, #1
 936              		.syntax unified
 937              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 938 0340 93FAA3F3 		rbit r3, r3
 939              	@ 0 "" 2
 940              	.LVL74:
 941              		.thumb
 942              		.syntax unified
 943              	.LBE188:
 944              	.LBE187:
 408:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 945              		.loc 1 408 0
 946 0344 B3FA83F3 		clz	r3, r3
 947 0348 03F18453 		add	r3, r3, #276824064
 948 034c 03F58E13 		add	r3, r3, #1163264
 949 0350 9B00     		lsls	r3, r3, #2
 950 0352 0022     		movs	r2, #0
 951 0354 1A60     		str	r2, [r3]
 411:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 952              		.loc 1 411 0
 953 0356 FFF7FEFF 		bl	HAL_GetTick
 954              	.LVL75:
 955 035a 0546     		mov	r5, r0
 956              	.LVL76:
 957              	.L51:
 958              	.LBB189:
 959              	.LBB190:
 960              		.loc 2 531 0
 961 035c 0223     		movs	r3, #2
 962              		.syntax unified
 963              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 964 035e 93FAA3F3 		rbit r3, r3
 965              	@ 0 "" 2
 966              	.LVL77:
 967              		.thumb
ARM GAS  /tmp/ccjNodYS.s 			page 52


 968              		.syntax unified
 969              	.LBE190:
 970              	.LBE189:
 414:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 971              		.loc 1 414 0
 972 0362 624B     		ldr	r3, .L145
 973 0364 1968     		ldr	r1, [r3]
 974              	.LVL78:
 975              	.LBB191:
 976              	.LBB192:
 977              		.loc 2 531 0
 978 0366 0223     		movs	r3, #2
 979              		.syntax unified
 980              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 981 0368 93FAA3F3 		rbit r3, r3
 982              	@ 0 "" 2
 983              	.LVL79:
 984              		.thumb
 985              		.syntax unified
 986              	.LBE192:
 987              	.LBE191:
 414:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 988              		.loc 1 414 0
 989 036c B3FA83F3 		clz	r3, r3
 990 0370 03F01F03 		and	r3, r3, #31
 991 0374 0122     		movs	r2, #1
 992 0376 02FA03F3 		lsl	r3, r2, r3
 993 037a 1942     		tst	r1, r3
 994 037c 3FF441AF 		beq	.L40
 416:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 995              		.loc 1 416 0
 996 0380 FFF7FEFF 		bl	HAL_GetTick
 997              	.LVL80:
 998 0384 401B     		subs	r0, r0, r5
 999 0386 0228     		cmp	r0, #2
 1000 0388 E8D9     		bls	.L51
 418:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1001              		.loc 1 418 0
 1002 038a 0320     		movs	r0, #3
 1003 038c F5E1     		b	.L26
 1004              	.LVL81:
 1005              	.L60:
 461:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 1006              		.loc 1 461 0
 1007 038e 5749     		ldr	r1, .L145
 1008 0390 4B68     		ldr	r3, [r1, #4]
 1009 0392 23F46043 		bic	r3, r3, #57344
 1010 0396 1843     		orrs	r0, r0, r3
 1011 0398 4860     		str	r0, [r1, #4]
 463:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1012              		.loc 1 463 0
 1013 039a 4B68     		ldr	r3, [r1, #4]
 1014 039c 23F07F43 		bic	r3, r3, #-16777216
 1015 03a0 E069     		ldr	r0, [r4, #28]
 1016              	.LVL82:
 1017              	.LBB193:
 1018              	.LBB194:
ARM GAS  /tmp/ccjNodYS.s 			page 53


 1019              		.loc 2 531 0
 1020 03a2 4FF07F42 		mov	r2, #-16777216
 1021              		.syntax unified
 1022              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1023 03a6 92FAA2F2 		rbit r2, r2
 1024              	@ 0 "" 2
 1025              	.LVL83:
 1026              		.thumb
 1027              		.syntax unified
 1028              	.LBE194:
 1029              	.LBE193:
 463:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1030              		.loc 1 463 0
 1031 03aa B2FA82F2 		clz	r2, r2
 1032 03ae 00FA02F2 		lsl	r2, r0, r2
 1033 03b2 1343     		orrs	r3, r3, r2
 1034 03b4 4B60     		str	r3, [r1, #4]
 466:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1035              		.loc 1 466 0
 1036 03b6 206A     		ldr	r0, [r4, #32]
 1037 03b8 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 1038              	.LVL84:
 1039 03bc 0028     		cmp	r0, #0
 1040 03be 3FF463AF 		beq	.L61
 468:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }          
 1041              		.loc 1 468 0
 1042 03c2 0120     		movs	r0, #1
 1043 03c4 D9E1     		b	.L26
 1044              	.L56:
 486:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1045              		.loc 1 486 0
 1046 03c6 A369     		ldr	r3, [r4, #24]
 1047 03c8 002B     		cmp	r3, #0
 1048 03ca 3FD0     		beq	.L62
 1049              	.LVL85:
 1050              	.LBB195:
 1051              	.LBB196:
 1052              		.loc 2 531 0
 1053 03cc 4FF48073 		mov	r3, #256
 1054              		.syntax unified
 1055              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1056 03d0 93FAA3F3 		rbit r3, r3
 1057              	@ 0 "" 2
 1058              	.LVL86:
 1059              		.thumb
 1060              		.syntax unified
 1061              	.LBE196:
 1062              	.LBE195:
 489:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1063              		.loc 1 489 0
 1064 03d4 B3FA83F3 		clz	r3, r3
 1065 03d8 03F18453 		add	r3, r3, #276824064
 1066 03dc 03F58E13 		add	r3, r3, #1163264
 1067 03e0 9B00     		lsls	r3, r3, #2
 1068 03e2 0122     		movs	r2, #1
 1069 03e4 1A60     		str	r2, [r3]
 492:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjNodYS.s 			page 54


 1070              		.loc 1 492 0
 1071 03e6 FFF7FEFF 		bl	HAL_GetTick
 1072              	.LVL87:
 1073 03ea 0546     		mov	r5, r0
 1074              	.LVL88:
 1075              	.L63:
 1076              	.LBB197:
 1077              	.LBB198:
 1078              		.loc 2 531 0
 1079 03ec 4FF40073 		mov	r3, #512
 1080              		.syntax unified
 1081              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1082 03f0 93FAA3F3 		rbit r3, r3
 1083              	@ 0 "" 2
 1084              	.LVL89:
 1085              		.thumb
 1086              		.syntax unified
 1087              	.LBE198:
 1088              	.LBE197:
 495:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1089              		.loc 1 495 0
 1090 03f4 3D4B     		ldr	r3, .L145
 1091 03f6 1968     		ldr	r1, [r3]
 1092              	.LVL90:
 1093              	.LBB199:
 1094              	.LBB200:
 1095              		.loc 2 531 0
 1096 03f8 4FF40073 		mov	r3, #512
 1097              		.syntax unified
 1098              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1099 03fc 93FAA3F3 		rbit r3, r3
 1100              	@ 0 "" 2
 1101              	.LVL91:
 1102              		.thumb
 1103              		.syntax unified
 1104              	.LBE200:
 1105              	.LBE199:
 495:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1106              		.loc 1 495 0
 1107 0400 B3FA83F3 		clz	r3, r3
 1108 0404 03F01F03 		and	r3, r3, #31
 1109 0408 0122     		movs	r2, #1
 1110 040a 02FA03F3 		lsl	r3, r2, r3
 1111 040e 1942     		tst	r1, r3
 1112 0410 06D1     		bne	.L134
 497:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1113              		.loc 1 497 0
 1114 0412 FFF7FEFF 		bl	HAL_GetTick
 1115              	.LVL92:
 1116 0416 401B     		subs	r0, r0, r5
 1117 0418 0228     		cmp	r0, #2
 1118 041a E7D9     		bls	.L63
 499:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1119              		.loc 1 499 0
 1120 041c 0320     		movs	r0, #3
 1121 041e ACE1     		b	.L26
 1122              	.L134:
ARM GAS  /tmp/ccjNodYS.s 			page 55


 507:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 1123              		.loc 1 507 0
 1124 0420 3249     		ldr	r1, .L145
 1125 0422 4B68     		ldr	r3, [r1, #4]
 1126 0424 23F46043 		bic	r3, r3, #57344
 1127 0428 226A     		ldr	r2, [r4, #32]
 1128 042a 1343     		orrs	r3, r3, r2
 1129 042c 4B60     		str	r3, [r1, #4]
 509:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1130              		.loc 1 509 0
 1131 042e 4B68     		ldr	r3, [r1, #4]
 1132 0430 23F07F43 		bic	r3, r3, #-16777216
 1133 0434 E069     		ldr	r0, [r4, #28]
 1134              	.LVL93:
 1135              	.LBB201:
 1136              	.LBB202:
 1137              		.loc 2 531 0
 1138 0436 4FF07F42 		mov	r2, #-16777216
 1139              		.syntax unified
 1140              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1141 043a 92FAA2F2 		rbit r2, r2
 1142              	@ 0 "" 2
 1143              	.LVL94:
 1144              		.thumb
 1145              		.syntax unified
 1146              	.LBE202:
 1147              	.LBE201:
 509:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1148              		.loc 1 509 0
 1149 043e B2FA82F2 		clz	r2, r2
 1150 0442 00FA02F2 		lsl	r2, r0, r2
 1151 0446 1343     		orrs	r3, r3, r2
 1152 0448 4B60     		str	r3, [r1, #4]
 1153 044a 3BE7     		b	.L55
 1154              	.LVL95:
 1155              	.L62:
 1156              	.LBB203:
 1157              	.LBB204:
 1158              		.loc 2 531 0
 1159 044c 4FF48073 		mov	r3, #256
 1160              		.syntax unified
 1161              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1162 0450 93FAA3F3 		rbit r3, r3
 1163              	@ 0 "" 2
 1164              	.LVL96:
 1165              		.thumb
 1166              		.syntax unified
 1167              	.LBE204:
 1168              	.LBE203:
 515:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1169              		.loc 1 515 0
 1170 0454 B3FA83F3 		clz	r3, r3
 1171 0458 03F18453 		add	r3, r3, #276824064
 1172 045c 03F58E13 		add	r3, r3, #1163264
 1173 0460 9B00     		lsls	r3, r3, #2
 1174 0462 0022     		movs	r2, #0
 1175 0464 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccjNodYS.s 			page 56


 518:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1176              		.loc 1 518 0
 1177 0466 FFF7FEFF 		bl	HAL_GetTick
 1178              	.LVL97:
 1179 046a 0546     		mov	r5, r0
 1180              	.LVL98:
 1181              	.L67:
 1182              	.LBB205:
 1183              	.LBB206:
 1184              		.loc 2 531 0
 1185 046c 4FF40073 		mov	r3, #512
 1186              		.syntax unified
 1187              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1188 0470 93FAA3F3 		rbit r3, r3
 1189              	@ 0 "" 2
 1190              	.LVL99:
 1191              		.thumb
 1192              		.syntax unified
 1193              	.LBE206:
 1194              	.LBE205:
 521:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1195              		.loc 1 521 0
 1196 0474 1D4B     		ldr	r3, .L145
 1197 0476 1968     		ldr	r1, [r3]
 1198              	.LVL100:
 1199              	.LBB207:
 1200              	.LBB208:
 1201              		.loc 2 531 0
 1202 0478 4FF40073 		mov	r3, #512
 1203              		.syntax unified
 1204              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1205 047c 93FAA3F3 		rbit r3, r3
 1206              	@ 0 "" 2
 1207              	.LVL101:
 1208              		.thumb
 1209              		.syntax unified
 1210              	.LBE208:
 1211              	.LBE207:
 521:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1212              		.loc 1 521 0
 1213 0480 B3FA83F3 		clz	r3, r3
 1214 0484 03F01F03 		and	r3, r3, #31
 1215 0488 0122     		movs	r2, #1
 1216 048a 02FA03F3 		lsl	r3, r2, r3
 1217 048e 1942     		tst	r1, r3
 1218 0490 3FF418AF 		beq	.L55
 523:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1219              		.loc 1 523 0
 1220 0494 FFF7FEFF 		bl	HAL_GetTick
 1221              	.LVL102:
 1222 0498 401B     		subs	r0, r0, r5
 1223 049a 0228     		cmp	r0, #2
 1224 049c E6D9     		bls	.L67
 525:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1225              		.loc 1 525 0
 1226 049e 0320     		movs	r0, #3
 1227 04a0 6BE1     		b	.L26
ARM GAS  /tmp/ccjNodYS.s 			page 57


 1228              	.LVL103:
 1229              	.L72:
 1230              	.LBB209:
 1231              	.LBB210:
 1232              		.loc 2 531 0
 1233 04a2 0122     		movs	r2, #1
 1234              		.syntax unified
 1235              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1236 04a4 92FAA2F2 		rbit r2, r2
 1237              	@ 0 "" 2
 1238              	.LVL104:
 1239              		.thumb
 1240              		.syntax unified
 1241              	.LBE210:
 1242              	.LBE209:
 558:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 1243              		.loc 1 558 0
 1244 04a8 B2FA82F2 		clz	r2, r2
 1245 04ac 124B     		ldr	r3, .L145+12
 1246 04ae 1344     		add	r3, r3, r2
 1247 04b0 9B00     		lsls	r3, r3, #2
 1248 04b2 0022     		movs	r2, #0
 1249 04b4 1A60     		str	r2, [r3]
 561:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 1250              		.loc 1 561 0
 1251 04b6 FFF7FEFF 		bl	HAL_GetTick
 1252              	.LVL105:
 1253 04ba 0546     		mov	r5, r0
 1254              	.LVL106:
 1255              	.L75:
 1256              	.LBB211:
 1257              	.LBB212:
 1258              		.loc 2 531 0
 1259 04bc 0223     		movs	r3, #2
 1260              		.syntax unified
 1261              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1262 04be 93FAA3F2 		rbit r2, r3
 1263              	@ 0 "" 2
 1264              	.LVL107:
 1265              		.thumb
 1266              		.syntax unified
 1267              	.LBE212:
 1268              	.LBE211:
 564:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1269              		.loc 1 564 0
 1270 04c2 0A4A     		ldr	r2, .L145
 1271 04c4 516B     		ldr	r1, [r2, #52]
 1272              	.LVL108:
 1273              	.LBB213:
 1274              	.LBB214:
 1275              		.loc 2 531 0
 1276              		.syntax unified
 1277              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1278 04c6 93FAA3F3 		rbit r3, r3
 1279              	@ 0 "" 2
 1280              	.LVL109:
 1281              		.thumb
ARM GAS  /tmp/ccjNodYS.s 			page 58


 1282              		.syntax unified
 1283              	.LBE214:
 1284              	.LBE213:
 564:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1285              		.loc 1 564 0
 1286 04ca B3FA83F3 		clz	r3, r3
 1287 04ce 03F01F03 		and	r3, r3, #31
 1288 04d2 0122     		movs	r2, #1
 1289 04d4 02FA03F3 		lsl	r3, r2, r3
 1290 04d8 1942     		tst	r1, r3
 1291 04da 0FD0     		beq	.L71
 566:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1292              		.loc 1 566 0
 1293 04dc FFF7FEFF 		bl	HAL_GetTick
 1294              	.LVL110:
 1295 04e0 401B     		subs	r0, r0, r5
 1296 04e2 0228     		cmp	r0, #2
 1297 04e4 EAD9     		bls	.L75
 568:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1298              		.loc 1 568 0
 1299 04e6 0320     		movs	r0, #3
 1300 04e8 47E1     		b	.L26
 1301              	.L146:
 1302 04ea 00BF     		.align	2
 1303              	.L145:
 1304 04ec 00380240 		.word	1073887232
 1305 04f0 00000000 		.word	AHBPrescTable
 1306 04f4 00000000 		.word	SystemCoreClock
 1307 04f8 A0C19110 		.word	277987744
 1308              	.LVL111:
 1309              	.L71:
 574:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1310              		.loc 1 574 0
 1311 04fc 2368     		ldr	r3, [r4]
 1312 04fe 13F0040F 		tst	r3, #4
 1313 0502 00F09380 		beq	.L77
 1314              	.LVL112:
 1315              	.LBB215:
 583:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1316              		.loc 1 583 0
 1317 0506 9F4B     		ldr	r3, .L147
 1318 0508 5B6A     		ldr	r3, [r3, #36]
 1319 050a 13F0805F 		tst	r3, #268435456
 1320 050e 3DD1     		bne	.L118
 1321              	.LBB216:
 585:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       pwrclkchanged = SET;
 1322              		.loc 1 585 0
 1323 0510 9C4B     		ldr	r3, .L147
 1324 0512 5A6A     		ldr	r2, [r3, #36]
 1325 0514 42F08052 		orr	r2, r2, #268435456
 1326 0518 5A62     		str	r2, [r3, #36]
 1327 051a 5B6A     		ldr	r3, [r3, #36]
 1328 051c 03F08053 		and	r3, r3, #268435456
 1329 0520 0193     		str	r3, [sp, #4]
 1330 0522 019B     		ldr	r3, [sp, #4]
 1331              	.LVL113:
 1332              	.LBE216:
ARM GAS  /tmp/ccjNodYS.s 			page 59


 586:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 1333              		.loc 1 586 0
 1334 0524 0125     		movs	r5, #1
 1335              	.LVL114:
 1336              	.L78:
 589:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1337              		.loc 1 589 0
 1338 0526 984B     		ldr	r3, .L147+4
 1339 0528 1B68     		ldr	r3, [r3]
 1340 052a 13F4807F 		tst	r3, #256
 1341 052e 2FD0     		beq	.L135
 1342              	.L79:
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 1343              		.loc 1 607 0
 1344 0530 A368     		ldr	r3, [r4, #8]
 1345 0532 012B     		cmp	r3, #1
 1346 0534 40D0     		beq	.L136
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 1347              		.loc 1 607 0 is_stmt 0 discriminator 2
 1348 0536 002B     		cmp	r3, #0
 1349 0538 44D1     		bne	.L84
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 1350              		.loc 1 607 0 discriminator 3
 1351 053a 924B     		ldr	r3, .L147
 1352 053c 5A6B     		ldr	r2, [r3, #52]
 1353 053e 22F48072 		bic	r2, r2, #256
 1354 0542 5A63     		str	r2, [r3, #52]
 1355 0544 5A6B     		ldr	r2, [r3, #52]
 1356 0546 22F48062 		bic	r2, r2, #1024
 1357 054a 5A63     		str	r2, [r3, #52]
 1358              	.L83:
 609:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1359              		.loc 1 609 0 is_stmt 1
 1360 054c A368     		ldr	r3, [r4, #8]
 1361 054e 002B     		cmp	r3, #0
 1362 0550 4ED0     		beq	.L86
 612:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 1363              		.loc 1 612 0
 1364 0552 FFF7FEFF 		bl	HAL_GetTick
 1365              	.LVL115:
 1366 0556 0646     		mov	r6, r0
 1367              	.LVL116:
 1368              	.L87:
 1369              	.LBB217:
 1370              	.LBB218:
 1371              		.loc 2 531 0
 1372 0558 4FF40073 		mov	r3, #512
 1373              		.syntax unified
 1374              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1375 055c 93FAA3F2 		rbit r2, r3
 1376              	@ 0 "" 2
 1377              	.LVL117:
 1378              		.thumb
 1379              		.syntax unified
 1380              	.LBE218:
 1381              	.LBE217:
 615:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccjNodYS.s 			page 60


 1382              		.loc 1 615 0
 1383 0560 884A     		ldr	r2, .L147
 1384 0562 516B     		ldr	r1, [r2, #52]
 1385              	.LVL118:
 1386              	.LBB219:
 1387              	.LBB220:
 1388              		.loc 2 531 0
 1389              		.syntax unified
 1390              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1391 0564 93FAA3F3 		rbit r3, r3
 1392              	@ 0 "" 2
 1393              	.LVL119:
 1394              		.thumb
 1395              		.syntax unified
 1396              	.LBE220:
 1397              	.LBE219:
 615:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1398              		.loc 1 615 0
 1399 0568 B3FA83F3 		clz	r3, r3
 1400 056c 03F01F03 		and	r3, r3, #31
 1401 0570 0122     		movs	r2, #1
 1402 0572 02FA03F3 		lsl	r3, r2, r3
 1403 0576 1942     		tst	r1, r3
 1404 0578 57D1     		bne	.L89
 617:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1405              		.loc 1 617 0
 1406 057a FFF7FEFF 		bl	HAL_GetTick
 1407              	.LVL120:
 1408 057e 801B     		subs	r0, r0, r6
 1409 0580 41F28833 		movw	r3, #5000
 1410 0584 9842     		cmp	r0, r3
 1411 0586 E7D9     		bls	.L87
 619:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1412              		.loc 1 619 0
 1413 0588 0320     		movs	r0, #3
 1414 058a F6E0     		b	.L26
 1415              	.LVL121:
 1416              	.L118:
 576:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 1417              		.loc 1 576 0
 1418 058c 0025     		movs	r5, #0
 1419 058e CAE7     		b	.L78
 1420              	.LVL122:
 1421              	.L135:
 592:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 1422              		.loc 1 592 0
 1423 0590 7D4A     		ldr	r2, .L147+4
 1424 0592 1368     		ldr	r3, [r2]
 1425 0594 43F48073 		orr	r3, r3, #256
 1426 0598 1360     		str	r3, [r2]
 595:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1427              		.loc 1 595 0
 1428 059a FFF7FEFF 		bl	HAL_GetTick
 1429              	.LVL123:
 1430 059e 0646     		mov	r6, r0
 1431              	.LVL124:
 1432              	.L80:
ARM GAS  /tmp/ccjNodYS.s 			page 61


 597:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1433              		.loc 1 597 0
 1434 05a0 794B     		ldr	r3, .L147+4
 1435 05a2 1B68     		ldr	r3, [r3]
 1436 05a4 13F4807F 		tst	r3, #256
 1437 05a8 C2D1     		bne	.L79
 599:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1438              		.loc 1 599 0
 1439 05aa FFF7FEFF 		bl	HAL_GetTick
 1440              	.LVL125:
 1441 05ae 801B     		subs	r0, r0, r6
 1442 05b0 6428     		cmp	r0, #100
 1443 05b2 F5D9     		bls	.L80
 601:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1444              		.loc 1 601 0
 1445 05b4 0320     		movs	r0, #3
 1446 05b6 E0E0     		b	.L26
 1447              	.LVL126:
 1448              	.L136:
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 1449              		.loc 1 607 0 discriminator 1
 1450 05b8 724A     		ldr	r2, .L147
 1451 05ba 536B     		ldr	r3, [r2, #52]
 1452 05bc 43F48073 		orr	r3, r3, #256
 1453 05c0 5363     		str	r3, [r2, #52]
 1454 05c2 C3E7     		b	.L83
 1455              	.L84:
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 1456              		.loc 1 607 0 is_stmt 0 discriminator 4
 1457 05c4 052B     		cmp	r3, #5
 1458 05c6 09D0     		beq	.L137
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 1459              		.loc 1 607 0 discriminator 6
 1460 05c8 6E4B     		ldr	r3, .L147
 1461 05ca 5A6B     		ldr	r2, [r3, #52]
 1462 05cc 22F48072 		bic	r2, r2, #256
 1463 05d0 5A63     		str	r2, [r3, #52]
 1464 05d2 5A6B     		ldr	r2, [r3, #52]
 1465 05d4 22F48062 		bic	r2, r2, #1024
 1466 05d8 5A63     		str	r2, [r3, #52]
 1467 05da B7E7     		b	.L83
 1468              	.L137:
 607:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 1469              		.loc 1 607 0 discriminator 5
 1470 05dc 694B     		ldr	r3, .L147
 1471 05de 5A6B     		ldr	r2, [r3, #52]
 1472 05e0 42F48062 		orr	r2, r2, #1024
 1473 05e4 5A63     		str	r2, [r3, #52]
 1474 05e6 5A6B     		ldr	r2, [r3, #52]
 1475 05e8 42F48072 		orr	r2, r2, #256
 1476 05ec 5A63     		str	r2, [r3, #52]
 1477 05ee ADE7     		b	.L83
 1478              	.L86:
 626:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       
 1479              		.loc 1 626 0 is_stmt 1
 1480 05f0 FFF7FEFF 		bl	HAL_GetTick
 1481              	.LVL127:
ARM GAS  /tmp/ccjNodYS.s 			page 62


 1482 05f4 0646     		mov	r6, r0
 1483              	.LVL128:
 1484              	.L90:
 1485              	.LBB221:
 1486              	.LBB222:
 1487              		.loc 2 531 0
 1488 05f6 4FF40073 		mov	r3, #512
 1489              		.syntax unified
 1490              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1491 05fa 93FAA3F2 		rbit r2, r3
 1492              	@ 0 "" 2
 1493              	.LVL129:
 1494              		.thumb
 1495              		.syntax unified
 1496              	.LBE222:
 1497              	.LBE221:
 629:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1498              		.loc 1 629 0
 1499 05fe 614A     		ldr	r2, .L147
 1500 0600 516B     		ldr	r1, [r2, #52]
 1501              	.LVL130:
 1502              	.LBB223:
 1503              	.LBB224:
 1504              		.loc 2 531 0
 1505              		.syntax unified
 1506              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1507 0602 93FAA3F3 		rbit r3, r3
 1508              	@ 0 "" 2
 1509              	.LVL131:
 1510              		.thumb
 1511              		.syntax unified
 1512              	.LBE224:
 1513              	.LBE223:
 629:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1514              		.loc 1 629 0
 1515 0606 B3FA83F3 		clz	r3, r3
 1516 060a 03F01F03 		and	r3, r3, #31
 1517 060e 0122     		movs	r2, #1
 1518 0610 02FA03F3 		lsl	r3, r2, r3
 1519 0614 1942     		tst	r1, r3
 1520 0616 08D0     		beq	.L89
 631:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1521              		.loc 1 631 0
 1522 0618 FFF7FEFF 		bl	HAL_GetTick
 1523              	.LVL132:
 1524 061c 801B     		subs	r0, r0, r6
 1525 061e 41F28833 		movw	r3, #5000
 1526 0622 9842     		cmp	r0, r3
 1527 0624 E7D9     		bls	.L90
 633:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1528              		.loc 1 633 0
 1529 0626 0320     		movs	r0, #3
 1530 0628 A7E0     		b	.L26
 1531              	.L89:
 639:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1532              		.loc 1 639 0
 1533 062a B5BB     		cbnz	r5, .L138
ARM GAS  /tmp/ccjNodYS.s 			page 63


 1534              	.LVL133:
 1535              	.L77:
 1536              	.LBE215:
 648:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1537              		.loc 1 648 0
 1538 062c 636A     		ldr	r3, [r4, #36]
 1539 062e 002B     		cmp	r3, #0
 1540 0630 00F0A280 		beq	.L122
 651:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     { 
 1541              		.loc 1 651 0
 1542 0634 534A     		ldr	r2, .L147
 1543 0636 9268     		ldr	r2, [r2, #8]
 1544 0638 02F00C02 		and	r2, r2, #12
 1545 063c 0C2A     		cmp	r2, #12
 1546 063e 00F09E80 		beq	.L123
 653:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1547              		.loc 1 653 0
 1548 0642 022B     		cmp	r3, #2
 1549 0644 2FD0     		beq	.L139
 1550              	.LVL134:
 1551              	.LBB225:
 1552              	.LBB226:
 1553              		.loc 2 531 0
 1554 0646 4FF08073 		mov	r3, #16777216
 1555              		.syntax unified
 1556              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1557 064a 93FAA3F3 		rbit r3, r3
 1558              	@ 0 "" 2
 1559              	.LVL135:
 1560              		.thumb
 1561              		.syntax unified
 1562              	.LBE226:
 1563              	.LBE225:
 697:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****  
 1564              		.loc 1 697 0
 1565 064e B3FA83F3 		clz	r3, r3
 1566 0652 03F18453 		add	r3, r3, #276824064
 1567 0656 03F58E13 		add	r3, r3, #1163264
 1568 065a 9B00     		lsls	r3, r3, #2
 1569 065c 0022     		movs	r2, #0
 1570 065e 1A60     		str	r2, [r3]
 700:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 1571              		.loc 1 700 0
 1572 0660 FFF7FEFF 		bl	HAL_GetTick
 1573              	.LVL136:
 1574 0664 0446     		mov	r4, r0
 1575              	.LVL137:
 1576              	.L101:
 1577              	.LBB227:
 1578              	.LBB228:
 1579              		.loc 2 531 0
 1580 0666 4FF00073 		mov	r3, #33554432
 1581              		.syntax unified
 1582              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1583 066a 93FAA3F3 		rbit r3, r3
 1584              	@ 0 "" 2
 1585              	.LVL138:
ARM GAS  /tmp/ccjNodYS.s 			page 64


 1586              		.thumb
 1587              		.syntax unified
 1588              	.LBE228:
 1589              	.LBE227:
 703:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1590              		.loc 1 703 0
 1591 066e 454B     		ldr	r3, .L147
 1592 0670 1968     		ldr	r1, [r3]
 1593              	.LVL139:
 1594              	.LBB229:
 1595              	.LBB230:
 1596              		.loc 2 531 0
 1597 0672 4FF00073 		mov	r3, #33554432
 1598              		.syntax unified
 1599              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1600 0676 93FAA3F3 		rbit r3, r3
 1601              	@ 0 "" 2
 1602              	.LVL140:
 1603              		.thumb
 1604              		.syntax unified
 1605              	.LBE230:
 1606              	.LBE229:
 703:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1607              		.loc 1 703 0
 1608 067a B3FA83F3 		clz	r3, r3
 1609 067e 03F01F03 		and	r3, r3, #31
 1610 0682 0122     		movs	r2, #1
 1611 0684 02FA03F3 		lsl	r3, r2, r3
 1612 0688 1942     		tst	r1, r3
 1613 068a 6DD0     		beq	.L140
 705:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1614              		.loc 1 705 0
 1615 068c FFF7FEFF 		bl	HAL_GetTick
 1616              	.LVL141:
 1617 0690 001B     		subs	r0, r0, r4
 1618 0692 0228     		cmp	r0, #2
 1619 0694 E7D9     		bls	.L101
 707:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1620              		.loc 1 707 0
 1621 0696 0320     		movs	r0, #3
 1622 0698 6FE0     		b	.L26
 1623              	.LVL142:
 1624              	.L138:
 1625              	.LBB231:
 641:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 1626              		.loc 1 641 0
 1627 069a 3A4A     		ldr	r2, .L147
 1628 069c 536A     		ldr	r3, [r2, #36]
 1629 069e 23F08053 		bic	r3, r3, #268435456
 1630 06a2 5362     		str	r3, [r2, #36]
 1631 06a4 C2E7     		b	.L77
 1632              	.LVL143:
 1633              	.L139:
 1634              	.LBE231:
 1635              	.LBB232:
 1636              	.LBB233:
 1637              		.loc 2 531 0
ARM GAS  /tmp/ccjNodYS.s 			page 65


 1638 06a6 4FF08073 		mov	r3, #16777216
 1639              		.syntax unified
 1640              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1641 06aa 93FAA3F3 		rbit r3, r3
 1642              	@ 0 "" 2
 1643              	.LVL144:
 1644              		.thumb
 1645              		.syntax unified
 1646              	.LBE233:
 1647              	.LBE232:
 661:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 1648              		.loc 1 661 0
 1649 06ae B3FA83F3 		clz	r3, r3
 1650 06b2 03F18453 		add	r3, r3, #276824064
 1651 06b6 03F58E13 		add	r3, r3, #1163264
 1652 06ba 9B00     		lsls	r3, r3, #2
 1653 06bc 0022     		movs	r2, #0
 1654 06be 1A60     		str	r2, [r3]
 664:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 1655              		.loc 1 664 0
 1656 06c0 FFF7FEFF 		bl	HAL_GetTick
 1657              	.LVL145:
 1658 06c4 0546     		mov	r5, r0
 1659              	.LVL146:
 1660              	.L93:
 1661              	.LBB234:
 1662              	.LBB235:
 1663              		.loc 2 531 0
 1664 06c6 4FF00073 		mov	r3, #33554432
 1665              		.syntax unified
 1666              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1667 06ca 93FAA3F3 		rbit r3, r3
 1668              	@ 0 "" 2
 1669              	.LVL147:
 1670              		.thumb
 1671              		.syntax unified
 1672              	.LBE235:
 1673              	.LBE234:
 667:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1674              		.loc 1 667 0
 1675 06ce 2D4B     		ldr	r3, .L147
 1676 06d0 1968     		ldr	r1, [r3]
 1677              	.LVL148:
 1678              	.LBB236:
 1679              	.LBB237:
 1680              		.loc 2 531 0
 1681 06d2 4FF00073 		mov	r3, #33554432
 1682              		.syntax unified
 1683              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1684 06d6 93FAA3F3 		rbit r3, r3
 1685              	@ 0 "" 2
 1686              	.LVL149:
 1687              		.thumb
 1688              		.syntax unified
 1689              	.LBE237:
 1690              	.LBE236:
 667:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccjNodYS.s 			page 66


 1691              		.loc 1 667 0
 1692 06da B3FA83F3 		clz	r3, r3
 1693 06de 03F01F03 		and	r3, r3, #31
 1694 06e2 0122     		movs	r2, #1
 1695 06e4 02FA03F3 		lsl	r3, r2, r3
 1696 06e8 1942     		tst	r1, r3
 1697 06ea 06D0     		beq	.L141
 669:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1698              		.loc 1 669 0
 1699 06ec FFF7FEFF 		bl	HAL_GetTick
 1700              	.LVL150:
 1701 06f0 401B     		subs	r0, r0, r5
 1702 06f2 0228     		cmp	r0, #2
 1703 06f4 E7D9     		bls	.L93
 671:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1704              		.loc 1 671 0
 1705 06f6 0320     		movs	r0, #3
 1706 06f8 3FE0     		b	.L26
 1707              	.L141:
 676:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL,
 1708              		.loc 1 676 0
 1709 06fa 2249     		ldr	r1, .L147
 1710 06fc 8B68     		ldr	r3, [r1, #8]
 1711 06fe 23F47D03 		bic	r3, r3, #16580608
 1712 0702 A26A     		ldr	r2, [r4, #40]
 1713 0704 E06A     		ldr	r0, [r4, #44]
 1714 0706 0243     		orrs	r2, r2, r0
 1715 0708 206B     		ldr	r0, [r4, #48]
 1716 070a 0243     		orrs	r2, r2, r0
 1717 070c 1343     		orrs	r3, r3, r2
 1718 070e 8B60     		str	r3, [r1, #8]
 1719              	.LVL151:
 1720              	.LBB238:
 1721              	.LBB239:
 1722              		.loc 2 531 0
 1723 0710 4FF08073 		mov	r3, #16777216
 1724              		.syntax unified
 1725              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1726 0714 93FAA3F3 		rbit r3, r3
 1727              	@ 0 "" 2
 1728              	.LVL152:
 1729              		.thumb
 1730              		.syntax unified
 1731              	.LBE239:
 1732              	.LBE238:
 680:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 1733              		.loc 1 680 0
 1734 0718 B3FA83F3 		clz	r3, r3
 1735 071c 03F18453 		add	r3, r3, #276824064
 1736 0720 03F58E13 		add	r3, r3, #1163264
 1737 0724 9B00     		lsls	r3, r3, #2
 1738 0726 0122     		movs	r2, #1
 1739 0728 1A60     		str	r2, [r3]
 683:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         
 1740              		.loc 1 683 0
 1741 072a FFF7FEFF 		bl	HAL_GetTick
 1742              	.LVL153:
ARM GAS  /tmp/ccjNodYS.s 			page 67


 1743 072e 0446     		mov	r4, r0
 1744              	.LVL154:
 1745              	.L97:
 1746              	.LBB240:
 1747              	.LBB241:
 1748              		.loc 2 531 0
 1749 0730 4FF00073 		mov	r3, #33554432
 1750              		.syntax unified
 1751              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1752 0734 93FAA3F3 		rbit r3, r3
 1753              	@ 0 "" 2
 1754              	.LVL155:
 1755              		.thumb
 1756              		.syntax unified
 1757              	.LBE241:
 1758              	.LBE240:
 686:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1759              		.loc 1 686 0
 1760 0738 124B     		ldr	r3, .L147
 1761 073a 1968     		ldr	r1, [r3]
 1762              	.LVL156:
 1763              	.LBB242:
 1764              	.LBB243:
 1765              		.loc 2 531 0
 1766 073c 4FF00073 		mov	r3, #33554432
 1767              		.syntax unified
 1768              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1769 0740 93FAA3F3 		rbit r3, r3
 1770              	@ 0 "" 2
 1771              	.LVL157:
 1772              		.thumb
 1773              		.syntax unified
 1774              	.LBE243:
 1775              	.LBE242:
 686:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1776              		.loc 1 686 0
 1777 0744 B3FA83F3 		clz	r3, r3
 1778 0748 03F01F03 		and	r3, r3, #31
 1779 074c 0122     		movs	r2, #1
 1780 074e 02FA03F3 		lsl	r3, r2, r3
 1781 0752 1942     		tst	r1, r3
 1782 0754 06D1     		bne	.L142
 688:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1783              		.loc 1 688 0
 1784 0756 FFF7FEFF 		bl	HAL_GetTick
 1785              	.LVL158:
 1786 075a 001B     		subs	r0, r0, r4
 1787 075c 0228     		cmp	r0, #2
 1788 075e E7D9     		bls	.L97
 690:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1789              		.loc 1 690 0
 1790 0760 0320     		movs	r0, #3
 1791 0762 0AE0     		b	.L26
 1792              	.L142:
 718:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1793              		.loc 1 718 0
 1794 0764 0020     		movs	r0, #0
ARM GAS  /tmp/ccjNodYS.s 			page 68


 1795 0766 08E0     		b	.L26
 1796              	.L140:
 1797 0768 0020     		movs	r0, #0
 1798 076a 06E0     		b	.L26
 1799              	.LVL159:
 1800              	.L130:
 319:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1801              		.loc 1 319 0
 1802 076c 0120     		movs	r0, #1
 1803              	.LVL160:
 1804 076e 04E0     		b	.L26
 1805              	.LVL161:
 1806              	.L111:
 432:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1807              		.loc 1 432 0
 1808 0770 0120     		movs	r0, #1
 1809 0772 02E0     		b	.L26
 1810              	.L112:
 449:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1811              		.loc 1 449 0
 1812 0774 0120     		movs	r0, #1
 1813 0776 00E0     		b	.L26
 1814              	.L122:
 718:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1815              		.loc 1 718 0
 1816 0778 0020     		movs	r0, #0
 1817              	.LVL162:
 1818              	.L26:
 719:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1819              		.loc 1 719 0
 1820 077a 02B0     		add	sp, sp, #8
 1821              	.LCFI7:
 1822              		.cfi_remember_state
 1823              		.cfi_def_cfa_offset 16
 1824              		@ sp needed
 1825 077c 70BD     		pop	{r4, r5, r6, pc}
 1826              	.LVL163:
 1827              	.L123:
 1828              	.LCFI8:
 1829              		.cfi_restore_state
 714:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 1830              		.loc 1 714 0
 1831 077e 0120     		movs	r0, #1
 1832 0780 FBE7     		b	.L26
 1833              	.L148:
 1834 0782 00BF     		.align	2
 1835              	.L147:
 1836 0784 00380240 		.word	1073887232
 1837 0788 00700040 		.word	1073770496
 1838              		.cfi_endproc
 1839              	.LFE65:
 1841              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1842              		.align	1
 1843              		.global	HAL_RCC_MCOConfig
 1844              		.syntax unified
 1845              		.thumb
 1846              		.thumb_func
ARM GAS  /tmp/ccjNodYS.s 			page 69


 1847              		.fpu softvfp
 1849              	HAL_RCC_MCOConfig:
 1850              	.LFB67:
 950:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 1851              		.loc 1 950 0
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 24
 1854              		@ frame_needed = 0, uses_anonymous_args = 0
 1855              	.LVL164:
 1856 0000 70B5     		push	{r4, r5, r6, lr}
 1857              	.LCFI9:
 1858              		.cfi_def_cfa_offset 16
 1859              		.cfi_offset 4, -16
 1860              		.cfi_offset 5, -12
 1861              		.cfi_offset 6, -8
 1862              		.cfi_offset 14, -4
 1863 0002 86B0     		sub	sp, sp, #24
 1864              	.LCFI10:
 1865              		.cfi_def_cfa_offset 40
 1866 0004 0D46     		mov	r5, r1
 1867 0006 1646     		mov	r6, r2
 959:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1868              		.loc 1 959 0
 1869 0008 0223     		movs	r3, #2
 1870 000a 0293     		str	r3, [sp, #8]
 960:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 1871              		.loc 1 960 0
 1872 000c 0493     		str	r3, [sp, #16]
 961:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 1873              		.loc 1 961 0
 1874 000e 0023     		movs	r3, #0
 1875 0010 0393     		str	r3, [sp, #12]
 962:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 1876              		.loc 1 962 0
 1877 0012 4FF48072 		mov	r2, #256
 1878              	.LVL165:
 1879 0016 0192     		str	r2, [sp, #4]
 963:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1880              		.loc 1 963 0
 1881 0018 0593     		str	r3, [sp, #20]
 1882              	.LBB244:
 966:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 1883              		.loc 1 966 0
 1884 001a 0B4C     		ldr	r4, .L151
 1885 001c E369     		ldr	r3, [r4, #28]
 1886 001e 43F00103 		orr	r3, r3, #1
 1887 0022 E361     		str	r3, [r4, #28]
 1888 0024 E369     		ldr	r3, [r4, #28]
 1889 0026 03F00103 		and	r3, r3, #1
 1890 002a 0093     		str	r3, [sp]
 1891 002c 009B     		ldr	r3, [sp]
 1892              	.LBE244:
 968:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 1893              		.loc 1 968 0
 1894 002e 01A9     		add	r1, sp, #4
 1895              	.LVL166:
 1896 0030 0648     		ldr	r0, .L151+4
ARM GAS  /tmp/ccjNodYS.s 			page 70


 1897              	.LVL167:
 1898 0032 FFF7FEFF 		bl	HAL_GPIO_Init
 1899              	.LVL168:
 971:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1900              		.loc 1 971 0
 1901 0036 A268     		ldr	r2, [r4, #8]
 1902 0038 22F0EE42 		bic	r2, r2, #1996488704
 1903 003c 3543     		orrs	r5, r5, r6
 1904              	.LVL169:
 1905 003e 2A43     		orrs	r2, r2, r5
 1906 0040 A260     		str	r2, [r4, #8]
 972:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1907              		.loc 1 972 0
 1908 0042 06B0     		add	sp, sp, #24
 1909              	.LCFI11:
 1910              		.cfi_def_cfa_offset 16
 1911              		@ sp needed
 1912 0044 70BD     		pop	{r4, r5, r6, pc}
 1913              	.LVL170:
 1914              	.L152:
 1915 0046 00BF     		.align	2
 1916              	.L151:
 1917 0048 00380240 		.word	1073887232
 1918 004c 00000240 		.word	1073872896
 1919              		.cfi_endproc
 1920              	.LFE67:
 1922              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1923              		.align	1
 1924              		.global	HAL_RCC_EnableCSS
 1925              		.syntax unified
 1926              		.thumb
 1927              		.thumb_func
 1928              		.fpu softvfp
 1930              	HAL_RCC_EnableCSS:
 1931              	.LFB68:
 984:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1932              		.loc 1 984 0
 1933              		.cfi_startproc
 1934              		@ args = 0, pretend = 0, frame = 0
 1935              		@ frame_needed = 0, uses_anonymous_args = 0
 1936              		@ link register save eliminated.
 1937              	.LVL171:
 1938              	.LBB245:
 1939              	.LBB246:
 1940              		.loc 2 531 0
 1941 0000 4FF08053 		mov	r3, #268435456
 1942              		.syntax unified
 1943              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1944 0004 93FAA3F3 		rbit r3, r3
 1945              	@ 0 "" 2
 1946              	.LVL172:
 1947              		.thumb
 1948              		.syntax unified
 1949              	.LBE246:
 1950              	.LBE245:
 985:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1951              		.loc 1 985 0
ARM GAS  /tmp/ccjNodYS.s 			page 71


 1952 0008 B3FA83F3 		clz	r3, r3
 1953 000c 03F18453 		add	r3, r3, #276824064
 1954 0010 03F58E13 		add	r3, r3, #1163264
 1955 0014 9B00     		lsls	r3, r3, #2
 1956 0016 0122     		movs	r2, #1
 1957 0018 1A60     		str	r2, [r3]
 1958 001a 7047     		bx	lr
 1959              		.cfi_endproc
 1960              	.LFE68:
 1962              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1963              		.align	1
 1964              		.global	HAL_RCC_DisableCSS
 1965              		.syntax unified
 1966              		.thumb
 1967              		.thumb_func
 1968              		.fpu softvfp
 1970              	HAL_RCC_DisableCSS:
 1971              	.LFB69:
 993:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1972              		.loc 1 993 0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 0
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		@ link register save eliminated.
 1977              	.LVL173:
 1978              	.LBB247:
 1979              	.LBB248:
 1980              		.loc 2 531 0
 1981 0000 4FF08053 		mov	r3, #268435456
 1982              		.syntax unified
 1983              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1984 0004 93FAA3F3 		rbit r3, r3
 1985              	@ 0 "" 2
 1986              	.LVL174:
 1987              		.thumb
 1988              		.syntax unified
 1989              	.LBE248:
 1990              	.LBE247:
 994:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1991              		.loc 1 994 0
 1992 0008 B3FA83F3 		clz	r3, r3
 1993 000c 03F18453 		add	r3, r3, #276824064
 1994 0010 03F58E13 		add	r3, r3, #1163264
 1995 0014 9B00     		lsls	r3, r3, #2
 1996 0016 0022     		movs	r2, #0
 1997 0018 1A60     		str	r2, [r3]
 1998 001a 7047     		bx	lr
 1999              		.cfi_endproc
 2000              	.LFE69:
 2002              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2003              		.align	1
 2004              		.global	HAL_RCC_GetSysClockFreq
 2005              		.syntax unified
 2006              		.thumb
 2007              		.thumb_func
 2008              		.fpu softvfp
 2010              	HAL_RCC_GetSysClockFreq:
ARM GAS  /tmp/ccjNodYS.s 			page 72


 2011              	.LFB70:
1028:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tmpreg = 0U, pllm = 0U, plld = 0U, pllvco = 0U, msiclkrange = 0U;
 2012              		.loc 1 1028 0
 2013              		.cfi_startproc
 2014              		@ args = 0, pretend = 0, frame = 0
 2015              		@ frame_needed = 0, uses_anonymous_args = 0
 2016              		@ link register save eliminated.
 2017              	.LVL175:
1032:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2018              		.loc 1 1032 0
 2019 0000 224B     		ldr	r3, .L164
 2020 0002 9868     		ldr	r0, [r3, #8]
 2021              	.LVL176:
1035:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2022              		.loc 1 1035 0
 2023 0004 00F00C02 		and	r2, r0, #12
 2024 0008 082A     		cmp	r2, #8
 2025 000a 3CD0     		beq	.L161
 2026 000c 0C2A     		cmp	r2, #12
 2027 000e 13D0     		beq	.L158
 2028 0010 042A     		cmp	r2, #4
 2029 0012 0FD0     		beq	.L163
1067:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 2030              		.loc 1 1067 0
 2031 0014 1D4B     		ldr	r3, .L164
 2032 0016 5868     		ldr	r0, [r3, #4]
 2033              	.LVL177:
 2034 0018 00F46040 		and	r0, r0, #57344
 2035              	.LVL178:
 2036              	.LBB249:
 2037              	.LBB250:
 2038              		.loc 2 531 0
 2039 001c 4FF46043 		mov	r3, #57344
 2040              		.syntax unified
 2041              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2042 0020 93FAA3F3 		rbit r3, r3
 2043              	@ 0 "" 2
 2044              	.LVL179:
 2045              		.thumb
 2046              		.syntax unified
 2047              	.LBE250:
 2048              	.LBE249:
1067:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 2049              		.loc 1 1067 0
 2050 0024 B3FA83F3 		clz	r3, r3
 2051 0028 D840     		lsrs	r0, r0, r3
 2052              	.LVL180:
1068:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
 2053              		.loc 1 1068 0
 2054 002a 431C     		adds	r3, r0, #1
 2055 002c 4FF40040 		mov	r0, #32768
 2056              	.LVL181:
 2057 0030 9840     		lsls	r0, r0, r3
 2058              	.LVL182:
1069:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 2059              		.loc 1 1069 0
 2060 0032 7047     		bx	lr
ARM GAS  /tmp/ccjNodYS.s 			page 73


 2061              	.LVL183:
 2062              	.L163:
1039:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
 2063              		.loc 1 1039 0
 2064 0034 1648     		ldr	r0, .L164+4
 2065              	.LVL184:
 2066 0036 7047     		bx	lr
 2067              	.LVL185:
 2068              	.L158:
1049:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 2069              		.loc 1 1049 0
 2070 0038 00F47011 		and	r1, r0, #3932160
 2071              	.LVL186:
 2072              	.LBB251:
 2073              	.LBB252:
 2074              		.loc 2 531 0
 2075 003c 4FF47012 		mov	r2, #3932160
 2076              		.syntax unified
 2077              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2078 0040 92FAA2F2 		rbit r2, r2
 2079              	@ 0 "" 2
 2080              	.LVL187:
 2081              		.thumb
 2082              		.syntax unified
 2083              	.LBE252:
 2084              	.LBE251:
1049:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 2085              		.loc 1 1049 0
 2086 0044 B2FA82F2 		clz	r2, r2
 2087 0048 21FA02F2 		lsr	r2, r1, r2
 2088 004c 1149     		ldr	r1, .L164+8
 2089 004e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 2090              	.LVL188:
1050:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2091              		.loc 1 1050 0
 2092 0050 00F44000 		and	r0, r0, #12582912
 2093              	.LVL189:
 2094              	.LBB253:
 2095              	.LBB254:
 2096              		.loc 2 531 0
 2097 0054 4FF44003 		mov	r3, #12582912
 2098              		.syntax unified
 2099              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2100 0058 93FAA3F3 		rbit r3, r3
 2101              	@ 0 "" 2
 2102              	.LVL190:
 2103              		.thumb
 2104              		.syntax unified
 2105              	.LBE254:
 2106              	.LBE253:
1050:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2107              		.loc 1 1050 0
 2108 005c B3FA83F3 		clz	r3, r3
 2109 0060 D840     		lsrs	r0, r0, r3
 2110 0062 0130     		adds	r0, r0, #1
 2111              	.LVL191:
1051:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccjNodYS.s 			page 74


 2112              		.loc 1 1051 0
 2113 0064 094B     		ldr	r3, .L164
 2114 0066 9B68     		ldr	r3, [r3, #8]
 2115 0068 13F4803F 		tst	r3, #65536
 2116 006c 05D0     		beq	.L160
1054:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 2117              		.loc 1 1054 0
 2118 006e 0A4B     		ldr	r3, .L164+12
 2119 0070 03FB02F3 		mul	r3, r3, r2
 2120 0074 B3FBF0F0 		udiv	r0, r3, r0
 2121              	.LVL192:
 2122 0078 7047     		bx	lr
 2123              	.LVL193:
 2124              	.L160:
1059:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 2125              		.loc 1 1059 0
 2126 007a 054B     		ldr	r3, .L164+4
 2127 007c 03FB02F3 		mul	r3, r3, r2
 2128 0080 B3FBF0F0 		udiv	r0, r3, r0
 2129              	.LVL194:
 2130 0084 7047     		bx	lr
 2131              	.LVL195:
 2132              	.L161:
1044:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
 2133              		.loc 1 1044 0
 2134 0086 0448     		ldr	r0, .L164+12
 2135              	.LVL196:
1073:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2136              		.loc 1 1073 0
 2137 0088 7047     		bx	lr
 2138              	.L165:
 2139 008a 00BF     		.align	2
 2140              	.L164:
 2141 008c 00380240 		.word	1073887232
 2142 0090 0024F400 		.word	16000000
 2143 0094 00000000 		.word	PLLMulTable
 2144 0098 00366E01 		.word	24000000
 2145              		.cfi_endproc
 2146              	.LFE70:
 2148              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2149              		.align	1
 2150              		.global	HAL_RCC_ClockConfig
 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2154              		.fpu softvfp
 2156              	HAL_RCC_ClockConfig:
 2157              	.LFB66:
 748:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2158              		.loc 1 748 0
 2159              		.cfi_startproc
 2160              		@ args = 0, pretend = 0, frame = 0
 2161              		@ frame_needed = 0, uses_anonymous_args = 0
 2162              	.LVL197:
 761:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {    
 2163              		.loc 1 761 0
 2164 0000 8D4B     		ldr	r3, .L218
ARM GAS  /tmp/ccjNodYS.s 			page 75


 2165 0002 1B68     		ldr	r3, [r3]
 2166 0004 03F00103 		and	r3, r3, #1
 2167 0008 8B42     		cmp	r3, r1
 2168 000a 14D2     		bcs	.L167
 764:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 2169              		.loc 1 764 0
 2170 000c 0129     		cmp	r1, #1
 2171 000e 0CD0     		beq	.L213
 2172              	.L168:
 764:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 2173              		.loc 1 764 0 is_stmt 0 discriminator 3
 2174 0010 894A     		ldr	r2, .L218
 2175 0012 1368     		ldr	r3, [r2]
 2176 0014 23F00103 		bic	r3, r3, #1
 2177 0018 0B43     		orrs	r3, r3, r1
 2178 001a 1360     		str	r3, [r2]
 768:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2179              		.loc 1 768 0 is_stmt 1 discriminator 3
 2180 001c 1368     		ldr	r3, [r2]
 2181 001e 03F00103 		and	r3, r3, #1
 2182 0022 9942     		cmp	r1, r3
 2183 0024 07D0     		beq	.L167
 770:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 2184              		.loc 1 770 0
 2185 0026 0120     		movs	r0, #1
 2186              	.LVL198:
 2187 0028 7047     		bx	lr
 2188              	.LVL199:
 2189              	.L213:
 764:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 2190              		.loc 1 764 0 discriminator 1
 2191 002a 834A     		ldr	r2, .L218
 2192 002c 1368     		ldr	r3, [r2]
 2193 002e 43F00403 		orr	r3, r3, #4
 2194 0032 1360     		str	r3, [r2]
 2195 0034 ECE7     		b	.L168
 2196              	.L167:
 748:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2197              		.loc 1 748 0
 2198 0036 70B5     		push	{r4, r5, r6, lr}
 2199              	.LCFI12:
 2200              		.cfi_def_cfa_offset 16
 2201              		.cfi_offset 4, -16
 2202              		.cfi_offset 5, -12
 2203              		.cfi_offset 6, -8
 2204              		.cfi_offset 14, -4
 775:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2205              		.loc 1 775 0
 2206 0038 0368     		ldr	r3, [r0]
 2207 003a 13F0020F 		tst	r3, #2
 2208 003e 06D0     		beq	.L170
 778:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2209              		.loc 1 778 0
 2210 0040 7E4A     		ldr	r2, .L218+4
 2211 0042 9368     		ldr	r3, [r2, #8]
 2212 0044 23F0F003 		bic	r3, r3, #240
 2213 0048 8468     		ldr	r4, [r0, #8]
ARM GAS  /tmp/ccjNodYS.s 			page 76


 2214 004a 2343     		orrs	r3, r3, r4
 2215 004c 9360     		str	r3, [r2, #8]
 2216              	.L170:
 2217 004e 0C46     		mov	r4, r1
 2218 0050 0546     		mov	r5, r0
 782:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {    
 2219              		.loc 1 782 0
 2220 0052 0368     		ldr	r3, [r0]
 2221 0054 13F0010F 		tst	r3, #1
 2222 0058 00F0A380 		beq	.L171
 787:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2223              		.loc 1 787 0
 2224 005c 4368     		ldr	r3, [r0, #4]
 2225 005e 022B     		cmp	r3, #2
 2226 0060 35D0     		beq	.L214
 796:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2227              		.loc 1 796 0
 2228 0062 032B     		cmp	r3, #3
 2229 0064 48D0     		beq	.L215
 805:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2230              		.loc 1 805 0
 2231 0066 012B     		cmp	r3, #1
 2232 0068 5BD0     		beq	.L216
 2233              	.LVL200:
 2234              	.LBB255:
 2235              	.LBB256:
 2236              		.loc 2 531 0
 2237 006a 4FF40072 		mov	r2, #512
 2238              		.syntax unified
 2239              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2240 006e 92FAA2F2 		rbit r2, r2
 2241              	@ 0 "" 2
 2242              	.LVL201:
 2243              		.thumb
 2244              		.syntax unified
 2245              	.LBE256:
 2246              	.LBE255:
 817:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2247              		.loc 1 817 0
 2248 0072 724A     		ldr	r2, .L218+4
 2249 0074 1068     		ldr	r0, [r2]
 2250              	.LVL202:
 2251              	.LBB257:
 2252              	.LBB258:
 2253              		.loc 2 531 0
 2254 0076 4FF40072 		mov	r2, #512
 2255              		.syntax unified
 2256              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2257 007a 92FAA2F2 		rbit r2, r2
 2258              	@ 0 "" 2
 2259              	.LVL203:
 2260              		.thumb
 2261              		.syntax unified
 2262              	.LBE258:
 2263              	.LBE257:
 817:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2264              		.loc 1 817 0
ARM GAS  /tmp/ccjNodYS.s 			page 77


 2265 007e B2FA82F2 		clz	r2, r2
 2266 0082 02F01F02 		and	r2, r2, #31
 2267 0086 0121     		movs	r1, #1
 2268              	.LVL204:
 2269 0088 01FA02F2 		lsl	r2, r1, r2
 2270 008c 1042     		tst	r0, r2
 2271 008e 00F0D080 		beq	.L202
 2272              	.L175:
 822:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2273              		.loc 1 822 0
 2274 0092 6A49     		ldr	r1, .L218+4
 2275 0094 8A68     		ldr	r2, [r1, #8]
 2276 0096 22F00302 		bic	r2, r2, #3
 2277 009a 1343     		orrs	r3, r3, r2
 2278 009c 8B60     		str	r3, [r1, #8]
 825:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 2279              		.loc 1 825 0
 2280 009e FFF7FEFF 		bl	HAL_GetTick
 2281              	.LVL205:
 2282 00a2 0646     		mov	r6, r0
 2283              	.LVL206:
 827:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2284              		.loc 1 827 0
 2285 00a4 6B68     		ldr	r3, [r5, #4]
 2286 00a6 022B     		cmp	r3, #2
 2287 00a8 4ED0     		beq	.L184
 837:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2288              		.loc 1 837 0
 2289 00aa 032B     		cmp	r3, #3
 2290 00ac 5BD0     		beq	.L187
 847:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2291              		.loc 1 847 0
 2292 00ae 012B     		cmp	r3, #1
 2293 00b0 68D0     		beq	.L190
 2294              	.LVL207:
 2295              	.L191:
 859:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2296              		.loc 1 859 0
 2297 00b2 624B     		ldr	r3, .L218+4
 2298 00b4 9B68     		ldr	r3, [r3, #8]
 2299 00b6 13F00C0F 		tst	r3, #12
 2300 00ba 72D0     		beq	.L171
 861:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 2301              		.loc 1 861 0
 2302 00bc FFF7FEFF 		bl	HAL_GetTick
 2303              	.LVL208:
 2304 00c0 801B     		subs	r0, r0, r6
 2305 00c2 41F28833 		movw	r3, #5000
 2306 00c6 9842     		cmp	r0, r3
 2307 00c8 F3D9     		bls	.L191
 863:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 2308              		.loc 1 863 0
 2309 00ca 0320     		movs	r0, #3
 2310 00cc 70BD     		pop	{r4, r5, r6, pc}
 2311              	.LVL209:
 2312              	.L214:
 2313              	.LBB259:
ARM GAS  /tmp/ccjNodYS.s 			page 78


 2314              	.LBB260:
 2315              		.loc 2 531 0
 2316 00ce 4FF40032 		mov	r2, #131072
 2317              		.syntax unified
 2318              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2319 00d2 92FAA2F2 		rbit r2, r2
 2320              	@ 0 "" 2
 2321              	.LVL210:
 2322              		.thumb
 2323              		.syntax unified
 2324              	.LBE260:
 2325              	.LBE259:
 790:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2326              		.loc 1 790 0
 2327 00d6 594A     		ldr	r2, .L218+4
 2328 00d8 1068     		ldr	r0, [r2]
 2329              	.LVL211:
 2330              	.LBB261:
 2331              	.LBB262:
 2332              		.loc 2 531 0
 2333 00da 4FF40032 		mov	r2, #131072
 2334              		.syntax unified
 2335              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2336 00de 92FAA2F2 		rbit r2, r2
 2337              	@ 0 "" 2
 2338              	.LVL212:
 2339              		.thumb
 2340              		.syntax unified
 2341              	.LBE262:
 2342              	.LBE261:
 790:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2343              		.loc 1 790 0
 2344 00e2 B2FA82F2 		clz	r2, r2
 2345 00e6 02F01F02 		and	r2, r2, #31
 2346 00ea 0121     		movs	r1, #1
 2347              	.LVL213:
 2348 00ec 01FA02F2 		lsl	r2, r1, r2
 2349 00f0 1042     		tst	r0, r2
 2350 00f2 CED1     		bne	.L175
 792:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 2351              		.loc 1 792 0
 2352 00f4 0120     		movs	r0, #1
 2353 00f6 70BD     		pop	{r4, r5, r6, pc}
 2354              	.LVL214:
 2355              	.L215:
 2356              	.LBB263:
 2357              	.LBB264:
 2358              		.loc 2 531 0
 2359 00f8 4FF00072 		mov	r2, #33554432
 2360              		.syntax unified
 2361              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2362 00fc 92FAA2F2 		rbit r2, r2
 2363              	@ 0 "" 2
 2364              	.LVL215:
 2365              		.thumb
 2366              		.syntax unified
 2367              	.LBE264:
ARM GAS  /tmp/ccjNodYS.s 			page 79


 2368              	.LBE263:
 799:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2369              		.loc 1 799 0
 2370 0100 4E4A     		ldr	r2, .L218+4
 2371 0102 1068     		ldr	r0, [r2]
 2372              	.LVL216:
 2373              	.LBB265:
 2374              	.LBB266:
 2375              		.loc 2 531 0
 2376 0104 4FF00072 		mov	r2, #33554432
 2377              		.syntax unified
 2378              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2379 0108 92FAA2F2 		rbit r2, r2
 2380              	@ 0 "" 2
 2381              	.LVL217:
 2382              		.thumb
 2383              		.syntax unified
 2384              	.LBE266:
 2385              	.LBE265:
 799:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2386              		.loc 1 799 0
 2387 010c B2FA82F2 		clz	r2, r2
 2388 0110 02F01F02 		and	r2, r2, #31
 2389 0114 0121     		movs	r1, #1
 2390              	.LVL218:
 2391 0116 01FA02F2 		lsl	r2, r1, r2
 2392 011a 1042     		tst	r0, r2
 2393 011c B9D1     		bne	.L175
 801:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 2394              		.loc 1 801 0
 2395 011e 0120     		movs	r0, #1
 2396 0120 70BD     		pop	{r4, r5, r6, pc}
 2397              	.LVL219:
 2398              	.L216:
 2399              	.LBB267:
 2400              	.LBB268:
 2401              		.loc 2 531 0
 2402 0122 0222     		movs	r2, #2
 2403              		.syntax unified
 2404              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2405 0124 92FAA2F2 		rbit r2, r2
 2406              	@ 0 "" 2
 2407              	.LVL220:
 2408              		.thumb
 2409              		.syntax unified
 2410              	.LBE268:
 2411              	.LBE267:
 808:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2412              		.loc 1 808 0
 2413 0128 444A     		ldr	r2, .L218+4
 2414 012a 1068     		ldr	r0, [r2]
 2415              	.LVL221:
 2416              	.LBB269:
 2417              	.LBB270:
 2418              		.loc 2 531 0
 2419 012c 0222     		movs	r2, #2
 2420              		.syntax unified
ARM GAS  /tmp/ccjNodYS.s 			page 80


 2421              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2422 012e 92FAA2F2 		rbit r2, r2
 2423              	@ 0 "" 2
 2424              	.LVL222:
 2425              		.thumb
 2426              		.syntax unified
 2427              	.LBE270:
 2428              	.LBE269:
 808:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2429              		.loc 1 808 0
 2430 0132 B2FA82F2 		clz	r2, r2
 2431 0136 02F01F02 		and	r2, r2, #31
 2432 013a 0121     		movs	r1, #1
 2433              	.LVL223:
 2434 013c 01FA02F2 		lsl	r2, r1, r2
 2435 0140 1042     		tst	r0, r2
 2436 0142 A6D1     		bne	.L175
 810:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 2437              		.loc 1 810 0
 2438 0144 0120     		movs	r0, #1
 2439 0146 70BD     		pop	{r4, r5, r6, pc}
 2440              	.LVL224:
 2441              	.L184:
 829:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2442              		.loc 1 829 0
 2443 0148 3C4B     		ldr	r3, .L218+4
 2444 014a 9B68     		ldr	r3, [r3, #8]
 2445 014c 03F00C03 		and	r3, r3, #12
 2446 0150 082B     		cmp	r3, #8
 2447 0152 26D0     		beq	.L171
 831:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 2448              		.loc 1 831 0
 2449 0154 FFF7FEFF 		bl	HAL_GetTick
 2450              	.LVL225:
 2451 0158 801B     		subs	r0, r0, r6
 2452 015a 41F28833 		movw	r3, #5000
 2453 015e 9842     		cmp	r0, r3
 2454 0160 F2D9     		bls	.L184
 833:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 2455              		.loc 1 833 0
 2456 0162 0320     		movs	r0, #3
 2457 0164 70BD     		pop	{r4, r5, r6, pc}
 2458              	.LVL226:
 2459              	.L187:
 839:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2460              		.loc 1 839 0
 2461 0166 354B     		ldr	r3, .L218+4
 2462 0168 9B68     		ldr	r3, [r3, #8]
 2463 016a 03F00C03 		and	r3, r3, #12
 2464 016e 0C2B     		cmp	r3, #12
 2465 0170 17D0     		beq	.L171
 841:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 2466              		.loc 1 841 0
 2467 0172 FFF7FEFF 		bl	HAL_GetTick
 2468              	.LVL227:
 2469 0176 801B     		subs	r0, r0, r6
 2470 0178 41F28833 		movw	r3, #5000
ARM GAS  /tmp/ccjNodYS.s 			page 81


 2471 017c 9842     		cmp	r0, r3
 2472 017e F2D9     		bls	.L187
 843:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 2473              		.loc 1 843 0
 2474 0180 0320     		movs	r0, #3
 2475 0182 70BD     		pop	{r4, r5, r6, pc}
 2476              	.LVL228:
 2477              	.L190:
 849:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 2478              		.loc 1 849 0
 2479 0184 2D4B     		ldr	r3, .L218+4
 2480 0186 9B68     		ldr	r3, [r3, #8]
 2481 0188 03F00C03 		and	r3, r3, #12
 2482 018c 042B     		cmp	r3, #4
 2483 018e 08D0     		beq	.L171
 851:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 2484              		.loc 1 851 0
 2485 0190 FFF7FEFF 		bl	HAL_GetTick
 2486              	.LVL229:
 2487 0194 801B     		subs	r0, r0, r6
 2488 0196 41F28833 		movw	r3, #5000
 2489 019a 9842     		cmp	r0, r3
 2490 019c F2D9     		bls	.L190
 853:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 2491              		.loc 1 853 0
 2492 019e 0320     		movs	r0, #3
 2493 01a0 70BD     		pop	{r4, r5, r6, pc}
 2494              	.LVL230:
 2495              	.L171:
 869:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {    
 2496              		.loc 1 869 0
 2497 01a2 254B     		ldr	r3, .L218
 2498 01a4 1B68     		ldr	r3, [r3]
 2499 01a6 03F00103 		and	r3, r3, #1
 2500 01aa 9C42     		cmp	r4, r3
 2501 01ac 14D2     		bcs	.L194
 872:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 2502              		.loc 1 872 0
 2503 01ae 012C     		cmp	r4, #1
 2504 01b0 0CD0     		beq	.L217
 2505              	.L195:
 872:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 2506              		.loc 1 872 0 is_stmt 0 discriminator 3
 2507 01b2 214A     		ldr	r2, .L218
 2508 01b4 1368     		ldr	r3, [r2]
 2509 01b6 23F00103 		bic	r3, r3, #1
 2510 01ba 2343     		orrs	r3, r3, r4
 2511 01bc 1360     		str	r3, [r2]
 876:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 2512              		.loc 1 876 0 is_stmt 1 discriminator 3
 2513 01be 1368     		ldr	r3, [r2]
 2514 01c0 03F00103 		and	r3, r3, #1
 2515 01c4 9C42     		cmp	r4, r3
 2516 01c6 07D0     		beq	.L194
 878:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 2517              		.loc 1 878 0
 2518 01c8 0120     		movs	r0, #1
ARM GAS  /tmp/ccjNodYS.s 			page 82


 903:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2519              		.loc 1 903 0
 2520 01ca 70BD     		pop	{r4, r5, r6, pc}
 2521              	.LVL231:
 2522              	.L217:
 872:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 2523              		.loc 1 872 0 discriminator 1
 2524 01cc 1A4A     		ldr	r2, .L218
 2525 01ce 1368     		ldr	r3, [r2]
 2526 01d0 43F00403 		orr	r3, r3, #4
 2527 01d4 1360     		str	r3, [r2]
 2528 01d6 ECE7     		b	.L195
 2529              	.L194:
 883:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2530              		.loc 1 883 0
 2531 01d8 2B68     		ldr	r3, [r5]
 2532 01da 13F0040F 		tst	r3, #4
 2533 01de 06D0     		beq	.L196
 886:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2534              		.loc 1 886 0
 2535 01e0 164A     		ldr	r2, .L218+4
 2536 01e2 9368     		ldr	r3, [r2, #8]
 2537 01e4 23F4E063 		bic	r3, r3, #1792
 2538 01e8 E968     		ldr	r1, [r5, #12]
 2539 01ea 0B43     		orrs	r3, r3, r1
 2540 01ec 9360     		str	r3, [r2, #8]
 2541              	.L196:
 890:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2542              		.loc 1 890 0
 2543 01ee 2B68     		ldr	r3, [r5]
 2544 01f0 13F0080F 		tst	r3, #8
 2545 01f4 07D0     		beq	.L197
 893:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2546              		.loc 1 893 0
 2547 01f6 114A     		ldr	r2, .L218+4
 2548 01f8 9368     		ldr	r3, [r2, #8]
 2549 01fa 23F46053 		bic	r3, r3, #14336
 2550 01fe 2969     		ldr	r1, [r5, #16]
 2551 0200 43EAC103 		orr	r3, r3, r1, lsl #3
 2552 0204 9360     		str	r3, [r2, #8]
 2553              	.L197:
 897:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2554              		.loc 1 897 0
 2555 0206 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2556              	.LVL232:
 2557 020a 0C4B     		ldr	r3, .L218+4
 2558 020c 9B68     		ldr	r3, [r3, #8]
 2559 020e 03F0F003 		and	r3, r3, #240
 2560              	.LVL233:
 2561              	.LBB271:
 2562              	.LBB272:
 2563              		.loc 2 531 0
 2564 0212 F022     		movs	r2, #240
 2565              		.syntax unified
 2566              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2567 0214 92FAA2F2 		rbit r2, r2
 2568              	@ 0 "" 2
ARM GAS  /tmp/ccjNodYS.s 			page 83


 2569              	.LVL234:
 2570              		.thumb
 2571              		.syntax unified
 2572              	.LBE272:
 2573              	.LBE271:
 897:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2574              		.loc 1 897 0
 2575 0218 B2FA82F2 		clz	r2, r2
 2576 021c D340     		lsrs	r3, r3, r2
 2577 021e 084A     		ldr	r2, .L218+8
 2578 0220 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2579 0222 D840     		lsrs	r0, r0, r3
 2580 0224 074B     		ldr	r3, .L218+12
 2581 0226 1860     		str	r0, [r3]
 900:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2582              		.loc 1 900 0
 2583 0228 0020     		movs	r0, #0
 2584 022a FFF7FEFF 		bl	HAL_InitTick
 2585              	.LVL235:
 902:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 2586              		.loc 1 902 0
 2587 022e 0020     		movs	r0, #0
 2588 0230 70BD     		pop	{r4, r5, r6, pc}
 2589              	.LVL236:
 2590              	.L202:
 819:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 2591              		.loc 1 819 0
 2592 0232 0120     		movs	r0, #1
 2593 0234 70BD     		pop	{r4, r5, r6, pc}
 2594              	.LVL237:
 2595              	.L219:
 2596 0236 00BF     		.align	2
 2597              	.L218:
 2598 0238 003C0240 		.word	1073888256
 2599 023c 00380240 		.word	1073887232
 2600 0240 00000000 		.word	AHBPrescTable
 2601 0244 00000000 		.word	SystemCoreClock
 2602              		.cfi_endproc
 2603              	.LFE66:
 2605              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2606              		.align	1
 2607              		.global	HAL_RCC_GetHCLKFreq
 2608              		.syntax unified
 2609              		.thumb
 2610              		.thumb_func
 2611              		.fpu softvfp
 2613              	HAL_RCC_GetHCLKFreq:
 2614              	.LFB71:
1085:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return SystemCoreClock;
 2615              		.loc 1 1085 0
 2616              		.cfi_startproc
 2617              		@ args = 0, pretend = 0, frame = 0
 2618              		@ frame_needed = 0, uses_anonymous_args = 0
 2619              		@ link register save eliminated.
1087:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2620              		.loc 1 1087 0
 2621 0000 014B     		ldr	r3, .L221
ARM GAS  /tmp/ccjNodYS.s 			page 84


 2622 0002 1868     		ldr	r0, [r3]
 2623 0004 7047     		bx	lr
 2624              	.L222:
 2625 0006 00BF     		.align	2
 2626              	.L221:
 2627 0008 00000000 		.word	SystemCoreClock
 2628              		.cfi_endproc
 2629              	.LFE71:
 2631              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2632              		.align	1
 2633              		.global	HAL_RCC_GetPCLK1Freq
 2634              		.syntax unified
 2635              		.thumb
 2636              		.thumb_func
 2637              		.fpu softvfp
 2639              	HAL_RCC_GetPCLK1Freq:
 2640              	.LFB72:
1096:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 2641              		.loc 1 1096 0
 2642              		.cfi_startproc
 2643              		@ args = 0, pretend = 0, frame = 0
 2644              		@ frame_needed = 0, uses_anonymous_args = 0
 2645 0000 08B5     		push	{r3, lr}
 2646              	.LCFI13:
 2647              		.cfi_def_cfa_offset 8
 2648              		.cfi_offset 3, -8
 2649              		.cfi_offset 14, -4
1098:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }    
 2650              		.loc 1 1098 0
 2651 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2652              	.LVL238:
 2653 0006 074B     		ldr	r3, .L225
 2654 0008 9B68     		ldr	r3, [r3, #8]
 2655 000a 03F4E063 		and	r3, r3, #1792
 2656              	.LVL239:
 2657              	.LBB273:
 2658              	.LBB274:
 2659              		.loc 2 531 0
 2660 000e 4FF4E062 		mov	r2, #1792
 2661              		.syntax unified
 2662              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2663 0012 92FAA2F2 		rbit r2, r2
 2664              	@ 0 "" 2
 2665              	.LVL240:
 2666              		.thumb
 2667              		.syntax unified
 2668              	.LBE274:
 2669              	.LBE273:
1098:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }    
 2670              		.loc 1 1098 0
 2671 0016 B2FA82F2 		clz	r2, r2
 2672 001a D340     		lsrs	r3, r3, r2
 2673 001c 024A     		ldr	r2, .L225+4
 2674 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1099:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2675              		.loc 1 1099 0
 2676 0020 D840     		lsrs	r0, r0, r3
ARM GAS  /tmp/ccjNodYS.s 			page 85


 2677 0022 08BD     		pop	{r3, pc}
 2678              	.L226:
 2679              		.align	2
 2680              	.L225:
 2681 0024 00380240 		.word	1073887232
 2682 0028 00000000 		.word	APBPrescTable
 2683              		.cfi_endproc
 2684              	.LFE72:
 2686              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2687              		.align	1
 2688              		.global	HAL_RCC_GetPCLK2Freq
 2689              		.syntax unified
 2690              		.thumb
 2691              		.thumb_func
 2692              		.fpu softvfp
 2694              	HAL_RCC_GetPCLK2Freq:
 2695              	.LFB73:
1108:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 2696              		.loc 1 1108 0
 2697              		.cfi_startproc
 2698              		@ args = 0, pretend = 0, frame = 0
 2699              		@ frame_needed = 0, uses_anonymous_args = 0
 2700 0000 08B5     		push	{r3, lr}
 2701              	.LCFI14:
 2702              		.cfi_def_cfa_offset 8
 2703              		.cfi_offset 3, -8
 2704              		.cfi_offset 14, -4
1110:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** } 
 2705              		.loc 1 1110 0
 2706 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2707              	.LVL241:
 2708 0006 074B     		ldr	r3, .L229
 2709 0008 9B68     		ldr	r3, [r3, #8]
 2710 000a 03F46053 		and	r3, r3, #14336
 2711              	.LVL242:
 2712              	.LBB275:
 2713              	.LBB276:
 2714              		.loc 2 531 0
 2715 000e 4FF46052 		mov	r2, #14336
 2716              		.syntax unified
 2717              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2718 0012 92FAA2F2 		rbit r2, r2
 2719              	@ 0 "" 2
 2720              	.LVL243:
 2721              		.thumb
 2722              		.syntax unified
 2723              	.LBE276:
 2724              	.LBE275:
1110:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** } 
 2725              		.loc 1 1110 0
 2726 0016 B2FA82F2 		clz	r2, r2
 2727 001a D340     		lsrs	r3, r3, r2
 2728 001c 024A     		ldr	r2, .L229+4
 2729 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1111:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2730              		.loc 1 1111 0
 2731 0020 D840     		lsrs	r0, r0, r3
ARM GAS  /tmp/ccjNodYS.s 			page 86


 2732 0022 08BD     		pop	{r3, pc}
 2733              	.L230:
 2734              		.align	2
 2735              	.L229:
 2736 0024 00380240 		.word	1073887232
 2737 0028 00000000 		.word	APBPrescTable
 2738              		.cfi_endproc
 2739              	.LFE73:
 2741              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2742              		.align	1
 2743              		.global	HAL_RCC_GetOscConfig
 2744              		.syntax unified
 2745              		.thumb
 2746              		.thumb_func
 2747              		.fpu softvfp
 2749              	HAL_RCC_GetOscConfig:
 2750              	.LFB74:
1121:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 2751              		.loc 1 1121 0
 2752              		.cfi_startproc
 2753              		@ args = 0, pretend = 0, frame = 0
 2754              		@ frame_needed = 0, uses_anonymous_args = 0
 2755              		@ link register save eliminated.
 2756              	.LVL244:
1126:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_MSI;
 2757              		.loc 1 1126 0
 2758 0000 1F23     		movs	r3, #31
 2759 0002 0360     		str	r3, [r0]
1131:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2760              		.loc 1 1131 0
 2761 0004 394B     		ldr	r3, .L247
 2762 0006 1B68     		ldr	r3, [r3]
 2763 0008 13F4802F 		tst	r3, #262144
 2764 000c 4CD0     		beq	.L232
1133:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2765              		.loc 1 1133 0
 2766 000e 0523     		movs	r3, #5
 2767 0010 4360     		str	r3, [r0, #4]
 2768              	.L233:
1145:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2769              		.loc 1 1145 0
 2770 0012 364B     		ldr	r3, .L247
 2771 0014 1B68     		ldr	r3, [r3]
 2772 0016 13F0010F 		tst	r3, #1
 2773 001a 50D0     		beq	.L235
1147:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2774              		.loc 1 1147 0
 2775 001c 0123     		movs	r3, #1
 2776 001e C360     		str	r3, [r0, #12]
 2777              	.L236:
1154:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2778              		.loc 1 1154 0
 2779 0020 3249     		ldr	r1, .L247
 2780 0022 4B68     		ldr	r3, [r1, #4]
 2781 0024 03F4F853 		and	r3, r3, #7936
 2782              	.LVL245:
 2783              	.LBB277:
ARM GAS  /tmp/ccjNodYS.s 			page 87


 2784              	.LBB278:
 2785              		.loc 2 531 0
 2786 0028 4FF4F852 		mov	r2, #7936
 2787              		.syntax unified
 2788              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2789 002c 92FAA2F2 		rbit r2, r2
 2790              	@ 0 "" 2
 2791              	.LVL246:
 2792              		.thumb
 2793              		.syntax unified
 2794              	.LBE278:
 2795              	.LBE277:
1154:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2796              		.loc 1 1154 0
 2797 0030 B2FA82F2 		clz	r2, r2
 2798 0034 D340     		lsrs	r3, r3, r2
 2799 0036 0361     		str	r3, [r0, #16]
1157:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2800              		.loc 1 1157 0
 2801 0038 0B68     		ldr	r3, [r1]
 2802 003a 13F4807F 		tst	r3, #256
 2803 003e 41D0     		beq	.L237
1159:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2804              		.loc 1 1159 0
 2805 0040 0123     		movs	r3, #1
 2806 0042 8361     		str	r3, [r0, #24]
 2807              	.L238:
1166:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSIRANGE));
 2808              		.loc 1 1166 0
 2809 0044 2949     		ldr	r1, .L247
 2810 0046 4B68     		ldr	r3, [r1, #4]
 2811 0048 03F07F43 		and	r3, r3, #-16777216
 2812              	.LVL247:
 2813              	.LBB279:
 2814              	.LBB280:
 2815              		.loc 2 531 0
 2816 004c 4FF07F42 		mov	r2, #-16777216
 2817              		.syntax unified
 2818              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2819 0050 92FAA2F2 		rbit r2, r2
 2820              	@ 0 "" 2
 2821              	.LVL248:
 2822              		.thumb
 2823              		.syntax unified
 2824              	.LBE280:
 2825              	.LBE279:
1166:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSIRANGE));
 2826              		.loc 1 1166 0
 2827 0054 B2FA82F2 		clz	r2, r2
 2828 0058 D340     		lsrs	r3, r3, r2
 2829 005a C361     		str	r3, [r0, #28]
1167:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2830              		.loc 1 1167 0
 2831 005c 4B68     		ldr	r3, [r1, #4]
 2832 005e 03F46043 		and	r3, r3, #57344
 2833 0062 0362     		str	r3, [r0, #32]
1170:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccjNodYS.s 			page 88


 2834              		.loc 1 1170 0
 2835 0064 4B6B     		ldr	r3, [r1, #52]
 2836 0066 13F4806F 		tst	r3, #1024
 2837 006a 2ED0     		beq	.L239
1172:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2838              		.loc 1 1172 0
 2839 006c 0523     		movs	r3, #5
 2840 006e 8360     		str	r3, [r0, #8]
 2841              	.L240:
1184:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2842              		.loc 1 1184 0
 2843 0070 1E4B     		ldr	r3, .L247
 2844 0072 5B6B     		ldr	r3, [r3, #52]
 2845 0074 13F0010F 		tst	r3, #1
 2846 0078 32D0     		beq	.L242
1186:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2847              		.loc 1 1186 0
 2848 007a 0123     		movs	r3, #1
 2849 007c 4361     		str	r3, [r0, #20]
 2850              	.L243:
1195:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2851              		.loc 1 1195 0
 2852 007e 1B4B     		ldr	r3, .L247
 2853 0080 1B68     		ldr	r3, [r3]
 2854 0082 13F0807F 		tst	r3, #16777216
 2855 0086 2ED1     		bne	.L246
1201:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2856              		.loc 1 1201 0
 2857 0088 0123     		movs	r3, #1
 2858 008a 4362     		str	r3, [r0, #36]
 2859              	.L245:
1203:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 2860              		.loc 1 1203 0
 2861 008c 174B     		ldr	r3, .L247
 2862 008e 9A68     		ldr	r2, [r3, #8]
 2863 0090 02F48032 		and	r2, r2, #65536
 2864 0094 8262     		str	r2, [r0, #40]
1204:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLDIV = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLDIV);
 2865              		.loc 1 1204 0
 2866 0096 9A68     		ldr	r2, [r3, #8]
 2867 0098 02F47012 		and	r2, r2, #3932160
 2868 009c C262     		str	r2, [r0, #44]
1205:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 2869              		.loc 1 1205 0
 2870 009e 9B68     		ldr	r3, [r3, #8]
 2871 00a0 03F44003 		and	r3, r3, #12582912
 2872 00a4 0363     		str	r3, [r0, #48]
 2873 00a6 7047     		bx	lr
 2874              	.L232:
1135:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2875              		.loc 1 1135 0
 2876 00a8 104B     		ldr	r3, .L247
 2877 00aa 1B68     		ldr	r3, [r3]
 2878 00ac 13F4803F 		tst	r3, #65536
 2879 00b0 02D0     		beq	.L234
1137:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2880              		.loc 1 1137 0
ARM GAS  /tmp/ccjNodYS.s 			page 89


 2881 00b2 0123     		movs	r3, #1
 2882 00b4 4360     		str	r3, [r0, #4]
 2883 00b6 ACE7     		b	.L233
 2884              	.L234:
1141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2885              		.loc 1 1141 0
 2886 00b8 0023     		movs	r3, #0
 2887 00ba 4360     		str	r3, [r0, #4]
 2888 00bc A9E7     		b	.L233
 2889              	.L235:
1151:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2890              		.loc 1 1151 0
 2891 00be 0023     		movs	r3, #0
 2892 00c0 C360     		str	r3, [r0, #12]
 2893 00c2 ADE7     		b	.L236
 2894              	.L237:
1163:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2895              		.loc 1 1163 0
 2896 00c4 0023     		movs	r3, #0
 2897 00c6 8361     		str	r3, [r0, #24]
 2898 00c8 BCE7     		b	.L238
 2899              	.L239:
1174:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2900              		.loc 1 1174 0
 2901 00ca 084B     		ldr	r3, .L247
 2902 00cc 5B6B     		ldr	r3, [r3, #52]
 2903 00ce 13F4807F 		tst	r3, #256
 2904 00d2 02D0     		beq	.L241
1176:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2905              		.loc 1 1176 0
 2906 00d4 0123     		movs	r3, #1
 2907 00d6 8360     		str	r3, [r0, #8]
 2908 00d8 CAE7     		b	.L240
 2909              	.L241:
1180:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2910              		.loc 1 1180 0
 2911 00da 0023     		movs	r3, #0
 2912 00dc 8360     		str	r3, [r0, #8]
 2913 00de C7E7     		b	.L240
 2914              	.L242:
1190:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2915              		.loc 1 1190 0
 2916 00e0 0023     		movs	r3, #0
 2917 00e2 4361     		str	r3, [r0, #20]
 2918 00e4 CBE7     		b	.L243
 2919              	.L246:
1197:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2920              		.loc 1 1197 0
 2921 00e6 0223     		movs	r3, #2
 2922 00e8 4362     		str	r3, [r0, #36]
 2923 00ea CFE7     		b	.L245
 2924              	.L248:
 2925              		.align	2
 2926              	.L247:
 2927 00ec 00380240 		.word	1073887232
 2928              		.cfi_endproc
 2929              	.LFE74:
ARM GAS  /tmp/ccjNodYS.s 			page 90


 2931              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2932              		.align	1
 2933              		.global	HAL_RCC_GetClockConfig
 2934              		.syntax unified
 2935              		.thumb
 2936              		.thumb_func
 2937              		.fpu softvfp
 2939              	HAL_RCC_GetClockConfig:
 2940              	.LFB75:
1217:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 2941              		.loc 1 1217 0
 2942              		.cfi_startproc
 2943              		@ args = 0, pretend = 0, frame = 0
 2944              		@ frame_needed = 0, uses_anonymous_args = 0
 2945              		@ link register save eliminated.
 2946              	.LVL249:
1223:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2947              		.loc 1 1223 0
 2948 0000 0F23     		movs	r3, #15
 2949 0002 0360     		str	r3, [r0]
1226:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2950              		.loc 1 1226 0
 2951 0004 0B4B     		ldr	r3, .L250
 2952 0006 9A68     		ldr	r2, [r3, #8]
 2953 0008 02F00302 		and	r2, r2, #3
 2954 000c 4260     		str	r2, [r0, #4]
1229:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2955              		.loc 1 1229 0
 2956 000e 9A68     		ldr	r2, [r3, #8]
 2957 0010 02F0F002 		and	r2, r2, #240
 2958 0014 8260     		str	r2, [r0, #8]
1232:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2959              		.loc 1 1232 0
 2960 0016 9A68     		ldr	r2, [r3, #8]
 2961 0018 02F4E062 		and	r2, r2, #1792
 2962 001c C260     		str	r2, [r0, #12]
1235:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   
 2963              		.loc 1 1235 0
 2964 001e 9B68     		ldr	r3, [r3, #8]
 2965 0020 DB08     		lsrs	r3, r3, #3
 2966 0022 03F4E063 		and	r3, r3, #1792
 2967 0026 0361     		str	r3, [r0, #16]
1238:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 2968              		.loc 1 1238 0
 2969 0028 034B     		ldr	r3, .L250+4
 2970 002a 1B68     		ldr	r3, [r3]
 2971 002c 03F00103 		and	r3, r3, #1
 2972 0030 0B60     		str	r3, [r1]
 2973 0032 7047     		bx	lr
 2974              	.L251:
 2975              		.align	2
 2976              	.L250:
 2977 0034 00380240 		.word	1073887232
 2978 0038 003C0240 		.word	1073888256
 2979              		.cfi_endproc
 2980              	.LFE75:
 2982              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
ARM GAS  /tmp/ccjNodYS.s 			page 91


 2983              		.align	1
 2984              		.weak	HAL_RCC_CSSCallback
 2985              		.syntax unified
 2986              		.thumb
 2987              		.thumb_func
 2988              		.fpu softvfp
 2990              	HAL_RCC_CSSCallback:
 2991              	.LFB77:
1264:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 2992              		.loc 1 1264 0
 2993              		.cfi_startproc
 2994              		@ args = 0, pretend = 0, frame = 0
 2995              		@ frame_needed = 0, uses_anonymous_args = 0
 2996              		@ link register save eliminated.
 2997 0000 7047     		bx	lr
 2998              		.cfi_endproc
 2999              	.LFE77:
 3001              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3002              		.align	1
 3003              		.global	HAL_RCC_NMI_IRQHandler
 3004              		.syntax unified
 3005              		.thumb
 3006              		.thumb_func
 3007              		.fpu softvfp
 3009              	HAL_RCC_NMI_IRQHandler:
 3010              	.LFB76:
1247:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3011              		.loc 1 1247 0
 3012              		.cfi_startproc
 3013              		@ args = 0, pretend = 0, frame = 0
 3014              		@ frame_needed = 0, uses_anonymous_args = 0
1247:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3015              		.loc 1 1247 0
 3016 0000 08B5     		push	{r3, lr}
 3017              	.LCFI15:
 3018              		.cfi_def_cfa_offset 8
 3019              		.cfi_offset 3, -8
 3020              		.cfi_offset 14, -4
1249:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 3021              		.loc 1 1249 0
 3022 0002 064B     		ldr	r3, .L257
 3023 0004 DB68     		ldr	r3, [r3, #12]
 3024 0006 13F0800F 		tst	r3, #128
 3025 000a 00D1     		bne	.L256
 3026              	.L253:
 3027 000c 08BD     		pop	{r3, pc}
 3028              	.L256:
1252:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     
 3029              		.loc 1 1252 0
 3030 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3031              	.LVL250:
1255:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 3032              		.loc 1 1255 0
 3033 0012 8022     		movs	r2, #128
 3034 0014 024B     		ldr	r3, .L257+4
 3035 0016 1A70     		strb	r2, [r3]
1257:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjNodYS.s 			page 92


 3036              		.loc 1 1257 0
 3037 0018 F8E7     		b	.L253
 3038              	.L258:
 3039 001a 00BF     		.align	2
 3040              	.L257:
 3041 001c 00380240 		.word	1073887232
 3042 0020 0E380240 		.word	1073887246
 3043              		.cfi_endproc
 3044              	.LFE76:
 3046              		.text
 3047              	.Letext0:
 3048              		.file 3 "/home/ricardo/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/machine/_defau
 3049              		.file 4 "/home/ricardo/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/_stdint.h"
 3050              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 3051              		.file 6 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 3052              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l151xb.h"
 3053              		.file 8 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 3054              		.file 9 "/home/ricardo/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/lock.h"
 3055              		.file 10 "/home/ricardo/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/_types.h"
 3056              		.file 11 "/home/ricardo/opt/gcc-arm-none-eabi-6-2017-q1-update/lib/gcc/arm-none-eabi/6.3.1/include
 3057              		.file 12 "/home/ricardo/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/reent.h"
 3058              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 3059              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 3060              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 3061              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
ARM GAS  /tmp/ccjNodYS.s 			page 93


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_rcc.c
     /tmp/ccjNodYS.s:16     .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 $t
     /tmp/ccjNodYS.s:22     .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 RCC_SetFlashLatencyFromMSIRange
     /tmp/ccjNodYS.s:140    .text.RCC_SetFlashLatencyFromMSIRange:000000000000008c $d
     /tmp/ccjNodYS.s:147    .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccjNodYS.s:154    .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccjNodYS.s:241    .text.HAL_RCC_DeInit:0000000000000060 $d
     /tmp/ccjNodYS.s:249    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccjNodYS.s:256    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccjNodYS.s:649    .text.HAL_RCC_OscConfig:00000000000001e0 $d
     /tmp/ccjNodYS.s:652    .text.HAL_RCC_OscConfig:00000000000001e4 $t
     /tmp/ccjNodYS.s:1304   .text.HAL_RCC_OscConfig:00000000000004ec $d
     /tmp/ccjNodYS.s:1311   .text.HAL_RCC_OscConfig:00000000000004fc $t
     /tmp/ccjNodYS.s:1836   .text.HAL_RCC_OscConfig:0000000000000784 $d
     /tmp/ccjNodYS.s:1842   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccjNodYS.s:1849   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccjNodYS.s:1917   .text.HAL_RCC_MCOConfig:0000000000000048 $d
     /tmp/ccjNodYS.s:1923   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccjNodYS.s:1930   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccjNodYS.s:1963   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccjNodYS.s:1970   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccjNodYS.s:2003   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccjNodYS.s:2010   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccjNodYS.s:2141   .text.HAL_RCC_GetSysClockFreq:000000000000008c $d
     /tmp/ccjNodYS.s:2149   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccjNodYS.s:2156   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccjNodYS.s:2598   .text.HAL_RCC_ClockConfig:0000000000000238 $d
     /tmp/ccjNodYS.s:2606   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccjNodYS.s:2613   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccjNodYS.s:2627   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccjNodYS.s:2632   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccjNodYS.s:2639   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccjNodYS.s:2681   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccjNodYS.s:2687   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccjNodYS.s:2694   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccjNodYS.s:2736   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccjNodYS.s:2742   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccjNodYS.s:2749   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccjNodYS.s:2927   .text.HAL_RCC_GetOscConfig:00000000000000ec $d
     /tmp/ccjNodYS.s:2932   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccjNodYS.s:2939   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccjNodYS.s:2977   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccjNodYS.s:2983   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccjNodYS.s:2990   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccjNodYS.s:3002   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccjNodYS.s:3009   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccjNodYS.s:3041   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_InitTick
AHBPrescTable
HAL_GPIO_Init
PLLMulTable
ARM GAS  /tmp/ccjNodYS.s 			page 94


APBPrescTable
