This is the constrains of the desing (the conection from the FPGA on the the pines of the Basys 3
