---
published: true
---

#### Day 1: Verilog Self-Checking testbench of a 2:1 mux. (*Sorry for the audio)

<iframe width="560" height="315" src="https://www.youtube.com/embed/D6CuLnucYW0" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>


###### Relating verilog testbench constructs with SystemVerilog and UVM for better understanding.

----------------------------------------------------------------------------------------------
