============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 10:34:07 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.190502s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (81.4%)

RUN-1004 : used memory is 248 MB, reserved memory is 223 MB, peak memory is 252 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68698001899520"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 51 trigger nets, 51 data nets.
KIT-1004 : Chipwatcher code = 0111011100110111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=144) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=144) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=144)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=144)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 10664/21 useful/useless nets, 9204/13 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-1032 : 10312/6 useful/useless nets, 9687/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 10296/16 useful/useless nets, 9675/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 469 better
SYN-1014 : Optimize round 2
SYN-1032 : 9958/30 useful/useless nets, 9337/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 48 instances.
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 10491/2 useful/useless nets, 9875/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44166, tnet num: 10491, tinst num: 9874, tnode num: 52444, tedge num: 70197.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 260 (3.35), #lev = 7 (1.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 260 (3.35), #lev = 7 (1.70)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 582 instances into 260 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 436 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.586378s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (59.1%)

RUN-1004 : used memory is 266 MB, reserved memory is 245 MB, peak memory is 369 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.568962s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (57.2%)

RUN-1004 : used memory is 266 MB, reserved memory is 245 MB, peak memory is 369 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sd_reader/rd_data[15] will be merged to another kept net sd_rd_data[15]
SYN-5055 WARNING: The kept net sd_reader/rd_data[14] will be merged to another kept net sd_rd_data[14]
SYN-5055 WARNING: The kept net sd_reader/rd_data[13] will be merged to another kept net sd_rd_data[13]
SYN-5055 WARNING: The kept net sd_reader/rd_data[12] will be merged to another kept net sd_rd_data[12]
SYN-5055 WARNING: The kept net sd_reader/rd_data[11] will be merged to another kept net sd_rd_data[11]
SYN-5055 WARNING: The kept net sd_reader/rd_data[10] will be merged to another kept net sd_rd_data[10]
SYN-5055 WARNING: The kept net sd_reader/rd_data[9] will be merged to another kept net sd_rd_data[9]
SYN-5055 WARNING: The kept net sd_reader/rd_data[8] will be merged to another kept net sd_rd_data[8]
SYN-5055 WARNING: The kept net sd_reader/rd_data[7] will be merged to another kept net sd_rd_data[7]
SYN-5055 WARNING: The kept net sd_reader/rd_data[6] will be merged to another kept net sd_rd_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (306 clock/control pins, 0 other pins).
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9111 instances
RUN-0007 : 5989 luts, 2544 seqs, 295 mslices, 156 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 9763 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 5527 nets have 2 pins
RUN-1001 : 3053 nets have [3 - 5] pins
RUN-1001 : 675 nets have [6 - 10] pins
RUN-1001 : 270 nets have [11 - 20] pins
RUN-1001 : 204 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     212     
RUN-1001 :   No   |  No   |  Yes  |     995     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     566     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  48   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 68
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9109 instances, 5989 luts, 2544 seqs, 451 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42496, tnet num: 9761, tinst num: 9109, tnode num: 50638, tedge num: 68578.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.883032s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (38.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.19719e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9109.
PHY-3001 : Level 1 #clusters 1209.
PHY-3001 : End clustering;  0.076080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 677708, overlap = 238.531
PHY-3002 : Step(2): len = 604918, overlap = 254.5
PHY-3002 : Step(3): len = 447400, overlap = 341.938
PHY-3002 : Step(4): len = 394857, overlap = 382.625
PHY-3002 : Step(5): len = 327517, overlap = 454.531
PHY-3002 : Step(6): len = 285360, overlap = 457.75
PHY-3002 : Step(7): len = 231532, overlap = 512.5
PHY-3002 : Step(8): len = 201566, overlap = 546.625
PHY-3002 : Step(9): len = 176197, overlap = 576.719
PHY-3002 : Step(10): len = 157336, overlap = 605.781
PHY-3002 : Step(11): len = 141805, overlap = 616.969
PHY-3002 : Step(12): len = 128074, overlap = 626.438
PHY-3002 : Step(13): len = 119996, overlap = 642.531
PHY-3002 : Step(14): len = 112442, overlap = 672.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.54727e-06
PHY-3002 : Step(15): len = 133099, overlap = 647.125
PHY-3002 : Step(16): len = 187140, overlap = 563.438
PHY-3002 : Step(17): len = 197277, overlap = 521.531
PHY-3002 : Step(18): len = 197235, overlap = 456.719
PHY-3002 : Step(19): len = 189903, overlap = 442.688
PHY-3002 : Step(20): len = 183081, overlap = 459.406
PHY-3002 : Step(21): len = 177036, overlap = 478.594
PHY-3002 : Step(22): len = 174181, overlap = 494.719
PHY-3002 : Step(23): len = 171640, overlap = 481.375
PHY-3002 : Step(24): len = 169881, overlap = 510.094
PHY-3002 : Step(25): len = 168215, overlap = 512.656
PHY-3002 : Step(26): len = 167238, overlap = 506.906
PHY-3002 : Step(27): len = 166219, overlap = 496.062
PHY-3002 : Step(28): len = 165073, overlap = 500.031
PHY-3002 : Step(29): len = 163227, overlap = 501.688
PHY-3002 : Step(30): len = 162471, overlap = 494.375
PHY-3002 : Step(31): len = 161868, overlap = 499.125
PHY-3002 : Step(32): len = 161502, overlap = 500.312
PHY-3002 : Step(33): len = 160356, overlap = 517.625
PHY-3002 : Step(34): len = 159871, overlap = 505.125
PHY-3002 : Step(35): len = 158829, overlap = 526.469
PHY-3002 : Step(36): len = 158423, overlap = 541.594
PHY-3002 : Step(37): len = 157366, overlap = 531.094
PHY-3002 : Step(38): len = 156424, overlap = 523.125
PHY-3002 : Step(39): len = 156327, overlap = 522.469
PHY-3002 : Step(40): len = 155701, overlap = 520.344
PHY-3002 : Step(41): len = 156841, overlap = 505.625
PHY-3002 : Step(42): len = 155678, overlap = 480.812
PHY-3002 : Step(43): len = 155096, overlap = 476.25
PHY-3002 : Step(44): len = 154578, overlap = 466.188
PHY-3002 : Step(45): len = 155322, overlap = 473
PHY-3002 : Step(46): len = 155420, overlap = 492.812
PHY-3002 : Step(47): len = 156098, overlap = 494.094
PHY-3002 : Step(48): len = 155911, overlap = 484.781
PHY-3002 : Step(49): len = 156966, overlap = 485.938
PHY-3002 : Step(50): len = 157212, overlap = 504.938
PHY-3002 : Step(51): len = 158280, overlap = 508.031
PHY-3002 : Step(52): len = 156962, overlap = 505.844
PHY-3002 : Step(53): len = 156116, overlap = 503.188
PHY-3002 : Step(54): len = 154772, overlap = 497.625
PHY-3002 : Step(55): len = 154198, overlap = 493.312
PHY-3002 : Step(56): len = 153241, overlap = 499.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.09455e-06
PHY-3002 : Step(57): len = 159165, overlap = 498.781
PHY-3002 : Step(58): len = 172591, overlap = 448.406
PHY-3002 : Step(59): len = 179594, overlap = 425.188
PHY-3002 : Step(60): len = 184206, overlap = 423.719
PHY-3002 : Step(61): len = 185928, overlap = 425.25
PHY-3002 : Step(62): len = 186848, overlap = 424.688
PHY-3002 : Step(63): len = 186370, overlap = 436.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.01891e-05
PHY-3002 : Step(64): len = 195564, overlap = 414.75
PHY-3002 : Step(65): len = 210100, overlap = 407.188
PHY-3002 : Step(66): len = 217691, overlap = 349.75
PHY-3002 : Step(67): len = 220017, overlap = 329.344
PHY-3002 : Step(68): len = 219238, overlap = 328.844
PHY-3002 : Step(69): len = 218203, overlap = 335.75
PHY-3002 : Step(70): len = 217586, overlap = 342.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.03782e-05
PHY-3002 : Step(71): len = 231185, overlap = 311.938
PHY-3002 : Step(72): len = 248911, overlap = 276.094
PHY-3002 : Step(73): len = 260075, overlap = 261.438
PHY-3002 : Step(74): len = 263952, overlap = 252.969
PHY-3002 : Step(75): len = 262527, overlap = 253.594
PHY-3002 : Step(76): len = 260440, overlap = 252.188
PHY-3002 : Step(77): len = 259438, overlap = 253.438
PHY-3002 : Step(78): len = 260149, overlap = 251.094
PHY-3002 : Step(79): len = 261257, overlap = 249.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.07564e-05
PHY-3002 : Step(80): len = 274394, overlap = 234
PHY-3002 : Step(81): len = 290301, overlap = 198.062
PHY-3002 : Step(82): len = 296852, overlap = 192.781
PHY-3002 : Step(83): len = 300387, overlap = 197.562
PHY-3002 : Step(84): len = 299707, overlap = 204.25
PHY-3002 : Step(85): len = 299146, overlap = 193.438
PHY-3002 : Step(86): len = 298687, overlap = 183.438
PHY-3002 : Step(87): len = 299405, overlap = 194.969
PHY-3002 : Step(88): len = 299278, overlap = 183.594
PHY-3002 : Step(89): len = 299007, overlap = 175.969
PHY-3002 : Step(90): len = 298822, overlap = 178.312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.15128e-05
PHY-3002 : Step(91): len = 312333, overlap = 156.312
PHY-3002 : Step(92): len = 322292, overlap = 145.812
PHY-3002 : Step(93): len = 327691, overlap = 135.469
PHY-3002 : Step(94): len = 331227, overlap = 132.312
PHY-3002 : Step(95): len = 332489, overlap = 133.531
PHY-3002 : Step(96): len = 333586, overlap = 129.719
PHY-3002 : Step(97): len = 332581, overlap = 117.594
PHY-3002 : Step(98): len = 333424, overlap = 115.094
PHY-3002 : Step(99): len = 334874, overlap = 110.969
PHY-3002 : Step(100): len = 335566, overlap = 121.875
PHY-3002 : Step(101): len = 335248, overlap = 115.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000163026
PHY-3002 : Step(102): len = 344314, overlap = 110.656
PHY-3002 : Step(103): len = 350903, overlap = 102.938
PHY-3002 : Step(104): len = 353534, overlap = 94.75
PHY-3002 : Step(105): len = 356133, overlap = 95.1875
PHY-3002 : Step(106): len = 358207, overlap = 93.75
PHY-3002 : Step(107): len = 359600, overlap = 94.125
PHY-3002 : Step(108): len = 358198, overlap = 96.25
PHY-3002 : Step(109): len = 357964, overlap = 102.25
PHY-3002 : Step(110): len = 358878, overlap = 100.75
PHY-3002 : Step(111): len = 359336, overlap = 97.625
PHY-3002 : Step(112): len = 358034, overlap = 97.7812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000311126
PHY-3002 : Step(113): len = 363800, overlap = 93.9688
PHY-3002 : Step(114): len = 368233, overlap = 91.8438
PHY-3002 : Step(115): len = 369184, overlap = 92.8438
PHY-3002 : Step(116): len = 370430, overlap = 92.25
PHY-3002 : Step(117): len = 372749, overlap = 95.3438
PHY-3002 : Step(118): len = 374789, overlap = 94.0312
PHY-3002 : Step(119): len = 374736, overlap = 92.7812
PHY-3002 : Step(120): len = 375777, overlap = 85.6562
PHY-3002 : Step(121): len = 377874, overlap = 81.5625
PHY-3002 : Step(122): len = 379627, overlap = 71.7188
PHY-3002 : Step(123): len = 378894, overlap = 68.5938
PHY-3002 : Step(124): len = 379115, overlap = 57.75
PHY-3002 : Step(125): len = 380653, overlap = 57.8438
PHY-3002 : Step(126): len = 381504, overlap = 55.3438
PHY-3002 : Step(127): len = 380645, overlap = 68.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000568873
PHY-3002 : Step(128): len = 383846, overlap = 65.8438
PHY-3002 : Step(129): len = 386614, overlap = 68.6562
PHY-3002 : Step(130): len = 387708, overlap = 66.5625
PHY-3002 : Step(131): len = 388853, overlap = 71.8438
PHY-3002 : Step(132): len = 390188, overlap = 68.5625
PHY-3002 : Step(133): len = 391435, overlap = 69.1875
PHY-3002 : Step(134): len = 391223, overlap = 75.0312
PHY-3002 : Step(135): len = 391711, overlap = 75.3125
PHY-3002 : Step(136): len = 392842, overlap = 73.75
PHY-3002 : Step(137): len = 394067, overlap = 72.3125
PHY-3002 : Step(138): len = 393553, overlap = 75.625
PHY-3002 : Step(139): len = 393790, overlap = 80.625
PHY-3002 : Step(140): len = 394944, overlap = 79.125
PHY-3002 : Step(141): len = 395579, overlap = 78.8125
PHY-3002 : Step(142): len = 395280, overlap = 74.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00102109
PHY-3002 : Step(143): len = 398144, overlap = 72.0938
PHY-3002 : Step(144): len = 399967, overlap = 70.0625
PHY-3002 : Step(145): len = 400191, overlap = 66.5938
PHY-3002 : Step(146): len = 401257, overlap = 64.5625
PHY-3002 : Step(147): len = 403240, overlap = 65.0625
PHY-3002 : Step(148): len = 405657, overlap = 61.4688
PHY-3002 : Step(149): len = 405409, overlap = 65.25
PHY-3002 : Step(150): len = 406933, overlap = 55.0938
PHY-3002 : Step(151): len = 411671, overlap = 52.1562
PHY-3002 : Step(152): len = 417575, overlap = 55.75
PHY-3002 : Step(153): len = 416408, overlap = 51.9688
PHY-3002 : Step(154): len = 416552, overlap = 51.1562
PHY-3002 : Step(155): len = 417399, overlap = 52.4688
PHY-3002 : Step(156): len = 417710, overlap = 56.7188
PHY-3002 : Step(157): len = 416904, overlap = 52.2812
PHY-3002 : Step(158): len = 416611, overlap = 53.0938
PHY-3002 : Step(159): len = 416234, overlap = 53.2188
PHY-3002 : Step(160): len = 416076, overlap = 53.3438
PHY-3002 : Step(161): len = 415826, overlap = 46.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00195208
PHY-3002 : Step(162): len = 417532, overlap = 46.7188
PHY-3002 : Step(163): len = 419190, overlap = 47.5312
PHY-3002 : Step(164): len = 419732, overlap = 47.0312
PHY-3002 : Step(165): len = 420309, overlap = 40.7188
PHY-3002 : Step(166): len = 420967, overlap = 47.1562
PHY-3002 : Step(167): len = 421604, overlap = 50.125
PHY-3002 : Step(168): len = 421575, overlap = 50.9375
PHY-3002 : Step(169): len = 421946, overlap = 49.9688
PHY-3002 : Step(170): len = 422805, overlap = 45.4688
PHY-3002 : Step(171): len = 423302, overlap = 47.9062
PHY-3002 : Step(172): len = 423128, overlap = 48.1562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014115s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9763.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 549784, over cnt = 1086(3%), over = 6243, worst = 27
PHY-1001 : End global iterations;  0.321778s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (9.7%)

PHY-1001 : Congestion index: top1 = 71.51, top5 = 57.06, top10 = 48.58, top15 = 42.78.
PHY-3001 : End congestion estimation;  0.429963s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.327176s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (57.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162524
PHY-3002 : Step(173): len = 453035, overlap = 26.75
PHY-3002 : Step(174): len = 452760, overlap = 21.5312
PHY-3002 : Step(175): len = 450117, overlap = 19.75
PHY-3002 : Step(176): len = 448744, overlap = 18.75
PHY-3002 : Step(177): len = 449561, overlap = 19.375
PHY-3002 : Step(178): len = 447322, overlap = 18.6562
PHY-3002 : Step(179): len = 446851, overlap = 19.375
PHY-3002 : Step(180): len = 445266, overlap = 17.9062
PHY-3002 : Step(181): len = 444230, overlap = 17.2812
PHY-3002 : Step(182): len = 441922, overlap = 16.5938
PHY-3002 : Step(183): len = 440321, overlap = 13.7188
PHY-3002 : Step(184): len = 437916, overlap = 12.0312
PHY-3002 : Step(185): len = 436082, overlap = 11.1875
PHY-3002 : Step(186): len = 433800, overlap = 11.3438
PHY-3002 : Step(187): len = 431288, overlap = 9.40625
PHY-3002 : Step(188): len = 429265, overlap = 9.4375
PHY-3002 : Step(189): len = 428754, overlap = 8.65625
PHY-3002 : Step(190): len = 426591, overlap = 7.875
PHY-3002 : Step(191): len = 425072, overlap = 9.09375
PHY-3002 : Step(192): len = 424369, overlap = 10.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000325047
PHY-3002 : Step(193): len = 424454, overlap = 9.875
PHY-3002 : Step(194): len = 426552, overlap = 8.1875
PHY-3002 : Step(195): len = 429187, overlap = 7.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000629396
PHY-3002 : Step(196): len = 433298, overlap = 2.4375
PHY-3002 : Step(197): len = 441930, overlap = 2.8125
PHY-3002 : Step(198): len = 447354, overlap = 4.21875
PHY-3002 : Step(199): len = 448176, overlap = 4.28125
PHY-3002 : Step(200): len = 449504, overlap = 3.625
PHY-3002 : Step(201): len = 450671, overlap = 2.15625
PHY-3002 : Step(202): len = 450214, overlap = 1.53125
PHY-3002 : Step(203): len = 450572, overlap = 1.40625
PHY-3002 : Step(204): len = 450993, overlap = 1.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 69/9763.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 540304, over cnt = 1477(4%), over = 5532, worst = 36
PHY-1001 : End global iterations;  0.358233s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.3%)

PHY-1001 : Congestion index: top1 = 61.59, top5 = 49.55, top10 = 43.47, top15 = 39.64.
PHY-3001 : End congestion estimation;  0.475258s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (49.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.345375s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (45.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161203
PHY-3002 : Step(205): len = 448875, overlap = 72.5
PHY-3002 : Step(206): len = 448836, overlap = 50.9375
PHY-3002 : Step(207): len = 442749, overlap = 47.25
PHY-3002 : Step(208): len = 439120, overlap = 37.2188
PHY-3002 : Step(209): len = 434606, overlap = 33.5312
PHY-3002 : Step(210): len = 429213, overlap = 31.1562
PHY-3002 : Step(211): len = 426158, overlap = 30.9375
PHY-3002 : Step(212): len = 423171, overlap = 30.8438
PHY-3002 : Step(213): len = 419867, overlap = 31.9688
PHY-3002 : Step(214): len = 417471, overlap = 34.1875
PHY-3002 : Step(215): len = 414475, overlap = 36.2188
PHY-3002 : Step(216): len = 412273, overlap = 38.6562
PHY-3002 : Step(217): len = 410006, overlap = 36.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000322406
PHY-3002 : Step(218): len = 410805, overlap = 34.4688
PHY-3002 : Step(219): len = 411513, overlap = 31.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42496, tnet num: 9761, tinst num: 9109, tnode num: 50638, tedge num: 68578.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 201.31 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 254/9763.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 504744, over cnt = 1574(4%), over = 5293, worst = 22
PHY-1001 : End global iterations;  0.398600s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (78.4%)

PHY-1001 : Congestion index: top1 = 61.08, top5 = 47.04, top10 = 41.59, top15 = 38.33.
PHY-1001 : End incremental global routing;  0.511943s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (82.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353043s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (48.7%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9002 has valid locations, 23 needs to be replaced
PHY-3001 : design contains 9129 instances, 5989 luts, 2564 seqs, 451 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 413425
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8070/9783.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 506464, over cnt = 1573(4%), over = 5298, worst = 23
PHY-1001 : End global iterations;  0.056506s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 61.06, top5 = 47.14, top10 = 41.66, top15 = 38.40.
PHY-3001 : End congestion estimation;  0.183463s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (76.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42576, tnet num: 9781, tinst num: 9129, tnode num: 50778, tedge num: 68698.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.067134s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (58.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(220): len = 413346, overlap = 0.75
PHY-3002 : Step(221): len = 413405, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8077/9783.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 506504, over cnt = 1577(4%), over = 5304, worst = 23
PHY-1001 : End global iterations;  0.060633s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (51.5%)

PHY-1001 : Congestion index: top1 = 61.27, top5 = 47.17, top10 = 41.68, top15 = 38.42.
PHY-3001 : End congestion estimation;  0.201332s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (69.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.340395s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000718941
PHY-3002 : Step(222): len = 413395, overlap = 31.4062
PHY-3002 : Step(223): len = 413395, overlap = 31.4062
PHY-3001 : Final: Len = 413395, Over = 31.4062
PHY-3001 : End incremental placement;  2.019857s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (56.5%)

OPT-1001 : Total overflow 201.44 peak overflow 3.56
OPT-1001 : End high-fanout net optimization;  3.097988s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (57.0%)

OPT-1001 : Current memory(MB): used = 470, reserve = 450, peak = 473.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8083/9783.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 506672, over cnt = 1579(4%), over = 5278, worst = 23
PHY-1002 : len = 528496, over cnt = 1042(2%), over = 2669, worst = 20
PHY-1002 : len = 544016, over cnt = 507(1%), over = 1288, worst = 17
PHY-1002 : len = 556792, over cnt = 109(0%), over = 216, worst = 14
PHY-1002 : len = 557928, over cnt = 8(0%), over = 16, worst = 7
PHY-1001 : End global iterations;  0.559721s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 50.02, top5 = 42.39, top10 = 38.89, top15 = 36.57.
OPT-1001 : End congestion update;  0.702501s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (60.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.282673s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.7%)

OPT-0007 : Start: WNS -3845 TNS -39823 NUM_FEPS 25
OPT-0007 : Iter 1: improved WNS -3845 TNS -39423 NUM_FEPS 25 with 24 cells processed and 416 slack improved
OPT-0007 : Iter 2: improved WNS -3845 TNS -39323 NUM_FEPS 25 with 4 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS -3845 TNS -39323 NUM_FEPS 25 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.999214s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (53.2%)

OPT-1001 : Current memory(MB): used = 470, reserve = 450, peak = 473.
OPT-1001 : End physical optimization;  5.008766s wall, 2.828125s user + 0.031250s system = 2.859375s CPU (57.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5989 LUT to BLE ...
SYN-4008 : Packed 5989 LUT and 1051 SEQ to BLE.
SYN-4003 : Packing 1513 remaining SEQ's ...
SYN-4005 : Packed 1227 SEQ with LUT/SLICE
SYN-4006 : 3751 single LUT's are left
SYN-4006 : 286 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6275/7089 primitive instances ...
PHY-3001 : End packing;  0.390065s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4034 instances
RUN-1001 : 1953 mslices, 1954 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 8923 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 4364 nets have 2 pins
RUN-1001 : 3248 nets have [3 - 5] pins
RUN-1001 : 776 nets have [6 - 10] pins
RUN-1001 : 277 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4032 instances, 3907 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 432466, Over = 89.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4380/8923.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 558608, over cnt = 988(2%), over = 1582, worst = 9
PHY-1002 : len = 563904, over cnt = 575(1%), over = 750, worst = 9
PHY-1002 : len = 569488, over cnt = 204(0%), over = 265, worst = 5
PHY-1002 : len = 570848, over cnt = 115(0%), over = 159, worst = 5
PHY-1002 : len = 573104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.598351s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (33.9%)

PHY-1001 : Congestion index: top1 = 50.26, top5 = 42.57, top10 = 39.05, top15 = 36.79.
PHY-3001 : End congestion estimation;  0.774524s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (46.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40448, tnet num: 8921, tinst num: 4032, tnode num: 46861, tedge num: 67554.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8921 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.163839s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (40.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.97516e-05
PHY-3002 : Step(224): len = 427225, overlap = 96
PHY-3002 : Step(225): len = 423550, overlap = 103.25
PHY-3002 : Step(226): len = 421451, overlap = 106.5
PHY-3002 : Step(227): len = 420207, overlap = 113.5
PHY-3002 : Step(228): len = 419151, overlap = 114.75
PHY-3002 : Step(229): len = 418427, overlap = 125.75
PHY-3002 : Step(230): len = 417212, overlap = 132.25
PHY-3002 : Step(231): len = 416767, overlap = 128.5
PHY-3002 : Step(232): len = 415481, overlap = 125.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.95031e-05
PHY-3002 : Step(233): len = 420324, overlap = 116
PHY-3002 : Step(234): len = 428169, overlap = 97.5
PHY-3002 : Step(235): len = 427952, overlap = 93.5
PHY-3002 : Step(236): len = 428168, overlap = 94.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000196761
PHY-3002 : Step(237): len = 435351, overlap = 81.5
PHY-3002 : Step(238): len = 444596, overlap = 70
PHY-3002 : Step(239): len = 445756, overlap = 69.75
PHY-3002 : Step(240): len = 447173, overlap = 68.75
PHY-3002 : Step(241): len = 448225, overlap = 68.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.882680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 483572
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 387/8923.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588912, over cnt = 1311(3%), over = 2176, worst = 7
PHY-1002 : len = 597424, over cnt = 746(2%), over = 1049, worst = 5
PHY-1002 : len = 606320, over cnt = 222(0%), over = 296, worst = 5
PHY-1002 : len = 608688, over cnt = 47(0%), over = 66, worst = 5
PHY-1002 : len = 609512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.832664s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (30.0%)

PHY-1001 : Congestion index: top1 = 49.48, top5 = 43.20, top10 = 39.74, top15 = 37.38.
PHY-3001 : End congestion estimation;  1.029609s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (31.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8921 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.374615s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000142524
PHY-3002 : Step(242): len = 469978, overlap = 13.25
PHY-3002 : Step(243): len = 462203, overlap = 25.25
PHY-3002 : Step(244): len = 455987, overlap = 34.25
PHY-3002 : Step(245): len = 452930, overlap = 40
PHY-3002 : Step(246): len = 451082, overlap = 46.5
PHY-3002 : Step(247): len = 449852, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000285048
PHY-3002 : Step(248): len = 457788, overlap = 40.75
PHY-3002 : Step(249): len = 461702, overlap = 38.25
PHY-3002 : Step(250): len = 463440, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000570096
PHY-3002 : Step(251): len = 469992, overlap = 34.5
PHY-3002 : Step(252): len = 477449, overlap = 33.25
PHY-3002 : Step(253): len = 481516, overlap = 30.25
PHY-3002 : Step(254): len = 482530, overlap = 30
PHY-3002 : Step(255): len = 483722, overlap = 31.75
PHY-3002 : Step(256): len = 484541, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.001086
PHY-3002 : Step(257): len = 489995, overlap = 27.5
PHY-3002 : Step(258): len = 492946, overlap = 25.5
PHY-3002 : Step(259): len = 496296, overlap = 22.5
PHY-3002 : Step(260): len = 499557, overlap = 24.75
PHY-3002 : Step(261): len = 502586, overlap = 23.75
PHY-3002 : Step(262): len = 502754, overlap = 28.75
PHY-3002 : Step(263): len = 503354, overlap = 27.75
PHY-3002 : Step(264): len = 503116, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00216256
PHY-3002 : Step(265): len = 507054, overlap = 26.25
PHY-3002 : Step(266): len = 509221, overlap = 25.25
PHY-3002 : Step(267): len = 512233, overlap = 25.75
PHY-3002 : Step(268): len = 515397, overlap = 25
PHY-3002 : Step(269): len = 517271, overlap = 23.75
PHY-3002 : Step(270): len = 518753, overlap = 24
PHY-3002 : Step(271): len = 519731, overlap = 22
PHY-3002 : Step(272): len = 520256, overlap = 22
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00384327
PHY-3002 : Step(273): len = 522312, overlap = 22.25
PHY-3002 : Step(274): len = 524078, overlap = 22
PHY-3002 : Step(275): len = 525918, overlap = 21.75
PHY-3002 : Step(276): len = 528257, overlap = 20
PHY-3002 : Step(277): len = 530549, overlap = 19
PHY-3002 : Step(278): len = 531666, overlap = 18.75
PHY-3002 : Step(279): len = 532414, overlap = 18.75
PHY-3002 : Step(280): len = 533064, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 540734, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 55 instances has been re-located, deltaX = 5, deltaY = 37, maxDist = 1.
PHY-3001 : Final: Len = 541096, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40448, tnet num: 8921, tinst num: 4032, tnode num: 46861, tedge num: 67554.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 653/8923.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 660096, over cnt = 1116(3%), over = 1801, worst = 7
PHY-1002 : len = 666144, over cnt = 644(1%), over = 929, worst = 5
PHY-1002 : len = 673288, over cnt = 165(0%), over = 224, worst = 5
PHY-1002 : len = 674776, over cnt = 52(0%), over = 72, worst = 4
PHY-1002 : len = 675248, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  0.846814s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (35.1%)

PHY-1001 : Congestion index: top1 = 45.41, top5 = 40.36, top10 = 37.46, top15 = 35.44.
PHY-1001 : End incremental global routing;  1.031228s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (43.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8921 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341505s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (77.8%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3927 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4035 instances, 3910 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 541655
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8232/8926.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 676024, over cnt = 24(0%), over = 24, worst = 1
PHY-1002 : len = 676016, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 676152, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 676168, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 676192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408328s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.4%)

PHY-1001 : Congestion index: top1 = 45.47, top5 = 40.39, top10 = 37.45, top15 = 35.44.
PHY-3001 : End congestion estimation;  0.575608s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (48.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40478, tnet num: 8924, tinst num: 4035, tnode num: 46900, tedge num: 67599.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.270650s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (52.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(281): len = 541401, overlap = 0
PHY-3002 : Step(282): len = 541385, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8229/8926.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 675704, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 675696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 675704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.210664s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (44.5%)

PHY-1001 : Congestion index: top1 = 45.45, top5 = 40.39, top10 = 37.46, top15 = 35.44.
PHY-3001 : End congestion estimation;  0.410430s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.370552s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (67.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000385464
PHY-3002 : Step(283): len = 541467, overlap = 0
PHY-3002 : Step(284): len = 541467, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 541471, Over = 0
PHY-3001 : End spreading;  0.023791s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.7%)

PHY-3001 : Final: Len = 541471, Over = 0
PHY-3001 : End incremental placement;  2.857944s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (52.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.466633s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (53.2%)

OPT-1001 : Current memory(MB): used = 501, reserve = 485, peak = 503.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8229/8926.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 675816, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 675832, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 675864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.217387s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (14.4%)

PHY-1001 : Congestion index: top1 = 45.45, top5 = 40.34, top10 = 37.44, top15 = 35.44.
OPT-1001 : End congestion update;  0.396121s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.294209s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (74.4%)

OPT-0007 : Start: WNS -3927 TNS -44646 NUM_FEPS 28
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3931 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4035 instances, 3910 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 550523, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021265s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 550615, Over = 0
PHY-3001 : End incremental legalization;  0.170763s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.6%)

OPT-0007 : Iter 1: improved WNS -3777 TNS -25770 NUM_FEPS 22 with 53 cells processed and 18175 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3931 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4035 instances, 3910 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 554835, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 554819, Over = 0
PHY-3001 : End incremental legalization;  0.183620s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (59.6%)

OPT-0007 : Iter 2: improved WNS -3777 TNS -18019 NUM_FEPS 23 with 20 cells processed and 10161 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3931 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4035 instances, 3910 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 555699, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021439s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.9%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 555663, Over = 0
PHY-3001 : End incremental legalization;  0.175009s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.6%)

OPT-0007 : Iter 3: improved WNS -3777 TNS -15435 NUM_FEPS 21 with 11 cells processed and 4872 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3931 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4035 instances, 3910 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 555905, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.8%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 555869, Over = 0
PHY-3001 : End incremental legalization;  0.175365s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (62.4%)

OPT-0007 : Iter 4: improved WNS -3777 TNS -15437 NUM_FEPS 21 with 7 cells processed and 84 slack improved
OPT-1001 : End path based optimization;  1.680014s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (54.9%)

OPT-1001 : Current memory(MB): used = 502, reserve = 486, peak = 504.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.296909s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (42.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8026/8926.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690736, over cnt = 59(0%), over = 88, worst = 4
PHY-1002 : len = 691080, over cnt = 30(0%), over = 32, worst = 2
PHY-1002 : len = 691288, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 691448, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 691464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439141s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (49.8%)

PHY-1001 : Congestion index: top1 = 45.47, top5 = 40.62, top10 = 37.69, top15 = 35.76.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.296989s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (52.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3777 TNS -15685 NUM_FEPS 21
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 45.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3777ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 8926 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 8926 nets
OPT-1001 : End physical optimization;  8.438414s wall, 4.343750s user + 0.046875s system = 4.390625s CPU (52.0%)

RUN-1003 : finish command "place" in  27.214047s wall, 10.546875s user + 0.531250s system = 11.078125s CPU (40.7%)

RUN-1004 : used memory is 421 MB, reserved memory is 401 MB, peak memory is 504 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.043879s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (65.9%)

RUN-1004 : used memory is 426 MB, reserved memory is 411 MB, peak memory is 504 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4037 instances
RUN-1001 : 1956 mslices, 1954 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 8926 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 4363 nets have 2 pins
RUN-1001 : 3249 nets have [3 - 5] pins
RUN-1001 : 776 nets have [6 - 10] pins
RUN-1001 : 277 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40478, tnet num: 8924, tinst num: 4035, tnode num: 46900, tedge num: 67599.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1956 mslices, 1954 lslices, 101 pads, 18 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 671232, over cnt = 1168(3%), over = 1910, worst = 7
PHY-1002 : len = 677952, over cnt = 649(1%), over = 961, worst = 5
PHY-1002 : len = 684600, over cnt = 222(0%), over = 314, worst = 5
PHY-1002 : len = 687440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.677966s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 45.62, top5 = 40.48, top10 = 37.47, top15 = 35.48.
PHY-1001 : End global routing;  0.854611s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (53.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 512, reserve = 494, peak = 512.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 761, reserve = 746, peak = 761.
PHY-1001 : End build detailed router design. 2.923049s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (41.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 107928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.860155s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (52.1%)

PHY-1001 : Current memory(MB): used = 795, reserve = 782, peak = 795.
PHY-1001 : End phase 1; 1.865740s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (51.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 94% nets.
PHY-1022 : len = 1.83871e+06, over cnt = 473(0%), over = 478, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 799, reserve = 785, peak = 799.
PHY-1001 : End initial routed; 21.809009s wall, 14.078125s user + 0.109375s system = 14.187500s CPU (65.1%)

PHY-1001 : Update timing.....
PHY-1001 : 198/8477(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.649   |  -111.412  |  71   
RUN-1001 :   Hold   |  -1.491   |  -70.629   |  55   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.460307s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (63.1%)

PHY-1001 : Current memory(MB): used = 806, reserve = 792, peak = 806.
PHY-1001 : End phase 2; 23.269373s wall, 15.000000s user + 0.109375s system = 15.109375s CPU (64.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.784ns STNS -106.375ns FEP 68.
PHY-1001 : End OPT Iter 1; 0.112061s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (83.7%)

PHY-1022 : len = 1.83872e+06, over cnt = 486(0%), over = 491, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.230983s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (87.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.82466e+06, over cnt = 96(0%), over = 96, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.630684s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (91.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.82337e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.179658s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (52.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8233e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.138422s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.82334e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.113229s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.6%)

PHY-1001 : Update timing.....
PHY-1001 : 193/8477(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.784   |  -107.382  |  69   
RUN-1001 :   Hold   |  -1.491   |  -70.629   |  55   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.472019s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (72.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 145 feed throughs used by 85 nets
PHY-1001 : End commit to database; 1.173250s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (70.6%)

PHY-1001 : Current memory(MB): used = 871, reserve = 859, peak = 871.
PHY-1001 : End phase 3; 4.118464s wall, 3.046875s user + 0.046875s system = 3.093750s CPU (75.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.784ns STNS -105.579ns FEP 69.
PHY-1001 : End OPT Iter 1; 0.189341s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (82.5%)

PHY-1022 : len = 1.82338e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.305518s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (76.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.784ns, -105.579ns, 69}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8233e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.098772s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (63.3%)

PHY-1001 : Update timing.....
PHY-1001 : 193/8477(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.788   |  -105.583  |  69   
RUN-1001 :   Hold   |  -1.491   |  -70.629   |  55   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.469697s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (65.9%)

PHY-1001 : Current memory(MB): used = 875, reserve = 864, peak = 876.
PHY-1001 : End phase 4; 1.898692s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (66.7%)

PHY-1003 : Routed, final wirelength = 1.8233e+06
PHY-1001 : Current memory(MB): used = 876, reserve = 864, peak = 876.
PHY-1001 : End export database. 0.025810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  34.332812s wall, 21.468750s user + 0.296875s system = 21.765625s CPU (63.4%)

RUN-1003 : finish command "route" in  36.458576s wall, 22.562500s user + 0.296875s system = 22.859375s CPU (62.7%)

RUN-1004 : used memory is 824 MB, reserved memory is 814 MB, peak memory is 876 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7290   out of  19600   37.19%
#reg                     2569   out of  19600   13.11%
#le                      7571
  #lut only              5002   out of   7571   66.07%
  #reg only               281   out of   7571    3.71%
  #lut&reg               2288   out of   7571   30.22%
#dsp                        3   out of     29   10.34%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1134
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    242
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    194
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               171
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53
#7        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0    7


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |7571   |6839    |451     |2585    |18      |3       |
|  ISP                               |AHBISP                                        |138    |112     |26      |51      |0       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |21     |15      |6       |1       |0       |0       |
|    u_bypass                        |bypass                                        |16     |8       |8       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |6      |6       |0       |4       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |4      |4       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |34     |34      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |5      |5       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |6      |6       |0       |4       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |10     |10      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |82     |36      |12      |65      |0       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |31     |11      |0       |31      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |13     |9       |0       |13      |0       |0       |
|  sd_reader                         |sd_reader                                     |586    |478     |94      |262     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |298    |260     |34      |134     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |717    |531     |94      |349     |4       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |324    |189     |48      |227     |4       |0       |
|      rd_fifo_data                  |fifo_data                                     |152    |82      |18      |124     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |14     |14      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |24      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |85     |44      |6       |75      |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |13     |6       |0       |13      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |19     |14      |0       |19      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |31     |18      |0       |29      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |393    |342     |46      |122     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |62     |50      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |59     |59      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |50     |41      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |133    |115     |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |89     |77      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5149   |5090    |51      |1343    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |156    |89      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |639    |399     |109     |418     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |639    |399     |109     |418     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |300    |194     |0       |292     |0       |0       |
|        reg_inst                    |register                                      |299    |193     |0       |291     |0       |0       |
|        tap_inst                    |tap                                           |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |339    |205     |109     |126     |0       |0       |
|        bus_inst                    |bus_top                                       |145    |85      |52      |44      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |92     |50      |34      |24      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |48     |30      |18      |15      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |110    |79      |29      |55      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4317  
    #2          2       2018  
    #3          3       653   
    #4          4       578   
    #5        5-10      815   
    #6        11-50     447   
    #7       51-100      21   
    #8       101-500     2    
  Average     3.34            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.301386s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (110.5%)

RUN-1004 : used memory is 825 MB, reserved memory is 814 MB, peak memory is 880 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40478, tnet num: 8924, tinst num: 4035, tnode num: 46900, tedge num: 67599.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 7 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: ad467d595167e4b95f65fb42f1f950da3eeee95634caf28bafc95e13005f5383 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4035
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 8926, pip num: 110929
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 145
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3163 valid insts, and 295380 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011110000111011100110111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  14.898186s wall, 90.218750s user + 0.890625s system = 91.109375s CPU (611.5%)

RUN-1004 : used memory is 881 MB, reserved memory is 870 MB, peak memory is 1042 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_103407.log"
