<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="e" filename="../../rtl/ALU.v" language="1800-2017"/>
    <file id="q" filename="../../rtl/ALU_Input_Mux.v" language="1800-2017"/>
    <file id="d" filename="../../rtl/Adder.v" language="1800-2017"/>
    <file id="g" filename="../../rtl/Comparator.v" language="1800-2017"/>
    <file id="f" filename="../../rtl/Control_Unit.v" language="1800-2017"/>
    <file id="h" filename="../../rtl/Hazard_Unit.v" language="1800-2017"/>
    <file id="i" filename="../../rtl/MUX_2INPUT.v" language="1800-2017"/>
    <file id="j" filename="../../rtl/MUX_4INPUT.v" language="1800-2017"/>
    <file id="r" filename="../../rtl/Memory_Filter.v" language="1800-2017"/>
    <file id="k" filename="../../rtl/Program_Counter.v" language="1800-2017"/>
    <file id="l" filename="../../rtl/Register_File.v" language="1800-2017"/>
    <file id="c" filename="../../rtl/mips_cpu_bus.v" language="1800-2017"/>
    <file id="m" filename="../../rtl/pipeline_registers_bus/Decode_Execute_Register.v" language="1800-2017"/>
    <file id="n" filename="../../rtl/pipeline_registers_bus/Execute_Memory_Register.v" language="1800-2017"/>
    <file id="o" filename="../../rtl/pipeline_registers_bus/Fetch_Decode_Register.v" language="1800-2017"/>
    <file id="p" filename="../../rtl/pipeline_registers_bus/Memory_Writeback_Register.v" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="../../rtl/mips_cpu_bus.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c5" loc="c,5,8,5,20" name="TOP" submodname="TOP" hier="TOP"/>
  </cells>
  <netlist>
    <module fl="c5" loc="c,5,8,5,20" name="TOP" origName="TOP" topModule="1" public="true">
      <var fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="1" dir="input" vartype="logic" origName="clk" public="true"/>
      <var fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="1" dir="input" vartype="logic" origName="reset" public="true"/>
      <var fl="c9" loc="c,9,18,9,24" name="active" dtype_id="1" dir="output" vartype="logic" origName="active" public="true"/>
      <var fl="c10" loc="c,10,24,10,35" name="register_v0" dtype_id="2" dir="output" vartype="logic" origName="register_v0" public="true"/>
      <var fl="c13" loc="c,13,24,13,31" name="address" dtype_id="2" dir="output" vartype="logic" origName="address" public="true"/>
      <var fl="c14" loc="c,14,18,14,23" name="write" dtype_id="1" dir="output" vartype="logic" origName="write" public="true"/>
      <var fl="c15" loc="c,15,18,15,22" name="read" dtype_id="1" dir="output" vartype="logic" origName="read" public="true"/>
      <var fl="c16" loc="c,16,17,16,28" name="waitrequest" dtype_id="1" dir="input" vartype="logic" origName="waitrequest" public="true"/>
      <var fl="c17" loc="c,17,24,17,33" name="writedata" dtype_id="2" dir="output" vartype="logic" origName="writedata" public="true"/>
      <var fl="c18" loc="c,18,23,18,33" name="byteenable" dtype_id="3" dir="output" vartype="logic" origName="byteenable" public="true"/>
      <var fl="c19" loc="c,19,23,19,31" name="readdata" dtype_id="2" dir="input" vartype="logic" origName="readdata" public="true"/>
      <var fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus.internal_clk" dtype_id="1" vartype="logic" origName="internal_clk"/>
      <var fl="c26" loc="c,26,15,26,28" name="mips_cpu_bus.instr_address" dtype_id="2" vartype="logic" origName="instr_address"/>
      <var fl="c28" loc="c,28,15,28,40" name="mips_cpu_bus.program_counter_mux_1_out" dtype_id="2" vartype="logic" origName="program_counter_mux_1_out"/>
      <var fl="c29" loc="c,29,11,29,21" name="mips_cpu_bus.HALT_fetch" dtype_id="1" vartype="logic" origName="HALT_fetch"/>
      <var fl="c32" loc="c,32,14,32,40" name="mips_cpu_bus.program_counter_src_decode" dtype_id="1" vartype="logic" origName="program_counter_src_decode"/>
      <var fl="c33" loc="c,33,14,33,35" name="mips_cpu_bus.register_write_decode" dtype_id="1" vartype="logic" origName="register_write_decode"/>
      <var fl="c34" loc="c,34,14,34,39" name="mips_cpu_bus.memory_to_register_decode" dtype_id="1" vartype="logic" origName="memory_to_register_decode"/>
      <var fl="c35" loc="c,35,14,35,33" name="mips_cpu_bus.memory_write_decode" dtype_id="1" vartype="logic" origName="memory_write_decode"/>
      <var fl="c36" loc="c,36,14,36,30" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="4" vartype="logic" origName="ALU_src_B_decode"/>
      <var fl="c37" loc="c,37,14,37,41" name="mips_cpu_bus.register_destination_decode" dtype_id="4" vartype="logic" origName="register_destination_decode"/>
      <var fl="c38" loc="c,38,14,38,27" name="mips_cpu_bus.branch_decode" dtype_id="1" vartype="logic" origName="branch_decode"/>
      <var fl="c40" loc="c,40,14,40,33" name="mips_cpu_bus.ALU_function_decode" dtype_id="5" vartype="logic" origName="ALU_function_decode"/>
      <var fl="c41" loc="c,41,10,41,49" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_decode"/>
      <var fl="c42" loc="c,42,9,42,27" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="1" vartype="logic" origName="using_HI_LO_decode"/>
      <var fl="c43" loc="c,43,9,43,29" name="mips_cpu_bus.j_instruction_decode" dtype_id="1" vartype="logic" origName="j_instruction_decode"/>
      <var fl="c44" loc="c,44,9,44,33" name="mips_cpu_bus.HI_register_write_decode" dtype_id="1" vartype="logic" origName="HI_register_write_decode"/>
      <var fl="c45" loc="c,45,9,45,33" name="mips_cpu_bus.LO_register_write_decode" dtype_id="1" vartype="logic" origName="LO_register_write_decode"/>
      <var fl="c46" loc="c,46,9,46,20" name="mips_cpu_bus.HALT_decode" dtype_id="1" vartype="logic" origName="HALT_decode"/>
      <var fl="c52" loc="c,52,18,52,36" name="mips_cpu_bus.instruction_decode" dtype_id="2" vartype="logic" origName="instruction_decode"/>
      <var fl="c53" loc="c,53,18,53,50" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2" vartype="logic" origName="program_counter_plus_four_decode"/>
      <var fl="c73" loc="c,73,18,73,47" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2" vartype="logic" origName="register_file_output_A_decode"/>
      <var fl="c74" loc="c,74,18,74,47" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2" vartype="logic" origName="register_file_output_B_decode"/>
      <var fl="c77" loc="c,77,18,77,33" name="mips_cpu_bus.sign_imm_decode" dtype_id="2" vartype="logic" origName="sign_imm_decode"/>
      <var fl="c78" loc="c,78,16,78,28" name="mips_cpu_bus.comparator_1" dtype_id="2" vartype="logic" origName="comparator_1"/>
      <var fl="c79" loc="c,79,16,79,28" name="mips_cpu_bus.comparator_2" dtype_id="2" vartype="logic" origName="comparator_2"/>
      <var fl="c83" loc="c,83,18,83,46" name="mips_cpu_bus.register_destination_execute" dtype_id="4" vartype="logic" origName="register_destination_execute"/>
      <var fl="c84" loc="c,84,18,84,44" name="mips_cpu_bus.memory_to_register_execute" dtype_id="1" vartype="logic" origName="memory_to_register_execute"/>
      <var fl="c85" loc="c,85,18,85,38" name="mips_cpu_bus.memory_write_execute" dtype_id="1" vartype="logic" origName="memory_write_execute"/>
      <var fl="c86" loc="c,86,18,86,40" name="mips_cpu_bus.write_register_execute" dtype_id="6" vartype="logic" origName="write_register_execute"/>
      <var fl="c87" loc="c,87,18,87,35" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="4" vartype="logic" origName="ALU_src_B_execute"/>
      <var fl="c88" loc="c,88,18,88,38" name="mips_cpu_bus.ALU_function_execute" dtype_id="5" vartype="logic" origName="ALU_function_execute"/>
      <var fl="c89" loc="c,89,18,89,43" name="mips_cpu_bus.HI_register_write_execute" dtype_id="1" vartype="logic" origName="HI_register_write_execute"/>
      <var fl="c90" loc="c,90,18,90,43" name="mips_cpu_bus.LO_register_write_execute" dtype_id="1" vartype="logic" origName="LO_register_write_execute"/>
      <var fl="c91" loc="c,91,18,91,40" name="mips_cpu_bus.register_write_execute" dtype_id="1" vartype="logic" origName="register_write_execute"/>
      <var fl="c92" loc="c,92,11,92,51" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_execute"/>
      <var fl="c93" loc="c,93,10,93,31" name="mips_cpu_bus.j_instruction_execute" dtype_id="1" vartype="logic" origName="j_instruction_execute"/>
      <var fl="c94" loc="c,94,10,94,29" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="1" vartype="logic" origName="using_HI_LO_execute"/>
      <var fl="c95" loc="c,95,10,95,22" name="mips_cpu_bus.HALT_execute" dtype_id="1" vartype="logic" origName="HALT_execute"/>
      <var fl="c96" loc="c,96,15,96,25" name="mips_cpu_bus.op_execute" dtype_id="5" vartype="logic" origName="op_execute"/>
      <var fl="c99" loc="c,99,15,99,28" name="mips_cpu_bus.src_A_execute" dtype_id="2" vartype="logic" origName="src_A_execute"/>
      <var fl="c100" loc="c,100,15,100,28" name="mips_cpu_bus.src_B_execute" dtype_id="2" vartype="logic" origName="src_B_execute"/>
      <var fl="c101" loc="c,101,18,101,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2" vartype="logic" origName="src_A_ALU_execute"/>
      <var fl="c102" loc="c,102,18,102,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2" vartype="logic" origName="src_B_ALU_execute"/>
      <var fl="c103" loc="c,103,18,103,36" name="mips_cpu_bus.write_data_execute" dtype_id="2" vartype="logic" origName="write_data_execute"/>
      <var fl="c104" loc="c,104,18,104,36" name="mips_cpu_bus.ALU_output_execute" dtype_id="2" vartype="logic" origName="ALU_output_execute"/>
      <var fl="c105" loc="c,105,18,105,39" name="mips_cpu_bus.ALU_HI_output_execute" dtype_id="2" vartype="logic" origName="ALU_HI_output_execute"/>
      <var fl="c106" loc="c,106,18,106,39" name="mips_cpu_bus.ALU_LO_output_execute" dtype_id="2" vartype="logic" origName="ALU_LO_output_execute"/>
      <var fl="c107" loc="c,107,18,107,28" name="mips_cpu_bus.Rs_execute" dtype_id="6" vartype="logic" origName="Rs_execute"/>
      <var fl="c108" loc="c,108,18,108,28" name="mips_cpu_bus.Rt_execute" dtype_id="6" vartype="logic" origName="Rt_execute"/>
      <var fl="c109" loc="c,109,18,109,28" name="mips_cpu_bus.Rd_execute" dtype_id="6" vartype="logic" origName="Rd_execute"/>
      <var fl="c110" loc="c,110,18,110,34" name="mips_cpu_bus.sign_imm_execute" dtype_id="2" vartype="logic" origName="sign_imm_execute"/>
      <var fl="c112" loc="c,112,15,112,48" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2" vartype="logic" origName="program_counter_plus_four_execute"/>
      <var fl="c113" loc="c,113,15,113,40" name="mips_cpu_bus.j_program_counter_execute" dtype_id="2" vartype="logic" origName="j_program_counter_execute"/>
      <var fl="c116" loc="c,116,14,116,35" name="mips_cpu_bus.register_write_memory" dtype_id="1" vartype="logic" origName="register_write_memory"/>
      <var fl="c117" loc="c,117,14,117,35" name="mips_cpu_bus.write_register_memory" dtype_id="6" vartype="logic" origName="write_register_memory"/>
      <var fl="c118" loc="c,118,14,118,39" name="mips_cpu_bus.memory_to_register_memory" dtype_id="1" vartype="logic" origName="memory_to_register_memory"/>
      <var fl="c119" loc="c,119,14,119,33" name="mips_cpu_bus.memory_write_memory" dtype_id="1" vartype="logic" origName="memory_write_memory"/>
      <var fl="c120" loc="c,120,14,120,38" name="mips_cpu_bus.HI_register_write_memory" dtype_id="1" vartype="logic" origName="HI_register_write_memory"/>
      <var fl="c121" loc="c,121,9,121,33" name="mips_cpu_bus.LO_register_write_memory" dtype_id="1" vartype="logic" origName="LO_register_write_memory"/>
      <var fl="c122" loc="c,122,10,122,49" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_memory"/>
      <var fl="c123" loc="c,123,9,123,29" name="mips_cpu_bus.j_instruction_memory" dtype_id="1" vartype="logic" origName="j_instruction_memory"/>
      <var fl="c124" loc="c,124,9,124,20" name="mips_cpu_bus.HALT_memory" dtype_id="1" vartype="logic" origName="HALT_memory"/>
      <var fl="c125" loc="c,125,14,125,23" name="mips_cpu_bus.op_memory" dtype_id="5" vartype="logic" origName="op_memory"/>
      <var fl="c126" loc="c,126,14,126,31" name="mips_cpu_bus.byteenable_memory" dtype_id="3" vartype="logic" origName="byteenable_memory"/>
      <var fl="c129" loc="c,129,15,129,32" name="mips_cpu_bus.ALU_output_memory" dtype_id="2" vartype="logic" origName="ALU_output_memory"/>
      <var fl="c130" loc="c,130,15,130,35" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2" vartype="logic" origName="ALU_HI_output_memory"/>
      <var fl="c131" loc="c,131,15,131,35" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2" vartype="logic" origName="ALU_LO_output_memory"/>
      <var fl="c132" loc="c,132,15,132,32" name="mips_cpu_bus.write_data_memory" dtype_id="2" vartype="logic" origName="write_data_memory"/>
      <var fl="c134" loc="c,134,15,134,39" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2" vartype="logic" origName="j_program_counter_memory"/>
      <var fl="c135" loc="c,135,15,135,31" name="mips_cpu_bus.src_A_ALU_memory" dtype_id="2" vartype="logic" origName="src_A_ALU_memory"/>
      <var fl="c138" loc="c,138,8,138,32" name="mips_cpu_bus.register_write_writeback" dtype_id="1" vartype="logic" origName="register_write_writeback"/>
      <var fl="c139" loc="c,139,8,139,35" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="1" vartype="logic" origName="HI_register_write_writeback"/>
      <var fl="c140" loc="c,140,8,140,35" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="1" vartype="logic" origName="LO_register_write_writeback"/>
      <var fl="c141" loc="c,141,8,141,36" name="mips_cpu_bus.memory_to_register_writeback" dtype_id="1" vartype="logic" origName="memory_to_register_writeback"/>
      <var fl="c142" loc="c,142,8,142,22" name="mips_cpu_bus.HALT_writeback" dtype_id="1" vartype="logic" origName="HALT_writeback"/>
      <var fl="c143" loc="c,143,14,143,26" name="mips_cpu_bus.op_writeback" dtype_id="5" vartype="logic" origName="op_writeback"/>
      <var fl="c144" loc="c,144,14,144,34" name="mips_cpu_bus.byteenable_writeback" dtype_id="3" vartype="logic" origName="byteenable_writeback"/>
      <var fl="c145" loc="c,145,15,145,34" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2" vartype="logic" origName="src_A_ALU_writeback"/>
      <var fl="c148" loc="c,148,14,148,38" name="mips_cpu_bus.write_register_writeback" dtype_id="6" vartype="logic" origName="write_register_writeback"/>
      <var fl="c149" loc="c,149,15,149,31" name="mips_cpu_bus.result_writeback" dtype_id="2" vartype="logic" origName="result_writeback"/>
      <var fl="c150" loc="c,150,15,150,38" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2" vartype="logic" origName="ALU_HI_output_writeback"/>
      <var fl="c151" loc="c,151,15,151,38" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2" vartype="logic" origName="ALU_LO_output_writeback"/>
      <var fl="c152" loc="c,152,15,152,35" name="mips_cpu_bus.ALU_output_writeback" dtype_id="2" vartype="logic" origName="ALU_output_writeback"/>
      <var fl="c153" loc="c,153,15,153,34" name="mips_cpu_bus.read_data_writeback" dtype_id="2" vartype="logic" origName="read_data_writeback"/>
      <var fl="c154" loc="c,154,15,154,43" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2" vartype="logic" origName="read_data_writeback_filtered"/>
      <var fl="c157" loc="c,157,14,157,25" name="mips_cpu_bus.stall_fetch" dtype_id="1" vartype="logic" origName="stall_fetch"/>
      <var fl="c158" loc="c,158,14,158,26" name="mips_cpu_bus.stall_decode" dtype_id="1" vartype="logic" origName="stall_decode"/>
      <var fl="c161" loc="c,161,14,161,36" name="mips_cpu_bus.flush_execute_register" dtype_id="1" vartype="logic" origName="flush_execute_register"/>
      <var fl="c162" loc="c,162,14,162,31" name="mips_cpu_bus.forward_A_execute" dtype_id="7" vartype="logic" origName="forward_A_execute"/>
      <var fl="c163" loc="c,163,14,163,31" name="mips_cpu_bus.forward_B_execute" dtype_id="7" vartype="logic" origName="forward_B_execute"/>
      <var fl="c576" loc="c,576,14,576,25" name="mips_cpu_bus.fetch_state" dtype_id="4" vartype="logic" origName="fetch_state"/>
      <var fl="l13" loc="l,13,15,13,24" name="mips_cpu_bus.register_file.registers" dtype_id="8" vartype="" origName="registers"/>
      <var fl="l14" loc="l,14,15,14,21" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2" vartype="logic" origName="HI_reg"/>
      <var fl="l14" loc="l,14,23,14,29" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2" vartype="logic" origName="LO_reg"/>
      <var fl="f19" loc="f,19,14,19,16" name="mips_cpu_bus.control_unit.op" dtype_id="5" vartype="logic" origName="op"/>
      <var fl="f20" loc="f,20,14,20,16" name="mips_cpu_bus.control_unit.rt" dtype_id="6" vartype="logic" origName="rt"/>
      <var fl="f21" loc="f,21,14,21,19" name="mips_cpu_bus.control_unit.funct" dtype_id="5" vartype="logic" origName="funct"/>
      <var fl="q22" loc="q,22,15,22,30" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2" vartype="logic" origName="src_mux_input_0"/>
      <var fl="e19" loc="e,19,15,19,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9" vartype="logic" origName="ALU_HI_LO_output"/>
      <var fl="r10" loc="r,10,15,10,28" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2" vartype="logic" origName="temp_filtered"/>
      <var fl="h31" loc="h,31,8,31,15" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="1" vartype="logic" origName="lwstall"/>
      <var fl="h32" loc="h,32,8,32,19" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="1" vartype="logic" origName="branchstall"/>
      <topscope fl="c5" loc="c,5,8,5,20">
        <scope fl="c5" loc="c,5,8,5,20" name="TOP"/>
      </topscope>
      <var fl="c22" loc="c,22,8,22,20" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="1" vartype="logic" origName="__VinpClk__TOP__mips_cpu_bus__DOT__internal_clk"/>
      <var fl="c22" loc="c,22,8,22,20" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk"/>
      <var fl="c8" loc="c,8,17,8,22" name="__Vclklast__TOP__reset" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__reset"/>
      <var fl="c7" loc="c,7,17,7,20" name="__Vclklast__TOP__clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__clk"/>
      <var fl="c22" loc="c,22,8,22,20" name="__Vchglast__TOP__mips_cpu_bus.internal_clk" dtype_id="1" vartype="logic" origName="__Vchglast__TOP__mips_cpu_bus__DOT__internal_clk"/>
      <var fl="c5" loc="c,5,8,5,20" name="__Vm_traceActivity" dtype_id="10" vartype="bit" origName="__Vm_traceActivity"/>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceInitThis">
        <ccall fl="c5" loc="c,5,8,5,20"/>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceFullThis">
        <ccall fl="c5" loc="c,5,8,5,20"/>
        <assign fl="c5" loc="c,5,8,5,20" dtype_id="10">
          <const fl="c5" loc="c,5,8,5,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,20" name="__Vm_traceActivity" dtype_id="10"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis">
        <if fl="c86" loc="c,86,18,86,40">
          <and fl="c86" loc="c,86,18,86,40" dtype_id="11">
            <const fl="c86" loc="c,86,18,86,40" name="32&apos;h1" dtype_id="2"/>
            <or fl="c86" loc="c,86,18,86,40" dtype_id="11">
              <varref fl="c86" loc="c,86,18,86,40" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c86" loc="c,86,18,86,40" dtype_id="11">
                <varref fl="c86" loc="c,86,18,86,40" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c86" loc="c,86,18,86,40" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c51" loc="c,51,18,51,47">
          <and fl="c51" loc="c,51,18,51,47" dtype_id="11">
            <const fl="c51" loc="c,51,18,51,47" name="32&apos;h1" dtype_id="2"/>
            <or fl="c51" loc="c,51,18,51,47" dtype_id="11">
              <or fl="c51" loc="c,51,18,51,47" dtype_id="11">
                <varref fl="c51" loc="c,51,18,51,47" name="__Vm_traceActivity" dtype_id="11"/>
                <shiftr fl="c51" loc="c,51,18,51,47" dtype_id="11">
                  <varref fl="c51" loc="c,51,18,51,47" name="__Vm_traceActivity" dtype_id="10"/>
                  <const fl="c51" loc="c,51,18,51,47" name="32&apos;h2" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c51" loc="c,51,18,51,47" dtype_id="11">
                <varref fl="c51" loc="c,51,18,51,47" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c51" loc="c,51,18,51,47" name="32&apos;h3" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c25" loc="c,25,15,25,36">
          <and fl="c25" loc="c,25,15,25,36" dtype_id="11">
            <const fl="c25" loc="c,25,15,25,36" name="32&apos;h1" dtype_id="2"/>
            <or fl="c25" loc="c,25,15,25,36" dtype_id="11">
              <or fl="c25" loc="c,25,15,25,36" dtype_id="11">
                <or fl="c25" loc="c,25,15,25,36" dtype_id="11">
                  <varref fl="c25" loc="c,25,15,25,36" name="__Vm_traceActivity" dtype_id="11"/>
                  <shiftr fl="c25" loc="c,25,15,25,36" dtype_id="11">
                    <varref fl="c25" loc="c,25,15,25,36" name="__Vm_traceActivity" dtype_id="10"/>
                    <const fl="c25" loc="c,25,15,25,36" name="32&apos;h2" dtype_id="2"/>
                  </shiftr>
                </or>
                <shiftr fl="c25" loc="c,25,15,25,36" dtype_id="11">
                  <varref fl="c25" loc="c,25,15,25,36" name="__Vm_traceActivity" dtype_id="10"/>
                  <const fl="c25" loc="c,25,15,25,36" name="32&apos;h3" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c25" loc="c,25,15,25,36" dtype_id="11">
                <varref fl="c25" loc="c,25,15,25,36" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c25" loc="c,25,15,25,36" name="32&apos;ha" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c72" loc="c,72,18,72,39">
          <and fl="c72" loc="c,72,18,72,39" dtype_id="11">
            <const fl="c72" loc="c,72,18,72,39" name="32&apos;h1" dtype_id="2"/>
            <or fl="c72" loc="c,72,18,72,39" dtype_id="11">
              <varref fl="c72" loc="c,72,18,72,39" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c72" loc="c,72,18,72,39" dtype_id="11">
                <varref fl="c72" loc="c,72,18,72,39" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c72" loc="c,72,18,72,39" name="32&apos;h3" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c39" loc="c,39,14,39,26">
          <and fl="c39" loc="c,39,14,39,26" dtype_id="11">
            <const fl="c39" loc="c,39,14,39,26" name="32&apos;h1" dtype_id="2"/>
            <or fl="c39" loc="c,39,14,39,26" dtype_id="11">
              <or fl="c39" loc="c,39,14,39,26" dtype_id="11">
                <varref fl="c39" loc="c,39,14,39,26" name="__Vm_traceActivity" dtype_id="11"/>
                <shiftr fl="c39" loc="c,39,14,39,26" dtype_id="11">
                  <varref fl="c39" loc="c,39,14,39,26" name="__Vm_traceActivity" dtype_id="10"/>
                  <const fl="c39" loc="c,39,14,39,26" name="32&apos;h3" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c39" loc="c,39,14,39,26" dtype_id="11">
                <varref fl="c39" loc="c,39,14,39,26" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c39" loc="c,39,14,39,26" name="32&apos;ha" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c75" loc="c,75,18,75,30">
          <and fl="c75" loc="c,75,18,75,30" dtype_id="11">
            <const fl="c75" loc="c,75,18,75,30" name="32&apos;h1" dtype_id="2"/>
            <or fl="c75" loc="c,75,18,75,30" dtype_id="11">
              <or fl="c75" loc="c,75,18,75,30" dtype_id="11">
                <or fl="c75" loc="c,75,18,75,30" dtype_id="11">
                  <varref fl="c75" loc="c,75,18,75,30" name="__Vm_traceActivity" dtype_id="11"/>
                  <shiftr fl="c75" loc="c,75,18,75,30" dtype_id="11">
                    <varref fl="c75" loc="c,75,18,75,30" name="__Vm_traceActivity" dtype_id="10"/>
                    <const fl="c75" loc="c,75,18,75,30" name="32&apos;h4" dtype_id="2"/>
                  </shiftr>
                </or>
                <shiftr fl="c75" loc="c,75,18,75,30" dtype_id="11">
                  <varref fl="c75" loc="c,75,18,75,30" name="__Vm_traceActivity" dtype_id="10"/>
                  <const fl="c75" loc="c,75,18,75,30" name="32&apos;h8" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c75" loc="c,75,18,75,30" dtype_id="11">
                <varref fl="c75" loc="c,75,18,75,30" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c75" loc="c,75,18,75,30" name="32&apos;h9" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c162" loc="c,162,14,162,31">
          <and fl="c162" loc="c,162,14,162,31" dtype_id="11">
            <const fl="c162" loc="c,162,14,162,31" name="32&apos;h1" dtype_id="2"/>
            <or fl="c162" loc="c,162,14,162,31" dtype_id="11">
              <varref fl="c162" loc="c,162,14,162,31" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c162" loc="c,162,14,162,31" dtype_id="11">
                <varref fl="c162" loc="c,162,14,162,31" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c162" loc="c,162,14,162,31" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c126" loc="c,126,14,126,31">
          <and fl="c126" loc="c,126,14,126,31" dtype_id="11">
            <const fl="c126" loc="c,126,14,126,31" name="32&apos;h1" dtype_id="2"/>
            <or fl="c126" loc="c,126,14,126,31" dtype_id="11">
              <varref fl="c126" loc="c,126,14,126,31" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c126" loc="c,126,14,126,31" dtype_id="11">
                <varref fl="c126" loc="c,126,14,126,31" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c126" loc="c,126,14,126,31" name="32&apos;h6" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c101" loc="c,101,18,101,35">
          <and fl="c101" loc="c,101,18,101,35" dtype_id="11">
            <const fl="c101" loc="c,101,18,101,35" name="32&apos;h1" dtype_id="2"/>
            <or fl="c101" loc="c,101,18,101,35" dtype_id="11">
              <varref fl="c101" loc="c,101,18,101,35" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c101" loc="c,101,18,101,35" dtype_id="11">
                <varref fl="c101" loc="c,101,18,101,35" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c101" loc="c,101,18,101,35" name="32&apos;h7" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c73" loc="c,73,18,73,47">
          <and fl="c73" loc="c,73,18,73,47" dtype_id="11">
            <const fl="c73" loc="c,73,18,73,47" name="32&apos;h1" dtype_id="2"/>
            <or fl="c73" loc="c,73,18,73,47" dtype_id="11">
              <varref fl="c73" loc="c,73,18,73,47" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c73" loc="c,73,18,73,47" dtype_id="11">
                <varref fl="c73" loc="c,73,18,73,47" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c73" loc="c,73,18,73,47" name="32&apos;h8" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c33" loc="c,33,14,33,35">
          <and fl="c33" loc="c,33,14,33,35" dtype_id="11">
            <const fl="c33" loc="c,33,14,33,35" name="32&apos;h1" dtype_id="2"/>
            <or fl="c33" loc="c,33,14,33,35" dtype_id="11">
              <varref fl="c33" loc="c,33,14,33,35" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c33" loc="c,33,14,33,35" dtype_id="11">
                <varref fl="c33" loc="c,33,14,33,35" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c33" loc="c,33,14,33,35" name="32&apos;h9" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c32" loc="c,32,14,32,40">
          <and fl="c32" loc="c,32,14,32,40" dtype_id="11">
            <const fl="c32" loc="c,32,14,32,40" name="32&apos;h1" dtype_id="2"/>
            <or fl="c32" loc="c,32,14,32,40" dtype_id="11">
              <varref fl="c32" loc="c,32,14,32,40" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c32" loc="c,32,14,32,40" dtype_id="11">
                <varref fl="c32" loc="c,32,14,32,40" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c32" loc="c,32,14,32,40" name="32&apos;ha" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c157" loc="c,157,14,157,25">
          <and fl="c157" loc="c,157,14,157,25" dtype_id="11">
            <const fl="c157" loc="c,157,14,157,25" name="32&apos;h1" dtype_id="2"/>
            <or fl="c157" loc="c,157,14,157,25" dtype_id="11">
              <varref fl="c157" loc="c,157,14,157,25" name="__Vm_traceActivity" dtype_id="11"/>
              <shiftr fl="c157" loc="c,157,14,157,25" dtype_id="11">
                <varref fl="c157" loc="c,157,14,157,25" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c157" loc="c,157,14,157,25" name="32&apos;hb" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c175" loc="c,175,15,175,35">
          <and fl="c175" loc="c,175,15,175,35" dtype_id="2">
            <const fl="c175" loc="c,175,15,175,35" name="32&apos;h2" dtype_id="2"/>
            <varref fl="c175" loc="c,175,15,175,35" name="__Vm_traceActivity" dtype_id="10"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c26" loc="c,26,15,26,28">
          <and fl="c26" loc="c,26,15,26,28" dtype_id="2">
            <const fl="c26" loc="c,26,15,26,28" name="32&apos;h4" dtype_id="2"/>
            <varref fl="c26" loc="c,26,15,26,28" name="__Vm_traceActivity" dtype_id="10"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c80" loc="c,80,15,80,39">
          <and fl="c80" loc="c,80,15,80,39" dtype_id="11">
            <const fl="c80" loc="c,80,15,80,39" name="32&apos;h1" dtype_id="2"/>
            <or fl="c80" loc="c,80,15,80,39" dtype_id="11">
              <shiftr fl="c80" loc="c,80,15,80,39" dtype_id="11">
                <varref fl="c80" loc="c,80,15,80,39" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c80" loc="c,80,15,80,39" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
              <shiftr fl="c80" loc="c,80,15,80,39" dtype_id="11">
                <varref fl="c80" loc="c,80,15,80,39" name="__Vm_traceActivity" dtype_id="10"/>
                <const fl="c80" loc="c,80,15,80,39" name="32&apos;h3" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c22" loc="c,22,8,22,20">
          <and fl="c22" loc="c,22,8,22,20" dtype_id="2">
            <const fl="c22" loc="c,22,8,22,20" name="32&apos;h8" dtype_id="2"/>
            <varref fl="c22" loc="c,22,8,22,20" name="__Vm_traceActivity" dtype_id="10"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c70" loc="c,70,15,70,45">
          <and fl="c70" loc="c,70,15,70,45" dtype_id="2">
            <const fl="c70" loc="c,70,15,70,45" name="32&apos;h10" dtype_id="2"/>
            <varref fl="c70" loc="c,70,15,70,45" name="__Vm_traceActivity" dtype_id="10"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <if fl="c84" loc="c,84,18,84,44">
          <and fl="c84" loc="c,84,18,84,44" dtype_id="2">
            <const fl="c84" loc="c,84,18,84,44" name="32&apos;h20" dtype_id="2"/>
            <varref fl="c84" loc="c,84,18,84,44" name="__Vm_traceActivity" dtype_id="10"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,20"/>
        </if>
        <ccall fl="c5" loc="c,5,8,5,20"/>
        <assign fl="c5" loc="c,5,8,5,20" dtype_id="10">
          <const fl="c5" loc="c,5,8,5,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,20" name="__Vm_traceActivity" dtype_id="10"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceInitThis__1">
        <tracedecl fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,18,9,24" name="active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,24,10,35" name="register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,24,13,31" name="address" dtype_id="2"/>
        <tracedecl fl="c14" loc="c,14,18,14,23" name="write" dtype_id="1"/>
        <tracedecl fl="c15" loc="c,15,18,15,22" name="read" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,17,16,28" name="waitrequest" dtype_id="1"/>
        <tracedecl fl="c17" loc="c,17,24,17,33" name="writedata" dtype_id="2"/>
        <tracedecl fl="c18" loc="c,18,23,18,33" name="byteenable" dtype_id="3"/>
        <tracedecl fl="c19" loc="c,19,23,19,31" name="readdata" dtype_id="2"/>
        <tracedecl fl="c7" loc="c,7,17,7,20" name="mips_cpu_bus clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,17,8,22" name="mips_cpu_bus reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,18,9,24" name="mips_cpu_bus active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,24,10,35" name="mips_cpu_bus register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,24,13,31" name="mips_cpu_bus address" dtype_id="2"/>
        <tracedecl fl="c14" loc="c,14,18,14,23" name="mips_cpu_bus write" dtype_id="1"/>
        <tracedecl fl="c15" loc="c,15,18,15,22" name="mips_cpu_bus read" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,17,16,28" name="mips_cpu_bus waitrequest" dtype_id="1"/>
        <tracedecl fl="c17" loc="c,17,24,17,33" name="mips_cpu_bus writedata" dtype_id="2"/>
        <tracedecl fl="c18" loc="c,18,23,18,33" name="mips_cpu_bus byteenable" dtype_id="3"/>
        <tracedecl fl="c19" loc="c,19,23,19,31" name="mips_cpu_bus readdata" dtype_id="2"/>
        <tracedecl fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus internal_clk" dtype_id="1"/>
        <tracedecl fl="c25" loc="c,25,15,25,36" name="mips_cpu_bus program_counter_prime" dtype_id="2"/>
        <tracedecl fl="c26" loc="c,26,15,26,28" name="mips_cpu_bus instr_address" dtype_id="2"/>
        <tracedecl fl="c27" loc="c,27,15,27,46" name="mips_cpu_bus program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="c28" loc="c,28,15,28,40" name="mips_cpu_bus program_counter_mux_1_out" dtype_id="2"/>
        <tracedecl fl="c29" loc="c,29,11,29,21" name="mips_cpu_bus HALT_fetch" dtype_id="1"/>
        <tracedecl fl="c32" loc="c,32,14,32,40" name="mips_cpu_bus program_counter_src_decode" dtype_id="1"/>
        <tracedecl fl="c33" loc="c,33,14,33,35" name="mips_cpu_bus register_write_decode" dtype_id="1"/>
        <tracedecl fl="c34" loc="c,34,14,34,39" name="mips_cpu_bus memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="c35" loc="c,35,14,35,33" name="mips_cpu_bus memory_write_decode" dtype_id="1"/>
        <tracedecl fl="c36" loc="c,36,14,36,30" name="mips_cpu_bus ALU_src_B_decode" dtype_id="4"/>
        <tracedecl fl="c37" loc="c,37,14,37,41" name="mips_cpu_bus register_destination_decode" dtype_id="4"/>
        <tracedecl fl="c38" loc="c,38,14,38,27" name="mips_cpu_bus branch_decode" dtype_id="1"/>
        <tracedecl fl="c39" loc="c,39,14,39,26" name="mips_cpu_bus equal_decode" dtype_id="1"/>
        <tracedecl fl="c40" loc="c,40,14,40,33" name="mips_cpu_bus ALU_function_decode" dtype_id="5"/>
        <tracedecl fl="c41" loc="c,41,10,41,49" name="mips_cpu_bus program_counter_multiplexer_jump_decode" dtype_id="1"/>
        <tracedecl fl="c42" loc="c,42,9,42,27" name="mips_cpu_bus using_HI_LO_decode" dtype_id="1"/>
        <tracedecl fl="c43" loc="c,43,9,43,29" name="mips_cpu_bus j_instruction_decode" dtype_id="1"/>
        <tracedecl fl="c44" loc="c,44,9,44,33" name="mips_cpu_bus HI_register_write_decode" dtype_id="1"/>
        <tracedecl fl="c45" loc="c,45,9,45,33" name="mips_cpu_bus LO_register_write_decode" dtype_id="1"/>
        <tracedecl fl="c46" loc="c,46,9,46,20" name="mips_cpu_bus HALT_decode" dtype_id="1"/>
        <tracedecl fl="c51" loc="c,51,18,51,47" name="mips_cpu_bus program_counter_branch_decode" dtype_id="2"/>
        <tracedecl fl="c52" loc="c,52,18,52,36" name="mips_cpu_bus instruction_decode" dtype_id="2"/>
        <tracedecl fl="c53" loc="c,53,18,53,50" name="mips_cpu_bus program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="c55" loc="c,55,15,55,17" name="mips_cpu_bus op" dtype_id="5"/>
        <tracedecl fl="c57" loc="c,57,18,57,32" name="mips_cpu_bus read_address_1" dtype_id="6"/>
        <tracedecl fl="c57" loc="c,57,34,57,43" name="mips_cpu_bus Rs_decode" dtype_id="6"/>
        <tracedecl fl="c60" loc="c,60,18,60,32" name="mips_cpu_bus read_address_2" dtype_id="6"/>
        <tracedecl fl="c60" loc="c,60,33,60,42" name="mips_cpu_bus Rt_decode" dtype_id="6"/>
        <tracedecl fl="c63" loc="c,63,18,63,27" name="mips_cpu_bus Rd_decode" dtype_id="6"/>
        <tracedecl fl="c65" loc="c,65,18,65,27" name="mips_cpu_bus immediate" dtype_id="12"/>
        <tracedecl fl="c67" loc="c,67,15,67,23" name="mips_cpu_bus j_offset" dtype_id="13"/>
        <tracedecl fl="c70" loc="c,70,15,70,45" name="mips_cpu_bus register_file_output_LO_decode" dtype_id="2"/>
        <tracedecl fl="c71" loc="c,71,15,71,45" name="mips_cpu_bus register_file_output_HI_decode" dtype_id="2"/>
        <tracedecl fl="c72" loc="c,72,18,72,39" name="mips_cpu_bus shifter_output_decode" dtype_id="2"/>
        <tracedecl fl="c73" loc="c,73,18,73,47" name="mips_cpu_bus register_file_output_A_decode" dtype_id="2"/>
        <tracedecl fl="c74" loc="c,74,18,74,47" name="mips_cpu_bus register_file_output_B_decode" dtype_id="2"/>
        <tracedecl fl="c75" loc="c,75,18,75,30" name="mips_cpu_bus src_A_decode" dtype_id="2"/>
        <tracedecl fl="c76" loc="c,76,18,76,30" name="mips_cpu_bus src_B_decode" dtype_id="2"/>
        <tracedecl fl="c77" loc="c,77,18,77,33" name="mips_cpu_bus sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="c78" loc="c,78,16,78,28" name="mips_cpu_bus comparator_1" dtype_id="2"/>
        <tracedecl fl="c79" loc="c,79,16,79,28" name="mips_cpu_bus comparator_2" dtype_id="2"/>
        <tracedecl fl="c80" loc="c,80,15,80,39" name="mips_cpu_bus j_program_counter_decode" dtype_id="2"/>
        <tracedecl fl="c83" loc="c,83,18,83,46" name="mips_cpu_bus register_destination_execute" dtype_id="4"/>
        <tracedecl fl="c84" loc="c,84,18,84,44" name="mips_cpu_bus memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="c85" loc="c,85,18,85,38" name="mips_cpu_bus memory_write_execute" dtype_id="1"/>
        <tracedecl fl="c86" loc="c,86,18,86,40" name="mips_cpu_bus write_register_execute" dtype_id="6"/>
        <tracedecl fl="c87" loc="c,87,18,87,35" name="mips_cpu_bus ALU_src_B_execute" dtype_id="4"/>
        <tracedecl fl="c88" loc="c,88,18,88,38" name="mips_cpu_bus ALU_function_execute" dtype_id="5"/>
        <tracedecl fl="c89" loc="c,89,18,89,43" name="mips_cpu_bus HI_register_write_execute" dtype_id="1"/>
        <tracedecl fl="c90" loc="c,90,18,90,43" name="mips_cpu_bus LO_register_write_execute" dtype_id="1"/>
        <tracedecl fl="c91" loc="c,91,18,91,40" name="mips_cpu_bus register_write_execute" dtype_id="1"/>
        <tracedecl fl="c92" loc="c,92,11,92,51" name="mips_cpu_bus program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="c93" loc="c,93,10,93,31" name="mips_cpu_bus j_instruction_execute" dtype_id="1"/>
        <tracedecl fl="c94" loc="c,94,10,94,29" name="mips_cpu_bus using_HI_LO_execute" dtype_id="1"/>
        <tracedecl fl="c95" loc="c,95,10,95,22" name="mips_cpu_bus HALT_execute" dtype_id="1"/>
        <tracedecl fl="c96" loc="c,96,15,96,25" name="mips_cpu_bus op_execute" dtype_id="5"/>
        <tracedecl fl="c99" loc="c,99,15,99,28" name="mips_cpu_bus src_A_execute" dtype_id="2"/>
        <tracedecl fl="c100" loc="c,100,15,100,28" name="mips_cpu_bus src_B_execute" dtype_id="2"/>
        <tracedecl fl="c101" loc="c,101,18,101,35" name="mips_cpu_bus src_A_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c102" loc="c,102,18,102,35" name="mips_cpu_bus src_B_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c103" loc="c,103,18,103,36" name="mips_cpu_bus write_data_execute" dtype_id="2"/>
        <tracedecl fl="c104" loc="c,104,18,104,36" name="mips_cpu_bus ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="c105" loc="c,105,18,105,39" name="mips_cpu_bus ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="c106" loc="c,106,18,106,39" name="mips_cpu_bus ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="c107" loc="c,107,18,107,28" name="mips_cpu_bus Rs_execute" dtype_id="6"/>
        <tracedecl fl="c108" loc="c,108,18,108,28" name="mips_cpu_bus Rt_execute" dtype_id="6"/>
        <tracedecl fl="c109" loc="c,109,18,109,28" name="mips_cpu_bus Rd_execute" dtype_id="6"/>
        <tracedecl fl="c110" loc="c,110,18,110,34" name="mips_cpu_bus sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="c111" loc="c,111,15,111,49" name="mips_cpu_bus program_counter_plus_eight_execute" dtype_id="2"/>
        <tracedecl fl="c112" loc="c,112,15,112,48" name="mips_cpu_bus program_counter_plus_four_execute" dtype_id="2"/>
        <tracedecl fl="c113" loc="c,113,15,113,40" name="mips_cpu_bus j_program_counter_execute" dtype_id="2"/>
        <tracedecl fl="c116" loc="c,116,14,116,35" name="mips_cpu_bus register_write_memory" dtype_id="1"/>
        <tracedecl fl="c117" loc="c,117,14,117,35" name="mips_cpu_bus write_register_memory" dtype_id="6"/>
        <tracedecl fl="c118" loc="c,118,14,118,39" name="mips_cpu_bus memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="c119" loc="c,119,14,119,33" name="mips_cpu_bus memory_write_memory" dtype_id="1"/>
        <tracedecl fl="c120" loc="c,120,14,120,38" name="mips_cpu_bus HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="c121" loc="c,121,9,121,33" name="mips_cpu_bus LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="c122" loc="c,122,10,122,49" name="mips_cpu_bus program_counter_multiplexer_jump_memory" dtype_id="1"/>
        <tracedecl fl="c123" loc="c,123,9,123,29" name="mips_cpu_bus j_instruction_memory" dtype_id="1"/>
        <tracedecl fl="c124" loc="c,124,9,124,20" name="mips_cpu_bus HALT_memory" dtype_id="1"/>
        <tracedecl fl="c125" loc="c,125,14,125,23" name="mips_cpu_bus op_memory" dtype_id="5"/>
        <tracedecl fl="c126" loc="c,126,14,126,31" name="mips_cpu_bus byteenable_memory" dtype_id="3"/>
        <tracedecl fl="c129" loc="c,129,15,129,32" name="mips_cpu_bus ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="c130" loc="c,130,15,130,35" name="mips_cpu_bus ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="c131" loc="c,131,15,131,35" name="mips_cpu_bus ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="c132" loc="c,132,15,132,32" name="mips_cpu_bus write_data_memory" dtype_id="2"/>
        <tracedecl fl="c133" loc="c,133,15,133,41" name="mips_cpu_bus ALU_output_memory_resolved" dtype_id="2"/>
        <tracedecl fl="c134" loc="c,134,15,134,39" name="mips_cpu_bus j_program_counter_memory" dtype_id="2"/>
        <tracedecl fl="c135" loc="c,135,15,135,31" name="mips_cpu_bus src_A_ALU_memory" dtype_id="2"/>
        <tracedecl fl="c138" loc="c,138,8,138,32" name="mips_cpu_bus register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c139" loc="c,139,8,139,35" name="mips_cpu_bus HI_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c140" loc="c,140,8,140,35" name="mips_cpu_bus LO_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c141" loc="c,141,8,141,36" name="mips_cpu_bus memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="c142" loc="c,142,8,142,22" name="mips_cpu_bus HALT_writeback" dtype_id="1"/>
        <tracedecl fl="c143" loc="c,143,14,143,26" name="mips_cpu_bus op_writeback" dtype_id="5"/>
        <tracedecl fl="c144" loc="c,144,14,144,34" name="mips_cpu_bus byteenable_writeback" dtype_id="3"/>
        <tracedecl fl="c145" loc="c,145,15,145,34" name="mips_cpu_bus src_A_ALU_writeback" dtype_id="2"/>
        <tracedecl fl="c148" loc="c,148,14,148,38" name="mips_cpu_bus write_register_writeback" dtype_id="6"/>
        <tracedecl fl="c149" loc="c,149,15,149,31" name="mips_cpu_bus result_writeback" dtype_id="2"/>
        <tracedecl fl="c150" loc="c,150,15,150,38" name="mips_cpu_bus ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="c151" loc="c,151,15,151,38" name="mips_cpu_bus ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="c152" loc="c,152,15,152,35" name="mips_cpu_bus ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="c153" loc="c,153,15,153,34" name="mips_cpu_bus read_data_writeback" dtype_id="2"/>
        <tracedecl fl="c154" loc="c,154,15,154,43" name="mips_cpu_bus read_data_writeback_filtered" dtype_id="2"/>
        <tracedecl fl="c157" loc="c,157,14,157,25" name="mips_cpu_bus stall_fetch" dtype_id="1"/>
        <tracedecl fl="c158" loc="c,158,14,158,26" name="mips_cpu_bus stall_decode" dtype_id="1"/>
        <tracedecl fl="c159" loc="c,159,14,159,30" name="mips_cpu_bus forward_A_decode" dtype_id="1"/>
        <tracedecl fl="c160" loc="c,160,14,160,30" name="mips_cpu_bus forward_B_decode" dtype_id="1"/>
        <tracedecl fl="c161" loc="c,161,14,161,36" name="mips_cpu_bus flush_execute_register" dtype_id="1"/>
        <tracedecl fl="c162" loc="c,162,14,162,31" name="mips_cpu_bus forward_A_execute" dtype_id="7"/>
        <tracedecl fl="c163" loc="c,163,14,163,31" name="mips_cpu_bus forward_B_execute" dtype_id="7"/>
        <tracedecl fl="c166" loc="c,166,15,166,27" name="mips_cpu_bus data_address" dtype_id="2"/>
        <tracedecl fl="c175" loc="c,175,15,175,35" name="mips_cpu_bus register_v0_reg_file" dtype_id="2"/>
        <tracedecl fl="c576" loc="c,576,14,576,25" name="mips_cpu_bus fetch_state" dtype_id="4"/>
        <tracedecl fl="l3" loc="l,3,17,3,20" name="mips_cpu_bus register_file clk" dtype_id="1"/>
        <tracedecl fl="l4" loc="l,4,18,4,27" name="mips_cpu_bus register_file pipelined" dtype_id="1"/>
        <tracedecl fl="l5" loc="l,5,17,5,29" name="mips_cpu_bus register_file write_enable" dtype_id="1"/>
        <tracedecl fl="l5" loc="l,5,31,5,46" name="mips_cpu_bus register_file HI_write_enable" dtype_id="1"/>
        <tracedecl fl="l5" loc="l,5,48,5,63" name="mips_cpu_bus register_file LO_write_enable" dtype_id="1"/>
        <tracedecl fl="l6" loc="l,6,21,6,35" name="mips_cpu_bus register_file read_address_1" dtype_id="6"/>
        <tracedecl fl="l6" loc="l,6,37,6,51" name="mips_cpu_bus register_file read_address_2" dtype_id="6"/>
        <tracedecl fl="l6" loc="l,6,53,6,66" name="mips_cpu_bus register_file write_address" dtype_id="6"/>
        <tracedecl fl="l7" loc="l,7,21,7,31" name="mips_cpu_bus register_file write_data" dtype_id="2"/>
        <tracedecl fl="l7" loc="l,7,34,7,47" name="mips_cpu_bus register_file HI_write_data" dtype_id="2"/>
        <tracedecl fl="l7" loc="l,7,49,7,62" name="mips_cpu_bus register_file LO_write_data" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,22,8,33" name="mips_cpu_bus register_file read_data_1" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,35,8,46" name="mips_cpu_bus register_file read_data_2" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,22,9,34" name="mips_cpu_bus register_file read_data_LO" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,36,9,48" name="mips_cpu_bus register_file read_data_HI" dtype_id="2"/>
        <tracedecl fl="l10" loc="l,10,22,10,37" name="mips_cpu_bus register_file read_register_2" dtype_id="2"/>
        <tracedecl fl="l13" loc="l,13,15,13,24" name="mips_cpu_bus register_file registers" dtype_id="8"/>
        <tracedecl fl="l14" loc="l,14,15,14,21" name="mips_cpu_bus register_file HI_reg" dtype_id="2"/>
        <tracedecl fl="l14" loc="l,14,23,14,29" name="mips_cpu_bus register_file LO_reg" dtype_id="2"/>
        <tracedecl fl="l28" loc="l,28,8,28,26" name="mips_cpu_bus register_file modified_write_clk" dtype_id="1"/>
        <tracedecl fl="k2" loc="k,2,14,2,17" name="mips_cpu_bus pc clk" dtype_id="1"/>
        <tracedecl fl="k3" loc="k,3,22,3,35" name="mips_cpu_bus pc address_input" dtype_id="2"/>
        <tracedecl fl="k4" loc="k,4,14,4,20" name="mips_cpu_bus pc enable" dtype_id="1"/>
        <tracedecl fl="k5" loc="k,5,14,5,19" name="mips_cpu_bus pc reset" dtype_id="1"/>
        <tracedecl fl="k6" loc="k,6,15,6,19" name="mips_cpu_bus pc halt" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,22,7,36" name="mips_cpu_bus pc address_output" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu_bus plus_four_adder a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu_bus plus_four_adder b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu_bus plus_four_adder z" dtype_id="2"/>
        <tracedecl fl="i3" loc="i,3,12,3,21" name="mips_cpu_bus program_counter_multiplexer BUS_WIDTH" dtype_id="14"/>
        <tracedecl fl="i6" loc="i,6,14,6,21" name="mips_cpu_bus program_counter_multiplexer control" dtype_id="1"/>
        <tracedecl fl="i7" loc="i,7,30,7,37" name="mips_cpu_bus program_counter_multiplexer input_0" dtype_id="2"/>
        <tracedecl fl="i8" loc="i,8,30,8,37" name="mips_cpu_bus program_counter_multiplexer input_1" dtype_id="2"/>
        <tracedecl fl="i10" loc="i,10,31,10,39" name="mips_cpu_bus program_counter_multiplexer resolved" dtype_id="2"/>
        <tracedecl fl="i3" loc="i,3,12,3,21" name="mips_cpu_bus program_counter_multiplexer_two BUS_WIDTH" dtype_id="14"/>
        <tracedecl fl="i6" loc="i,6,14,6,21" name="mips_cpu_bus program_counter_multiplexer_two control" dtype_id="1"/>
        <tracedecl fl="i7" loc="i,7,30,7,37" name="mips_cpu_bus program_counter_multiplexer_two input_0" dtype_id="2"/>
        <tracedecl fl="i8" loc="i,8,30,8,37" name="mips_cpu_bus program_counter_multiplexer_two input_1" dtype_id="2"/>
        <tracedecl fl="i10" loc="i,10,31,10,39" name="mips_cpu_bus program_counter_multiplexer_two resolved" dtype_id="2"/>
        <tracedecl fl="o3" loc="o,3,15,3,18" name="mips_cpu_bus fetch_decode_register clk" dtype_id="1"/>
        <tracedecl fl="o4" loc="o,4,14,4,20" name="mips_cpu_bus fetch_decode_register enable" dtype_id="1"/>
        <tracedecl fl="o5" loc="o,5,15,5,20" name="mips_cpu_bus fetch_decode_register clear" dtype_id="1"/>
        <tracedecl fl="o6" loc="o,6,14,6,19" name="mips_cpu_bus fetch_decode_register reset" dtype_id="1"/>
        <tracedecl fl="o8" loc="o,8,14,8,24" name="mips_cpu_bus fetch_decode_register HALT_fetch" dtype_id="1"/>
        <tracedecl fl="o9" loc="o,9,15,9,26" name="mips_cpu_bus fetch_decode_register HALT_decode" dtype_id="1"/>
        <tracedecl fl="o11" loc="o,11,21,11,52" name="mips_cpu_bus fetch_decode_register program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="o13" loc="o,13,22,13,54" name="mips_cpu_bus fetch_decode_register program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="f3" loc="f,3,21,3,32" name="mips_cpu_bus control_unit instruction" dtype_id="2"/>
        <tracedecl fl="f5" loc="f,5,17,5,31" name="mips_cpu_bus control_unit register_write" dtype_id="1"/>
        <tracedecl fl="f6" loc="f,6,17,6,35" name="mips_cpu_bus control_unit memory_to_register" dtype_id="1"/>
        <tracedecl fl="f7" loc="f,7,17,7,29" name="mips_cpu_bus control_unit memory_write" dtype_id="1"/>
        <tracedecl fl="f8" loc="f,8,21,8,30" name="mips_cpu_bus control_unit ALU_src_B" dtype_id="4"/>
        <tracedecl fl="f9" loc="f,9,21,9,41" name="mips_cpu_bus control_unit register_destination" dtype_id="4"/>
        <tracedecl fl="f10" loc="f,10,17,10,23" name="mips_cpu_bus control_unit branch" dtype_id="1"/>
        <tracedecl fl="f11" loc="f,11,22,11,34" name="mips_cpu_bus control_unit ALU_function" dtype_id="5"/>
        <tracedecl fl="f12" loc="f,12,17,12,49" name="mips_cpu_bus control_unit program_counter_multiplexer_jump" dtype_id="1"/>
        <tracedecl fl="f13" loc="f,13,16,13,29" name="mips_cpu_bus control_unit j_instruction" dtype_id="1"/>
        <tracedecl fl="f14" loc="f,14,16,14,33" name="mips_cpu_bus control_unit LO_register_write" dtype_id="1"/>
        <tracedecl fl="f15" loc="f,15,16,15,33" name="mips_cpu_bus control_unit HI_register_write" dtype_id="1"/>
        <tracedecl fl="f16" loc="f,16,16,16,27" name="mips_cpu_bus control_unit using_HI_LO" dtype_id="1"/>
        <tracedecl fl="f19" loc="f,19,14,19,16" name="mips_cpu_bus control_unit op" dtype_id="5"/>
        <tracedecl fl="f20" loc="f,20,14,20,16" name="mips_cpu_bus control_unit rt" dtype_id="6"/>
        <tracedecl fl="f21" loc="f,21,14,21,19" name="mips_cpu_bus control_unit funct" dtype_id="5"/>
        <tracedecl fl="g3" loc="g,3,23,3,25" name="mips_cpu_bus reg_output_comparator op" dtype_id="5"/>
        <tracedecl fl="g4" loc="g,4,21,4,23" name="mips_cpu_bus reg_output_comparator rt" dtype_id="6"/>
        <tracedecl fl="g5" loc="g,5,23,5,24" name="mips_cpu_bus reg_output_comparator a" dtype_id="2"/>
        <tracedecl fl="g6" loc="g,6,23,6,24" name="mips_cpu_bus reg_output_comparator b" dtype_id="2"/>
        <tracedecl fl="g7" loc="g,7,16,7,17" name="mips_cpu_bus reg_output_comparator c" dtype_id="1"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu_bus adder_decode a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu_bus adder_decode b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu_bus adder_decode z" dtype_id="2"/>
        <tracedecl fl="m3" loc="m,3,15,3,18" name="mips_cpu_bus decode_execute_register clk" dtype_id="1"/>
        <tracedecl fl="m4" loc="m,4,15,4,20" name="mips_cpu_bus decode_execute_register clear" dtype_id="1"/>
        <tracedecl fl="m5" loc="m,5,14,5,19" name="mips_cpu_bus decode_execute_register reset" dtype_id="1"/>
        <tracedecl fl="m8" loc="m,8,17,8,38" name="mips_cpu_bus decode_execute_register register_write_decode" dtype_id="1"/>
        <tracedecl fl="m9" loc="m,9,17,9,42" name="mips_cpu_bus decode_execute_register memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="m10" loc="m,10,16,10,35" name="mips_cpu_bus decode_execute_register memory_write_decode" dtype_id="1"/>
        <tracedecl fl="m11" loc="m,11,21,11,37" name="mips_cpu_bus decode_execute_register ALU_src_B_decode" dtype_id="4"/>
        <tracedecl fl="m12" loc="m,12,21,12,48" name="mips_cpu_bus decode_execute_register register_destination_decode" dtype_id="4"/>
        <tracedecl fl="m13" loc="m,13,16,13,40" name="mips_cpu_bus decode_execute_register HI_register_write_decode" dtype_id="1"/>
        <tracedecl fl="m14" loc="m,14,16,14,40" name="mips_cpu_bus decode_execute_register LO_register_write_decode" dtype_id="1"/>
        <tracedecl fl="m15" loc="m,15,21,15,40" name="mips_cpu_bus decode_execute_register ALU_function_decode" dtype_id="5"/>
        <tracedecl fl="m16" loc="m,16,16,16,55" name="mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_decode" dtype_id="1"/>
        <tracedecl fl="m17" loc="m,17,16,17,36" name="mips_cpu_bus decode_execute_register j_instruction_decode" dtype_id="1"/>
        <tracedecl fl="m18" loc="m,18,16,18,34" name="mips_cpu_bus decode_execute_register using_HI_LO_decode" dtype_id="1"/>
        <tracedecl fl="m19" loc="m,19,16,19,27" name="mips_cpu_bus decode_execute_register HALT_decode" dtype_id="1"/>
        <tracedecl fl="m20" loc="m,20,21,20,30" name="mips_cpu_bus decode_execute_register op_decode" dtype_id="5"/>
        <tracedecl fl="m22" loc="m,22,18,22,40" name="mips_cpu_bus decode_execute_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="m23" loc="m,23,18,23,44" name="mips_cpu_bus decode_execute_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="m24" loc="m,24,17,24,37" name="mips_cpu_bus decode_execute_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="m25" loc="m,25,22,25,39" name="mips_cpu_bus decode_execute_register ALU_src_B_execute" dtype_id="4"/>
        <tracedecl fl="m26" loc="m,26,22,26,50" name="mips_cpu_bus decode_execute_register register_destination_execute" dtype_id="4"/>
        <tracedecl fl="m27" loc="m,27,17,27,42" name="mips_cpu_bus decode_execute_register HI_register_write_execute" dtype_id="1"/>
        <tracedecl fl="m28" loc="m,28,17,28,42" name="mips_cpu_bus decode_execute_register LO_register_write_execute" dtype_id="1"/>
        <tracedecl fl="m29" loc="m,29,22,29,42" name="mips_cpu_bus decode_execute_register ALU_function_execute" dtype_id="5"/>
        <tracedecl fl="m30" loc="m,30,18,30,58" name="mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="m31" loc="m,31,17,31,38" name="mips_cpu_bus decode_execute_register j_instruction_execute" dtype_id="1"/>
        <tracedecl fl="m32" loc="m,32,17,32,36" name="mips_cpu_bus decode_execute_register using_HI_LO_execute" dtype_id="1"/>
        <tracedecl fl="m33" loc="m,33,17,33,29" name="mips_cpu_bus decode_execute_register HALT_execute" dtype_id="1"/>
        <tracedecl fl="m34" loc="m,34,22,34,32" name="mips_cpu_bus decode_execute_register op_execute" dtype_id="5"/>
        <tracedecl fl="m36" loc="m,36,22,36,31" name="mips_cpu_bus decode_execute_register Rs_decode" dtype_id="6"/>
        <tracedecl fl="m37" loc="m,37,22,37,31" name="mips_cpu_bus decode_execute_register Rt_decode" dtype_id="6"/>
        <tracedecl fl="m38" loc="m,38,21,38,30" name="mips_cpu_bus decode_execute_register Rd_decode" dtype_id="6"/>
        <tracedecl fl="m39" loc="m,39,21,39,36" name="mips_cpu_bus decode_execute_register sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="m41" loc="m,41,23,41,33" name="mips_cpu_bus decode_execute_register Rs_execute" dtype_id="6"/>
        <tracedecl fl="m42" loc="m,42,22,42,32" name="mips_cpu_bus decode_execute_register Rt_execute" dtype_id="6"/>
        <tracedecl fl="m43" loc="m,43,22,43,32" name="mips_cpu_bus decode_execute_register Rd_execute" dtype_id="6"/>
        <tracedecl fl="m44" loc="m,44,22,44,38" name="mips_cpu_bus decode_execute_register sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="m47" loc="m,47,21,47,33" name="mips_cpu_bus decode_execute_register src_A_decode" dtype_id="2"/>
        <tracedecl fl="m48" loc="m,48,21,48,33" name="mips_cpu_bus decode_execute_register src_B_decode" dtype_id="2"/>
        <tracedecl fl="m49" loc="m,49,22,49,54" name="mips_cpu_bus decode_execute_register program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="m50" loc="m,50,21,50,45" name="mips_cpu_bus decode_execute_register j_program_counter_decode" dtype_id="2"/>
        <tracedecl fl="m52" loc="m,52,22,52,35" name="mips_cpu_bus decode_execute_register src_A_execute" dtype_id="2"/>
        <tracedecl fl="m53" loc="m,53,22,53,35" name="mips_cpu_bus decode_execute_register src_B_execute" dtype_id="2"/>
        <tracedecl fl="m54" loc="m,54,23,54,56" name="mips_cpu_bus decode_execute_register program_counter_plus_four_execute" dtype_id="2"/>
        <tracedecl fl="m55" loc="m,55,22,55,47" name="mips_cpu_bus decode_execute_register j_program_counter_execute" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu_bus plus_four_adder_execute a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu_bus plus_four_adder_execute b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu_bus plus_four_adder_execute z" dtype_id="2"/>
        <tracedecl fl="j3" loc="j,3,12,3,21" name="mips_cpu_bus write_register_execute_mux BUS_WIDTH" dtype_id="14"/>
        <tracedecl fl="j6" loc="j,6,23,6,30" name="mips_cpu_bus write_register_execute_mux control" dtype_id="4"/>
        <tracedecl fl="j7" loc="j,7,31,7,38" name="mips_cpu_bus write_register_execute_mux input_0" dtype_id="6"/>
        <tracedecl fl="j8" loc="j,8,31,8,38" name="mips_cpu_bus write_register_execute_mux input_1" dtype_id="6"/>
        <tracedecl fl="j9" loc="j,9,31,9,38" name="mips_cpu_bus write_register_execute_mux input_2" dtype_id="6"/>
        <tracedecl fl="j10" loc="j,10,31,10,38" name="mips_cpu_bus write_register_execute_mux input_3" dtype_id="6"/>
        <tracedecl fl="j12" loc="j,12,31,12,39" name="mips_cpu_bus write_register_execute_mux resolved" dtype_id="6"/>
        <tracedecl fl="q2" loc="q,2,20,2,37" name="mips_cpu_bus alu_input_mux ALU_src_B_execute" dtype_id="4"/>
        <tracedecl fl="q3" loc="q,3,20,3,39" name="mips_cpu_bus alu_input_mux forward_one_execute" dtype_id="7"/>
        <tracedecl fl="q4" loc="q,4,20,4,39" name="mips_cpu_bus alu_input_mux forward_two_execute" dtype_id="7"/>
        <tracedecl fl="q6" loc="q,6,21,6,36" name="mips_cpu_bus alu_input_mux read_data_1_reg" dtype_id="2"/>
        <tracedecl fl="q7" loc="q,7,21,7,37" name="mips_cpu_bus alu_input_mux result_writeback" dtype_id="2"/>
        <tracedecl fl="q8" loc="q,8,21,8,38" name="mips_cpu_bus alu_input_mux ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="q9" loc="q,9,21,9,40" name="mips_cpu_bus alu_input_mux LO_result_writeback" dtype_id="2"/>
        <tracedecl fl="q10" loc="q,10,21,10,41" name="mips_cpu_bus alu_input_mux ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="q11" loc="q,11,21,11,36" name="mips_cpu_bus alu_input_mux read_data_2_reg" dtype_id="2"/>
        <tracedecl fl="q12" loc="q,12,21,12,41" name="mips_cpu_bus alu_input_mux ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="q13" loc="q,13,21,13,40" name="mips_cpu_bus alu_input_mux HI_result_writeback" dtype_id="2"/>
        <tracedecl fl="q14" loc="q,14,21,14,37" name="mips_cpu_bus alu_input_mux sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="q15" loc="q,15,21,15,55" name="mips_cpu_bus alu_input_mux program_counter_plus_eight_execute" dtype_id="2"/>
        <tracedecl fl="q17" loc="q,17,22,17,39" name="mips_cpu_bus alu_input_mux src_A_ALU_execute" dtype_id="2"/>
        <tracedecl fl="q18" loc="q,18,23,18,40" name="mips_cpu_bus alu_input_mux src_B_ALU_execute" dtype_id="2"/>
        <tracedecl fl="q19" loc="q,19,22,19,40" name="mips_cpu_bus alu_input_mux write_data_execute" dtype_id="2"/>
        <tracedecl fl="q22" loc="q,22,15,22,30" name="mips_cpu_bus alu_input_mux src_mux_input_0" dtype_id="2"/>
        <tracedecl fl="e4" loc="e,4,22,4,35" name="mips_cpu_bus alu ALU_operation" dtype_id="5"/>
        <tracedecl fl="e5" loc="e,5,22,5,29" name="mips_cpu_bus alu input_1" dtype_id="2"/>
        <tracedecl fl="e6" loc="e,6,21,6,28" name="mips_cpu_bus alu input_2" dtype_id="2"/>
        <tracedecl fl="e8" loc="e,8,22,8,32" name="mips_cpu_bus alu ALU_output" dtype_id="2"/>
        <tracedecl fl="e9" loc="e,9,22,9,35" name="mips_cpu_bus alu ALU_HI_output" dtype_id="2"/>
        <tracedecl fl="e10" loc="e,10,22,10,35" name="mips_cpu_bus alu ALU_LO_output" dtype_id="2"/>
        <tracedecl fl="e14" loc="e,14,14,14,26" name="mips_cpu_bus alu shift_amount" dtype_id="6"/>
        <tracedecl fl="e15" loc="e,15,15,15,35" name="mips_cpu_bus alu sign_extened_input_1" dtype_id="9"/>
        <tracedecl fl="e16" loc="e,16,15,16,35" name="mips_cpu_bus alu sign_extened_input_2" dtype_id="9"/>
        <tracedecl fl="e17" loc="e,17,15,17,31" name="mips_cpu_bus alu extended_input_1" dtype_id="9"/>
        <tracedecl fl="e18" loc="e,18,15,18,31" name="mips_cpu_bus alu extended_input_2" dtype_id="9"/>
        <tracedecl fl="e19" loc="e,19,15,19,31" name="mips_cpu_bus alu ALU_HI_LO_output" dtype_id="9"/>
        <tracedecl fl="n3" loc="n,3,15,3,18" name="mips_cpu_bus execute_memory_register clk" dtype_id="1"/>
        <tracedecl fl="n4" loc="n,4,14,4,19" name="mips_cpu_bus execute_memory_register reset" dtype_id="1"/>
        <tracedecl fl="n7" loc="n,7,17,7,39" name="mips_cpu_bus execute_memory_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="n8" loc="n,8,17,8,43" name="mips_cpu_bus execute_memory_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="n9" loc="n,9,16,9,36" name="mips_cpu_bus execute_memory_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="n10" loc="n,10,16,10,41" name="mips_cpu_bus execute_memory_register HI_register_write_execute" dtype_id="1"/>
        <tracedecl fl="n11" loc="n,11,16,11,41" name="mips_cpu_bus execute_memory_register LO_register_write_execute" dtype_id="1"/>
        <tracedecl fl="n12" loc="n,12,17,12,57" name="mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="n13" loc="n,13,16,13,37" name="mips_cpu_bus execute_memory_register j_instruction_execute" dtype_id="1"/>
        <tracedecl fl="n14" loc="n,14,16,14,28" name="mips_cpu_bus execute_memory_register HALT_execute" dtype_id="1"/>
        <tracedecl fl="n15" loc="n,15,21,15,31" name="mips_cpu_bus execute_memory_register op_execute" dtype_id="5"/>
        <tracedecl fl="n16" loc="n,16,21,16,38" name="mips_cpu_bus execute_memory_register src_A_ALU_execute" dtype_id="2"/>
        <tracedecl fl="n18" loc="n,18,18,18,39" name="mips_cpu_bus execute_memory_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="n19" loc="n,19,18,19,43" name="mips_cpu_bus execute_memory_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="n20" loc="n,20,17,20,36" name="mips_cpu_bus execute_memory_register memory_write_memory" dtype_id="1"/>
        <tracedecl fl="n21" loc="n,21,18,21,42" name="mips_cpu_bus execute_memory_register HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="n22" loc="n,22,17,22,41" name="mips_cpu_bus execute_memory_register LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="n23" loc="n,23,18,23,57" name="mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_memory" dtype_id="1"/>
        <tracedecl fl="n24" loc="n,24,17,24,37" name="mips_cpu_bus execute_memory_register j_instruction_memory" dtype_id="1"/>
        <tracedecl fl="n25" loc="n,25,17,25,28" name="mips_cpu_bus execute_memory_register HALT_memory" dtype_id="1"/>
        <tracedecl fl="n26" loc="n,26,22,26,31" name="mips_cpu_bus execute_memory_register op_memory" dtype_id="5"/>
        <tracedecl fl="n27" loc="n,27,22,27,38" name="mips_cpu_bus execute_memory_register src_A_ALU_memory" dtype_id="2"/>
        <tracedecl fl="n30" loc="n,30,21,30,39" name="mips_cpu_bus execute_memory_register ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="n31" loc="n,31,21,31,42" name="mips_cpu_bus execute_memory_register ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="n32" loc="n,32,21,32,42" name="mips_cpu_bus execute_memory_register ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="n33" loc="n,33,21,33,39" name="mips_cpu_bus execute_memory_register write_data_execute" dtype_id="2"/>
        <tracedecl fl="n34" loc="n,34,21,34,43" name="mips_cpu_bus execute_memory_register write_register_execute" dtype_id="6"/>
        <tracedecl fl="n35" loc="n,35,21,35,46" name="mips_cpu_bus execute_memory_register j_program_counter_execute" dtype_id="2"/>
        <tracedecl fl="n37" loc="n,37,22,37,39" name="mips_cpu_bus execute_memory_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="n38" loc="n,38,22,38,42" name="mips_cpu_bus execute_memory_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="n39" loc="n,39,22,39,42" name="mips_cpu_bus execute_memory_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="n40" loc="n,40,22,40,39" name="mips_cpu_bus execute_memory_register write_data_memory" dtype_id="2"/>
        <tracedecl fl="n41" loc="n,41,22,41,43" name="mips_cpu_bus execute_memory_register write_register_memory" dtype_id="6"/>
        <tracedecl fl="n42" loc="n,42,22,42,46" name="mips_cpu_bus execute_memory_register j_program_counter_memory" dtype_id="2"/>
        <tracedecl fl="r3" loc="r,3,20,3,32" name="mips_cpu_bus memory_filter op_writeback" dtype_id="5"/>
        <tracedecl fl="r4" loc="r,4,20,4,40" name="mips_cpu_bus memory_filter byteenable_writeback" dtype_id="3"/>
        <tracedecl fl="r5" loc="r,5,21,5,36" name="mips_cpu_bus memory_filter src_A_writeback" dtype_id="2"/>
        <tracedecl fl="r6" loc="r,6,21,6,40" name="mips_cpu_bus memory_filter read_data_writeback" dtype_id="2"/>
        <tracedecl fl="r7" loc="r,7,14,7,19" name="mips_cpu_bus memory_filter reset" dtype_id="1"/>
        <tracedecl fl="r8" loc="r,8,22,8,47" name="mips_cpu_bus memory_filter filtered_output_writeback" dtype_id="2"/>
        <tracedecl fl="r10" loc="r,10,15,10,28" name="mips_cpu_bus memory_filter temp_filtered" dtype_id="2"/>
        <tracedecl fl="p3" loc="p,3,15,3,18" name="mips_cpu_bus memory_writeback_register clk" dtype_id="1"/>
        <tracedecl fl="p4" loc="p,4,14,4,19" name="mips_cpu_bus memory_writeback_register reset" dtype_id="1"/>
        <tracedecl fl="p7" loc="p,7,17,7,38" name="mips_cpu_bus memory_writeback_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="p8" loc="p,8,17,8,42" name="mips_cpu_bus memory_writeback_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="p9" loc="p,9,17,9,41" name="mips_cpu_bus memory_writeback_register HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="p10" loc="p,10,16,10,40" name="mips_cpu_bus memory_writeback_register LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="p11" loc="p,11,16,11,27" name="mips_cpu_bus memory_writeback_register HALT_memory" dtype_id="1"/>
        <tracedecl fl="p12" loc="p,12,21,12,30" name="mips_cpu_bus memory_writeback_register op_memory" dtype_id="5"/>
        <tracedecl fl="p13" loc="p,13,21,13,38" name="mips_cpu_bus memory_writeback_register byteenable_memory" dtype_id="3"/>
        <tracedecl fl="p14" loc="p,14,21,14,37" name="mips_cpu_bus memory_writeback_register src_A_ALU_memory" dtype_id="2"/>
        <tracedecl fl="p17" loc="p,17,18,17,42" name="mips_cpu_bus memory_writeback_register register_write_writeback" dtype_id="1"/>
        <tracedecl fl="p18" loc="p,18,18,18,46" name="mips_cpu_bus memory_writeback_register memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="p19" loc="p,19,17,19,44" name="mips_cpu_bus memory_writeback_register HI_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="p20" loc="p,20,17,20,44" name="mips_cpu_bus memory_writeback_register LO_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="p21" loc="p,21,17,21,31" name="mips_cpu_bus memory_writeback_register HALT_writeback" dtype_id="1"/>
        <tracedecl fl="p22" loc="p,22,22,22,34" name="mips_cpu_bus memory_writeback_register op_writeback" dtype_id="5"/>
        <tracedecl fl="p23" loc="p,23,25,23,45" name="mips_cpu_bus memory_writeback_register byteenable_writeback" dtype_id="3"/>
        <tracedecl fl="p24" loc="p,24,23,24,42" name="mips_cpu_bus memory_writeback_register src_A_ALU_writeback" dtype_id="2"/>
        <tracedecl fl="p27" loc="p,27,21,27,38" name="mips_cpu_bus memory_writeback_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="p28" loc="p,28,21,28,42" name="mips_cpu_bus memory_writeback_register write_register_memory" dtype_id="6"/>
        <tracedecl fl="p29" loc="p,29,22,29,42" name="mips_cpu_bus memory_writeback_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="p30" loc="p,30,21,30,41" name="mips_cpu_bus memory_writeback_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="p32" loc="p,32,22,32,42" name="mips_cpu_bus memory_writeback_register ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="p33" loc="p,33,22,33,46" name="mips_cpu_bus memory_writeback_register write_register_writeback" dtype_id="6"/>
        <tracedecl fl="p34" loc="p,34,22,34,45" name="mips_cpu_bus memory_writeback_register ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="p35" loc="p,35,22,35,45" name="mips_cpu_bus memory_writeback_register ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="i3" loc="i,3,12,3,21" name="mips_cpu_bus writeback_mux BUS_WIDTH" dtype_id="14"/>
        <tracedecl fl="i6" loc="i,6,14,6,21" name="mips_cpu_bus writeback_mux control" dtype_id="1"/>
        <tracedecl fl="i7" loc="i,7,30,7,37" name="mips_cpu_bus writeback_mux input_0" dtype_id="2"/>
        <tracedecl fl="i8" loc="i,8,30,8,37" name="mips_cpu_bus writeback_mux input_1" dtype_id="2"/>
        <tracedecl fl="i10" loc="i,10,31,10,39" name="mips_cpu_bus writeback_mux resolved" dtype_id="2"/>
        <tracedecl fl="h2" loc="h,2,16,2,29" name="mips_cpu_bus hazard_unit branch_decode" dtype_id="1"/>
        <tracedecl fl="h3" loc="h,3,20,3,29" name="mips_cpu_bus hazard_unit Rs_decode" dtype_id="6"/>
        <tracedecl fl="h4" loc="h,4,20,4,29" name="mips_cpu_bus hazard_unit Rt_decode" dtype_id="6"/>
        <tracedecl fl="h5" loc="h,5,20,5,30" name="mips_cpu_bus hazard_unit Rs_execute" dtype_id="6"/>
        <tracedecl fl="h6" loc="h,6,20,6,30" name="mips_cpu_bus hazard_unit Rt_execute" dtype_id="6"/>
        <tracedecl fl="h7" loc="h,7,20,7,42" name="mips_cpu_bus hazard_unit write_register_execute" dtype_id="6"/>
        <tracedecl fl="h8" loc="h,8,15,8,41" name="mips_cpu_bus hazard_unit memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="h9" loc="h,9,15,9,37" name="mips_cpu_bus hazard_unit register_write_execute" dtype_id="1"/>
        <tracedecl fl="h10" loc="h,10,20,10,41" name="mips_cpu_bus hazard_unit write_register_memory" dtype_id="6"/>
        <tracedecl fl="h11" loc="h,11,16,11,41" name="mips_cpu_bus hazard_unit memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="h12" loc="h,12,15,12,36" name="mips_cpu_bus hazard_unit register_write_memory" dtype_id="1"/>
        <tracedecl fl="h13" loc="h,13,20,13,44" name="mips_cpu_bus hazard_unit write_register_writeback" dtype_id="6"/>
        <tracedecl fl="h14" loc="h,14,15,14,39" name="mips_cpu_bus hazard_unit register_write_writeback" dtype_id="1"/>
        <tracedecl fl="h15" loc="h,15,15,15,55" name="mips_cpu_bus hazard_unit program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="h16" loc="h,16,15,16,39" name="mips_cpu_bus hazard_unit HI_register_write_memory" dtype_id="1"/>
        <tracedecl fl="h17" loc="h,17,15,17,39" name="mips_cpu_bus hazard_unit LO_register_write_memory" dtype_id="1"/>
        <tracedecl fl="h18" loc="h,18,15,18,42" name="mips_cpu_bus hazard_unit LO_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="h19" loc="h,19,15,19,42" name="mips_cpu_bus hazard_unit HI_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="h20" loc="h,20,15,20,34" name="mips_cpu_bus hazard_unit using_HI_LO_execute" dtype_id="1"/>
        <tracedecl fl="h22" loc="h,22,17,22,28" name="mips_cpu_bus hazard_unit stall_fetch" dtype_id="1"/>
        <tracedecl fl="h23" loc="h,23,17,23,29" name="mips_cpu_bus hazard_unit stall_decode" dtype_id="1"/>
        <tracedecl fl="h24" loc="h,24,17,24,54" name="mips_cpu_bus hazard_unit forward_register_file_output_A_decode" dtype_id="1"/>
        <tracedecl fl="h25" loc="h,25,17,25,54" name="mips_cpu_bus hazard_unit forward_register_file_output_B_decode" dtype_id="1"/>
        <tracedecl fl="h26" loc="h,26,17,26,39" name="mips_cpu_bus hazard_unit flush_execute_register" dtype_id="1"/>
        <tracedecl fl="h27" loc="h,27,21,27,59" name="mips_cpu_bus hazard_unit forward_register_file_output_A_execute" dtype_id="7"/>
        <tracedecl fl="h28" loc="h,28,21,28,59" name="mips_cpu_bus hazard_unit forward_register_file_output_B_execute" dtype_id="7"/>
        <tracedecl fl="h31" loc="h,31,8,31,15" name="mips_cpu_bus hazard_unit lwstall" dtype_id="1"/>
        <tracedecl fl="h32" loc="h,32,8,32,19" name="mips_cpu_bus hazard_unit branchstall" dtype_id="1"/>
      </cfunc>
      <cfunc fl="l36" loc="l,36,4,36,10" name="_sequent__TOP__1">
        <var fl="l13" loc="l,13,15,13,24" name="__Vdlyvdim0__mips_cpu_bus.register_file.registers__v0" dtype_id="15" vartype="bit" origName="__Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0"/>
        <var fl="l13" loc="l,13,15,13,24" name="__Vdlyvval__mips_cpu_bus.register_file.registers__v0" dtype_id="2" vartype="logic" origName="__Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0"/>
        <var fl="l13" loc="l,13,15,13,24" name="__Vdlyvset__mips_cpu_bus.register_file.registers__v0" dtype_id="16" vartype="bit" origName="__Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0"/>
        <assignpre fl="l31" loc="l,31,44,31,46" dtype_id="11">
          <const fl="l31" loc="l,31,44,31,46" name="32&apos;h0" dtype_id="2"/>
          <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvset__mips_cpu_bus.register_file.registers__v0" dtype_id="11"/>
        </assignpre>
        <comment fl="l30" loc="l,30,2,30,11" name="ALWAYS"/>
        <if fl="l31" loc="l,31,3,31,5">
          <varref fl="l31" loc="l,31,6,31,18" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
          <assigndly fl="l31" loc="l,31,44,31,46" dtype_id="2">
            <varref fl="l31" loc="l,31,47,31,57" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvval__mips_cpu_bus.register_file.registers__v0" dtype_id="2"/>
          </assigndly>
          <assign fl="l31" loc="l,31,44,31,46" dtype_id="11">
            <const fl="l31" loc="l,31,44,31,46" name="1&apos;h1" dtype_id="17"/>
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvset__mips_cpu_bus.register_file.registers__v0" dtype_id="11"/>
          </assign>
          <assign fl="l31" loc="l,31,44,31,46" dtype_id="18">
            <varref fl="l31" loc="l,31,30,31,43" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvdim0__mips_cpu_bus.register_file.registers__v0" dtype_id="18"/>
          </assign>
        </if>
        <comment fl="l31" loc="l,31,44,31,46" name="ALWAYSPOST"/>
        <if fl="l31" loc="l,31,44,31,46">
          <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvset__mips_cpu_bus.register_file.registers__v0" dtype_id="11"/>
          <assign fl="l31" loc="l,31,44,31,46" dtype_id="2">
            <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvval__mips_cpu_bus.register_file.registers__v0" dtype_id="2"/>
            <arraysel fl="l31" loc="l,31,44,31,46" dtype_id="2">
              <varref fl="l31" loc="l,31,20,31,29" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
              <varref fl="l31" loc="l,31,44,31,46" name="__Vdlyvdim0__mips_cpu_bus.register_file.registers__v0" dtype_id="18"/>
            </arraysel>
          </assign>
        </if>
      </cfunc>
      <cfunc fl="k14" loc="k,14,4,14,8" name="_sequent__TOP__2">
        <var fl="c26" loc="c,26,15,26,28" name="__Vdly__mips_cpu_bus.instr_address" dtype_id="2" vartype="logic" origName="__Vdly__mips_cpu_bus__DOT__instr_address"/>
        <assignpre fl="k13" loc="k,13,4,13,18" dtype_id="2">
          <varref fl="k13" loc="k,13,4,13,18" name="mips_cpu_bus.instr_address" dtype_id="2"/>
          <varref fl="k13" loc="k,13,4,13,18" name="__Vdly__mips_cpu_bus.instr_address" dtype_id="2"/>
        </assignpre>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n57" loc="n,57,22,57,24" dtype_id="2">
          <cond fl="n57" loc="n,57,25,57,26" dtype_id="14">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n57" loc="n,57,25,57,26" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="n76" loc="n,76,24,76,42" name="mips_cpu_bus.write_data_execute" dtype_id="2"/>
          </cond>
          <varref fl="n57" loc="n,57,4,57,21" name="mips_cpu_bus.write_data_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m73" loc="m,73,21,73,23" dtype_id="2">
          <cond fl="m73" loc="m,73,27,73,28" dtype_id="2">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m73" loc="m,73,27,73,28" name="32&apos;h0" dtype_id="2"/>
            <cond fl="m97" loc="m,97,27,97,28" dtype_id="2">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m97" loc="m,97,27,97,28" name="32&apos;h0" dtype_id="2"/>
              <varref fl="m121" loc="m,121,24,121,39" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="m73" loc="m,73,4,73,20" name="mips_cpu_bus.sign_imm_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m69" loc="m,69,25,69,27" dtype_id="19">
          <cond fl="m69" loc="m,69,30,69,31" dtype_id="19">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m69" loc="m,69,30,69,31" name="6&apos;h0" dtype_id="19"/>
            <cond fl="m93" loc="m,93,30,93,31" dtype_id="19">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m93" loc="m,93,30,93,31" name="6&apos;h0" dtype_id="19"/>
              <ccast fl="m117" loc="m,117,28,117,47" dtype_id="19">
                <varref fl="m117" loc="m,117,28,117,47" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
              </ccast>
            </cond>
          </cond>
          <varref fl="m69" loc="m,69,4,69,24" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m65" loc="m,65,22,65,24" dtype_id="20">
          <cond fl="m65" loc="m,65,25,65,26" dtype_id="20">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m65" loc="m,65,25,65,26" name="2&apos;h0" dtype_id="20"/>
            <cond fl="m89" loc="m,89,25,89,26" dtype_id="20">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m89" loc="m,89,25,89,26" name="2&apos;h0" dtype_id="20"/>
              <ccast fl="m113" loc="m,113,25,113,41" dtype_id="20">
                <varref fl="m113" loc="m,113,25,113,41" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
              </ccast>
            </cond>
          </cond>
          <varref fl="m65" loc="m,65,4,65,21" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m66" loc="m,66,33,66,35" dtype_id="20">
          <cond fl="m66" loc="m,66,36,66,41" dtype_id="20">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m66" loc="m,66,36,66,41" name="2&apos;h0" dtype_id="20"/>
            <cond fl="m90" loc="m,90,36,90,41" dtype_id="20">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m90" loc="m,90,36,90,41" name="2&apos;h0" dtype_id="20"/>
              <ccast fl="m114" loc="m,114,36,114,63" dtype_id="20">
                <varref fl="m114" loc="m,114,36,114,63" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
              </ccast>
            </cond>
          </cond>
          <varref fl="m66" loc="m,66,4,66,32" name="mips_cpu_bus.register_destination_execute" dtype_id="20"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m79" loc="m,79,38,79,40" dtype_id="2">
          <cond fl="m79" loc="m,79,44,79,45" dtype_id="2">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m79" loc="m,79,44,79,45" name="32&apos;h0" dtype_id="2"/>
            <cond fl="m103" loc="m,103,44,103,45" dtype_id="2">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m103" loc="m,103,44,103,45" name="32&apos;h0" dtype_id="2"/>
              <varref fl="m127" loc="m,127,41,127,73" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="m79" loc="m,79,4,79,37" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p48" loc="p,48,19,48,21" dtype_id="11">
          <and fl="p48" loc="p,48,22,48,23" dtype_id="11">
            <not fl="p48" loc="p,48,22,48,23" dtype_id="11">
              <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
                <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="p64" loc="p,64,22,64,33" dtype_id="11">
              <varref fl="p64" loc="p,64,22,64,33" name="mips_cpu_bus.HALT_memory" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="p48" loc="p,48,4,48,18" name="mips_cpu_bus.HALT_writeback" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m76" loc="m,76,24,76,26" dtype_id="11">
          <and fl="m76" loc="m,76,27,76,28" dtype_id="11">
            <not fl="m76" loc="m,76,27,76,28" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m100" loc="m,100,27,100,28" dtype_id="11">
              <not fl="m100" loc="m,100,27,100,28" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m124" loc="m,124,27,124,45" dtype_id="11">
                <varref fl="m124" loc="m,124,27,124,45" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m76" loc="m,76,4,76,23" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p41" loc="p,41,33,41,35" dtype_id="11">
          <and fl="p41" loc="p,41,36,41,37" dtype_id="11">
            <not fl="p41" loc="p,41,36,41,37" dtype_id="11">
              <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
                <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="p55" loc="p,55,35,55,60" dtype_id="11">
              <varref fl="p55" loc="p,55,35,55,60" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="p41" loc="p,41,4,41,32" name="mips_cpu_bus.memory_to_register_writeback" dtype_id="11"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p50" loc="p,50,25,50,27" dtype_id="21">
          <cond fl="p50" loc="p,50,28,50,29" dtype_id="21">
            <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
              <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="p50" loc="p,50,28,50,29" name="4&apos;h0" dtype_id="21"/>
            <ccast fl="p68" loc="p,68,28,68,45" dtype_id="21">
              <varref fl="p68" loc="p,68,28,68,45" name="mips_cpu_bus.byteenable_memory" dtype_id="21"/>
            </ccast>
          </cond>
          <varref fl="p50" loc="p,50,4,50,24" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p44" loc="p,44,25,44,27" dtype_id="2">
          <cond fl="p44" loc="p,44,28,44,29" dtype_id="14">
            <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
              <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="p44" loc="p,44,28,44,29" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="p60" loc="p,60,28,60,45" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
          </cond>
          <varref fl="p44" loc="p,44,4,44,24" name="mips_cpu_bus.ALU_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p51" loc="p,51,24,51,26" dtype_id="2">
          <cond fl="p51" loc="p,51,27,51,28" dtype_id="14">
            <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
              <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="p51" loc="p,51,27,51,28" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="p69" loc="p,69,27,69,43" name="mips_cpu_bus.src_A_ALU_memory" dtype_id="2"/>
          </cond>
          <varref fl="p51" loc="p,51,4,51,23" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m81" loc="m,81,18,81,20" dtype_id="2">
          <cond fl="m81" loc="m,81,24,81,25" dtype_id="2">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m81" loc="m,81,24,81,25" name="32&apos;h0" dtype_id="2"/>
            <cond fl="m105" loc="m,105,24,105,25" dtype_id="2">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m105" loc="m,105,24,105,25" name="32&apos;h0" dtype_id="2"/>
              <cond fl="c253" loc="c,253,43,253,44" dtype_id="2">
                <ccast fl="c253" loc="c,253,24,253,42" dtype_id="11">
                  <varref fl="c253" loc="c,253,24,253,42" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                </ccast>
                <varref fl="c253" loc="c,253,45,253,75" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2"/>
                <varref fl="c253" loc="c,253,78,253,107" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="m81" loc="m,81,4,81,17" name="mips_cpu_bus.src_A_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p45" loc="p,45,29,45,31" dtype_id="18">
          <cond fl="p45" loc="p,45,32,45,33" dtype_id="18">
            <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
              <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="p45" loc="p,45,32,45,33" name="5&apos;h0" dtype_id="18"/>
            <ccast fl="p61" loc="p,61,32,61,53" dtype_id="18">
              <varref fl="p61" loc="p,61,32,61,53" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
            </ccast>
          </cond>
          <varref fl="p45" loc="p,45,4,45,28" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p40" loc="p,40,29,40,31" dtype_id="11">
          <and fl="p40" loc="p,40,32,40,33" dtype_id="11">
            <not fl="p40" loc="p,40,32,40,33" dtype_id="11">
              <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
                <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="p54" loc="p,54,32,54,53" dtype_id="11">
              <varref fl="p54" loc="p,54,32,54,53" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="p40" loc="p,40,4,40,28" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m82" loc="m,82,18,82,20" dtype_id="2">
          <cond fl="m82" loc="m,82,24,82,25" dtype_id="2">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m82" loc="m,82,24,82,25" name="32&apos;h0" dtype_id="2"/>
            <cond fl="m106" loc="m,106,24,106,25" dtype_id="2">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m106" loc="m,106,24,106,25" name="32&apos;h0" dtype_id="2"/>
              <cond fl="c254" loc="c,254,43,254,44" dtype_id="2">
                <ccast fl="c254" loc="c,254,24,254,42" dtype_id="11">
                  <varref fl="c254" loc="c,254,24,254,42" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                </ccast>
                <varref fl="c254" loc="c,254,45,254,75" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2"/>
                <varref fl="c254" loc="c,254,78,254,107" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="m82" loc="m,82,4,82,17" name="mips_cpu_bus.src_B_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m71" loc="m,71,15,71,17" dtype_id="18">
          <cond fl="m71" loc="m,71,20,71,21" dtype_id="18">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m71" loc="m,71,20,71,21" name="32&apos;h0" dtype_id="18"/>
            <cond fl="m95" loc="m,95,20,95,21" dtype_id="18">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m71" loc="m,71,20,71,21" name="32&apos;h0" dtype_id="18"/>
              <and fl="m71" loc="m,71,20,71,21" dtype_id="18">
                <const fl="m71" loc="m,71,20,71,21" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c64" loc="c,64,40,64,41" dtype_id="18">
                  <varref fl="c64" loc="c,64,22,64,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="c64" loc="c,64,44,64,46" name="5&apos;hb" dtype_id="22"/>
                </shiftr>
              </and>
            </cond>
          </cond>
          <varref fl="m71" loc="m,71,4,71,14" name="mips_cpu_bus.Rd_execute" dtype_id="18"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m72" loc="m,72,15,72,17" dtype_id="18">
          <cond fl="m72" loc="m,72,20,72,21" dtype_id="18">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m72" loc="m,72,20,72,21" name="32&apos;h0" dtype_id="18"/>
            <cond fl="m96" loc="m,96,20,96,21" dtype_id="18">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m72" loc="m,72,20,72,21" name="32&apos;h0" dtype_id="18"/>
              <and fl="m72" loc="m,72,20,72,21" dtype_id="18">
                <const fl="m72" loc="m,72,20,72,21" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                  <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                </shiftr>
              </and>
            </cond>
          </cond>
          <varref fl="m72" loc="m,72,4,72,14" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m70" loc="m,70,15,70,17" dtype_id="18">
          <cond fl="m70" loc="m,70,20,70,21" dtype_id="18">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m70" loc="m,70,20,70,21" name="32&apos;h0" dtype_id="18"/>
            <cond fl="m94" loc="m,94,20,94,21" dtype_id="18">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m70" loc="m,70,20,70,21" name="32&apos;h0" dtype_id="18"/>
              <and fl="m70" loc="m,70,20,70,21" dtype_id="18">
                <const fl="m70" loc="m,70,20,70,21" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                </shiftr>
              </and>
            </cond>
          </cond>
          <varref fl="m70" loc="m,70,4,70,14" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p49" loc="p,49,17,49,19" dtype_id="19">
          <cond fl="p49" loc="p,49,20,49,21" dtype_id="19">
            <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
              <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="p49" loc="p,49,20,49,21" name="6&apos;h0" dtype_id="19"/>
            <ccast fl="p67" loc="p,67,20,67,29" dtype_id="19">
              <varref fl="p67" loc="p,67,20,67,29" name="mips_cpu_bus.op_memory" dtype_id="19"/>
            </ccast>
          </cond>
          <varref fl="p49" loc="p,49,4,49,16" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
        </assigndly>
        <comment fl="k11" loc="k,11,2,11,11" name="ALWAYS"/>
        <if fl="k12" loc="k,12,3,12,5">
          <varref fl="k12" loc="k,12,6,12,11" name="reset" dtype_id="11"/>
          <assigndly fl="k13" loc="k,13,19,13,21" dtype_id="2">
            <const fl="k13" loc="k,13,22,13,34" name="32&apos;hbfc00000" dtype_id="2"/>
            <varref fl="k13" loc="k,13,4,13,18" name="__Vdly__mips_cpu_bus.instr_address" dtype_id="2"/>
          </assigndly>
          <if fl="k16" loc="k,16,8,16,10">
            <and fl="k16" loc="k,16,20,16,22" dtype_id="11">
              <const fl="k16" loc="k,16,20,16,22" name="32&apos;h1" dtype_id="2"/>
              <and fl="k16" loc="k,16,20,16,22" dtype_id="11">
                <not fl="k16" loc="k,16,12,16,13" dtype_id="11">
                  <ccast fl="k16" loc="k,16,13,16,19" dtype_id="11">
                    <varref fl="k16" loc="k,16,13,16,19" name="mips_cpu_bus.stall_fetch" dtype_id="11"/>
                  </ccast>
                </not>
                <not fl="k16" loc="k,16,23,16,24" dtype_id="11">
                  <ccast fl="k16" loc="k,16,24,16,28" dtype_id="11">
                    <varref fl="k16" loc="k,16,24,16,28" name="mips_cpu_bus.HALT_fetch" dtype_id="11"/>
                  </ccast>
                </not>
              </and>
            </and>
            <assigndly fl="k17" loc="k,17,19,17,21" dtype_id="2">
              <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
                <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
                  <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="11"/>
                </ccast>
                <cond fl="c413" loc="c,413,59,413,60" dtype_id="2">
                  <ccast fl="c413" loc="c,413,38,413,58" dtype_id="11">
                    <varref fl="c413" loc="c,413,38,413,58" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
                  </ccast>
                  <varref fl="c413" loc="c,413,61,413,85" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
                  <varref fl="c413" loc="c,413,88,413,105" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                </cond>
                <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_bus.program_counter_mux_1_out" dtype_id="2"/>
              </cond>
              <varref fl="k17" loc="k,17,4,17,18" name="__Vdly__mips_cpu_bus.instr_address" dtype_id="2"/>
            </assigndly>
          </if>
        </if>
        <contassign fl="c172" loc="c,172,19,172,20" dtype_id="2">
          <varref fl="c172" loc="c,172,21,172,38" name="mips_cpu_bus.write_data_memory" dtype_id="2"/>
          <varref fl="c172" loc="c,172,9,172,18" name="writedata" dtype_id="2"/>
        </contassign>
        <contassign fl="c490" loc="c,490,16,490,17" dtype_id="11">
          <and fl="c490" loc="c,490,18,490,19" dtype_id="11">
            <const fl="c490" loc="c,490,18,490,19" name="32&apos;h1" dtype_id="2"/>
            <not fl="c490" loc="c,490,18,490,19" dtype_id="11">
              <ccast fl="c490" loc="c,490,19,490,33" dtype_id="11">
                <varref fl="c490" loc="c,490,19,490,33" name="mips_cpu_bus.HALT_writeback" dtype_id="11"/>
              </ccast>
            </not>
          </and>
          <varref fl="c490" loc="c,490,9,490,15" name="active" dtype_id="11"/>
        </contassign>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n61" loc="n,61,16,61,18" dtype_id="11">
          <and fl="n61" loc="n,61,19,61,20" dtype_id="11">
            <not fl="n61" loc="n,61,19,61,20" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n79" loc="n,79,19,79,31" dtype_id="11">
              <varref fl="n79" loc="n,79,19,79,31" name="mips_cpu_bus.HALT_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n61" loc="n,61,4,61,15" name="mips_cpu_bus.HALT_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n63" loc="n,63,21,63,23" dtype_id="2">
          <cond fl="n63" loc="n,63,24,63,25" dtype_id="14">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n63" loc="n,63,24,63,25" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="n81" loc="n,81,24,81,41" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
          </cond>
          <varref fl="n63" loc="n,63,4,63,20" name="mips_cpu_bus.src_A_ALU_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n58" loc="n,58,26,58,28" dtype_id="18">
          <cond fl="n58" loc="n,58,29,58,30" dtype_id="18">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n58" loc="n,58,29,58,30" name="5&apos;h0" dtype_id="18"/>
            <ccast fl="n77" loc="n,77,28,77,50" dtype_id="18">
              <varref fl="n77" loc="n,77,28,77,50" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
            </ccast>
          </cond>
          <varref fl="n58" loc="n,58,4,58,25" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n48" loc="n,48,26,48,28" dtype_id="11">
          <and fl="n48" loc="n,48,29,48,30" dtype_id="11">
            <not fl="n48" loc="n,48,29,48,30" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n66" loc="n,66,29,66,51" dtype_id="11">
              <varref fl="n66" loc="n,66,29,66,51" name="mips_cpu_bus.register_write_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n48" loc="n,48,4,48,25" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n62" loc="n,62,14,62,16" dtype_id="19">
          <cond fl="n62" loc="n,62,17,62,18" dtype_id="19">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n62" loc="n,62,17,62,18" name="6&apos;h0" dtype_id="19"/>
            <ccast fl="n80" loc="n,80,17,80,27" dtype_id="19">
              <varref fl="n80" loc="n,80,17,80,27" name="mips_cpu_bus.op_execute" dtype_id="19"/>
            </ccast>
          </cond>
          <varref fl="n62" loc="n,62,4,62,13" name="mips_cpu_bus.op_memory" dtype_id="19"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n59" loc="n,59,25,59,27" dtype_id="11">
          <and fl="n59" loc="n,59,28,59,29" dtype_id="11">
            <not fl="n59" loc="n,59,28,59,29" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n72" loc="n,72,28,72,49" dtype_id="11">
              <varref fl="n72" loc="n,72,28,72,49" name="mips_cpu_bus.j_instruction_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n59" loc="n,59,4,59,24" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n53" loc="n,53,44,53,46" dtype_id="11">
          <and fl="n53" loc="n,53,47,53,48" dtype_id="11">
            <not fl="n53" loc="n,53,47,53,48" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n71" loc="n,71,47,71,87" dtype_id="11">
              <varref fl="n71" loc="n,71,47,71,87" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n53" loc="n,53,4,53,43" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n54" loc="n,54,22,54,24" dtype_id="2">
          <cond fl="n54" loc="n,54,25,54,26" dtype_id="14">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n54" loc="n,54,25,54,26" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="n73" loc="n,73,24,73,42" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
          </cond>
          <varref fl="n54" loc="n,54,4,54,21" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n60" loc="n,60,29,60,31" dtype_id="2">
          <cond fl="n60" loc="n,60,32,60,33" dtype_id="14">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n60" loc="n,60,32,60,33" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="n78" loc="n,78,32,78,57" name="mips_cpu_bus.j_program_counter_execute" dtype_id="2"/>
          </cond>
          <varref fl="n60" loc="n,60,4,60,28" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="j15" loc="j,15,2,15,13" name="ALWAYS"/>
        <assign fl="j20" loc="j,20,21,20,22" dtype_id="18">
          <cond fl="c335" loc="c,335,12,335,20" dtype_id="18">
            <and fl="j16" loc="j,16,8,16,15" dtype_id="2">
              <const fl="j16" loc="j,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="j16" loc="j,16,8,16,15" dtype_id="20">
                <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_bus.register_destination_execute" dtype_id="20"/>
              </ccast>
            </and>
            <cond fl="c335" loc="c,335,12,335,20" dtype_id="18">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="11">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_bus.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <const fl="c335" loc="c,335,12,335,20" name="5&apos;h0" dtype_id="18"/>
              <const fl="c334" loc="c,334,12,334,20" name="5&apos;h1f" dtype_id="18"/>
            </cond>
            <cond fl="j18" loc="j,18,23,18,30" dtype_id="18">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="11">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_bus.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <ccast fl="j18" loc="j,18,23,18,30" dtype_id="18">
                <varref fl="j18" loc="j,18,23,18,30" name="mips_cpu_bus.Rd_execute" dtype_id="18"/>
              </ccast>
              <ccast fl="j17" loc="j,17,24,17,31" dtype_id="18">
                <varref fl="j17" loc="j,17,24,17,31" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
              </ccast>
            </cond>
          </cond>
          <varref fl="j20" loc="j,20,12,20,20" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
        </assign>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m84" loc="m,84,17,84,19" dtype_id="11">
          <and fl="m84" loc="m,84,20,84,21" dtype_id="11">
            <not fl="m84" loc="m,84,20,84,21" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m108" loc="m,108,20,108,21" dtype_id="11">
              <not fl="m108" loc="m,108,20,108,21" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m132" loc="m,132,20,132,31" dtype_id="11">
                <varref fl="m132" loc="m,132,20,132,31" name="mips_cpu_bus.HALT_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m84" loc="m,84,4,84,16" name="mips_cpu_bus.HALT_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m62" loc="m,62,27,62,29" dtype_id="11">
          <and fl="m62" loc="m,62,30,62,31" dtype_id="11">
            <not fl="m62" loc="m,62,30,62,31" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m86" loc="m,86,30,86,31" dtype_id="11">
              <not fl="m86" loc="m,86,30,86,31" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m110" loc="m,110,30,110,51" dtype_id="11">
                <varref fl="m110" loc="m,110,30,110,51" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m62" loc="m,62,4,62,26" name="mips_cpu_bus.register_write_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m77" loc="m,77,15,77,17" dtype_id="19">
          <cond fl="m77" loc="m,77,18,77,19" dtype_id="19">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m77" loc="m,77,18,77,19" name="32&apos;h0" dtype_id="19"/>
            <cond fl="m101" loc="m,101,18,101,19" dtype_id="19">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m77" loc="m,77,18,77,19" name="32&apos;h0" dtype_id="19"/>
              <and fl="m77" loc="m,77,18,77,19" dtype_id="19">
                <const fl="m77" loc="m,77,18,77,19" name="32&apos;h3f" dtype_id="2"/>
                <shiftr fl="c56" loc="c,56,33,56,34" dtype_id="19">
                  <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="c56" loc="c,56,37,56,39" name="5&apos;h1a" dtype_id="22"/>
                </shiftr>
              </and>
            </cond>
          </cond>
          <varref fl="m77" loc="m,77,4,77,14" name="mips_cpu_bus.op_execute" dtype_id="19"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m75" loc="m,75,26,75,28" dtype_id="11">
          <and fl="m75" loc="m,75,29,75,30" dtype_id="11">
            <not fl="m75" loc="m,75,29,75,30" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m99" loc="m,99,29,99,30" dtype_id="11">
              <not fl="m99" loc="m,99,29,99,30" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m123" loc="m,123,29,123,49" dtype_id="11">
                <varref fl="m123" loc="m,123,29,123,49" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m75" loc="m,75,4,75,25" name="mips_cpu_bus.j_instruction_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m74" loc="m,74,45,74,47" dtype_id="11">
          <and fl="m74" loc="m,74,48,74,49" dtype_id="11">
            <not fl="m74" loc="m,74,48,74,49" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m98" loc="m,98,48,98,49" dtype_id="11">
              <not fl="m98" loc="m,98,48,98,49" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m122" loc="m,122,48,122,87" dtype_id="11">
                <varref fl="m122" loc="m,122,48,122,87" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m74" loc="m,74,4,74,44" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m80" loc="m,80,30,80,32" dtype_id="2">
          <cond fl="m80" loc="m,80,36,80,37" dtype_id="2">
            <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
              <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
            </ccast>
            <const fl="m80" loc="m,80,36,80,37" name="32&apos;h0" dtype_id="2"/>
            <cond fl="m104" loc="m,104,36,104,37" dtype_id="2">
              <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
              </ccast>
              <const fl="m104" loc="m,104,36,104,37" name="32&apos;h0" dtype_id="2"/>
              <or fl="c370" loc="c,370,86,370,87" dtype_id="2">
                <and fl="c370" loc="c,370,69,370,70" dtype_id="21">
                  <const fl="c370" loc="c,370,86,370,87" name="32&apos;hf0000000" dtype_id="2"/>
                  <varref fl="c370" loc="c,370,37,370,69" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
                </and>
                <and fl="c68" loc="c,68,39,68,40" dtype_id="23">
                  <const fl="c370" loc="c,370,76,370,77" name="32&apos;hffffffc" dtype_id="2"/>
                  <shiftl fl="c370" loc="c,370,76,370,77" dtype_id="2">
                    <varref fl="c68" loc="c,68,21,68,39" name="mips_cpu_bus.instruction_decode" dtype_id="24"/>
                    <const fl="c370" loc="c,370,76,370,77" name="32&apos;h2" dtype_id="2"/>
                  </shiftl>
                </and>
              </or>
            </cond>
          </cond>
          <varref fl="m80" loc="m,80,4,80,29" name="mips_cpu_bus.j_program_counter_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="o17" loc="o,17,2,17,11" name="ALWAYS"/>
        <if fl="o18" loc="o,18,3,18,5">
          <varref fl="o18" loc="o,18,6,18,11" name="reset" dtype_id="11"/>
          <assigndly fl="o20" loc="o,20,16,20,18" dtype_id="11">
            <const fl="o20" loc="o,20,19,20,20" name="1&apos;h0" dtype_id="11"/>
            <varref fl="o20" loc="o,20,4,20,15" name="mips_cpu_bus.HALT_decode" dtype_id="11"/>
          </assigndly>
          <if fl="o22" loc="o,22,8,22,10">
            <and fl="o22" loc="o,22,11,22,12" dtype_id="11">
              <const fl="o22" loc="o,22,11,22,12" name="32&apos;h1" dtype_id="2"/>
              <not fl="o22" loc="o,22,11,22,12" dtype_id="11">
                <ccast fl="o22" loc="o,22,12,22,18" dtype_id="11">
                  <varref fl="o22" loc="o,22,12,22,18" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
                </ccast>
              </not>
            </and>
            <assigndly fl="o25" loc="o,25,17,25,19" dtype_id="11">
              <and fl="o25" loc="o,25,20,25,21" dtype_id="11">
                <not fl="o25" loc="o,25,20,25,21" dtype_id="11">
                  <ccast fl="o23" loc="o,23,7,23,12" dtype_id="11">
                    <varref fl="o23" loc="o,23,7,23,12" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
                  </ccast>
                </not>
                <ccast fl="o28" loc="o,28,20,28,30" dtype_id="11">
                  <varref fl="o28" loc="o,28,20,28,30" name="mips_cpu_bus.HALT_fetch" dtype_id="11"/>
                </ccast>
              </and>
              <varref fl="o25" loc="o,25,5,25,16" name="mips_cpu_bus.HALT_decode" dtype_id="11"/>
            </assigndly>
          </if>
        </if>
        <comment fl="o17" loc="o,17,2,17,11" name="ALWAYS"/>
        <if fl="o18" loc="o,18,3,18,5">
          <varref fl="o18" loc="o,18,6,18,11" name="reset" dtype_id="11"/>
          <assigndly fl="o19" loc="o,19,37,19,39" dtype_id="2">
            <const fl="o19" loc="o,19,41,19,53" name="32&apos;hbfc00004" dtype_id="2"/>
            <varref fl="o19" loc="o,19,4,19,36" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
          </assigndly>
          <if fl="o22" loc="o,22,8,22,10">
            <and fl="o22" loc="o,22,11,22,12" dtype_id="11">
              <const fl="o22" loc="o,22,11,22,12" name="32&apos;h1" dtype_id="2"/>
              <not fl="o22" loc="o,22,11,22,12" dtype_id="11">
                <ccast fl="o22" loc="o,22,12,22,18" dtype_id="11">
                  <varref fl="o22" loc="o,22,12,22,18" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
                </ccast>
              </not>
            </and>
            <assigndly fl="o24" loc="o,24,38,24,40" dtype_id="2">
              <cond fl="o24" loc="o,24,44,24,45" dtype_id="2">
                <ccast fl="o23" loc="o,23,7,23,12" dtype_id="11">
                  <varref fl="o23" loc="o,23,7,23,12" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
                </ccast>
                <const fl="o24" loc="o,24,44,24,45" name="32&apos;h0" dtype_id="2"/>
                <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                  <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
                    <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
                  </ccast>
                  <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
                </add>
              </cond>
              <varref fl="o24" loc="o,24,5,24,37" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </assigndly>
          </if>
        </if>
        <assignpost fl="k13" loc="k,13,4,13,18" dtype_id="2">
          <varref fl="k13" loc="k,13,4,13,18" name="__Vdly__mips_cpu_bus.instr_address" dtype_id="2"/>
          <varref fl="k13" loc="k,13,4,13,18" name="mips_cpu_bus.instr_address" dtype_id="2"/>
        </assignpost>
        <comment fl="k11" loc="k,11,2,11,11" name="ALWAYS"/>
        <if fl="k12" loc="k,12,3,12,5">
          <varref fl="k12" loc="k,12,6,12,11" name="reset" dtype_id="11"/>
          <assigndly fl="k14" loc="k,14,9,14,11" dtype_id="11">
            <const fl="k14" loc="k,14,12,14,13" name="1&apos;h0" dtype_id="11"/>
            <varref fl="k14" loc="k,14,4,14,8" name="mips_cpu_bus.HALT_fetch" dtype_id="11"/>
          </assigndly>
        </if>
      </cfunc>
      <cfunc fl="c578" loc="c,578,2,578,11" name="_sequent__TOP__3">
        <var fl="c576" loc="c,576,14,576,25" name="__Vdly__mips_cpu_bus.fetch_state" dtype_id="4" vartype="logic" origName="__Vdly__mips_cpu_bus__DOT__fetch_state"/>
        <assignpre fl="c586" loc="c,586,4,586,15" dtype_id="20">
          <varref fl="c586" loc="c,586,4,586,15" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
          <varref fl="c586" loc="c,586,4,586,15" name="__Vdly__mips_cpu_bus.fetch_state" dtype_id="20"/>
        </assignpre>
        <comment fl="c578" loc="c,578,2,578,11" name="ALWAYS"/>
        <if fl="c580" loc="c,580,3,580,5">
          <varref fl="c580" loc="c,580,6,580,11" name="reset" dtype_id="11"/>
          <assigndly fl="c581" loc="c,581,9,581,11" dtype_id="11">
            <const fl="c581" loc="c,581,12,581,13" name="1&apos;h0" dtype_id="11"/>
            <varref fl="c581" loc="c,581,4,581,8" name="read" dtype_id="11"/>
          </assigndly>
          <assigndly fl="c582" loc="c,582,10,582,12" dtype_id="11">
            <const fl="c582" loc="c,582,13,582,14" name="1&apos;h0" dtype_id="11"/>
            <varref fl="c582" loc="c,582,4,582,9" name="write" dtype_id="11"/>
          </assigndly>
          <assigndly fl="c583" loc="c,583,23,583,25" dtype_id="2">
            <const fl="c583" loc="c,583,26,583,27" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="c583" loc="c,583,4,583,22" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
          </assigndly>
          <assigndly fl="c584" loc="c,584,24,584,26" dtype_id="2">
            <const fl="c584" loc="c,584,27,584,28" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="c584" loc="c,584,4,584,23" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
          </assigndly>
          <assigndly fl="c585" loc="c,585,17,585,19" dtype_id="11">
            <const fl="c585" loc="c,585,20,585,21" name="1&apos;h0" dtype_id="11"/>
            <varref fl="c585" loc="c,585,4,585,16" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
          </assigndly>
          <assigndly fl="c586" loc="c,586,16,586,18" dtype_id="20">
            <const fl="c586" loc="c,586,19,586,24" name="2&apos;h3" dtype_id="20"/>
            <varref fl="c586" loc="c,586,4,586,15" name="__Vdly__mips_cpu_bus.fetch_state" dtype_id="20"/>
          </assigndly>
          <if fl="c587" loc="c,587,12,587,14">
            <varref fl="c587" loc="c,587,16,587,19" name="clk" dtype_id="11"/>
            <if fl="c589" loc="c,589,12,589,14">
              <and fl="c589" loc="c,589,15,589,16" dtype_id="11">
                <const fl="c589" loc="c,589,15,589,16" name="32&apos;h1" dtype_id="2"/>
                <not fl="c589" loc="c,589,15,589,16" dtype_id="11">
                  <ccast fl="c589" loc="c,589,16,589,27" dtype_id="11">
                    <varref fl="c589" loc="c,589,16,589,27" name="waitrequest" dtype_id="11"/>
                  </ccast>
                </not>
              </and>
              <if fl="c590" loc="c,590,4,590,6">
                <eq fl="c590" loc="c,590,19,590,21" dtype_id="11">
                  <const fl="c590" loc="c,590,22,590,27" name="2&apos;h0" dtype_id="20"/>
                  <ccast fl="c590" loc="c,590,7,590,18" dtype_id="20">
                    <varref fl="c590" loc="c,590,7,590,18" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                  </ccast>
                </eq>
                <if fl="c591" loc="c,591,5,591,7">
                  <and fl="c591" loc="c,591,22,591,24" dtype_id="11">
                    <const fl="c591" loc="c,591,22,591,24" name="32&apos;h1" dtype_id="2"/>
                    <and fl="c591" loc="c,591,22,591,24" dtype_id="11">
                      <not fl="c591" loc="c,591,8,591,9" dtype_id="11">
                        <ccast fl="c591" loc="c,591,9,591,21" dtype_id="11">
                          <varref fl="c591" loc="c,591,9,591,21" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
                        </ccast>
                      </not>
                      <not fl="c591" loc="c,591,25,591,26" dtype_id="11">
                        <ccast fl="c591" loc="c,591,26,591,52" dtype_id="11">
                          <varref fl="c591" loc="c,591,26,591,52" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
                        </ccast>
                      </not>
                    </and>
                  </and>
                  <assigndly fl="c592" loc="c,592,25,592,27" dtype_id="2">
                    <varref fl="c592" loc="c,592,28,592,36" name="readdata" dtype_id="2"/>
                    <varref fl="c592" loc="c,592,6,592,24" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  </assigndly>
                  <if fl="c594" loc="c,594,10,594,12">
                    <and fl="c594" loc="c,594,27,594,29" dtype_id="11">
                      <not fl="c594" loc="c,594,13,594,14" dtype_id="11">
                        <ccast fl="c594" loc="c,594,14,594,26" dtype_id="11">
                          <varref fl="c594" loc="c,594,14,594,26" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
                        </ccast>
                      </not>
                      <ccast fl="c594" loc="c,594,30,594,56" dtype_id="11">
                        <varref fl="c594" loc="c,594,30,594,56" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
                      </ccast>
                    </and>
                    <assigndly fl="c595" loc="c,595,25,595,27" dtype_id="2">
                      <const fl="c595" loc="c,595,28,595,29" name="32&apos;sh0" dtype_id="14"/>
                      <varref fl="c595" loc="c,595,6,595,24" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    </assigndly>
                  </if>
                </if>
                <assigndly fl="c597" loc="c,597,17,597,19" dtype_id="20">
                  <cond fl="c597" loc="c,597,71,597,72" dtype_id="20">
                    <or fl="c597" loc="c,597,47,597,49" dtype_id="11">
                      <ccast fl="c597" loc="c,597,21,597,46" dtype_id="11">
                        <varref fl="c597" loc="c,597,21,597,46" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
                      </ccast>
                      <ccast fl="c597" loc="c,597,50,597,69" dtype_id="11">
                        <varref fl="c597" loc="c,597,50,597,69" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
                      </ccast>
                    </or>
                    <const fl="c597" loc="c,597,73,597,78" name="2&apos;h2" dtype_id="20"/>
                    <const fl="c597" loc="c,597,81,597,86" name="2&apos;h0" dtype_id="20"/>
                  </cond>
                  <varref fl="c597" loc="c,597,5,597,16" name="__Vdly__mips_cpu_bus.fetch_state" dtype_id="20"/>
                </assigndly>
                <assigndly fl="c598" loc="c,598,10,598,12" dtype_id="11">
                  <and fl="c598" loc="c,598,13,598,14" dtype_id="11">
                    <const fl="c598" loc="c,598,13,598,14" name="32&apos;h1" dtype_id="2"/>
                    <not fl="c598" loc="c,598,13,598,14" dtype_id="11">
                      <ccast fl="c598" loc="c,598,14,598,33" dtype_id="11">
                        <varref fl="c598" loc="c,598,14,598,33" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
                      </ccast>
                    </not>
                  </and>
                  <varref fl="c598" loc="c,598,5,598,9" name="read" dtype_id="11"/>
                </assigndly>
                <assigndly fl="c599" loc="c,599,11,599,13" dtype_id="11">
                  <varref fl="c599" loc="c,599,14,599,33" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
                  <varref fl="c599" loc="c,599,5,599,10" name="write" dtype_id="11"/>
                </assigndly>
                <assigndly fl="c600" loc="c,600,18,600,20" dtype_id="11">
                  <const fl="c600" loc="c,600,21,600,22" name="1&apos;h1" dtype_id="11"/>
                  <varref fl="c600" loc="c,600,5,600,17" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
                </assigndly>
              </if>
              <if fl="c602" loc="c,602,4,602,6">
                <eq fl="c602" loc="c,602,19,602,21" dtype_id="11">
                  <const fl="c602" loc="c,602,22,602,27" name="2&apos;h2" dtype_id="20"/>
                  <ccast fl="c602" loc="c,602,7,602,18" dtype_id="20">
                    <varref fl="c602" loc="c,602,7,602,18" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                  </ccast>
                </eq>
                <if fl="c603" loc="c,603,5,603,7">
                  <and fl="c603" loc="c,603,22,603,24" dtype_id="11">
                    <const fl="c603" loc="c,603,22,603,24" name="32&apos;h1" dtype_id="2"/>
                    <and fl="c603" loc="c,603,22,603,24" dtype_id="11">
                      <not fl="c603" loc="c,603,8,603,9" dtype_id="11">
                        <ccast fl="c603" loc="c,603,9,603,21" dtype_id="11">
                          <varref fl="c603" loc="c,603,9,603,21" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
                        </ccast>
                      </not>
                      <not fl="c603" loc="c,603,25,603,26" dtype_id="11">
                        <ccast fl="c603" loc="c,603,26,603,52" dtype_id="11">
                          <varref fl="c603" loc="c,603,26,603,52" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
                        </ccast>
                      </not>
                    </and>
                  </and>
                  <assigndly fl="c604" loc="c,604,25,604,27" dtype_id="2">
                    <varref fl="c604" loc="c,604,28,604,36" name="readdata" dtype_id="2"/>
                    <varref fl="c604" loc="c,604,6,604,24" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  </assigndly>
                  <if fl="c606" loc="c,606,10,606,12">
                    <and fl="c606" loc="c,606,27,606,29" dtype_id="11">
                      <not fl="c606" loc="c,606,13,606,14" dtype_id="11">
                        <ccast fl="c606" loc="c,606,14,606,26" dtype_id="11">
                          <varref fl="c606" loc="c,606,14,606,26" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
                        </ccast>
                      </not>
                      <ccast fl="c606" loc="c,606,30,606,56" dtype_id="11">
                        <varref fl="c606" loc="c,606,30,606,56" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
                      </ccast>
                    </and>
                    <assigndly fl="c607" loc="c,607,25,607,27" dtype_id="2">
                      <const fl="c607" loc="c,607,28,607,29" name="32&apos;sh0" dtype_id="14"/>
                      <varref fl="c607" loc="c,607,6,607,24" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    </assigndly>
                  </if>
                </if>
                <assigndly fl="c609" loc="c,609,10,609,12" dtype_id="11">
                  <const fl="c609" loc="c,609,13,609,14" name="1&apos;h1" dtype_id="11"/>
                  <varref fl="c609" loc="c,609,5,609,9" name="read" dtype_id="11"/>
                </assigndly>
                <assigndly fl="c610" loc="c,610,11,610,13" dtype_id="11">
                  <const fl="c610" loc="c,610,14,610,15" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="c610" loc="c,610,5,610,10" name="write" dtype_id="11"/>
                </assigndly>
                <assigndly fl="c611" loc="c,611,18,611,20" dtype_id="11">
                  <const fl="c611" loc="c,611,21,611,22" name="1&apos;h1" dtype_id="11"/>
                  <varref fl="c611" loc="c,611,5,611,17" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
                </assigndly>
                <if fl="c613" loc="c,613,9,613,11">
                  <eq fl="c613" loc="c,613,24,613,26" dtype_id="11">
                    <const fl="c613" loc="c,613,27,613,32" name="2&apos;h1" dtype_id="20"/>
                    <ccast fl="c613" loc="c,613,12,613,23" dtype_id="20">
                      <varref fl="c613" loc="c,613,12,613,23" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                    </ccast>
                  </eq>
                  <assigndly fl="c614" loc="c,614,25,614,27" dtype_id="2">
                    <varref fl="c614" loc="c,614,28,614,36" name="readdata" dtype_id="2"/>
                    <varref fl="c614" loc="c,614,5,614,24" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                  </assigndly>
                  <assigndly fl="c615" loc="c,615,17,615,19" dtype_id="20">
                    <cond fl="c615" loc="c,615,71,615,72" dtype_id="20">
                      <or fl="c615" loc="c,615,47,615,49" dtype_id="11">
                        <ccast fl="c615" loc="c,615,21,615,46" dtype_id="11">
                          <varref fl="c615" loc="c,615,21,615,46" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
                        </ccast>
                        <ccast fl="c615" loc="c,615,50,615,69" dtype_id="11">
                          <varref fl="c615" loc="c,615,50,615,69" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
                        </ccast>
                      </or>
                      <const fl="c615" loc="c,615,73,615,78" name="2&apos;h2" dtype_id="20"/>
                      <const fl="c615" loc="c,615,81,615,86" name="2&apos;h0" dtype_id="20"/>
                    </cond>
                    <varref fl="c615" loc="c,615,5,615,16" name="__Vdly__mips_cpu_bus.fetch_state" dtype_id="20"/>
                  </assigndly>
                  <assigndly fl="c616" loc="c,616,10,616,12" dtype_id="11">
                    <and fl="c616" loc="c,616,13,616,14" dtype_id="11">
                      <const fl="c616" loc="c,616,13,616,14" name="32&apos;h1" dtype_id="2"/>
                      <not fl="c616" loc="c,616,13,616,14" dtype_id="11">
                        <ccast fl="c616" loc="c,616,14,616,33" dtype_id="11">
                          <varref fl="c616" loc="c,616,14,616,33" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
                        </ccast>
                      </not>
                    </and>
                    <varref fl="c616" loc="c,616,5,616,9" name="read" dtype_id="11"/>
                  </assigndly>
                  <assigndly fl="c617" loc="c,617,11,617,13" dtype_id="11">
                    <varref fl="c617" loc="c,617,14,617,33" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
                    <varref fl="c617" loc="c,617,5,617,10" name="write" dtype_id="11"/>
                  </assigndly>
                  <assigndly fl="c618" loc="c,618,18,618,20" dtype_id="11">
                    <const fl="c618" loc="c,618,21,618,22" name="1&apos;h1" dtype_id="11"/>
                    <varref fl="c618" loc="c,618,5,618,17" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
                  </assigndly>
                  <if fl="c620" loc="c,620,9,620,11">
                    <eq fl="c620" loc="c,620,24,620,26" dtype_id="11">
                      <const fl="c620" loc="c,620,27,620,32" name="2&apos;h3" dtype_id="20"/>
                      <ccast fl="c620" loc="c,620,12,620,23" dtype_id="20">
                        <varref fl="c620" loc="c,620,12,620,23" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                      </ccast>
                    </eq>
                    <assigndly fl="c621" loc="c,621,17,621,19" dtype_id="20">
                      <cond fl="c621" loc="c,621,71,621,72" dtype_id="20">
                        <or fl="c621" loc="c,621,47,621,49" dtype_id="11">
                          <ccast fl="c621" loc="c,621,21,621,46" dtype_id="11">
                            <varref fl="c621" loc="c,621,21,621,46" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
                          </ccast>
                          <ccast fl="c621" loc="c,621,50,621,69" dtype_id="11">
                            <varref fl="c621" loc="c,621,50,621,69" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
                          </ccast>
                        </or>
                        <const fl="c621" loc="c,621,73,621,78" name="2&apos;h2" dtype_id="20"/>
                        <const fl="c621" loc="c,621,81,621,86" name="2&apos;h0" dtype_id="20"/>
                      </cond>
                      <varref fl="c621" loc="c,621,5,621,16" name="__Vdly__mips_cpu_bus.fetch_state" dtype_id="20"/>
                    </assigndly>
                    <assigndly fl="c622" loc="c,622,10,622,12" dtype_id="11">
                      <const fl="c622" loc="c,622,13,622,14" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="c622" loc="c,622,5,622,9" name="read" dtype_id="11"/>
                    </assigndly>
                    <assigndly fl="c623" loc="c,623,11,623,13" dtype_id="11">
                      <const fl="c623" loc="c,623,14,623,15" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="c623" loc="c,623,5,623,10" name="write" dtype_id="11"/>
                    </assigndly>
                  </if>
                </if>
              </if>
            </if>
            <assigndly fl="c588" loc="c,588,18,588,20" dtype_id="11">
              <const fl="c588" loc="c,588,21,588,22" name="1&apos;h0" dtype_id="11"/>
              <varref fl="c588" loc="c,588,5,588,17" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
            </assigndly>
          </if>
        </if>
        <assignpost fl="c586" loc="c,586,4,586,15" dtype_id="20">
          <varref fl="c586" loc="c,586,4,586,15" name="__Vdly__mips_cpu_bus.fetch_state" dtype_id="20"/>
          <varref fl="c586" loc="c,586,4,586,15" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
        </assignpost>
        <contassign fl="c266" loc="c,266,25,266,26" dtype_id="2">
          <or fl="c266" loc="c,266,47,266,48" dtype_id="2">
            <and fl="c266" loc="c,266,31,266,32" dtype_id="25">
              <const fl="c266" loc="c,266,47,266,48" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="c266" loc="c,266,47,266,48" dtype_id="2">
                <negate fl="c266" loc="c,266,31,266,32" dtype_id="25">
                  <ccast fl="c266" loc="c,266,41,266,42" dtype_id="11">
                    <and fl="c266" loc="c,266,41,266,42" dtype_id="11">
                      <const fl="c266" loc="c,266,41,266,42" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="c266" loc="c,266,41,266,42" dtype_id="11">
                        <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        <const fl="c266" loc="c,266,42,266,44" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="c266" loc="c,266,47,266,48" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c66" loc="c,66,40,66,41" dtype_id="25">
              <const fl="c66" loc="c,66,40,66,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_bus.instruction_decode" dtype_id="25"/>
            </and>
          </or>
          <varref fl="c266" loc="c,266,9,266,24" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="c172" loc="c,172,19,172,20" name="_settle__TOP__4">
        <contassign fl="c172" loc="c,172,19,172,20" dtype_id="2">
          <varref fl="c172" loc="c,172,21,172,38" name="mips_cpu_bus.write_data_memory" dtype_id="2"/>
          <varref fl="c172" loc="c,172,9,172,18" name="writedata" dtype_id="2"/>
        </contassign>
        <contassign fl="c490" loc="c,490,16,490,17" dtype_id="11">
          <and fl="c490" loc="c,490,18,490,19" dtype_id="11">
            <const fl="c490" loc="c,490,18,490,19" name="32&apos;h1" dtype_id="2"/>
            <not fl="c490" loc="c,490,18,490,19" dtype_id="11">
              <ccast fl="c490" loc="c,490,19,490,33" dtype_id="11">
                <varref fl="c490" loc="c,490,19,490,33" name="mips_cpu_bus.HALT_writeback" dtype_id="11"/>
              </ccast>
            </not>
          </and>
          <varref fl="c490" loc="c,490,9,490,15" name="active" dtype_id="11"/>
        </contassign>
        <comment fl="j15" loc="j,15,2,15,13" name="ALWAYS"/>
        <assign fl="j20" loc="j,20,21,20,22" dtype_id="18">
          <cond fl="c335" loc="c,335,12,335,20" dtype_id="18">
            <and fl="j16" loc="j,16,8,16,15" dtype_id="2">
              <const fl="j16" loc="j,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="j16" loc="j,16,8,16,15" dtype_id="20">
                <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_bus.register_destination_execute" dtype_id="20"/>
              </ccast>
            </and>
            <cond fl="c335" loc="c,335,12,335,20" dtype_id="18">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="11">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_bus.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <const fl="c335" loc="c,335,12,335,20" name="5&apos;h0" dtype_id="18"/>
              <const fl="c334" loc="c,334,12,334,20" name="5&apos;h1f" dtype_id="18"/>
            </cond>
            <cond fl="j18" loc="j,18,23,18,30" dtype_id="18">
              <and fl="j16" loc="j,16,8,16,15" dtype_id="17">
                <const fl="j16" loc="j,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="j16" loc="j,16,8,16,15" dtype_id="11">
                  <varref fl="j16" loc="j,16,8,16,15" name="mips_cpu_bus.register_destination_execute" dtype_id="17"/>
                </ccast>
              </and>
              <ccast fl="j18" loc="j,18,23,18,30" dtype_id="18">
                <varref fl="j18" loc="j,18,23,18,30" name="mips_cpu_bus.Rd_execute" dtype_id="18"/>
              </ccast>
              <ccast fl="j17" loc="j,17,24,17,31" dtype_id="18">
                <varref fl="j17" loc="j,17,24,17,31" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
              </ccast>
            </cond>
          </cond>
          <varref fl="j20" loc="j,20,12,20,20" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
        </assign>
        <comment fl="c493" loc="c,493,2,493,13" name="ALWAYS"/>
        <assign fl="c494" loc="c,494,16,494,17" dtype_id="2">
          <and fl="c494" loc="c,494,10,494,11" dtype_id="2">
            <const fl="c494" loc="c,494,10,494,11" name="32&apos;hfffffffc" dtype_id="2"/>
            <varref fl="c494" loc="c,494,3,494,10" name="address" dtype_id="2"/>
          </and>
          <varref fl="c494" loc="c,494,3,494,10" name="address" dtype_id="2"/>
        </assign>
        <assign fl="c504" loc="c,504,18,504,19" dtype_id="2">
          <or fl="c504" loc="c,504,11,504,12" dtype_id="2">
            <and fl="c504" loc="c,504,11,504,12" dtype_id="2">
              <const fl="c504" loc="c,504,11,504,12" name="32&apos;h3" dtype_id="2"/>
              <varref fl="c504" loc="c,504,4,504,11" name="address" dtype_id="2"/>
            </and>
            <and fl="c504" loc="c,504,33,504,34" dtype_id="26">
              <const fl="c504" loc="c,504,11,504,12" name="32&apos;hfffffffc" dtype_id="2"/>
              <shiftl fl="c504" loc="c,504,11,504,12" dtype_id="2">
                <cond fl="c504" loc="c,504,33,504,34" dtype_id="26">
                  <or fl="c502" loc="c,502,51,502,53" dtype_id="11">
                    <or fl="c502" loc="c,502,27,502,29" dtype_id="11">
                      <eq fl="c502" loc="c,502,18,502,20" dtype_id="11">
                        <const fl="c502" loc="c,502,21,502,26" name="2&apos;h0" dtype_id="20"/>
                        <ccast fl="c502" loc="c,502,6,502,17" dtype_id="20">
                          <varref fl="c502" loc="c,502,6,502,17" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                        </ccast>
                      </eq>
                      <eq fl="c502" loc="c,502,42,502,44" dtype_id="11">
                        <const fl="c502" loc="c,502,45,502,50" name="2&apos;h1" dtype_id="20"/>
                        <ccast fl="c502" loc="c,502,30,502,41" dtype_id="20">
                          <varref fl="c502" loc="c,502,30,502,41" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                        </ccast>
                      </eq>
                    </or>
                    <eq fl="c502" loc="c,502,66,502,68" dtype_id="11">
                      <const fl="c502" loc="c,502,69,502,74" name="2&apos;h3" dtype_id="20"/>
                      <ccast fl="c502" loc="c,502,54,502,65" dtype_id="20">
                        <varref fl="c502" loc="c,502,54,502,65" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                      </ccast>
                    </eq>
                  </or>
                  <shiftr fl="c504" loc="c,504,33,504,34" dtype_id="26">
                    <varref fl="c504" loc="c,504,20,504,33" name="mips_cpu_bus.instr_address" dtype_id="2"/>
                    <const fl="c504" loc="c,504,37,504,38" name="5&apos;h2" dtype_id="22"/>
                  </shiftr>
                  <shiftr fl="c507" loc="c,507,32,507,33" dtype_id="26">
                    <varref fl="c507" loc="c,507,20,507,32" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                    <const fl="c507" loc="c,507,36,507,37" name="5&apos;h2" dtype_id="22"/>
                  </shiftr>
                </cond>
                <const fl="c504" loc="c,504,11,504,12" name="32&apos;h2" dtype_id="2"/>
              </shiftl>
            </and>
          </or>
          <varref fl="c504" loc="c,504,4,504,11" name="address" dtype_id="2"/>
        </assign>
        <comment fl="c493" loc="c,493,2,493,13" name="ALWAYS"/>
        <assign fl="c503" loc="c,503,22,503,23" dtype_id="21">
          <cond fl="c503" loc="c,503,24,503,31" dtype_id="21">
            <or fl="c502" loc="c,502,51,502,53" dtype_id="11">
              <or fl="c502" loc="c,502,27,502,29" dtype_id="11">
                <eq fl="c502" loc="c,502,18,502,20" dtype_id="11">
                  <const fl="c502" loc="c,502,21,502,26" name="2&apos;h0" dtype_id="20"/>
                  <ccast fl="c502" loc="c,502,6,502,17" dtype_id="20">
                    <varref fl="c502" loc="c,502,6,502,17" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                  </ccast>
                </eq>
                <eq fl="c502" loc="c,502,42,502,44" dtype_id="11">
                  <const fl="c502" loc="c,502,45,502,50" name="2&apos;h1" dtype_id="20"/>
                  <ccast fl="c502" loc="c,502,30,502,41" dtype_id="20">
                    <varref fl="c502" loc="c,502,30,502,41" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                  </ccast>
                </eq>
              </or>
              <eq fl="c502" loc="c,502,66,502,68" dtype_id="11">
                <const fl="c502" loc="c,502,69,502,74" name="2&apos;h3" dtype_id="20"/>
                <ccast fl="c502" loc="c,502,54,502,65" dtype_id="20">
                  <varref fl="c502" loc="c,502,54,502,65" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                </ccast>
              </eq>
            </or>
            <const fl="c503" loc="c,503,24,503,31" name="4&apos;hf" dtype_id="21"/>
            <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
              <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                <const fl="c508" loc="c,508,9,508,18" name="32&apos;h20" dtype_id="2"/>
                <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                  <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                </ccast>
              </and>
              <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                  <const fl="c508" loc="c,508,9,508,18" name="32&apos;h10" dtype_id="2"/>
                  <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                    <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                  </ccast>
                </and>
                <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                  <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                    <const fl="c508" loc="c,508,9,508,18" name="32&apos;h8" dtype_id="2"/>
                    <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                      <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                    </ccast>
                  </and>
                  <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                    <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                      <const fl="c508" loc="c,508,9,508,18" name="32&apos;h4" dtype_id="2"/>
                      <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                        <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                      </ccast>
                    </and>
                    <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                    <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                      <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                        <const fl="c508" loc="c,508,9,508,18" name="32&apos;h2" dtype_id="2"/>
                        <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                          <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                        </ccast>
                      </and>
                      <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                      <cond fl="c565" loc="c,565,35,565,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <cond fl="c565" loc="c,565,35,565,42" dtype_id="21">
                          <eq fl="c565" loc="c,565,13,565,14" dtype_id="17">
                            <const fl="c565" loc="c,565,7,565,12" name="2&apos;h0" dtype_id="20"/>
                            <and fl="c564" loc="c,564,23,564,24" dtype_id="20">
                              <const fl="c564" loc="c,564,23,564,24" name="32&apos;h3" dtype_id="2"/>
                              <varref fl="c564" loc="c,564,11,564,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                            </and>
                          </eq>
                          <const fl="c565" loc="c,565,35,565,42" name="4&apos;h3" dtype_id="21"/>
                          <cond fl="c566" loc="c,566,35,566,42" dtype_id="21">
                            <eq fl="c566" loc="c,566,13,566,14" dtype_id="17">
                              <const fl="c566" loc="c,566,7,566,12" name="2&apos;h2" dtype_id="20"/>
                              <and fl="c564" loc="c,564,23,564,24" dtype_id="20">
                                <const fl="c564" loc="c,564,23,564,24" name="32&apos;h3" dtype_id="2"/>
                                <varref fl="c564" loc="c,564,11,564,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                              </and>
                            </eq>
                            <const fl="c566" loc="c,566,35,566,42" name="4&apos;hc" dtype_id="21"/>
                            <const fl="c567" loc="c,567,37,567,44" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                        <cond fl="c560" loc="c,560,34,560,41" dtype_id="21">
                          <and fl="c556" loc="c,556,23,556,24" dtype_id="2">
                            <const fl="c556" loc="c,556,23,556,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c556" loc="c,556,11,556,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c560" loc="c,560,34,560,41" dtype_id="21">
                            <and fl="c556" loc="c,556,23,556,24" dtype_id="17">
                              <const fl="c556" loc="c,556,23,556,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c556" loc="c,556,11,556,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c560" loc="c,560,34,560,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c559" loc="c,559,35,559,42" name="4&apos;h4" dtype_id="21"/>
                          </cond>
                          <cond fl="c558" loc="c,558,35,558,42" dtype_id="21">
                            <and fl="c556" loc="c,556,23,556,24" dtype_id="17">
                              <const fl="c556" loc="c,556,23,556,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c556" loc="c,556,11,556,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c558" loc="c,558,35,558,42" name="4&apos;h2" dtype_id="21"/>
                            <const fl="c557" loc="c,557,35,557,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                    </cond>
                  </cond>
                  <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                    <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                      <const fl="c508" loc="c,508,9,508,18" name="32&apos;h4" dtype_id="2"/>
                      <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                        <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                      <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                        <const fl="c508" loc="c,508,9,508,18" name="32&apos;h2" dtype_id="2"/>
                        <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                          <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                        </ccast>
                      </and>
                      <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                        <cond fl="c552" loc="c,552,34,552,41" dtype_id="21">
                          <and fl="c548" loc="c,548,23,548,24" dtype_id="2">
                            <const fl="c548" loc="c,548,23,548,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c548" loc="c,548,11,548,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c552" loc="c,552,34,552,41" dtype_id="21">
                            <and fl="c548" loc="c,548,23,548,24" dtype_id="17">
                              <const fl="c548" loc="c,548,23,548,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c548" loc="c,548,11,548,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c552" loc="c,552,34,552,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c551" loc="c,551,35,551,42" name="4&apos;hc" dtype_id="21"/>
                          </cond>
                          <cond fl="c550" loc="c,550,35,550,42" dtype_id="21">
                            <and fl="c548" loc="c,548,23,548,24" dtype_id="17">
                              <const fl="c548" loc="c,548,23,548,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c548" loc="c,548,11,548,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c550" loc="c,550,35,550,42" name="4&apos;he" dtype_id="21"/>
                            <const fl="c549" loc="c,549,35,549,42" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                      <cond fl="c534" loc="c,534,35,534,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <cond fl="c534" loc="c,534,35,534,42" dtype_id="21">
                          <eq fl="c534" loc="c,534,13,534,14" dtype_id="17">
                            <const fl="c534" loc="c,534,7,534,12" name="2&apos;h0" dtype_id="20"/>
                            <and fl="c533" loc="c,533,23,533,24" dtype_id="20">
                              <const fl="c533" loc="c,533,23,533,24" name="32&apos;h3" dtype_id="2"/>
                              <varref fl="c533" loc="c,533,11,533,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                            </and>
                          </eq>
                          <const fl="c534" loc="c,534,35,534,42" name="4&apos;h3" dtype_id="21"/>
                          <cond fl="c535" loc="c,535,35,535,42" dtype_id="21">
                            <eq fl="c535" loc="c,535,13,535,14" dtype_id="17">
                              <const fl="c535" loc="c,535,7,535,12" name="2&apos;h2" dtype_id="20"/>
                              <and fl="c533" loc="c,533,23,533,24" dtype_id="20">
                                <const fl="c533" loc="c,533,23,533,24" name="32&apos;h3" dtype_id="2"/>
                                <varref fl="c533" loc="c,533,11,533,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                              </and>
                            </eq>
                            <const fl="c535" loc="c,535,35,535,42" name="4&apos;hc" dtype_id="21"/>
                            <const fl="c536" loc="c,536,37,536,44" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                        <cond fl="c522" loc="c,522,34,522,41" dtype_id="21">
                          <and fl="c518" loc="c,518,23,518,24" dtype_id="2">
                            <const fl="c518" loc="c,518,23,518,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c518" loc="c,518,11,518,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c522" loc="c,522,34,522,41" dtype_id="21">
                            <and fl="c518" loc="c,518,23,518,24" dtype_id="17">
                              <const fl="c518" loc="c,518,23,518,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c518" loc="c,518,11,518,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c522" loc="c,522,34,522,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c521" loc="c,521,35,521,42" name="4&apos;h4" dtype_id="21"/>
                          </cond>
                          <cond fl="c520" loc="c,520,35,520,42" dtype_id="21">
                            <and fl="c518" loc="c,518,23,518,24" dtype_id="17">
                              <const fl="c518" loc="c,518,23,518,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c518" loc="c,518,11,518,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c520" loc="c,520,35,520,42" name="4&apos;h2" dtype_id="21"/>
                            <const fl="c519" loc="c,519,35,519,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                    </cond>
                    <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                      <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                        <const fl="c508" loc="c,508,9,508,18" name="32&apos;h2" dtype_id="2"/>
                        <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                          <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                        </ccast>
                      </and>
                      <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                        <cond fl="c544" loc="c,544,34,544,41" dtype_id="21">
                          <and fl="c540" loc="c,540,23,540,24" dtype_id="2">
                            <const fl="c540" loc="c,540,23,540,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c540" loc="c,540,11,540,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c544" loc="c,544,34,544,41" dtype_id="21">
                            <and fl="c540" loc="c,540,23,540,24" dtype_id="17">
                              <const fl="c540" loc="c,540,23,540,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c540" loc="c,540,11,540,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c544" loc="c,544,34,544,41" name="4&apos;hf" dtype_id="21"/>
                            <const fl="c543" loc="c,543,35,543,42" name="4&apos;h7" dtype_id="21"/>
                          </cond>
                          <cond fl="c542" loc="c,542,35,542,42" dtype_id="21">
                            <and fl="c540" loc="c,540,23,540,24" dtype_id="17">
                              <const fl="c540" loc="c,540,23,540,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c540" loc="c,540,11,540,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c542" loc="c,542,35,542,42" name="4&apos;h3" dtype_id="21"/>
                            <const fl="c541" loc="c,541,35,541,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                      <cond fl="c527" loc="c,527,35,527,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <cond fl="c527" loc="c,527,35,527,42" dtype_id="21">
                          <eq fl="c527" loc="c,527,13,527,14" dtype_id="17">
                            <const fl="c527" loc="c,527,7,527,12" name="2&apos;h0" dtype_id="20"/>
                            <and fl="c526" loc="c,526,23,526,24" dtype_id="20">
                              <const fl="c526" loc="c,526,23,526,24" name="32&apos;h3" dtype_id="2"/>
                              <varref fl="c526" loc="c,526,11,526,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                            </and>
                          </eq>
                          <const fl="c527" loc="c,527,35,527,42" name="4&apos;h3" dtype_id="21"/>
                          <cond fl="c528" loc="c,528,35,528,42" dtype_id="21">
                            <eq fl="c528" loc="c,528,13,528,14" dtype_id="17">
                              <const fl="c528" loc="c,528,7,528,12" name="2&apos;h2" dtype_id="20"/>
                              <and fl="c526" loc="c,526,23,526,24" dtype_id="20">
                                <const fl="c526" loc="c,526,23,526,24" name="32&apos;h3" dtype_id="2"/>
                                <varref fl="c526" loc="c,526,11,526,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                              </and>
                            </eq>
                            <const fl="c528" loc="c,528,35,528,42" name="4&apos;hc" dtype_id="21"/>
                            <const fl="c529" loc="c,529,37,529,44" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                        <cond fl="c514" loc="c,514,34,514,41" dtype_id="21">
                          <and fl="c510" loc="c,510,23,510,24" dtype_id="2">
                            <const fl="c510" loc="c,510,23,510,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c510" loc="c,510,11,510,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c514" loc="c,514,34,514,41" dtype_id="21">
                            <and fl="c510" loc="c,510,23,510,24" dtype_id="17">
                              <const fl="c510" loc="c,510,23,510,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c510" loc="c,510,11,510,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c514" loc="c,514,34,514,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c513" loc="c,513,35,513,42" name="4&apos;h4" dtype_id="21"/>
                          </cond>
                          <cond fl="c512" loc="c,512,35,512,42" dtype_id="21">
                            <and fl="c510" loc="c,510,23,510,24" dtype_id="17">
                              <const fl="c510" loc="c,510,23,510,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c510" loc="c,510,11,510,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c512" loc="c,512,35,512,42" name="4&apos;h2" dtype_id="21"/>
                            <const fl="c511" loc="c,511,35,511,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
            </cond>
          </cond>
          <varref fl="c503" loc="c,503,4,503,21" name="mips_cpu_bus.byteenable_memory" dtype_id="21"/>
        </assign>
        <contassign fl="c266" loc="c,266,25,266,26" dtype_id="2">
          <or fl="c266" loc="c,266,47,266,48" dtype_id="2">
            <and fl="c266" loc="c,266,31,266,32" dtype_id="25">
              <const fl="c266" loc="c,266,47,266,48" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="c266" loc="c,266,47,266,48" dtype_id="2">
                <negate fl="c266" loc="c,266,31,266,32" dtype_id="25">
                  <ccast fl="c266" loc="c,266,41,266,42" dtype_id="11">
                    <and fl="c266" loc="c,266,41,266,42" dtype_id="11">
                      <const fl="c266" loc="c,266,41,266,42" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="c266" loc="c,266,41,266,42" dtype_id="11">
                        <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        <const fl="c266" loc="c,266,42,266,44" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="c266" loc="c,266,47,266,48" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c66" loc="c,66,40,66,41" dtype_id="25">
              <const fl="c66" loc="c,66,40,66,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_bus.instruction_decode" dtype_id="25"/>
            </and>
          </or>
          <varref fl="c266" loc="c,266,9,266,24" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
        </contassign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h37" loc="h,37,43,37,44" dtype_id="27">
          <cond fl="h37" loc="h,37,45,37,51" dtype_id="27">
            <and fl="h36" loc="h,36,65,36,67" dtype_id="11">
              <and fl="h36" loc="h,36,24,36,26" dtype_id="11">
                <neq fl="h36" loc="h,36,19,36,21" dtype_id="11">
                  <const fl="h36" loc="h,36,21,36,22" name="5&apos;h0" dtype_id="18"/>
                  <ccast fl="h36" loc="h,36,8,36,18" dtype_id="18">
                    <varref fl="h36" loc="h,36,8,36,18" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                  </ccast>
                </neq>
                <eq fl="h36" loc="h,36,39,36,41" dtype_id="11">
                  <ccast fl="h36" loc="h,36,28,36,38" dtype_id="18">
                    <varref fl="h36" loc="h,36,28,36,38" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                  </ccast>
                  <ccast fl="h36" loc="h,36,42,36,63" dtype_id="18">
                    <varref fl="h36" loc="h,36,42,36,63" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h36" loc="h,36,68,36,89" dtype_id="11">
                <varref fl="h36" loc="h,36,68,36,89" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <const fl="h37" loc="h,37,45,37,51" name="3&apos;h2" dtype_id="27"/>
            <cond fl="h39" loc="h,39,45,39,51" dtype_id="27">
              <and fl="h38" loc="h,38,35,38,37" dtype_id="11">
                <ccast fl="h38" loc="h,38,15,38,34" dtype_id="11">
                  <varref fl="h38" loc="h,38,15,38,34" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                </ccast>
                <ccast fl="h38" loc="h,38,38,38,62" dtype_id="11">
                  <varref fl="h38" loc="h,38,38,38,62" name="mips_cpu_bus.LO_register_write_memory" dtype_id="11"/>
                </ccast>
              </and>
              <const fl="h39" loc="h,39,45,39,51" name="3&apos;h4" dtype_id="27"/>
              <cond fl="h41" loc="h,41,45,41,51" dtype_id="27">
                <and fl="h40" loc="h,40,77,40,79" dtype_id="11">
                  <and fl="h40" loc="h,40,33,40,35" dtype_id="11">
                    <neq fl="h40" loc="h,40,28,40,30" dtype_id="11">
                      <const fl="h40" loc="h,40,30,40,31" name="5&apos;h0" dtype_id="18"/>
                      <ccast fl="h40" loc="h,40,17,40,27" dtype_id="18">
                        <varref fl="h40" loc="h,40,17,40,27" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                      </ccast>
                    </neq>
                    <eq fl="h40" loc="h,40,48,40,50" dtype_id="11">
                      <ccast fl="h40" loc="h,40,37,40,47" dtype_id="18">
                        <varref fl="h40" loc="h,40,37,40,47" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                      </ccast>
                      <ccast fl="h40" loc="h,40,51,40,75" dtype_id="18">
                        <varref fl="h40" loc="h,40,51,40,75" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h40" loc="h,40,80,40,104" dtype_id="11">
                    <varref fl="h40" loc="h,40,80,40,104" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
                  </ccast>
                </and>
                <const fl="h41" loc="h,41,45,41,51" name="3&apos;h1" dtype_id="27"/>
                <cond fl="h43" loc="h,43,45,43,51" dtype_id="27">
                  <and fl="h42" loc="h,42,36,42,38" dtype_id="11">
                    <ccast fl="h42" loc="h,42,16,42,35" dtype_id="11">
                      <varref fl="h42" loc="h,42,16,42,35" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                    </ccast>
                    <ccast fl="h42" loc="h,42,39,42,66" dtype_id="11">
                      <varref fl="h42" loc="h,42,39,42,66" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="11"/>
                    </ccast>
                  </and>
                  <const fl="h43" loc="h,43,45,43,51" name="3&apos;h3" dtype_id="27"/>
                  <const fl="h45" loc="h,45,45,45,51" name="3&apos;h0" dtype_id="27"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h37" loc="h,37,4,37,42" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
        </assign>
        <contassign fl="l19" loc="l,19,21,19,22" dtype_id="2">
          <arraysel fl="l19" loc="l,19,32,19,33" dtype_id="2">
            <varref fl="l19" loc="l,19,23,19,32" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
            <and fl="c58" loc="c,58,45,58,46" dtype_id="18">
              <const fl="c58" loc="c,58,45,58,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c58" loc="c,58,45,58,46" dtype_id="18">
                <varref fl="c58" loc="c,58,27,58,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                <const fl="c58" loc="c,58,49,58,51" name="5&apos;h15" dtype_id="22"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l19" loc="l,19,9,19,20" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <arraysel fl="l20" loc="l,20,32,20,33" dtype_id="2">
            <varref fl="l20" loc="l,20,23,20,32" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
            <and fl="c61" loc="c,61,45,61,46" dtype_id="18">
              <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="18">
                <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                <const fl="c61" loc="c,61,49,61,51" name="5&apos;h10" dtype_id="22"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l20" loc="l,20,9,20,20" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h49" loc="h,49,43,49,44" dtype_id="27">
          <cond fl="h49" loc="h,49,45,49,51" dtype_id="27">
            <and fl="h48" loc="h,48,65,48,67" dtype_id="11">
              <and fl="h48" loc="h,48,24,48,26" dtype_id="11">
                <neq fl="h48" loc="h,48,19,48,21" dtype_id="11">
                  <const fl="h48" loc="h,48,21,48,22" name="5&apos;h0" dtype_id="18"/>
                  <ccast fl="h48" loc="h,48,8,48,18" dtype_id="18">
                    <varref fl="h48" loc="h,48,8,48,18" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                  </ccast>
                </neq>
                <eq fl="h48" loc="h,48,39,48,41" dtype_id="11">
                  <ccast fl="h48" loc="h,48,28,48,38" dtype_id="18">
                    <varref fl="h48" loc="h,48,28,48,38" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                  </ccast>
                  <ccast fl="h48" loc="h,48,42,48,63" dtype_id="18">
                    <varref fl="h48" loc="h,48,42,48,63" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h48" loc="h,48,68,48,89" dtype_id="11">
                <varref fl="h48" loc="h,48,68,48,89" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <const fl="h49" loc="h,49,45,49,51" name="3&apos;h2" dtype_id="27"/>
            <cond fl="h51" loc="h,51,45,51,51" dtype_id="27">
              <and fl="h50" loc="h,50,36,50,38" dtype_id="11">
                <ccast fl="h50" loc="h,50,16,50,35" dtype_id="11">
                  <varref fl="h50" loc="h,50,16,50,35" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                </ccast>
                <ccast fl="h50" loc="h,50,39,50,63" dtype_id="11">
                  <varref fl="h50" loc="h,50,39,50,63" name="mips_cpu_bus.HI_register_write_memory" dtype_id="11"/>
                </ccast>
              </and>
              <const fl="h51" loc="h,51,45,51,51" name="3&apos;h4" dtype_id="27"/>
              <cond fl="h53" loc="h,53,45,53,51" dtype_id="27">
                <and fl="h52" loc="h,52,77,52,79" dtype_id="11">
                  <and fl="h52" loc="h,52,33,52,35" dtype_id="11">
                    <neq fl="h52" loc="h,52,28,52,30" dtype_id="11">
                      <const fl="h52" loc="h,52,30,52,31" name="5&apos;h0" dtype_id="18"/>
                      <ccast fl="h52" loc="h,52,17,52,27" dtype_id="18">
                        <varref fl="h52" loc="h,52,17,52,27" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                      </ccast>
                    </neq>
                    <eq fl="h52" loc="h,52,48,52,50" dtype_id="11">
                      <ccast fl="h52" loc="h,52,37,52,47" dtype_id="18">
                        <varref fl="h52" loc="h,52,37,52,47" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                      </ccast>
                      <ccast fl="h52" loc="h,52,51,52,75" dtype_id="18">
                        <varref fl="h52" loc="h,52,51,52,75" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h52" loc="h,52,80,52,104" dtype_id="11">
                    <varref fl="h52" loc="h,52,80,52,104" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
                  </ccast>
                </and>
                <const fl="h53" loc="h,53,45,53,51" name="3&apos;h1" dtype_id="27"/>
                <cond fl="h55" loc="h,55,45,55,51" dtype_id="27">
                  <and fl="h54" loc="h,54,36,54,38" dtype_id="11">
                    <ccast fl="h54" loc="h,54,16,54,35" dtype_id="11">
                      <varref fl="h54" loc="h,54,16,54,35" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                    </ccast>
                    <ccast fl="h54" loc="h,54,39,54,66" dtype_id="11">
                      <varref fl="h54" loc="h,54,39,54,66" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="11"/>
                    </ccast>
                  </and>
                  <const fl="h55" loc="h,55,45,55,51" name="3&apos;h3" dtype_id="27"/>
                  <const fl="h57" loc="h,57,45,57,51" name="3&apos;h0" dtype_id="27"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h49" loc="h,49,4,49,42" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
        </assign>
        <comment fl="r11" loc="r,11,2,11,13" name="ALWAYS"/>
        <if fl="r12" loc="r,12,3,12,5">
          <varref fl="r12" loc="r,12,6,12,11" name="reset" dtype_id="11"/>
          <assign fl="r13" loc="r,13,30,13,31" dtype_id="2">
            <const fl="r13" loc="r,13,32,13,33" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="r13" loc="r,13,4,13,29" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
          </assign>
          <if fl="r15" loc="r,15,9,15,21">
            <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
              <const fl="r15" loc="r,15,9,15,21" name="32&apos;h20" dtype_id="2"/>
              <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="r15" loc="r,15,9,15,21">
              <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                <const fl="r15" loc="r,15,9,15,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                  <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                </ccast>
              </and>
              <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
              </assign>
              <if fl="r15" loc="r,15,9,15,21">
                <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                  <const fl="r15" loc="r,15,9,15,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                    <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                  </ccast>
                </and>
                <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                  <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                  <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                </assign>
                <if fl="r15" loc="r,15,9,15,21">
                  <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                    <const fl="r15" loc="r,15,9,15,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                      <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="r15" loc="r,15,9,15,21">
                    <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                      <const fl="r15" loc="r,15,9,15,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                        <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                      </ccast>
                    </and>
                    <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                      <cond fl="r61" loc="r,61,22,61,41" dtype_id="2">
                        <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                          <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                            <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                          </ccast>
                        </and>
                        <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                        <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                          <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                            <const fl="r52" loc="r,52,11,52,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                              <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                            <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                              <const fl="r52" loc="r,52,11,52,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                                <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                              <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                                <const fl="r52" loc="r,52,11,52,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                                  <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                                <and fl="r52" loc="r,52,11,52,31" dtype_id="17">
                                  <const fl="r52" loc="r,52,11,52,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r52" loc="r,52,11,52,31" dtype_id="11">
                                    <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r53" loc="r,53,33,53,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <or fl="r54" loc="r,54,56,54,57" dtype_id="2">
                                  <and fl="r54" loc="r,54,49,54,50" dtype_id="28">
                                    <const fl="r54" loc="r,54,56,54,57" name="32&apos;hff000000" dtype_id="2"/>
                                    <varref fl="r54" loc="r,54,34,54,49" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
                                  </and>
                                  <and fl="r54" loc="r,54,76,54,77" dtype_id="29">
                                    <const fl="r54" loc="r,54,76,54,77" name="32&apos;hffffff" dtype_id="2"/>
                                    <shiftr fl="r54" loc="r,54,76,54,77" dtype_id="29">
                                      <varref fl="r54" loc="r,54,57,54,76" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r54" loc="r,54,80,54,81" name="5&apos;h8" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </or>
                              </cond>
                              <cond fl="r57" loc="r,57,33,57,52" dtype_id="2">
                                <and fl="r52" loc="r,52,11,52,31" dtype_id="17">
                                  <const fl="r52" loc="r,52,11,52,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r52" loc="r,52,11,52,31" dtype_id="11">
                                    <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <or fl="r55" loc="r,55,56,55,57" dtype_id="2">
                                  <and fl="r55" loc="r,55,49,55,50" dtype_id="25">
                                    <const fl="r55" loc="r,55,56,55,57" name="32&apos;hffff0000" dtype_id="2"/>
                                    <varref fl="r55" loc="r,55,34,55,49" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
                                  </and>
                                  <and fl="r55" loc="r,55,76,55,77" dtype_id="25">
                                    <const fl="r55" loc="r,55,76,55,77" name="32&apos;hffff" dtype_id="2"/>
                                    <shiftr fl="r55" loc="r,55,76,55,77" dtype_id="25">
                                      <varref fl="r55" loc="r,55,57,55,76" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r55" loc="r,55,80,55,82" name="5&apos;h10" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </or>
                              </cond>
                            </cond>
                            <cond fl="r57" loc="r,57,33,57,52" dtype_id="2">
                              <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                                <const fl="r52" loc="r,52,11,52,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                                  <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r57" loc="r,57,33,57,52" dtype_id="2">
                                <and fl="r52" loc="r,52,11,52,31" dtype_id="17">
                                  <const fl="r52" loc="r,52,11,52,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r52" loc="r,52,11,52,31" dtype_id="11">
                                    <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <or fl="r56" loc="r,56,55,56,56" dtype_id="2">
                                  <and fl="r56" loc="r,56,49,56,50" dtype_id="29">
                                    <const fl="r56" loc="r,56,55,56,56" name="32&apos;hffffff00" dtype_id="2"/>
                                    <varref fl="r56" loc="r,56,34,56,49" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
                                  </and>
                                  <and fl="r56" loc="r,56,75,56,76" dtype_id="28">
                                    <const fl="r56" loc="r,56,75,56,76" name="32&apos;hff" dtype_id="2"/>
                                    <shiftr fl="r56" loc="r,56,75,56,76" dtype_id="28">
                                      <varref fl="r56" loc="r,56,56,56,75" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r56" loc="r,56,79,56,81" name="5&apos;h18" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </or>
                              </cond>
                            </cond>
                          </cond>
                          <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                        </cond>
                      </cond>
                      <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                    </assign>
                    <if fl="r15" loc="r,15,9,15,21">
                      <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                        <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                          <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                        </ccast>
                      </and>
                      <assign fl="r40" loc="r,40,20,40,21" dtype_id="2">
                        <and fl="r40" loc="r,40,53,40,54" dtype_id="2">
                          <const fl="r40" loc="r,40,53,40,54" name="32&apos;hffff" dtype_id="2"/>
                          <varref fl="r40" loc="r,40,34,40,53" name="mips_cpu_bus.read_data_writeback" dtype_id="25"/>
                        </and>
                        <varref fl="r40" loc="r,40,6,40,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r32" loc="r,32,31,32,32" dtype_id="2">
                        <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                          <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                            <const fl="r27" loc="r,27,11,27,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                              <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                            <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                              <const fl="r27" loc="r,27,11,27,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                              <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                                <const fl="r27" loc="r,27,11,27,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                  <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                                <and fl="r27" loc="r,27,11,27,31" dtype_id="17">
                                  <const fl="r27" loc="r,27,11,27,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r27" loc="r,27,11,27,31" dtype_id="11">
                                    <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r31" loc="r,31,53,31,55" dtype_id="2">
                                  <varref fl="r31" loc="r,31,33,31,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r31" loc="r,31,56,31,58" name="32&apos;sh18" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                          </cond>
                          <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                            <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                              <const fl="r27" loc="r,27,11,27,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                              <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                                <const fl="r27" loc="r,27,11,27,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                  <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                                <and fl="r27" loc="r,27,11,27,31" dtype_id="17">
                                  <const fl="r27" loc="r,27,11,27,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r27" loc="r,27,11,27,31" dtype_id="11">
                                    <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r30" loc="r,30,53,30,55" dtype_id="2">
                                  <varref fl="r30" loc="r,30,33,30,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r30" loc="r,30,56,30,58" name="32&apos;sh10" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                            <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                              <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                                <const fl="r27" loc="r,27,11,27,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                  <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                                <and fl="r27" loc="r,27,11,27,31" dtype_id="17">
                                  <const fl="r27" loc="r,27,11,27,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r27" loc="r,27,11,27,31" dtype_id="11">
                                    <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r29" loc="r,29,53,29,55" dtype_id="2">
                                  <varref fl="r29" loc="r,29,33,29,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r29" loc="r,29,56,29,57" name="32&apos;sh8" dtype_id="14"/>
                                </shiftr>
                              </cond>
                              <varref fl="r28" loc="r,28,33,28,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            </cond>
                          </cond>
                        </cond>
                        <varref fl="r32" loc="r,32,17,32,30" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r34" loc="r,34,20,34,21" dtype_id="2">
                        <and fl="r34" loc="r,34,47,34,48" dtype_id="2">
                          <const fl="r34" loc="r,34,47,34,48" name="32&apos;hff" dtype_id="2"/>
                          <varref fl="r34" loc="r,34,34,34,47" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="28"/>
                        </and>
                        <varref fl="r34" loc="r,34,6,34,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                    </if>
                  </if>
                  <if fl="r15" loc="r,15,9,15,21">
                    <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                      <const fl="r15" loc="r,15,9,15,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                        <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                      </ccast>
                    </and>
                    <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                      <cond fl="r61" loc="r,61,22,61,41" dtype_id="2">
                        <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                          <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                            <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                          </ccast>
                        </and>
                        <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                        <cond fl="r47" loc="r,47,33,47,52" dtype_id="2">
                          <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                            <const fl="r43" loc="r,43,11,43,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                              <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <varref fl="r47" loc="r,47,33,47,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                          <cond fl="r46" loc="r,46,59,46,60" dtype_id="2">
                            <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                              <const fl="r43" loc="r,43,11,43,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                                <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r46" loc="r,46,59,46,60" dtype_id="2">
                              <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                                <const fl="r43" loc="r,43,11,43,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                                  <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r46" loc="r,46,59,46,60" dtype_id="2">
                                <and fl="r43" loc="r,43,11,43,31" dtype_id="17">
                                  <const fl="r43" loc="r,43,11,43,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r43" loc="r,43,11,43,31" dtype_id="11">
                                    <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <or fl="r46" loc="r,46,59,46,60" dtype_id="2">
                                  <and fl="r46" loc="r,46,53,46,54" dtype_id="29">
                                    <const fl="r46" loc="r,46,59,46,60" name="32&apos;hffffff00" dtype_id="2"/>
                                    <shiftl fl="r46" loc="r,46,59,46,60" dtype_id="2">
                                      <varref fl="r46" loc="r,46,34,46,53" name="mips_cpu_bus.read_data_writeback" dtype_id="29"/>
                                      <const fl="r46" loc="r,46,59,46,60" name="32&apos;h8" dtype_id="2"/>
                                    </shiftl>
                                  </and>
                                  <and fl="r46" loc="r,46,76,46,77" dtype_id="28">
                                    <const fl="r46" loc="r,46,76,46,77" name="32&apos;hff" dtype_id="2"/>
                                    <varref fl="r46" loc="r,46,61,46,76" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="28"/>
                                  </and>
                                </or>
                                <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              </cond>
                              <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            </cond>
                            <cond fl="r45" loc="r,45,59,45,60" dtype_id="2">
                              <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                                <const fl="r43" loc="r,43,11,43,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                                  <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r45" loc="r,45,59,45,60" dtype_id="2">
                                <and fl="r43" loc="r,43,11,43,31" dtype_id="17">
                                  <const fl="r43" loc="r,43,11,43,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r43" loc="r,43,11,43,31" dtype_id="11">
                                    <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <or fl="r45" loc="r,45,59,45,60" dtype_id="2">
                                  <and fl="r45" loc="r,45,53,45,54" dtype_id="25">
                                    <const fl="r45" loc="r,45,59,45,60" name="32&apos;hffff0000" dtype_id="2"/>
                                    <shiftl fl="r45" loc="r,45,59,45,60" dtype_id="2">
                                      <varref fl="r45" loc="r,45,34,45,53" name="mips_cpu_bus.read_data_writeback" dtype_id="25"/>
                                      <const fl="r45" loc="r,45,59,45,60" name="32&apos;h10" dtype_id="2"/>
                                    </shiftl>
                                  </and>
                                  <and fl="r45" loc="r,45,76,45,77" dtype_id="25">
                                    <const fl="r45" loc="r,45,76,45,77" name="32&apos;hffff" dtype_id="2"/>
                                    <varref fl="r45" loc="r,45,61,45,76" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="25"/>
                                  </and>
                                </or>
                                <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              </cond>
                              <cond fl="r44" loc="r,44,58,44,59" dtype_id="2">
                                <and fl="r43" loc="r,43,11,43,31" dtype_id="17">
                                  <const fl="r43" loc="r,43,11,43,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r43" loc="r,43,11,43,31" dtype_id="11">
                                    <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <or fl="r44" loc="r,44,58,44,59" dtype_id="2">
                                  <and fl="r44" loc="r,44,53,44,54" dtype_id="28">
                                    <const fl="r44" loc="r,44,58,44,59" name="32&apos;hff000000" dtype_id="2"/>
                                    <shiftl fl="r44" loc="r,44,58,44,59" dtype_id="2">
                                      <varref fl="r44" loc="r,44,34,44,53" name="mips_cpu_bus.read_data_writeback" dtype_id="28"/>
                                      <const fl="r44" loc="r,44,58,44,59" name="32&apos;h18" dtype_id="2"/>
                                    </shiftl>
                                  </and>
                                  <and fl="r44" loc="r,44,75,44,76" dtype_id="29">
                                    <const fl="r44" loc="r,44,75,44,76" name="32&apos;hffffff" dtype_id="2"/>
                                    <varref fl="r44" loc="r,44,60,44,75" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="29"/>
                                  </and>
                                </or>
                                <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              </cond>
                            </cond>
                          </cond>
                        </cond>
                      </cond>
                      <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                    </assign>
                    <if fl="r15" loc="r,15,9,15,21">
                      <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                        <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                          <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                        </ccast>
                      </and>
                      <assign fl="r37" loc="r,37,20,37,21" dtype_id="2">
                        <or fl="r37" loc="r,37,52,37,53" dtype_id="2">
                          <and fl="r37" loc="r,37,26,37,27" dtype_id="25">
                            <const fl="r37" loc="r,37,52,37,53" name="32&apos;hffff0000" dtype_id="2"/>
                            <shiftl fl="r37" loc="r,37,52,37,53" dtype_id="2">
                              <negate fl="r37" loc="r,37,26,37,27" dtype_id="25">
                                <ccast fl="r37" loc="r,37,46,37,47" dtype_id="11">
                                  <and fl="r37" loc="r,37,46,37,47" dtype_id="11">
                                    <const fl="r37" loc="r,37,46,37,47" name="32&apos;h1" dtype_id="2"/>
                                    <shiftr fl="r37" loc="r,37,46,37,47" dtype_id="11">
                                      <varref fl="r37" loc="r,37,27,37,46" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r37" loc="r,37,47,37,49" name="5&apos;hf" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </ccast>
                              </negate>
                              <const fl="r37" loc="r,37,52,37,53" name="32&apos;h10" dtype_id="2"/>
                            </shiftl>
                          </and>
                          <and fl="r37" loc="r,37,72,37,73" dtype_id="25">
                            <const fl="r37" loc="r,37,72,37,73" name="32&apos;hffff" dtype_id="2"/>
                            <varref fl="r37" loc="r,37,53,37,72" name="mips_cpu_bus.read_data_writeback" dtype_id="25"/>
                          </and>
                        </or>
                        <varref fl="r37" loc="r,37,6,37,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r22" loc="r,22,31,22,32" dtype_id="2">
                        <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                          <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                            <const fl="r17" loc="r,17,11,17,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                              <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                            <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                              <const fl="r17" loc="r,17,11,17,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                              <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                                <const fl="r17" loc="r,17,11,17,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                  <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                                <and fl="r17" loc="r,17,11,17,31" dtype_id="17">
                                  <const fl="r17" loc="r,17,11,17,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r17" loc="r,17,11,17,31" dtype_id="11">
                                    <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r21" loc="r,21,53,21,55" dtype_id="2">
                                  <varref fl="r21" loc="r,21,33,21,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r21" loc="r,21,56,21,58" name="32&apos;sh18" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                          </cond>
                          <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                            <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                              <const fl="r17" loc="r,17,11,17,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                              <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                                <const fl="r17" loc="r,17,11,17,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                  <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                                <and fl="r17" loc="r,17,11,17,31" dtype_id="17">
                                  <const fl="r17" loc="r,17,11,17,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r17" loc="r,17,11,17,31" dtype_id="11">
                                    <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r20" loc="r,20,53,20,55" dtype_id="2">
                                  <varref fl="r20" loc="r,20,33,20,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r20" loc="r,20,56,20,58" name="32&apos;sh10" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                            <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                              <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                                <const fl="r17" loc="r,17,11,17,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                  <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                                <and fl="r17" loc="r,17,11,17,31" dtype_id="17">
                                  <const fl="r17" loc="r,17,11,17,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r17" loc="r,17,11,17,31" dtype_id="11">
                                    <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r19" loc="r,19,53,19,55" dtype_id="2">
                                  <varref fl="r19" loc="r,19,33,19,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r19" loc="r,19,56,19,57" name="32&apos;sh8" dtype_id="14"/>
                                </shiftr>
                              </cond>
                              <varref fl="r18" loc="r,18,33,18,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            </cond>
                          </cond>
                        </cond>
                        <varref fl="r22" loc="r,22,17,22,30" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r24" loc="r,24,20,24,21" dtype_id="2">
                        <or fl="r24" loc="r,24,45,24,46" dtype_id="2">
                          <and fl="r24" loc="r,24,26,24,27" dtype_id="29">
                            <const fl="r24" loc="r,24,45,24,46" name="32&apos;hffffff00" dtype_id="2"/>
                            <shiftl fl="r24" loc="r,24,45,24,46" dtype_id="2">
                              <negate fl="r24" loc="r,24,26,24,27" dtype_id="29">
                                <ccast fl="r24" loc="r,24,40,24,41" dtype_id="11">
                                  <and fl="r24" loc="r,24,40,24,41" dtype_id="11">
                                    <const fl="r24" loc="r,24,40,24,41" name="32&apos;h1" dtype_id="2"/>
                                    <shiftr fl="r24" loc="r,24,40,24,41" dtype_id="11">
                                      <varref fl="r24" loc="r,24,27,24,40" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                                      <const fl="r24" loc="r,24,41,24,42" name="5&apos;h7" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </ccast>
                              </negate>
                              <const fl="r24" loc="r,24,45,24,46" name="32&apos;h8" dtype_id="2"/>
                            </shiftl>
                          </and>
                          <and fl="r24" loc="r,24,59,24,60" dtype_id="28">
                            <const fl="r24" loc="r,24,59,24,60" name="32&apos;hff" dtype_id="2"/>
                            <varref fl="r24" loc="r,24,46,24,59" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="28"/>
                          </and>
                        </or>
                        <varref fl="r24" loc="r,24,6,24,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                    </if>
                  </if>
                </if>
              </if>
            </if>
            <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
              <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
              <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
            </assign>
          </if>
          <assign fl="r64" loc="r,64,30,64,31" dtype_id="2">
            <varref fl="r64" loc="r,64,32,64,45" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
            <varref fl="r64" loc="r,64,4,64,29" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
          </assign>
        </if>
        <comment fl="f23" loc="f,23,2,23,13" name="ALWAYS"/>
        <assign fl="f24" loc="f,24,6,24,7" dtype_id="19">
          <and fl="f24" loc="f,24,19,24,20" dtype_id="19">
            <const fl="f24" loc="f,24,19,24,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="f24" loc="f,24,19,24,20" dtype_id="19">
              <varref fl="f24" loc="f,24,8,24,19" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="f24" loc="f,24,23,24,25" name="5&apos;h1a" dtype_id="22"/>
            </shiftr>
          </and>
          <varref fl="f24" loc="f,24,3,24,5" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
        </assign>
        <assign fl="f25" loc="f,25,6,25,7" dtype_id="18">
          <and fl="f25" loc="f,25,19,25,20" dtype_id="18">
            <const fl="f25" loc="f,25,19,25,20" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="f25" loc="f,25,19,25,20" dtype_id="18">
              <varref fl="f25" loc="f,25,8,25,19" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="f25" loc="f,25,23,25,25" name="5&apos;h10" dtype_id="22"/>
            </shiftr>
          </and>
          <varref fl="f25" loc="f,25,3,25,5" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
        </assign>
        <assign fl="f26" loc="f,26,9,26,10" dtype_id="19">
          <and fl="f26" loc="f,26,22,26,23" dtype_id="19">
            <const fl="f26" loc="f,26,22,26,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="f26" loc="f,26,11,26,22" name="mips_cpu_bus.instruction_decode" dtype_id="19"/>
          </and>
          <varref fl="f26" loc="f,26,3,26,8" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
        </assign>
        <if fl="f27" loc="f,27,8,27,10">
          <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
            <const fl="f27" loc="f,27,8,27,10" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
              <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
            </ccast>
          </and>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
              </ccast>
            </and>
            <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
              <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
              <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
            </assign>
            <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
              <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
              <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
            </assign>
            <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
              <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
            </assign>
            <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
              <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
            </assign>
            <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
              <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
              <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
            </assign>
            <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
              <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
            </assign>
            <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
              <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
            </assign>
            <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
              <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                  <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                  <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                </assign>
                <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                  <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                  <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                </assign>
                <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                  <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                </assign>
                <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                  <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </assign>
                <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                  <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                  <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                </assign>
                <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                  <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                </assign>
                <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                  <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                </assign>
                <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                  <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                </assign>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f349" loc="f,349,22,349,23" dtype_id="11">
                      <const fl="f349" loc="f,349,24,349,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f349" loc="f,349,5,349,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f350" loc="f,350,25,350,26" dtype_id="11">
                      <const fl="f350" loc="f,350,27,350,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f350" loc="f,350,5,350,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f351" loc="f,351,20,351,21" dtype_id="11">
                      <const fl="f351" loc="f,351,22,351,23" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f351" loc="f,351,5,351,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f352" loc="f,352,18,352,19" dtype_id="20">
                      <const fl="f352" loc="f,352,20,352,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f352" loc="f,352,5,352,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f353" loc="f,353,27,353,28" dtype_id="20">
                      <const fl="f353" loc="f,353,29,353,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f353" loc="f,353,5,353,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f354" loc="f,354,16,354,17" dtype_id="11">
                      <const fl="f354" loc="f,354,18,354,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f354" loc="f,354,5,354,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f355" loc="f,355,24,355,25" dtype_id="11">
                      <const fl="f355" loc="f,355,26,355,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f355" loc="f,355,5,355,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f356" loc="f,356,24,356,25" dtype_id="11">
                      <const fl="f355" loc="f,355,26,355,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f356" loc="f,356,5,356,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f357" loc="f,357,20,357,21" dtype_id="19">
                      <const fl="f357" loc="f,357,22,357,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f357" loc="f,357,5,357,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f358" loc="f,358,38,358,39" dtype_id="11">
                      <const fl="f358" loc="f,358,40,358,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f358" loc="f,358,5,358,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f359" loc="f,359,22,359,23" dtype_id="11">
                      <const fl="f359" loc="f,359,24,359,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f359" loc="f,359,5,359,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f360" loc="f,360,20,360,21" dtype_id="11">
                      <const fl="f360" loc="f,360,22,360,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f360" loc="f,360,5,360,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                      <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                      <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                      <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                      <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                      <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                      <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                      <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                      <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                      <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                      <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                      <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                    <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                    <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                    <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                    <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                    <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                    <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                    <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                    <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                  </assign>
                  <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                    <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                    <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                    <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                  </assign>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                    <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                    <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                    <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                    <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                    <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                    <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                    <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                    <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                  </assign>
                  <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                    <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                    <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                    <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                  </assign>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f332" loc="f,332,22,332,23" dtype_id="11">
                      <const fl="f332" loc="f,332,24,332,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f332" loc="f,332,5,332,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f333" loc="f,333,25,333,26" dtype_id="11">
                      <const fl="f333" loc="f,333,27,333,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f333" loc="f,333,5,333,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f334" loc="f,334,20,334,21" dtype_id="11">
                      <const fl="f334" loc="f,334,22,334,23" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f334" loc="f,334,5,334,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f335" loc="f,335,18,335,19" dtype_id="20">
                      <const fl="f335" loc="f,335,20,335,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f335" loc="f,335,5,335,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f336" loc="f,336,27,336,28" dtype_id="20">
                      <const fl="f336" loc="f,336,29,336,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f336" loc="f,336,5,336,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f337" loc="f,337,16,337,17" dtype_id="11">
                      <const fl="f337" loc="f,337,18,337,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f337" loc="f,337,5,337,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f338" loc="f,338,24,338,25" dtype_id="11">
                      <const fl="f338" loc="f,338,26,338,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f338" loc="f,338,5,338,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f339" loc="f,339,24,339,25" dtype_id="11">
                      <const fl="f338" loc="f,338,26,338,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f339" loc="f,339,5,339,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f340" loc="f,340,20,340,21" dtype_id="19">
                      <const fl="f340" loc="f,340,22,340,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f340" loc="f,340,5,340,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f341" loc="f,341,38,341,39" dtype_id="11">
                      <const fl="f341" loc="f,341,40,341,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f341" loc="f,341,5,341,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f342" loc="f,342,22,342,23" dtype_id="11">
                      <const fl="f342" loc="f,342,24,342,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f342" loc="f,342,5,342,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f343" loc="f,343,20,343,21" dtype_id="11">
                      <const fl="f343" loc="f,343,22,343,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f343" loc="f,343,5,343,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                      <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                      <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                      <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                      <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                      <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                      <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                      <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                      <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                      <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                      <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                      <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
                <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                  <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                  <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                </assign>
                <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                  <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                  <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                </assign>
                <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                  <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                </assign>
                <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                  <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </assign>
                <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                  <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                  <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                </assign>
                <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                  <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                </assign>
                <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                  <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                </assign>
                <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                  <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                </assign>
              </if>
            </if>
          </if>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
              </ccast>
            </and>
            <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
              <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
              <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
            </assign>
            <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
              <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
              <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
            </assign>
            <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
              <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
            </assign>
            <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
              <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
            </assign>
            <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
              <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
              <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
            </assign>
            <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
              <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
            </assign>
            <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
              <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
            </assign>
            <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
              <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f265" loc="f,265,22,265,23" dtype_id="11">
                      <const fl="f265" loc="f,265,24,265,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f265" loc="f,265,5,265,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f266" loc="f,266,25,266,26" dtype_id="11">
                      <const fl="f266" loc="f,266,27,266,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f266" loc="f,266,5,266,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f267" loc="f,267,20,267,21" dtype_id="11">
                      <const fl="f267" loc="f,267,22,267,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f267" loc="f,267,5,267,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f268" loc="f,268,18,268,19" dtype_id="20">
                      <const fl="f268" loc="f,268,20,268,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f268" loc="f,268,5,268,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f269" loc="f,269,27,269,28" dtype_id="20">
                      <const fl="f269" loc="f,269,29,269,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f269" loc="f,269,5,269,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f270" loc="f,270,16,270,17" dtype_id="11">
                      <const fl="f270" loc="f,270,18,270,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f270" loc="f,270,5,270,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f271" loc="f,271,24,271,25" dtype_id="11">
                      <const fl="f271" loc="f,271,26,271,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f271" loc="f,271,5,271,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f272" loc="f,272,24,272,25" dtype_id="11">
                      <const fl="f271" loc="f,271,26,271,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f272" loc="f,272,5,272,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f273" loc="f,273,20,273,21" dtype_id="19">
                      <const fl="f273" loc="f,273,22,273,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f273" loc="f,273,5,273,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f274" loc="f,274,38,274,39" dtype_id="11">
                      <const fl="f274" loc="f,274,40,274,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f274" loc="f,274,5,274,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f275" loc="f,275,22,275,23" dtype_id="11">
                      <const fl="f275" loc="f,275,24,275,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f275" loc="f,275,5,275,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f276" loc="f,276,20,276,21" dtype_id="11">
                      <const fl="f276" loc="f,276,22,276,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f276" loc="f,276,5,276,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f251" loc="f,251,22,251,23" dtype_id="11">
                      <const fl="f251" loc="f,251,24,251,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f251" loc="f,251,5,251,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f252" loc="f,252,25,252,26" dtype_id="11">
                      <const fl="f252" loc="f,252,27,252,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f252" loc="f,252,5,252,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f253" loc="f,253,20,253,21" dtype_id="11">
                      <const fl="f253" loc="f,253,22,253,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f253" loc="f,253,5,253,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f254" loc="f,254,18,254,19" dtype_id="20">
                      <const fl="f254" loc="f,254,20,254,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f254" loc="f,254,5,254,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f255" loc="f,255,27,255,28" dtype_id="20">
                      <const fl="f255" loc="f,255,29,255,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f255" loc="f,255,5,255,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f256" loc="f,256,16,256,17" dtype_id="11">
                      <const fl="f256" loc="f,256,18,256,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f256" loc="f,256,5,256,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f257" loc="f,257,24,257,25" dtype_id="11">
                      <const fl="f257" loc="f,257,26,257,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f257" loc="f,257,5,257,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f258" loc="f,258,24,258,25" dtype_id="11">
                      <const fl="f257" loc="f,257,26,257,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f258" loc="f,258,5,258,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f259" loc="f,259,20,259,21" dtype_id="19">
                      <const fl="f259" loc="f,259,22,259,31" name="6&apos;h26" dtype_id="19"/>
                      <varref fl="f259" loc="f,259,5,259,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f260" loc="f,260,38,260,39" dtype_id="11">
                      <const fl="f260" loc="f,260,40,260,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f260" loc="f,260,5,260,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f261" loc="f,261,22,261,23" dtype_id="11">
                      <const fl="f261" loc="f,261,24,261,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f261" loc="f,261,5,261,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f262" loc="f,262,20,262,21" dtype_id="11">
                      <const fl="f262" loc="f,262,22,262,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f262" loc="f,262,5,262,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f237" loc="f,237,22,237,23" dtype_id="11">
                      <const fl="f237" loc="f,237,24,237,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f237" loc="f,237,5,237,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f238" loc="f,238,25,238,26" dtype_id="11">
                      <const fl="f238" loc="f,238,27,238,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f238" loc="f,238,5,238,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f239" loc="f,239,20,239,21" dtype_id="11">
                      <const fl="f239" loc="f,239,22,239,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f239" loc="f,239,5,239,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f240" loc="f,240,18,240,19" dtype_id="20">
                      <const fl="f240" loc="f,240,20,240,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f240" loc="f,240,5,240,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f241" loc="f,241,27,241,28" dtype_id="20">
                      <const fl="f241" loc="f,241,29,241,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f241" loc="f,241,5,241,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f242" loc="f,242,16,242,17" dtype_id="11">
                      <const fl="f242" loc="f,242,18,242,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f242" loc="f,242,5,242,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f243" loc="f,243,24,243,25" dtype_id="11">
                      <const fl="f243" loc="f,243,26,243,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f243" loc="f,243,5,243,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f244" loc="f,244,24,244,25" dtype_id="11">
                      <const fl="f243" loc="f,243,26,243,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f244" loc="f,244,5,244,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f245" loc="f,245,20,245,21" dtype_id="19">
                      <const fl="f245" loc="f,245,22,245,31" name="6&apos;h25" dtype_id="19"/>
                      <varref fl="f245" loc="f,245,5,245,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f246" loc="f,246,38,246,39" dtype_id="11">
                      <const fl="f246" loc="f,246,40,246,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f246" loc="f,246,5,246,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f247" loc="f,247,22,247,23" dtype_id="11">
                      <const fl="f247" loc="f,247,24,247,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f247" loc="f,247,5,247,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f248" loc="f,248,20,248,21" dtype_id="11">
                      <const fl="f248" loc="f,248,22,248,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f248" loc="f,248,5,248,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f223" loc="f,223,22,223,23" dtype_id="11">
                      <const fl="f223" loc="f,223,24,223,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f223" loc="f,223,5,223,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f224" loc="f,224,25,224,26" dtype_id="11">
                      <const fl="f224" loc="f,224,27,224,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f224" loc="f,224,5,224,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f225" loc="f,225,20,225,21" dtype_id="11">
                      <const fl="f225" loc="f,225,22,225,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f225" loc="f,225,5,225,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f226" loc="f,226,18,226,19" dtype_id="20">
                      <const fl="f226" loc="f,226,20,226,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f226" loc="f,226,5,226,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f227" loc="f,227,27,227,28" dtype_id="20">
                      <const fl="f227" loc="f,227,29,227,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f227" loc="f,227,5,227,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f228" loc="f,228,16,228,17" dtype_id="11">
                      <const fl="f228" loc="f,228,18,228,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f228" loc="f,228,5,228,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f229" loc="f,229,24,229,25" dtype_id="11">
                      <const fl="f229" loc="f,229,26,229,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f229" loc="f,229,5,229,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f230" loc="f,230,24,230,25" dtype_id="11">
                      <const fl="f229" loc="f,229,26,229,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f230" loc="f,230,5,230,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f231" loc="f,231,20,231,21" dtype_id="19">
                      <const fl="f231" loc="f,231,22,231,31" name="6&apos;h24" dtype_id="19"/>
                      <varref fl="f231" loc="f,231,5,231,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f232" loc="f,232,38,232,39" dtype_id="11">
                      <const fl="f232" loc="f,232,40,232,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f232" loc="f,232,5,232,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f233" loc="f,233,22,233,23" dtype_id="11">
                      <const fl="f233" loc="f,233,24,233,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f233" loc="f,233,5,233,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f234" loc="f,234,20,234,21" dtype_id="11">
                      <const fl="f234" loc="f,234,22,234,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f234" loc="f,234,5,234,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                      <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                      <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                      <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                      <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                      <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                      <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                      <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                      <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                      <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                      <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                      <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f194" loc="f,194,22,194,23" dtype_id="11">
                      <const fl="f194" loc="f,194,24,194,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f194" loc="f,194,5,194,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f195" loc="f,195,25,195,26" dtype_id="11">
                      <const fl="f195" loc="f,195,27,195,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f195" loc="f,195,5,195,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f196" loc="f,196,20,196,21" dtype_id="11">
                      <const fl="f196" loc="f,196,22,196,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f196" loc="f,196,5,196,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f197" loc="f,197,18,197,19" dtype_id="20">
                      <const fl="f197" loc="f,197,20,197,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f197" loc="f,197,5,197,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f198" loc="f,198,27,198,28" dtype_id="20">
                      <const fl="f198" loc="f,198,29,198,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f198" loc="f,198,5,198,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f199" loc="f,199,16,199,17" dtype_id="11">
                      <const fl="f199" loc="f,199,18,199,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f199" loc="f,199,5,199,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f200" loc="f,200,24,200,25" dtype_id="11">
                      <const fl="f200" loc="f,200,26,200,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f200" loc="f,200,5,200,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f201" loc="f,201,24,201,25" dtype_id="11">
                      <const fl="f200" loc="f,200,26,200,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f201" loc="f,201,5,201,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f202" loc="f,202,20,202,21" dtype_id="19">
                      <const fl="f202" loc="f,202,22,202,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f202" loc="f,202,5,202,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f203" loc="f,203,38,203,39" dtype_id="11">
                      <const fl="f203" loc="f,203,40,203,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f203" loc="f,203,5,203,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f204" loc="f,204,22,204,23" dtype_id="11">
                      <const fl="f204" loc="f,204,24,204,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f204" loc="f,204,5,204,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f205" loc="f,205,20,205,21" dtype_id="11">
                      <const fl="f205" loc="f,205,22,205,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f205" loc="f,205,5,205,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f179" loc="f,179,22,179,23" dtype_id="11">
                      <const fl="f179" loc="f,179,24,179,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f179" loc="f,179,5,179,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f180" loc="f,180,25,180,26" dtype_id="11">
                      <const fl="f180" loc="f,180,27,180,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f180" loc="f,180,5,180,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f181" loc="f,181,20,181,21" dtype_id="11">
                      <const fl="f181" loc="f,181,22,181,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f181" loc="f,181,5,181,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f182" loc="f,182,18,182,19" dtype_id="20">
                      <const fl="f182" loc="f,182,20,182,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f182" loc="f,182,5,182,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f183" loc="f,183,27,183,28" dtype_id="20">
                      <const fl="f183" loc="f,183,29,183,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f183" loc="f,183,5,183,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f184" loc="f,184,16,184,17" dtype_id="11">
                      <const fl="f184" loc="f,184,18,184,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f184" loc="f,184,5,184,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f185" loc="f,185,24,185,25" dtype_id="11">
                      <const fl="f185" loc="f,185,26,185,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f185" loc="f,185,5,185,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f186" loc="f,186,24,186,25" dtype_id="11">
                      <const fl="f185" loc="f,185,26,185,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f186" loc="f,186,5,186,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f187" loc="f,187,20,187,21" dtype_id="19">
                      <const fl="f187" loc="f,187,22,187,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f187" loc="f,187,5,187,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f188" loc="f,188,38,188,39" dtype_id="11">
                      <const fl="f188" loc="f,188,40,188,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f188" loc="f,188,5,188,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f189" loc="f,189,22,189,23" dtype_id="11">
                      <const fl="f189" loc="f,189,24,189,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f189" loc="f,189,5,189,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f190" loc="f,190,20,190,21" dtype_id="11">
                      <const fl="f190" loc="f,190,22,190,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f190" loc="f,190,5,190,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f164" loc="f,164,22,164,23" dtype_id="11">
                      <const fl="f164" loc="f,164,24,164,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f164" loc="f,164,5,164,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f165" loc="f,165,25,165,26" dtype_id="11">
                      <const fl="f165" loc="f,165,27,165,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f165" loc="f,165,5,165,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f166" loc="f,166,20,166,21" dtype_id="11">
                      <const fl="f166" loc="f,166,22,166,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f166" loc="f,166,5,166,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f167" loc="f,167,18,167,19" dtype_id="20">
                      <const fl="f167" loc="f,167,20,167,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f167" loc="f,167,5,167,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f168" loc="f,168,27,168,28" dtype_id="20">
                      <const fl="f168" loc="f,168,29,168,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f168" loc="f,168,5,168,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f169" loc="f,169,16,169,17" dtype_id="11">
                      <const fl="f169" loc="f,169,18,169,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f169" loc="f,169,5,169,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f170" loc="f,170,24,170,25" dtype_id="11">
                      <const fl="f170" loc="f,170,26,170,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f170" loc="f,170,5,170,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f171" loc="f,171,24,171,25" dtype_id="11">
                      <const fl="f170" loc="f,170,26,170,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f171" loc="f,171,5,171,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f172" loc="f,172,20,172,21" dtype_id="19">
                      <const fl="f172" loc="f,172,22,172,31" name="6&apos;h20" dtype_id="19"/>
                      <varref fl="f172" loc="f,172,5,172,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f173" loc="f,173,38,173,39" dtype_id="11">
                      <const fl="f173" loc="f,173,40,173,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f173" loc="f,173,5,173,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f174" loc="f,174,22,174,23" dtype_id="11">
                      <const fl="f174" loc="f,174,24,174,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f174" loc="f,174,5,174,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f175" loc="f,175,20,175,21" dtype_id="11">
                      <const fl="f175" loc="f,175,22,175,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f175" loc="f,175,5,175,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f149" loc="f,149,22,149,23" dtype_id="11">
                      <const fl="f149" loc="f,149,24,149,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f149" loc="f,149,5,149,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f150" loc="f,150,25,150,26" dtype_id="11">
                      <const fl="f150" loc="f,150,27,150,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f150" loc="f,150,5,150,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f151" loc="f,151,20,151,21" dtype_id="11">
                      <const fl="f151" loc="f,151,22,151,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f151" loc="f,151,5,151,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f152" loc="f,152,18,152,19" dtype_id="20">
                      <const fl="f152" loc="f,152,20,152,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f152" loc="f,152,5,152,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f153" loc="f,153,27,153,28" dtype_id="20">
                      <const fl="f153" loc="f,153,29,153,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f153" loc="f,153,5,153,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f154" loc="f,154,16,154,17" dtype_id="11">
                      <const fl="f154" loc="f,154,18,154,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f154" loc="f,154,5,154,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f155" loc="f,155,24,155,25" dtype_id="11">
                      <const fl="f155" loc="f,155,26,155,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f155" loc="f,155,5,155,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f156" loc="f,156,24,156,25" dtype_id="11">
                      <const fl="f155" loc="f,155,26,155,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f156" loc="f,156,5,156,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f157" loc="f,157,20,157,21" dtype_id="19">
                      <const fl="f157" loc="f,157,22,157,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f157" loc="f,157,5,157,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f158" loc="f,158,38,158,39" dtype_id="11">
                      <const fl="f158" loc="f,158,40,158,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f158" loc="f,158,5,158,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f159" loc="f,159,22,159,23" dtype_id="11">
                      <const fl="f159" loc="f,159,24,159,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f159" loc="f,159,5,159,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f160" loc="f,160,20,160,21" dtype_id="11">
                      <const fl="f160" loc="f,160,22,160,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f160" loc="f,160,5,160,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f135" loc="f,135,22,135,23" dtype_id="11">
                      <const fl="f135" loc="f,135,24,135,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f135" loc="f,135,5,135,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f136" loc="f,136,25,136,26" dtype_id="11">
                      <const fl="f136" loc="f,136,27,136,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f136" loc="f,136,5,136,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f137" loc="f,137,20,137,21" dtype_id="11">
                      <const fl="f137" loc="f,137,22,137,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f137" loc="f,137,5,137,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f138" loc="f,138,18,138,19" dtype_id="20">
                      <const fl="f138" loc="f,138,20,138,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f138" loc="f,138,5,138,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f139" loc="f,139,27,139,28" dtype_id="20">
                      <const fl="f139" loc="f,139,29,139,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f139" loc="f,139,5,139,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f140" loc="f,140,16,140,17" dtype_id="11">
                      <const fl="f140" loc="f,140,18,140,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f140" loc="f,140,5,140,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f141" loc="f,141,24,141,25" dtype_id="11">
                      <const fl="f141" loc="f,141,26,141,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f141" loc="f,141,5,141,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f142" loc="f,142,24,142,25" dtype_id="11">
                      <const fl="f141" loc="f,141,26,141,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f142" loc="f,142,5,142,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f143" loc="f,143,20,143,21" dtype_id="19">
                      <const fl="f143" loc="f,143,22,143,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f143" loc="f,143,5,143,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f144" loc="f,144,38,144,39" dtype_id="11">
                      <const fl="f144" loc="f,144,40,144,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f144" loc="f,144,5,144,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f145" loc="f,145,22,145,23" dtype_id="11">
                      <const fl="f145" loc="f,145,24,145,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f145" loc="f,145,5,145,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f146" loc="f,146,20,146,21" dtype_id="11">
                      <const fl="f146" loc="f,146,22,146,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f146" loc="f,146,5,146,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f119" loc="f,119,22,119,23" dtype_id="11">
                      <const fl="f119" loc="f,119,24,119,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f119" loc="f,119,5,119,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f120" loc="f,120,25,120,26" dtype_id="11">
                      <const fl="f120" loc="f,120,27,120,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f120" loc="f,120,5,120,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f121" loc="f,121,20,121,21" dtype_id="11">
                      <const fl="f121" loc="f,121,22,121,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f121" loc="f,121,5,121,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f122" loc="f,122,18,122,19" dtype_id="20">
                      <const fl="f122" loc="f,122,20,122,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f122" loc="f,122,5,122,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f123" loc="f,123,27,123,28" dtype_id="20">
                      <const fl="f123" loc="f,123,29,123,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f123" loc="f,123,5,123,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f124" loc="f,124,16,124,17" dtype_id="11">
                      <const fl="f124" loc="f,124,18,124,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f124" loc="f,124,5,124,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f125" loc="f,125,24,125,25" dtype_id="11">
                      <const fl="f125" loc="f,125,26,125,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f125" loc="f,125,5,125,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f126" loc="f,126,24,126,25" dtype_id="11">
                      <const fl="f125" loc="f,125,26,125,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f126" loc="f,126,5,126,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f127" loc="f,127,20,127,21" dtype_id="19">
                      <const fl="f127" loc="f,127,22,127,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f127" loc="f,127,5,127,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f128" loc="f,128,38,128,39" dtype_id="11">
                      <const fl="f128" loc="f,128,40,128,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f128" loc="f,128,5,128,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f129" loc="f,129,22,129,23" dtype_id="11">
                      <const fl="f129" loc="f,129,24,129,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f129" loc="f,129,5,129,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f130" loc="f,130,20,130,21" dtype_id="11">
                      <const fl="f130" loc="f,130,22,130,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f130" loc="f,130,5,130,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f104" loc="f,104,22,104,23" dtype_id="11">
                      <const fl="f104" loc="f,104,24,104,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f104" loc="f,104,5,104,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f105" loc="f,105,25,105,26" dtype_id="11">
                      <const fl="f105" loc="f,105,27,105,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f105" loc="f,105,5,105,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f106" loc="f,106,20,106,21" dtype_id="11">
                      <const fl="f106" loc="f,106,22,106,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f106" loc="f,106,5,106,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f107" loc="f,107,18,107,19" dtype_id="20">
                      <const fl="f107" loc="f,107,20,107,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f107" loc="f,107,5,107,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f108" loc="f,108,27,108,28" dtype_id="20">
                      <const fl="f108" loc="f,108,29,108,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f108" loc="f,108,5,108,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f109" loc="f,109,16,109,17" dtype_id="11">
                      <const fl="f109" loc="f,109,18,109,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f109" loc="f,109,5,109,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f110" loc="f,110,24,110,25" dtype_id="11">
                      <const fl="f110" loc="f,110,26,110,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f110" loc="f,110,5,110,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f111" loc="f,111,24,111,25" dtype_id="11">
                      <const fl="f110" loc="f,110,26,110,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f111" loc="f,111,5,111,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f112" loc="f,112,20,112,21" dtype_id="19">
                      <const fl="f112" loc="f,112,22,112,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f112" loc="f,112,5,112,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f113" loc="f,113,38,113,39" dtype_id="11">
                      <const fl="f113" loc="f,113,40,113,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f113" loc="f,113,5,113,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f114" loc="f,114,22,114,23" dtype_id="11">
                      <const fl="f114" loc="f,114,24,114,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f114" loc="f,114,5,114,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f115" loc="f,115,20,115,21" dtype_id="11">
                      <const fl="f115" loc="f,115,22,115,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f115" loc="f,115,5,115,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f90" loc="f,90,22,90,23" dtype_id="11">
                      <const fl="f90" loc="f,90,24,90,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f90" loc="f,90,5,90,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f91" loc="f,91,25,91,26" dtype_id="11">
                      <const fl="f91" loc="f,91,27,91,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f91" loc="f,91,5,91,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f92" loc="f,92,20,92,21" dtype_id="11">
                      <const fl="f92" loc="f,92,22,92,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f92" loc="f,92,5,92,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f93" loc="f,93,18,93,19" dtype_id="20">
                      <const fl="f93" loc="f,93,20,93,25" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f93" loc="f,93,5,93,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f94" loc="f,94,27,94,28" dtype_id="20">
                      <const fl="f94" loc="f,94,29,94,34" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f94" loc="f,94,5,94,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f95" loc="f,95,16,95,17" dtype_id="11">
                      <const fl="f95" loc="f,95,18,95,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f95" loc="f,95,5,95,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f96" loc="f,96,24,96,25" dtype_id="11">
                      <const fl="f96" loc="f,96,26,96,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f96" loc="f,96,5,96,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f97" loc="f,97,24,97,25" dtype_id="11">
                      <const fl="f96" loc="f,96,26,96,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f97" loc="f,97,5,97,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f98" loc="f,98,20,98,21" dtype_id="19">
                      <const fl="f98" loc="f,98,22,98,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f98" loc="f,98,5,98,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f99" loc="f,99,38,99,39" dtype_id="11">
                      <const fl="f99" loc="f,99,40,99,41" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f99" loc="f,99,5,99,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f100" loc="f,100,22,100,23" dtype_id="11">
                      <const fl="f100" loc="f,100,24,100,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f100" loc="f,100,5,100,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f101" loc="f,101,20,101,21" dtype_id="11">
                      <const fl="f101" loc="f,101,22,101,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f101" loc="f,101,5,101,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f76" loc="f,76,22,76,23" dtype_id="11">
                      <const fl="f76" loc="f,76,24,76,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f76" loc="f,76,5,76,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f77" loc="f,77,25,77,26" dtype_id="11">
                      <const fl="f77" loc="f,77,27,77,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f77" loc="f,77,5,77,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f78" loc="f,78,20,78,21" dtype_id="11">
                      <const fl="f78" loc="f,78,22,78,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f78" loc="f,78,5,78,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f79" loc="f,79,18,79,19" dtype_id="20">
                      <const fl="f79" loc="f,79,20,79,25" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f79" loc="f,79,5,79,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f80" loc="f,80,27,80,28" dtype_id="20">
                      <const fl="f80" loc="f,80,29,80,34" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f80" loc="f,80,5,80,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f81" loc="f,81,16,81,17" dtype_id="11">
                      <const fl="f81" loc="f,81,18,81,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f81" loc="f,81,5,81,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f82" loc="f,82,24,82,25" dtype_id="11">
                      <const fl="f82" loc="f,82,26,82,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f82" loc="f,82,5,82,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f83" loc="f,83,24,83,25" dtype_id="11">
                      <const fl="f82" loc="f,82,26,82,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f83" loc="f,83,5,83,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f84" loc="f,84,20,84,21" dtype_id="19">
                      <const fl="f84" loc="f,84,22,84,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f84" loc="f,84,5,84,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f85" loc="f,85,38,85,39" dtype_id="11">
                      <const fl="f85" loc="f,85,40,85,41" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f85" loc="f,85,5,85,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f86" loc="f,86,22,86,23" dtype_id="11">
                      <const fl="f86" loc="f,86,24,86,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f86" loc="f,86,5,86,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f87" loc="f,87,20,87,21" dtype_id="11">
                      <const fl="f87" loc="f,87,22,87,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f87" loc="f,87,5,87,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f60" loc="f,60,22,60,23" dtype_id="11">
                      <or fl="f60" loc="f,60,40,60,42" dtype_id="11">
                        <eq fl="f60" loc="f,60,28,60,30" dtype_id="11">
                          <const fl="f60" loc="f,60,31,60,39" name="5&apos;h11" dtype_id="18"/>
                          <ccast fl="f60" loc="f,60,25,60,27" dtype_id="18">
                            <varref fl="f60" loc="f,60,25,60,27" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
                          </ccast>
                        </eq>
                        <eq fl="f60" loc="f,60,46,60,48" dtype_id="11">
                          <const fl="f60" loc="f,60,49,60,57" name="5&apos;h10" dtype_id="18"/>
                          <ccast fl="f60" loc="f,60,43,60,45" dtype_id="18">
                            <varref fl="f60" loc="f,60,43,60,45" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f60" loc="f,60,5,60,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f61" loc="f,61,25,61,26" dtype_id="11">
                      <const fl="f61" loc="f,61,27,61,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f61" loc="f,61,5,61,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f62" loc="f,62,20,62,21" dtype_id="11">
                      <const fl="f62" loc="f,62,22,62,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f62" loc="f,62,5,62,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f63" loc="f,63,18,63,19" dtype_id="20">
                      <const fl="f63" loc="f,63,20,63,25" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f63" loc="f,63,5,63,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f64" loc="f,64,27,64,28" dtype_id="20">
                      <const fl="f64" loc="f,64,29,64,34" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f64" loc="f,64,5,64,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f65" loc="f,65,16,65,17" dtype_id="11">
                      <const fl="f65" loc="f,65,18,65,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f65" loc="f,65,5,65,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f66" loc="f,66,24,66,25" dtype_id="11">
                      <const fl="f66" loc="f,66,26,66,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f66" loc="f,66,5,66,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f67" loc="f,67,24,67,25" dtype_id="11">
                      <const fl="f66" loc="f,66,26,66,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f67" loc="f,67,5,67,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f68" loc="f,68,20,68,21" dtype_id="19">
                      <const fl="f68" loc="f,68,22,68,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f68" loc="f,68,5,68,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f69" loc="f,69,38,69,39" dtype_id="11">
                      <const fl="f69" loc="f,69,40,69,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f69" loc="f,69,5,69,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f70" loc="f,70,22,70,23" dtype_id="11">
                      <const fl="f70" loc="f,70,24,70,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f70" loc="f,70,5,70,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f71" loc="f,71,20,71,21" dtype_id="11">
                      <const fl="f71" loc="f,71,22,71,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f71" loc="f,71,5,71,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f29" loc="f,29,22,29,23" dtype_id="11">
                      <const fl="f29" loc="f,29,24,29,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f29" loc="f,29,5,29,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f30" loc="f,30,25,30,26" dtype_id="11">
                      <const fl="f30" loc="f,30,27,30,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f30" loc="f,30,5,30,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f31" loc="f,31,20,31,21" dtype_id="11">
                      <const fl="f31" loc="f,31,22,31,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f31" loc="f,31,5,31,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f32" loc="f,32,18,32,19" dtype_id="20">
                      <const fl="f32" loc="f,32,20,32,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f32" loc="f,32,5,32,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f33" loc="f,33,27,33,28" dtype_id="20">
                      <const fl="f33" loc="f,33,29,33,30" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f33" loc="f,33,5,33,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f34" loc="f,34,16,34,17" dtype_id="11">
                      <const fl="f34" loc="f,34,18,34,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f34" loc="f,34,5,34,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f35" loc="f,35,25,35,26" dtype_id="11">
                      <or fl="f35" loc="f,35,114,35,116" dtype_id="11">
                        <or fl="f35" loc="f,35,92,35,94" dtype_id="11">
                          <or fl="f35" loc="f,35,70,35,72" dtype_id="11">
                            <or fl="f35" loc="f,35,48,35,50" dtype_id="11">
                              <eq fl="f35" loc="f,35,35,35,37" dtype_id="11">
                                <const fl="f35" loc="f,35,38,35,47" name="6&apos;h18" dtype_id="19"/>
                                <ccast fl="f35" loc="f,35,29,35,34" dtype_id="19">
                                  <varref fl="f35" loc="f,35,29,35,34" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                              <eq fl="f35" loc="f,35,57,35,59" dtype_id="11">
                                <const fl="f35" loc="f,35,60,35,69" name="6&apos;h19" dtype_id="19"/>
                                <ccast fl="f35" loc="f,35,51,35,56" dtype_id="19">
                                  <varref fl="f35" loc="f,35,51,35,56" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                            </or>
                            <eq fl="f35" loc="f,35,79,35,81" dtype_id="11">
                              <const fl="f35" loc="f,35,82,35,91" name="6&apos;h1a" dtype_id="19"/>
                              <ccast fl="f35" loc="f,35,73,35,78" dtype_id="19">
                                <varref fl="f35" loc="f,35,73,35,78" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="f35" loc="f,35,101,35,103" dtype_id="11">
                            <const fl="f35" loc="f,35,104,35,113" name="6&apos;h1b" dtype_id="19"/>
                            <ccast fl="f35" loc="f,35,95,35,100" dtype_id="19">
                              <varref fl="f35" loc="f,35,95,35,100" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="f35" loc="f,35,123,35,125" dtype_id="11">
                          <const fl="f35" loc="f,35,126,35,135" name="6&apos;h11" dtype_id="19"/>
                          <ccast fl="f35" loc="f,35,117,35,122" dtype_id="19">
                            <varref fl="f35" loc="f,35,117,35,122" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f35" loc="f,35,5,35,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f55" loc="f,55,22,55,23" dtype_id="11">
                      <const fl="f55" loc="f,55,24,55,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f55" loc="f,55,5,55,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f36" loc="f,36,24,36,25" dtype_id="11">
                      <or fl="f36" loc="f,36,113,36,115" dtype_id="11">
                        <or fl="f36" loc="f,36,91,36,93" dtype_id="11">
                          <or fl="f36" loc="f,36,69,36,71" dtype_id="11">
                            <or fl="f36" loc="f,36,47,36,49" dtype_id="11">
                              <eq fl="f36" loc="f,36,34,36,36" dtype_id="11">
                                <const fl="f36" loc="f,36,37,36,46" name="6&apos;h18" dtype_id="19"/>
                                <ccast fl="f36" loc="f,36,28,36,33" dtype_id="19">
                                  <varref fl="f36" loc="f,36,28,36,33" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                              <eq fl="f36" loc="f,36,56,36,58" dtype_id="11">
                                <const fl="f36" loc="f,36,59,36,68" name="6&apos;h19" dtype_id="19"/>
                                <ccast fl="f36" loc="f,36,50,36,55" dtype_id="19">
                                  <varref fl="f36" loc="f,36,50,36,55" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                            </or>
                            <eq fl="f36" loc="f,36,78,36,80" dtype_id="11">
                              <const fl="f36" loc="f,36,81,36,90" name="6&apos;h1a" dtype_id="19"/>
                              <ccast fl="f36" loc="f,36,72,36,77" dtype_id="19">
                                <varref fl="f36" loc="f,36,72,36,77" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="f36" loc="f,36,100,36,102" dtype_id="11">
                            <const fl="f36" loc="f,36,103,36,112" name="6&apos;h1b" dtype_id="19"/>
                            <ccast fl="f36" loc="f,36,94,36,99" dtype_id="19">
                              <varref fl="f36" loc="f,36,94,36,99" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="f36" loc="f,36,122,36,124" dtype_id="11">
                          <const fl="f36" loc="f,36,125,36,134" name="6&apos;h13" dtype_id="19"/>
                          <ccast fl="f36" loc="f,36,116,36,121" dtype_id="19">
                            <varref fl="f36" loc="f,36,116,36,121" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f36" loc="f,36,5,36,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f51" loc="f,51,20,51,21" dtype_id="19">
                      <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                        <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                          <const fl="f37" loc="f,37,10,37,15" name="32&apos;h20" dtype_id="2"/>
                          <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                            <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </and>
                        <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                          <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                        </ccast>
                        <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                          <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                            <const fl="f37" loc="f,37,10,37,15" name="32&apos;h10" dtype_id="2"/>
                            <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                              <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                          </and>
                          <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                            <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                              <const fl="f37" loc="f,37,10,37,15" name="32&apos;h8" dtype_id="2"/>
                              <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                                <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                            </and>
                            <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                              <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                            <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                              <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                                <const fl="f37" loc="f,37,10,37,15" name="32&apos;h4" dtype_id="2"/>
                                <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                                  <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </and>
                              <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                                <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                              <cond fl="f42" loc="f,42,22,42,31" dtype_id="19">
                                <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                                  <const fl="f37" loc="f,37,10,37,15" name="32&apos;h2" dtype_id="2"/>
                                  <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                                    <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                  </ccast>
                                </and>
                                <cond fl="f42" loc="f,42,22,42,31" dtype_id="19">
                                  <and fl="f37" loc="f,37,10,37,15" dtype_id="17">
                                    <const fl="f37" loc="f,37,10,37,15" name="32&apos;h1" dtype_id="2"/>
                                    <ccast fl="f37" loc="f,37,10,37,15" dtype_id="11">
                                      <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="17"/>
                                    </ccast>
                                  </and>
                                  <const fl="f42" loc="f,42,22,42,31" name="6&apos;h3e" dtype_id="19"/>
                                  <const fl="f48" loc="f,48,22,48,31" name="6&apos;h3f" dtype_id="19"/>
                                </cond>
                                <cond fl="f39" loc="f,39,22,39,31" dtype_id="19">
                                  <and fl="f37" loc="f,37,10,37,15" dtype_id="17">
                                    <const fl="f37" loc="f,37,10,37,15" name="32&apos;h1" dtype_id="2"/>
                                    <ccast fl="f37" loc="f,37,10,37,15" dtype_id="11">
                                      <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="17"/>
                                    </ccast>
                                  </and>
                                  <const fl="f39" loc="f,39,22,39,31" name="6&apos;h3f" dtype_id="19"/>
                                  <const fl="f45" loc="f,45,22,45,31" name="6&apos;h3e" dtype_id="19"/>
                                </cond>
                              </cond>
                            </cond>
                          </cond>
                          <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                            <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </cond>
                      </cond>
                      <varref fl="f51" loc="f,51,7,51,19" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f54" loc="f,54,38,54,39" dtype_id="11">
                      <or fl="f54" loc="f,54,62,54,64" dtype_id="11">
                        <eq fl="f54" loc="f,54,48,54,50" dtype_id="11">
                          <const fl="f54" loc="f,54,52,54,61" name="6&apos;h8" dtype_id="19"/>
                          <ccast fl="f54" loc="f,54,42,54,47" dtype_id="19">
                            <varref fl="f54" loc="f,54,42,54,47" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                        <eq fl="f54" loc="f,54,71,54,73" dtype_id="11">
                          <const fl="f54" loc="f,54,74,54,83" name="6&apos;h9" dtype_id="19"/>
                          <ccast fl="f54" loc="f,54,65,54,70" dtype_id="19">
                            <varref fl="f54" loc="f,54,65,54,70" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f54" loc="f,54,5,54,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f56" loc="f,56,20,56,21" dtype_id="11">
                      <or fl="f56" loc="f,56,42,56,44" dtype_id="11">
                        <eq fl="f56" loc="f,56,29,56,31" dtype_id="11">
                          <const fl="f56" loc="f,56,32,56,41" name="6&apos;h10" dtype_id="19"/>
                          <ccast fl="f56" loc="f,56,23,56,28" dtype_id="19">
                            <varref fl="f56" loc="f,56,23,56,28" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                        <eq fl="f56" loc="f,56,51,56,53" dtype_id="11">
                          <const fl="f56" loc="f,56,54,56,63" name="6&apos;h12" dtype_id="19"/>
                          <ccast fl="f56" loc="f,56,45,56,50" dtype_id="19">
                            <varref fl="f56" loc="f,56,45,56,50" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f56" loc="f,56,5,56,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
        <contassign fl="c491" loc="c,491,20,491,21" dtype_id="21">
          <varref fl="c491" loc="c,491,22,491,39" name="mips_cpu_bus.byteenable_memory" dtype_id="21"/>
          <varref fl="c491" loc="c,491,9,491,19" name="byteenable" dtype_id="21"/>
        </contassign>
        <contassign fl="c251" loc="c,251,22,251,23" dtype_id="2">
          <cond fl="c251" loc="c,251,43,251,44" dtype_id="2">
            <and fl="h67" loc="h,67,100,67,102" dtype_id="11">
              <and fl="h67" loc="h,67,60,67,62" dtype_id="11">
                <neq fl="h67" loc="h,67,54,67,56" dtype_id="11">
                  <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="18"/>
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h67" loc="h,67,74,67,76" dtype_id="11">
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                  <ccast fl="h67" loc="h,67,77,67,98" dtype_id="18">
                    <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h67" loc="h,67,103,67,124" dtype_id="11">
                <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <varref fl="c251" loc="c,251,45,251,62" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            <varref fl="c251" loc="c,251,65,251,94" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
          </cond>
          <varref fl="c251" loc="c,251,9,251,21" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
        </contassign>
        <contassign fl="c252" loc="c,252,22,252,23" dtype_id="2">
          <cond fl="c252" loc="c,252,43,252,44" dtype_id="2">
            <and fl="h68" loc="h,68,100,68,102" dtype_id="11">
              <and fl="h68" loc="h,68,60,68,62" dtype_id="11">
                <neq fl="h68" loc="h,68,54,68,56" dtype_id="11">
                  <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="18"/>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h68" loc="h,68,74,68,76" dtype_id="11">
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                  <ccast fl="h68" loc="h,68,77,68,98" dtype_id="18">
                    <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h68" loc="h,68,103,68,124" dtype_id="11">
                <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <varref fl="c252" loc="c,252,45,252,62" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            <varref fl="c252" loc="c,252,65,252,94" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
          </cond>
          <varref fl="c252" loc="c,252,9,252,21" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
        </contassign>
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.memory_to_register_writeback" dtype_id="11"/>
            </ccast>
            <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
            <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_bus.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
        </contassign>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h62" loc="h,62,11,62,12" dtype_id="11">
          <and fl="h62" loc="h,62,70,62,72" dtype_id="11">
            <or fl="h62" loc="h,62,40,62,42" dtype_id="11">
              <eq fl="h62" loc="h,62,25,62,27" dtype_id="11">
                <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                  <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,28,62,38" dtype_id="18">
                  <varref fl="h62" loc="h,62,28,62,38" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                </ccast>
              </eq>
              <eq fl="h62" loc="h,62,54,62,56" dtype_id="11">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,57,62,67" dtype_id="18">
                  <varref fl="h62" loc="h,62,57,62,67" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="h62" loc="h,62,73,62,99" dtype_id="11">
              <varref fl="h62" loc="h,62,73,62,99" name="mips_cpu_bus.memory_to_register_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="h62" loc="h,62,3,62,10" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
        </assign>
        <assign fl="h70" loc="h,70,15,70,16" dtype_id="11">
          <or fl="h70" loc="h,70,137,70,139" dtype_id="11">
            <and fl="h70" loc="h,70,57,70,59" dtype_id="11">
              <and fl="h70" loc="h,70,31,70,33" dtype_id="11">
                <ccast fl="h70" loc="h,70,17,70,30" dtype_id="11">
                  <varref fl="h70" loc="h,70,17,70,30" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </ccast>
                <ccast fl="h70" loc="h,70,34,70,56" dtype_id="11">
                  <varref fl="h70" loc="h,70,34,70,56" name="mips_cpu_bus.register_write_execute" dtype_id="11"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,97,70,99" dtype_id="11">
                <eq fl="h70" loc="h,70,84,70,86" dtype_id="11">
                  <ccast fl="h70" loc="h,70,61,70,83" dtype_id="18">
                    <varref fl="h70" loc="h,70,61,70,83" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
                  </ccast>
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,123,70,125" dtype_id="11">
                  <ccast fl="h70" loc="h,70,100,70,122" dtype_id="18">
                    <varref fl="h70" loc="h,70,100,70,122" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="h70" loc="h,70,183,70,185" dtype_id="11">
              <and fl="h70" loc="h,70,154,70,156" dtype_id="11">
                <ccast fl="h70" loc="h,70,140,70,153" dtype_id="11">
                  <varref fl="h70" loc="h,70,140,70,153" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </ccast>
                <ccast fl="h70" loc="h,70,157,70,182" dtype_id="11">
                  <varref fl="h70" loc="h,70,157,70,182" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,222,70,224" dtype_id="11">
                <eq fl="h70" loc="h,70,209,70,211" dtype_id="11">
                  <ccast fl="h70" loc="h,70,187,70,208" dtype_id="18">
                    <varref fl="h70" loc="h,70,187,70,208" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,247,70,249" dtype_id="11">
                  <ccast fl="h70" loc="h,70,225,70,246" dtype_id="18">
                    <varref fl="h70" loc="h,70,225,70,246" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="h70" loc="h,70,3,70,14" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
        </assign>
        <assign fl="h73" loc="h,73,15,73,16" dtype_id="11">
          <or fl="h73" loc="h,73,40,73,42" dtype_id="11">
            <or fl="h73" loc="h,73,29,73,31" dtype_id="11">
              <ccast fl="h73" loc="h,73,17,73,28" dtype_id="11">
                <varref fl="h73" loc="h,73,17,73,28" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
              </ccast>
              <ccast fl="h73" loc="h,73,32,73,39" dtype_id="11">
                <varref fl="h73" loc="h,73,32,73,39" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
              </ccast>
            </or>
            <ccast fl="h73" loc="h,73,43,73,83" dtype_id="11">
              <varref fl="h73" loc="h,73,43,73,83" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
            </ccast>
          </or>
          <varref fl="h73" loc="h,73,3,73,14" name="mips_cpu_bus.stall_fetch" dtype_id="11"/>
        </assign>
        <assign fl="h74" loc="h,74,16,74,17" dtype_id="11">
          <or fl="h74" loc="h,74,41,74,43" dtype_id="11">
            <or fl="h74" loc="h,74,30,74,32" dtype_id="11">
              <ccast fl="h74" loc="h,74,18,74,29" dtype_id="11">
                <varref fl="h74" loc="h,74,18,74,29" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
              </ccast>
              <ccast fl="h74" loc="h,74,33,74,40" dtype_id="11">
                <varref fl="h74" loc="h,74,33,74,40" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
              </ccast>
            </or>
            <ccast fl="h74" loc="h,74,44,74,84" dtype_id="11">
              <varref fl="h74" loc="h,74,44,74,84" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
            </ccast>
          </or>
          <varref fl="h74" loc="h,74,3,74,15" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
        </assign>
        <assign fl="h75" loc="h,75,26,75,27" dtype_id="11">
          <or fl="h75" loc="h,75,40,75,42" dtype_id="11">
            <ccast fl="h75" loc="h,75,28,75,39" dtype_id="11">
              <varref fl="h75" loc="h,75,28,75,39" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
            </ccast>
            <ccast fl="h75" loc="h,75,43,75,50" dtype_id="11">
              <varref fl="h75" loc="h,75,43,75,50" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
            </ccast>
          </or>
          <varref fl="h75" loc="h,75,3,75,25" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
        </assign>
        <contassign fl="c265" loc="c,265,36,265,37" dtype_id="11">
          <and fl="c265" loc="c,265,52,265,53" dtype_id="11">
            <ccast fl="c265" loc="c,265,38,265,51" dtype_id="11">
              <varref fl="c265" loc="c,265,38,265,51" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
            </ccast>
            <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
              <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                  <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1f" dtype_id="2"/>
                </shiftr>
              </not>
              <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                  <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                    <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1e" dtype_id="2"/>
                  </shiftr>
                </not>
                <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                  <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                    <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                      <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1d" dtype_id="2"/>
                    </shiftr>
                  </not>
                  <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h10000000" dtype_id="2"/>
                      <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    </and>
                    <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      </and>
                      <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                        <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        </and>
                        <lts fl="g30" loc="g,30,21,30,22" dtype_id="17">
                          <const fl="g30" loc="g,30,31,30,32" name="32&apos;sh0" dtype_id="14"/>
                          <varref fl="g30" loc="g,30,18,30,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                        </lts>
                        <gtes fl="g27" loc="g,27,20,27,22" dtype_id="17">
                          <const fl="g27" loc="g,27,31,27,32" name="32&apos;sh0" dtype_id="14"/>
                          <varref fl="g27" loc="g,27,17,27,18" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                        </gtes>
                      </cond>
                      <cond fl="g24" loc="g,24,12,24,14" dtype_id="11">
                        <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        </and>
                        <neq fl="g24" loc="g,24,12,24,14" dtype_id="11">
                          <varref fl="g24" loc="g,24,10,24,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                          <varref fl="g24" loc="g,24,15,24,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                        </neq>
                        <eq fl="g21" loc="g,21,12,21,14" dtype_id="11">
                          <varref fl="g21" loc="g,21,10,21,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                          <varref fl="g21" loc="g,21,15,21,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                        </eq>
                      </cond>
                    </cond>
                    <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                      <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                        <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1b" dtype_id="2"/>
                        </shiftr>
                      </not>
                      <and fl="g13" loc="g,13,21,13,23" dtype_id="17">
                        <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1a" dtype_id="2"/>
                        </shiftr>
                        <cond fl="g13" loc="g,13,21,13,23" dtype_id="17">
                          <or fl="g12" loc="g,12,23,12,25" dtype_id="11">
                            <eq fl="g12" loc="g,12,11,12,13" dtype_id="11">
                              <const fl="g12" loc="g,12,14,12,22" name="5&apos;h1" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                            <eq fl="g12" loc="g,12,29,12,31" dtype_id="11">
                              <const fl="g12" loc="g,12,32,12,40" name="5&apos;h11" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                          </or>
                          <ltes fl="g13" loc="g,13,21,13,23" dtype_id="17">
                            <const fl="g13" loc="g,13,32,13,33" name="32&apos;sh0" dtype_id="14"/>
                            <varref fl="g13" loc="g,13,18,13,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                          </ltes>
                          <and fl="g16" loc="g,16,21,16,22" dtype_id="11">
                            <or fl="g15" loc="g,15,28,15,30" dtype_id="11">
                              <eq fl="g15" loc="g,15,16,15,18" dtype_id="11">
                                <const fl="g15" loc="g,15,19,15,27" name="5&apos;h0" dtype_id="18"/>
                                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                  </shiftr>
                                </and>
                              </eq>
                              <eq fl="g15" loc="g,15,34,15,36" dtype_id="11">
                                <const fl="g15" loc="g,15,37,15,45" name="5&apos;h10" dtype_id="18"/>
                                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                  </shiftr>
                                </and>
                              </eq>
                            </or>
                            <gts fl="g16" loc="g,16,21,16,22" dtype_id="17">
                              <const fl="g16" loc="g,16,31,16,32" name="32&apos;sh0" dtype_id="14"/>
                              <varref fl="g16" loc="g,16,18,16,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                            </gts>
                          </and>
                        </cond>
                      </and>
                    </and>
                  </cond>
                </and>
              </and>
            </and>
          </and>
          <varref fl="c265" loc="c,265,9,265,35" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
        </contassign>
        <comment fl="c493" loc="c,493,2,493,13" name="ALWAYS"/>
        <assign fl="c496" loc="c,496,16,496,17" dtype_id="2">
          <cond fl="c496" loc="c,496,18,496,35" dtype_id="2">
            <eq fl="c495" loc="c,495,28,495,30" dtype_id="11">
              <const fl="c495" loc="c,495,31,495,35" name="5&apos;h2" dtype_id="18"/>
              <ccast fl="c495" loc="c,495,6,495,27" dtype_id="18">
                <varref fl="c495" loc="c,495,6,495,27" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
              </ccast>
            </eq>
            <varref fl="c496" loc="c,496,18,496,35" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            <cond fl="c498" loc="c,498,18,498,34" dtype_id="2">
              <eq fl="c497" loc="c,497,40,497,42" dtype_id="11">
                <const fl="c497" loc="c,497,43,497,47" name="5&apos;h2" dtype_id="18"/>
                <ccast fl="c497" loc="c,497,15,497,39" dtype_id="18">
                  <varref fl="c497" loc="c,497,15,497,39" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
                </ccast>
              </eq>
              <varref fl="c498" loc="c,498,18,498,34" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
              <arraysel fl="l23" loc="l,23,36,23,37" dtype_id="2">
                <varref fl="l23" loc="l,23,27,23,36" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
                <const fl="l23" loc="l,23,37,23,38" name="5&apos;h2" dtype_id="22"/>
              </arraysel>
            </cond>
          </cond>
          <varref fl="c496" loc="c,496,4,496,15" name="register_v0" dtype_id="2"/>
        </assign>
        <comment fl="q23" loc="q,23,2,23,13" name="ALWAYS"/>
        <assign fl="q30" loc="q,30,30,30,31" dtype_id="2">
          <cond fl="q30" loc="q,30,32,30,33" dtype_id="14">
            <and fl="q24" loc="q,24,8,24,27" dtype_id="2">
              <const fl="q24" loc="q,24,8,24,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q24" loc="q,24,8,24,27" dtype_id="27">
                <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
              </ccast>
            </and>
            <cond fl="q30" loc="q,30,32,30,33" dtype_id="14">
              <and fl="q24" loc="q,24,8,24,27" dtype_id="2">
                <const fl="q24" loc="q,24,8,24,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q24" loc="q,24,8,24,27" dtype_id="27">
                  <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
                </ccast>
              </and>
              <const fl="q30" loc="q,30,32,30,33" name="32&apos;sh0" dtype_id="14"/>
              <cond fl="q30" loc="q,30,32,30,33" dtype_id="14">
                <and fl="q24" loc="q,24,8,24,27" dtype_id="17">
                  <const fl="q24" loc="q,24,8,24,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q24" loc="q,24,8,24,27" dtype_id="11">
                    <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q30" loc="q,30,32,30,33" name="32&apos;sh0" dtype_id="14"/>
                <varref fl="q29" loc="q,29,32,29,52" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q28" loc="q,28,32,28,51" dtype_id="2">
              <and fl="q24" loc="q,24,8,24,27" dtype_id="2">
                <const fl="q24" loc="q,24,8,24,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q24" loc="q,24,8,24,27" dtype_id="27">
                  <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
                </ccast>
              </and>
              <cond fl="q28" loc="q,28,32,28,51" dtype_id="2">
                <and fl="q24" loc="q,24,8,24,27" dtype_id="17">
                  <const fl="q24" loc="q,24,8,24,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q24" loc="q,24,8,24,27" dtype_id="11">
                    <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q28" loc="q,28,32,28,51" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2"/>
                <varref fl="q27" loc="q,27,32,27,49" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q26" loc="q,26,32,26,48" dtype_id="2">
                <and fl="q24" loc="q,24,8,24,27" dtype_id="17">
                  <const fl="q24" loc="q,24,8,24,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q24" loc="q,24,8,24,27" dtype_id="11">
                    <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q26" loc="q,26,32,26,48" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
                <varref fl="q25" loc="q,25,32,25,47" name="mips_cpu_bus.src_A_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q30" loc="q,30,12,30,29" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="q23" loc="q,23,2,23,13" name="ALWAYS"/>
        <assign fl="q38" loc="q,38,28,38,29" dtype_id="2">
          <cond fl="q38" loc="q,38,30,38,31" dtype_id="14">
            <and fl="q32" loc="q,32,8,32,27" dtype_id="2">
              <const fl="q32" loc="q,32,8,32,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q32" loc="q,32,8,32,27" dtype_id="27">
                <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
              </ccast>
            </and>
            <cond fl="q38" loc="q,38,30,38,31" dtype_id="14">
              <and fl="q32" loc="q,32,8,32,27" dtype_id="2">
                <const fl="q32" loc="q,32,8,32,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q32" loc="q,32,8,32,27" dtype_id="27">
                  <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
                </ccast>
              </and>
              <const fl="q38" loc="q,38,30,38,31" name="32&apos;sh0" dtype_id="14"/>
              <cond fl="q38" loc="q,38,30,38,31" dtype_id="14">
                <and fl="q32" loc="q,32,8,32,27" dtype_id="17">
                  <const fl="q32" loc="q,32,8,32,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q32" loc="q,32,8,32,27" dtype_id="11">
                    <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q38" loc="q,38,30,38,31" name="32&apos;sh0" dtype_id="14"/>
                <varref fl="q37" loc="q,37,30,37,50" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q36" loc="q,36,30,36,49" dtype_id="2">
              <and fl="q32" loc="q,32,8,32,27" dtype_id="2">
                <const fl="q32" loc="q,32,8,32,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q32" loc="q,32,8,32,27" dtype_id="27">
                  <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
                </ccast>
              </and>
              <cond fl="q36" loc="q,36,30,36,49" dtype_id="2">
                <and fl="q32" loc="q,32,8,32,27" dtype_id="17">
                  <const fl="q32" loc="q,32,8,32,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q32" loc="q,32,8,32,27" dtype_id="11">
                    <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q36" loc="q,36,30,36,49" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2"/>
                <varref fl="q35" loc="q,35,30,35,47" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q34" loc="q,34,30,34,46" dtype_id="2">
                <and fl="q32" loc="q,32,8,32,27" dtype_id="17">
                  <const fl="q32" loc="q,32,8,32,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q32" loc="q,32,8,32,27" dtype_id="11">
                    <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q34" loc="q,34,30,34,46" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
                <varref fl="q33" loc="q,33,30,33,45" name="mips_cpu_bus.src_B_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q38" loc="q,38,12,38,27" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </assign>
        <assign fl="q41" loc="q,41,29,41,30" dtype_id="2">
          <cond fl="q41" loc="q,41,31,41,46" dtype_id="2">
            <eq fl="q41" loc="q,41,9,41,10" dtype_id="17">
              <const fl="q41" loc="q,41,4,41,9" name="2&apos;h0" dtype_id="20"/>
              <ccast fl="q40" loc="q,40,8,40,25" dtype_id="20">
                <varref fl="q40" loc="q,40,8,40,25" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
              </ccast>
            </eq>
            <varref fl="q41" loc="q,41,31,41,46" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
            <cond fl="q42" loc="q,42,31,42,47" dtype_id="2">
              <eq fl="q42" loc="q,42,9,42,10" dtype_id="17">
                <const fl="q42" loc="q,42,4,42,9" name="2&apos;h1" dtype_id="20"/>
                <ccast fl="q40" loc="q,40,8,40,25" dtype_id="20">
                  <varref fl="q40" loc="q,40,8,40,25" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
                </ccast>
              </eq>
              <varref fl="q42" loc="q,42,31,42,47" name="mips_cpu_bus.sign_imm_execute" dtype_id="2"/>
              <cond fl="q43" loc="q,43,31,43,65" dtype_id="2">
                <eq fl="q43" loc="q,43,9,43,10" dtype_id="17">
                  <const fl="q43" loc="q,43,4,43,9" name="2&apos;h2" dtype_id="20"/>
                  <ccast fl="q40" loc="q,40,8,40,25" dtype_id="20">
                    <varref fl="q40" loc="q,40,8,40,25" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
                  </ccast>
                </eq>
                <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                  <ccast fl="c325" loc="c,325,6,325,11" dtype_id="2">
                    <const fl="c325" loc="c,325,6,325,11" name="32&apos;h4" dtype_id="2"/>
                  </ccast>
                  <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
                </add>
                <const fl="q44" loc="q,44,33,44,34" name="32&apos;sh0" dtype_id="14"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q41" loc="q,41,11,41,28" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
        </assign>
        <assign fl="q46" loc="q,46,22,46,23" dtype_id="2">
          <varref fl="q46" loc="q,46,24,46,39" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
          <varref fl="q46" loc="q,46,3,46,21" name="mips_cpu_bus.write_data_execute" dtype_id="2"/>
        </assign>
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
                <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
                <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
                <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_bus.program_counter_mux_1_out" dtype_id="2"/>
        </contassign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
            </ccast>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <assign fl="e68" loc="e,68,26,68,27" dtype_id="2">
                    <cond fl="e68" loc="e,68,28,68,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e68" loc="e,68,28,68,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      <varref fl="e67" loc="e,67,29,67,36" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                    </cond>
                    <varref fl="e68" loc="e,68,15,68,25" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
                  </assign>
                </if>
                <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
              <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="11">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="11">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="14">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="14">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
              <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="18">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="18"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="18">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="18"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="18">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="18"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="9">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="9"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
            </ccast>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                    <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                        </ccast>
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      </shiftr>
                    </not>
                  </and>
                  <assign fl="e66" loc="e,66,32,66,33" dtype_id="9">
                    <cond fl="e66" loc="e,66,42,66,43" dtype_id="9">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftl fl="e66" loc="e,66,42,66,43" dtype_id="9">
                        <ccast fl="e66" loc="e,66,42,66,43" dtype_id="9">
                          <ccast fl="e66" loc="e,66,35,66,42" dtype_id="2">
                            <varref fl="e66" loc="e,66,35,66,42" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <const fl="e66" loc="e,66,42,66,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <ccast fl="e65" loc="e,65,45,65,46" dtype_id="9">
                        <ccast fl="e65" loc="e,65,47,65,54" dtype_id="2">
                          <varref fl="e65" loc="e,65,47,65,54" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        </ccast>
                      </ccast>
                    </cond>
                    <varref fl="e66" loc="e,66,15,66,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="9">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="9">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="9">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="9">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="9">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="9">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="9">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="9">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="9">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="14">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="9">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="9">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="9">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="14">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="9">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="9">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="9">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="9">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="9">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="30">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="9">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="9">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="11">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="11">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="11">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="22"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="9">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="9">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="11">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="11">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="11">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="22"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e71" loc="e,71,17,71,18" dtype_id="2">
          <ccast fl="e71" loc="e,71,35,71,36" dtype_id="2">
            <shiftr fl="e71" loc="e,71,35,71,36" dtype_id="9">
              <varref fl="e71" loc="e,71,19,71,35" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
              <const fl="e71" loc="e,71,39,71,41" name="6&apos;h20" dtype_id="31"/>
            </shiftr>
          </ccast>
          <varref fl="e71" loc="e,71,3,71,16" name="mips_cpu_bus.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e72" loc="e,72,17,72,18" dtype_id="2">
          <ccast fl="e72" loc="e,72,35,72,36" dtype_id="2">
            <varref fl="e72" loc="e,72,19,72,35" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
          </ccast>
          <varref fl="e72" loc="e,72,3,72,16" name="mips_cpu_bus.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
      </cfunc>
      <cfunc fl="l36" loc="l,36,4,36,10" name="_sequent__TOP__5">
        <comment fl="l30" loc="l,30,2,30,11" name="ALWAYS"/>
        <if fl="l35" loc="l,35,3,35,5">
          <varref fl="l35" loc="l,35,6,35,21" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="11"/>
          <assigndly fl="l36" loc="l,36,11,36,13" dtype_id="2">
            <varref fl="l36" loc="l,36,14,36,27" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2"/>
            <varref fl="l36" loc="l,36,4,36,10" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="l30" loc="l,30,2,30,11" name="ALWAYS"/>
        <if fl="l32" loc="l,32,3,32,5">
          <varref fl="l32" loc="l,32,6,32,21" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="11"/>
          <assigndly fl="l33" loc="l,33,11,33,13" dtype_id="2">
            <varref fl="l33" loc="l,33,14,33,27" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2"/>
            <varref fl="l33" loc="l,33,4,33,10" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2"/>
          </assigndly>
        </if>
      </cfunc>
      <cfunc fl="n50" loc="n,50,4,50,23" name="_sequent__TOP__6">
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n50" loc="n,50,24,50,26" dtype_id="11">
          <and fl="n50" loc="n,50,27,50,28" dtype_id="11">
            <not fl="n50" loc="n,50,27,50,28" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n68" loc="n,68,27,68,47" dtype_id="11">
              <varref fl="n68" loc="n,68,27,68,47" name="mips_cpu_bus.memory_write_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n50" loc="n,50,4,50,23" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n49" loc="n,49,30,49,32" dtype_id="11">
          <and fl="n49" loc="n,49,33,49,34" dtype_id="11">
            <not fl="n49" loc="n,49,33,49,34" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n67" loc="n,67,33,67,59" dtype_id="11">
              <varref fl="n67" loc="n,67,33,67,59" name="mips_cpu_bus.memory_to_register_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n49" loc="n,49,4,49,29" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p47" loc="p,47,28,47,30" dtype_id="2">
          <cond fl="p47" loc="p,47,31,47,32" dtype_id="14">
            <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
              <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="p47" loc="p,47,31,47,32" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="p63" loc="p,63,31,63,51" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2"/>
          </cond>
          <varref fl="p47" loc="p,47,4,47,27" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p43" loc="p,43,32,43,34" dtype_id="11">
          <and fl="p43" loc="p,43,35,43,36" dtype_id="11">
            <not fl="p43" loc="p,43,35,43,36" dtype_id="11">
              <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
                <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="p58" loc="p,58,35,58,59" dtype_id="11">
              <varref fl="p58" loc="p,58,35,58,59" name="mips_cpu_bus.LO_register_write_memory" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="p43" loc="p,43,4,43,31" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="11"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p46" loc="p,46,28,46,30" dtype_id="2">
          <cond fl="p46" loc="p,46,31,46,32" dtype_id="14">
            <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
              <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="p46" loc="p,46,31,46,32" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="p62" loc="p,62,31,62,51" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2"/>
          </cond>
          <varref fl="p46" loc="p,46,4,46,27" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="p38" loc="p,38,2,38,11" name="ALWAYS"/>
        <assigndly fl="p42" loc="p,42,32,42,34" dtype_id="11">
          <and fl="p42" loc="p,42,35,42,36" dtype_id="11">
            <not fl="p42" loc="p,42,35,42,36" dtype_id="11">
              <ccast fl="p39" loc="p,39,6,39,11" dtype_id="11">
                <varref fl="p39" loc="p,39,6,39,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="p57" loc="p,57,35,57,59" dtype_id="11">
              <varref fl="p57" loc="p,57,35,57,59" name="mips_cpu_bus.HI_register_write_memory" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="p42" loc="p,42,4,42,31" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m64" loc="m,64,25,64,27" dtype_id="11">
          <and fl="m64" loc="m,64,28,64,29" dtype_id="11">
            <not fl="m64" loc="m,64,28,64,29" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m88" loc="m,88,28,88,29" dtype_id="11">
              <not fl="m88" loc="m,88,28,88,29" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m112" loc="m,112,28,112,47" dtype_id="11">
                <varref fl="m112" loc="m,112,28,112,47" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m64" loc="m,64,4,64,24" name="mips_cpu_bus.memory_write_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m63" loc="m,63,31,63,33" dtype_id="11">
          <and fl="m63" loc="m,63,34,63,35" dtype_id="11">
            <not fl="m63" loc="m,63,34,63,35" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m87" loc="m,87,34,87,35" dtype_id="11">
              <not fl="m87" loc="m,87,34,87,35" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m111" loc="m,111,34,111,59" dtype_id="11">
                <varref fl="m111" loc="m,111,34,111,59" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m63" loc="m,63,4,63,30" name="mips_cpu_bus.memory_to_register_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n56" loc="n,56,25,56,27" dtype_id="2">
          <cond fl="n56" loc="n,56,28,56,29" dtype_id="14">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n56" loc="n,56,28,56,29" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="n75" loc="n,75,27,75,48" name="mips_cpu_bus.ALU_LO_output_execute" dtype_id="2"/>
          </cond>
          <varref fl="n56" loc="n,56,4,56,24" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n52" loc="n,52,29,52,31" dtype_id="11">
          <and fl="n52" loc="n,52,32,52,33" dtype_id="11">
            <not fl="n52" loc="n,52,32,52,33" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n70" loc="n,70,32,70,57" dtype_id="11">
              <varref fl="n70" loc="n,70,32,70,57" name="mips_cpu_bus.LO_register_write_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n52" loc="n,52,4,52,28" name="mips_cpu_bus.LO_register_write_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n55" loc="n,55,25,55,27" dtype_id="2">
          <cond fl="n55" loc="n,55,28,55,29" dtype_id="14">
            <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
              <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
            </ccast>
            <const fl="n55" loc="n,55,28,55,29" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="n74" loc="n,74,27,74,48" name="mips_cpu_bus.ALU_HI_output_execute" dtype_id="2"/>
          </cond>
          <varref fl="n55" loc="n,55,4,55,24" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="n46" loc="n,46,2,46,11" name="ALWAYS"/>
        <assigndly fl="n51" loc="n,51,29,51,31" dtype_id="11">
          <and fl="n51" loc="n,51,32,51,33" dtype_id="11">
            <not fl="n51" loc="n,51,32,51,33" dtype_id="11">
              <ccast fl="n47" loc="n,47,6,47,11" dtype_id="11">
                <varref fl="n47" loc="n,47,6,47,11" name="reset" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="n69" loc="n,69,32,69,57" dtype_id="11">
              <varref fl="n69" loc="n,69,32,69,57" name="mips_cpu_bus.HI_register_write_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="n51" loc="n,51,4,51,28" name="mips_cpu_bus.HI_register_write_memory" dtype_id="11"/>
        </assigndly>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h37" loc="h,37,43,37,44" dtype_id="27">
          <cond fl="h37" loc="h,37,45,37,51" dtype_id="27">
            <and fl="h36" loc="h,36,65,36,67" dtype_id="11">
              <and fl="h36" loc="h,36,24,36,26" dtype_id="11">
                <neq fl="h36" loc="h,36,19,36,21" dtype_id="11">
                  <const fl="h36" loc="h,36,21,36,22" name="5&apos;h0" dtype_id="18"/>
                  <ccast fl="h36" loc="h,36,8,36,18" dtype_id="18">
                    <varref fl="h36" loc="h,36,8,36,18" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                  </ccast>
                </neq>
                <eq fl="h36" loc="h,36,39,36,41" dtype_id="11">
                  <ccast fl="h36" loc="h,36,28,36,38" dtype_id="18">
                    <varref fl="h36" loc="h,36,28,36,38" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                  </ccast>
                  <ccast fl="h36" loc="h,36,42,36,63" dtype_id="18">
                    <varref fl="h36" loc="h,36,42,36,63" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h36" loc="h,36,68,36,89" dtype_id="11">
                <varref fl="h36" loc="h,36,68,36,89" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <const fl="h37" loc="h,37,45,37,51" name="3&apos;h2" dtype_id="27"/>
            <cond fl="h39" loc="h,39,45,39,51" dtype_id="27">
              <and fl="h38" loc="h,38,35,38,37" dtype_id="11">
                <ccast fl="h38" loc="h,38,15,38,34" dtype_id="11">
                  <varref fl="h38" loc="h,38,15,38,34" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                </ccast>
                <ccast fl="h38" loc="h,38,38,38,62" dtype_id="11">
                  <varref fl="h38" loc="h,38,38,38,62" name="mips_cpu_bus.LO_register_write_memory" dtype_id="11"/>
                </ccast>
              </and>
              <const fl="h39" loc="h,39,45,39,51" name="3&apos;h4" dtype_id="27"/>
              <cond fl="h41" loc="h,41,45,41,51" dtype_id="27">
                <and fl="h40" loc="h,40,77,40,79" dtype_id="11">
                  <and fl="h40" loc="h,40,33,40,35" dtype_id="11">
                    <neq fl="h40" loc="h,40,28,40,30" dtype_id="11">
                      <const fl="h40" loc="h,40,30,40,31" name="5&apos;h0" dtype_id="18"/>
                      <ccast fl="h40" loc="h,40,17,40,27" dtype_id="18">
                        <varref fl="h40" loc="h,40,17,40,27" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                      </ccast>
                    </neq>
                    <eq fl="h40" loc="h,40,48,40,50" dtype_id="11">
                      <ccast fl="h40" loc="h,40,37,40,47" dtype_id="18">
                        <varref fl="h40" loc="h,40,37,40,47" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
                      </ccast>
                      <ccast fl="h40" loc="h,40,51,40,75" dtype_id="18">
                        <varref fl="h40" loc="h,40,51,40,75" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h40" loc="h,40,80,40,104" dtype_id="11">
                    <varref fl="h40" loc="h,40,80,40,104" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
                  </ccast>
                </and>
                <const fl="h41" loc="h,41,45,41,51" name="3&apos;h1" dtype_id="27"/>
                <cond fl="h43" loc="h,43,45,43,51" dtype_id="27">
                  <and fl="h42" loc="h,42,36,42,38" dtype_id="11">
                    <ccast fl="h42" loc="h,42,16,42,35" dtype_id="11">
                      <varref fl="h42" loc="h,42,16,42,35" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                    </ccast>
                    <ccast fl="h42" loc="h,42,39,42,66" dtype_id="11">
                      <varref fl="h42" loc="h,42,39,42,66" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="11"/>
                    </ccast>
                  </and>
                  <const fl="h43" loc="h,43,45,43,51" name="3&apos;h3" dtype_id="27"/>
                  <const fl="h45" loc="h,45,45,45,51" name="3&apos;h0" dtype_id="27"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h37" loc="h,37,4,37,42" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
        </assign>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m68" loc="m,68,30,68,32" dtype_id="11">
          <and fl="m68" loc="m,68,33,68,34" dtype_id="11">
            <not fl="m68" loc="m,68,33,68,34" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m92" loc="m,92,33,92,34" dtype_id="11">
              <not fl="m92" loc="m,92,33,92,34" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m116" loc="m,116,33,116,57" dtype_id="11">
                <varref fl="m116" loc="m,116,33,116,57" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m68" loc="m,68,4,68,29" name="mips_cpu_bus.LO_register_write_execute" dtype_id="11"/>
        </assigndly>
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h49" loc="h,49,43,49,44" dtype_id="27">
          <cond fl="h49" loc="h,49,45,49,51" dtype_id="27">
            <and fl="h48" loc="h,48,65,48,67" dtype_id="11">
              <and fl="h48" loc="h,48,24,48,26" dtype_id="11">
                <neq fl="h48" loc="h,48,19,48,21" dtype_id="11">
                  <const fl="h48" loc="h,48,21,48,22" name="5&apos;h0" dtype_id="18"/>
                  <ccast fl="h48" loc="h,48,8,48,18" dtype_id="18">
                    <varref fl="h48" loc="h,48,8,48,18" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                  </ccast>
                </neq>
                <eq fl="h48" loc="h,48,39,48,41" dtype_id="11">
                  <ccast fl="h48" loc="h,48,28,48,38" dtype_id="18">
                    <varref fl="h48" loc="h,48,28,48,38" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                  </ccast>
                  <ccast fl="h48" loc="h,48,42,48,63" dtype_id="18">
                    <varref fl="h48" loc="h,48,42,48,63" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h48" loc="h,48,68,48,89" dtype_id="11">
                <varref fl="h48" loc="h,48,68,48,89" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <const fl="h49" loc="h,49,45,49,51" name="3&apos;h2" dtype_id="27"/>
            <cond fl="h51" loc="h,51,45,51,51" dtype_id="27">
              <and fl="h50" loc="h,50,36,50,38" dtype_id="11">
                <ccast fl="h50" loc="h,50,16,50,35" dtype_id="11">
                  <varref fl="h50" loc="h,50,16,50,35" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                </ccast>
                <ccast fl="h50" loc="h,50,39,50,63" dtype_id="11">
                  <varref fl="h50" loc="h,50,39,50,63" name="mips_cpu_bus.HI_register_write_memory" dtype_id="11"/>
                </ccast>
              </and>
              <const fl="h51" loc="h,51,45,51,51" name="3&apos;h4" dtype_id="27"/>
              <cond fl="h53" loc="h,53,45,53,51" dtype_id="27">
                <and fl="h52" loc="h,52,77,52,79" dtype_id="11">
                  <and fl="h52" loc="h,52,33,52,35" dtype_id="11">
                    <neq fl="h52" loc="h,52,28,52,30" dtype_id="11">
                      <const fl="h52" loc="h,52,30,52,31" name="5&apos;h0" dtype_id="18"/>
                      <ccast fl="h52" loc="h,52,17,52,27" dtype_id="18">
                        <varref fl="h52" loc="h,52,17,52,27" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                      </ccast>
                    </neq>
                    <eq fl="h52" loc="h,52,48,52,50" dtype_id="11">
                      <ccast fl="h52" loc="h,52,37,52,47" dtype_id="18">
                        <varref fl="h52" loc="h,52,37,52,47" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                      </ccast>
                      <ccast fl="h52" loc="h,52,51,52,75" dtype_id="18">
                        <varref fl="h52" loc="h,52,51,52,75" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="h52" loc="h,52,80,52,104" dtype_id="11">
                    <varref fl="h52" loc="h,52,80,52,104" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
                  </ccast>
                </and>
                <const fl="h53" loc="h,53,45,53,51" name="3&apos;h1" dtype_id="27"/>
                <cond fl="h55" loc="h,55,45,55,51" dtype_id="27">
                  <and fl="h54" loc="h,54,36,54,38" dtype_id="11">
                    <ccast fl="h54" loc="h,54,16,54,35" dtype_id="11">
                      <varref fl="h54" loc="h,54,16,54,35" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
                    </ccast>
                    <ccast fl="h54" loc="h,54,39,54,66" dtype_id="11">
                      <varref fl="h54" loc="h,54,39,54,66" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="11"/>
                    </ccast>
                  </and>
                  <const fl="h55" loc="h,55,45,55,51" name="3&apos;h3" dtype_id="27"/>
                  <const fl="h57" loc="h,57,45,57,51" name="3&apos;h0" dtype_id="27"/>
                </cond>
              </cond>
            </cond>
          </cond>
          <varref fl="h49" loc="h,49,4,49,42" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
        </assign>
        <comment fl="m60" loc="m,60,2,60,11" name="ALWAYS"/>
        <assigndly fl="m67" loc="m,67,30,67,32" dtype_id="11">
          <and fl="m67" loc="m,67,33,67,34" dtype_id="11">
            <not fl="m67" loc="m,67,33,67,34" dtype_id="11">
              <ccast fl="m61" loc="m,61,6,61,11" dtype_id="11">
                <varref fl="m61" loc="m,61,6,61,11" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
              </ccast>
            </not>
            <and fl="m91" loc="m,91,33,91,34" dtype_id="11">
              <not fl="m91" loc="m,91,33,91,34" dtype_id="11">
                <ccast fl="m85" loc="m,85,15,85,20" dtype_id="11">
                  <varref fl="m85" loc="m,85,15,85,20" name="reset" dtype_id="11"/>
                </ccast>
              </not>
              <ccast fl="m115" loc="m,115,33,115,57" dtype_id="11">
                <varref fl="m115" loc="m,115,33,115,57" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
              </ccast>
            </and>
          </and>
          <varref fl="m67" loc="m,67,4,67,29" name="mips_cpu_bus.HI_register_write_execute" dtype_id="11"/>
        </assigndly>
      </cfunc>
      <cfunc fl="c493" loc="c,493,2,493,13" name="_multiclk__TOP__7">
        <comment fl="c493" loc="c,493,2,493,13" name="ALWAYS"/>
        <assign fl="c494" loc="c,494,16,494,17" dtype_id="2">
          <and fl="c494" loc="c,494,10,494,11" dtype_id="2">
            <const fl="c494" loc="c,494,10,494,11" name="32&apos;hfffffffc" dtype_id="2"/>
            <varref fl="c494" loc="c,494,3,494,10" name="address" dtype_id="2"/>
          </and>
          <varref fl="c494" loc="c,494,3,494,10" name="address" dtype_id="2"/>
        </assign>
        <assign fl="c504" loc="c,504,18,504,19" dtype_id="2">
          <or fl="c504" loc="c,504,11,504,12" dtype_id="2">
            <and fl="c504" loc="c,504,11,504,12" dtype_id="2">
              <const fl="c504" loc="c,504,11,504,12" name="32&apos;h3" dtype_id="2"/>
              <varref fl="c504" loc="c,504,4,504,11" name="address" dtype_id="2"/>
            </and>
            <and fl="c504" loc="c,504,33,504,34" dtype_id="26">
              <const fl="c504" loc="c,504,11,504,12" name="32&apos;hfffffffc" dtype_id="2"/>
              <shiftl fl="c504" loc="c,504,11,504,12" dtype_id="2">
                <cond fl="c504" loc="c,504,33,504,34" dtype_id="26">
                  <or fl="c502" loc="c,502,51,502,53" dtype_id="11">
                    <or fl="c502" loc="c,502,27,502,29" dtype_id="11">
                      <eq fl="c502" loc="c,502,18,502,20" dtype_id="11">
                        <const fl="c502" loc="c,502,21,502,26" name="2&apos;h0" dtype_id="20"/>
                        <ccast fl="c502" loc="c,502,6,502,17" dtype_id="20">
                          <varref fl="c502" loc="c,502,6,502,17" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                        </ccast>
                      </eq>
                      <eq fl="c502" loc="c,502,42,502,44" dtype_id="11">
                        <const fl="c502" loc="c,502,45,502,50" name="2&apos;h1" dtype_id="20"/>
                        <ccast fl="c502" loc="c,502,30,502,41" dtype_id="20">
                          <varref fl="c502" loc="c,502,30,502,41" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                        </ccast>
                      </eq>
                    </or>
                    <eq fl="c502" loc="c,502,66,502,68" dtype_id="11">
                      <const fl="c502" loc="c,502,69,502,74" name="2&apos;h3" dtype_id="20"/>
                      <ccast fl="c502" loc="c,502,54,502,65" dtype_id="20">
                        <varref fl="c502" loc="c,502,54,502,65" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                      </ccast>
                    </eq>
                  </or>
                  <shiftr fl="c504" loc="c,504,33,504,34" dtype_id="26">
                    <varref fl="c504" loc="c,504,20,504,33" name="mips_cpu_bus.instr_address" dtype_id="2"/>
                    <const fl="c504" loc="c,504,37,504,38" name="5&apos;h2" dtype_id="22"/>
                  </shiftr>
                  <shiftr fl="c507" loc="c,507,32,507,33" dtype_id="26">
                    <varref fl="c507" loc="c,507,20,507,32" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                    <const fl="c507" loc="c,507,36,507,37" name="5&apos;h2" dtype_id="22"/>
                  </shiftr>
                </cond>
                <const fl="c504" loc="c,504,11,504,12" name="32&apos;h2" dtype_id="2"/>
              </shiftl>
            </and>
          </or>
          <varref fl="c504" loc="c,504,4,504,11" name="address" dtype_id="2"/>
        </assign>
        <comment fl="c493" loc="c,493,2,493,13" name="ALWAYS"/>
        <assign fl="c503" loc="c,503,22,503,23" dtype_id="21">
          <cond fl="c503" loc="c,503,24,503,31" dtype_id="21">
            <or fl="c502" loc="c,502,51,502,53" dtype_id="11">
              <or fl="c502" loc="c,502,27,502,29" dtype_id="11">
                <eq fl="c502" loc="c,502,18,502,20" dtype_id="11">
                  <const fl="c502" loc="c,502,21,502,26" name="2&apos;h0" dtype_id="20"/>
                  <ccast fl="c502" loc="c,502,6,502,17" dtype_id="20">
                    <varref fl="c502" loc="c,502,6,502,17" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                  </ccast>
                </eq>
                <eq fl="c502" loc="c,502,42,502,44" dtype_id="11">
                  <const fl="c502" loc="c,502,45,502,50" name="2&apos;h1" dtype_id="20"/>
                  <ccast fl="c502" loc="c,502,30,502,41" dtype_id="20">
                    <varref fl="c502" loc="c,502,30,502,41" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                  </ccast>
                </eq>
              </or>
              <eq fl="c502" loc="c,502,66,502,68" dtype_id="11">
                <const fl="c502" loc="c,502,69,502,74" name="2&apos;h3" dtype_id="20"/>
                <ccast fl="c502" loc="c,502,54,502,65" dtype_id="20">
                  <varref fl="c502" loc="c,502,54,502,65" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
                </ccast>
              </eq>
            </or>
            <const fl="c503" loc="c,503,24,503,31" name="4&apos;hf" dtype_id="21"/>
            <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
              <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                <const fl="c508" loc="c,508,9,508,18" name="32&apos;h20" dtype_id="2"/>
                <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                  <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                </ccast>
              </and>
              <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                  <const fl="c508" loc="c,508,9,508,18" name="32&apos;h10" dtype_id="2"/>
                  <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                    <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                  </ccast>
                </and>
                <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                  <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                    <const fl="c508" loc="c,508,9,508,18" name="32&apos;h8" dtype_id="2"/>
                    <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                      <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                    </ccast>
                  </and>
                  <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                    <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                      <const fl="c508" loc="c,508,9,508,18" name="32&apos;h4" dtype_id="2"/>
                      <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                        <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                      </ccast>
                    </and>
                    <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                    <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                      <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                        <const fl="c508" loc="c,508,9,508,18" name="32&apos;h2" dtype_id="2"/>
                        <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                          <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                        </ccast>
                      </and>
                      <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                      <cond fl="c565" loc="c,565,35,565,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <cond fl="c565" loc="c,565,35,565,42" dtype_id="21">
                          <eq fl="c565" loc="c,565,13,565,14" dtype_id="17">
                            <const fl="c565" loc="c,565,7,565,12" name="2&apos;h0" dtype_id="20"/>
                            <and fl="c564" loc="c,564,23,564,24" dtype_id="20">
                              <const fl="c564" loc="c,564,23,564,24" name="32&apos;h3" dtype_id="2"/>
                              <varref fl="c564" loc="c,564,11,564,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                            </and>
                          </eq>
                          <const fl="c565" loc="c,565,35,565,42" name="4&apos;h3" dtype_id="21"/>
                          <cond fl="c566" loc="c,566,35,566,42" dtype_id="21">
                            <eq fl="c566" loc="c,566,13,566,14" dtype_id="17">
                              <const fl="c566" loc="c,566,7,566,12" name="2&apos;h2" dtype_id="20"/>
                              <and fl="c564" loc="c,564,23,564,24" dtype_id="20">
                                <const fl="c564" loc="c,564,23,564,24" name="32&apos;h3" dtype_id="2"/>
                                <varref fl="c564" loc="c,564,11,564,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                              </and>
                            </eq>
                            <const fl="c566" loc="c,566,35,566,42" name="4&apos;hc" dtype_id="21"/>
                            <const fl="c567" loc="c,567,37,567,44" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                        <cond fl="c560" loc="c,560,34,560,41" dtype_id="21">
                          <and fl="c556" loc="c,556,23,556,24" dtype_id="2">
                            <const fl="c556" loc="c,556,23,556,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c556" loc="c,556,11,556,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c560" loc="c,560,34,560,41" dtype_id="21">
                            <and fl="c556" loc="c,556,23,556,24" dtype_id="17">
                              <const fl="c556" loc="c,556,23,556,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c556" loc="c,556,11,556,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c560" loc="c,560,34,560,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c559" loc="c,559,35,559,42" name="4&apos;h4" dtype_id="21"/>
                          </cond>
                          <cond fl="c558" loc="c,558,35,558,42" dtype_id="21">
                            <and fl="c556" loc="c,556,23,556,24" dtype_id="17">
                              <const fl="c556" loc="c,556,23,556,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c556" loc="c,556,11,556,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c558" loc="c,558,35,558,42" name="4&apos;h2" dtype_id="21"/>
                            <const fl="c557" loc="c,557,35,557,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                    </cond>
                  </cond>
                  <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                    <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                      <const fl="c508" loc="c,508,9,508,18" name="32&apos;h4" dtype_id="2"/>
                      <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                        <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                      <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                        <const fl="c508" loc="c,508,9,508,18" name="32&apos;h2" dtype_id="2"/>
                        <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                          <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                        </ccast>
                      </and>
                      <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                        <cond fl="c552" loc="c,552,34,552,41" dtype_id="21">
                          <and fl="c548" loc="c,548,23,548,24" dtype_id="2">
                            <const fl="c548" loc="c,548,23,548,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c548" loc="c,548,11,548,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c552" loc="c,552,34,552,41" dtype_id="21">
                            <and fl="c548" loc="c,548,23,548,24" dtype_id="17">
                              <const fl="c548" loc="c,548,23,548,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c548" loc="c,548,11,548,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c552" loc="c,552,34,552,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c551" loc="c,551,35,551,42" name="4&apos;hc" dtype_id="21"/>
                          </cond>
                          <cond fl="c550" loc="c,550,35,550,42" dtype_id="21">
                            <and fl="c548" loc="c,548,23,548,24" dtype_id="17">
                              <const fl="c548" loc="c,548,23,548,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c548" loc="c,548,11,548,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c550" loc="c,550,35,550,42" name="4&apos;he" dtype_id="21"/>
                            <const fl="c549" loc="c,549,35,549,42" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                      <cond fl="c534" loc="c,534,35,534,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <cond fl="c534" loc="c,534,35,534,42" dtype_id="21">
                          <eq fl="c534" loc="c,534,13,534,14" dtype_id="17">
                            <const fl="c534" loc="c,534,7,534,12" name="2&apos;h0" dtype_id="20"/>
                            <and fl="c533" loc="c,533,23,533,24" dtype_id="20">
                              <const fl="c533" loc="c,533,23,533,24" name="32&apos;h3" dtype_id="2"/>
                              <varref fl="c533" loc="c,533,11,533,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                            </and>
                          </eq>
                          <const fl="c534" loc="c,534,35,534,42" name="4&apos;h3" dtype_id="21"/>
                          <cond fl="c535" loc="c,535,35,535,42" dtype_id="21">
                            <eq fl="c535" loc="c,535,13,535,14" dtype_id="17">
                              <const fl="c535" loc="c,535,7,535,12" name="2&apos;h2" dtype_id="20"/>
                              <and fl="c533" loc="c,533,23,533,24" dtype_id="20">
                                <const fl="c533" loc="c,533,23,533,24" name="32&apos;h3" dtype_id="2"/>
                                <varref fl="c533" loc="c,533,11,533,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                              </and>
                            </eq>
                            <const fl="c535" loc="c,535,35,535,42" name="4&apos;hc" dtype_id="21"/>
                            <const fl="c536" loc="c,536,37,536,44" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                        <cond fl="c522" loc="c,522,34,522,41" dtype_id="21">
                          <and fl="c518" loc="c,518,23,518,24" dtype_id="2">
                            <const fl="c518" loc="c,518,23,518,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c518" loc="c,518,11,518,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c522" loc="c,522,34,522,41" dtype_id="21">
                            <and fl="c518" loc="c,518,23,518,24" dtype_id="17">
                              <const fl="c518" loc="c,518,23,518,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c518" loc="c,518,11,518,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c522" loc="c,522,34,522,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c521" loc="c,521,35,521,42" name="4&apos;h4" dtype_id="21"/>
                          </cond>
                          <cond fl="c520" loc="c,520,35,520,42" dtype_id="21">
                            <and fl="c518" loc="c,518,23,518,24" dtype_id="17">
                              <const fl="c518" loc="c,518,23,518,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c518" loc="c,518,11,518,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c520" loc="c,520,35,520,42" name="4&apos;h2" dtype_id="21"/>
                            <const fl="c519" loc="c,519,35,519,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                    </cond>
                    <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                      <and fl="c508" loc="c,508,9,508,18" dtype_id="2">
                        <const fl="c508" loc="c,508,9,508,18" name="32&apos;h2" dtype_id="2"/>
                        <ccast fl="c508" loc="c,508,9,508,18" dtype_id="19">
                          <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="19"/>
                        </ccast>
                      </and>
                      <cond fl="c571" loc="c,571,35,571,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
                        <cond fl="c544" loc="c,544,34,544,41" dtype_id="21">
                          <and fl="c540" loc="c,540,23,540,24" dtype_id="2">
                            <const fl="c540" loc="c,540,23,540,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c540" loc="c,540,11,540,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c544" loc="c,544,34,544,41" dtype_id="21">
                            <and fl="c540" loc="c,540,23,540,24" dtype_id="17">
                              <const fl="c540" loc="c,540,23,540,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c540" loc="c,540,11,540,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c544" loc="c,544,34,544,41" name="4&apos;hf" dtype_id="21"/>
                            <const fl="c543" loc="c,543,35,543,42" name="4&apos;h7" dtype_id="21"/>
                          </cond>
                          <cond fl="c542" loc="c,542,35,542,42" dtype_id="21">
                            <and fl="c540" loc="c,540,23,540,24" dtype_id="17">
                              <const fl="c540" loc="c,540,23,540,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c540" loc="c,540,11,540,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c542" loc="c,542,35,542,42" name="4&apos;h3" dtype_id="21"/>
                            <const fl="c541" loc="c,541,35,541,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                      <cond fl="c527" loc="c,527,35,527,42" dtype_id="21">
                        <and fl="c508" loc="c,508,9,508,18" dtype_id="17">
                          <const fl="c508" loc="c,508,9,508,18" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="c508" loc="c,508,9,508,18" dtype_id="11">
                            <varref fl="c508" loc="c,508,9,508,18" name="mips_cpu_bus.op_memory" dtype_id="17"/>
                          </ccast>
                        </and>
                        <cond fl="c527" loc="c,527,35,527,42" dtype_id="21">
                          <eq fl="c527" loc="c,527,13,527,14" dtype_id="17">
                            <const fl="c527" loc="c,527,7,527,12" name="2&apos;h0" dtype_id="20"/>
                            <and fl="c526" loc="c,526,23,526,24" dtype_id="20">
                              <const fl="c526" loc="c,526,23,526,24" name="32&apos;h3" dtype_id="2"/>
                              <varref fl="c526" loc="c,526,11,526,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                            </and>
                          </eq>
                          <const fl="c527" loc="c,527,35,527,42" name="4&apos;h3" dtype_id="21"/>
                          <cond fl="c528" loc="c,528,35,528,42" dtype_id="21">
                            <eq fl="c528" loc="c,528,13,528,14" dtype_id="17">
                              <const fl="c528" loc="c,528,7,528,12" name="2&apos;h2" dtype_id="20"/>
                              <and fl="c526" loc="c,526,23,526,24" dtype_id="20">
                                <const fl="c526" loc="c,526,23,526,24" name="32&apos;h3" dtype_id="2"/>
                                <varref fl="c526" loc="c,526,11,526,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="20"/>
                              </and>
                            </eq>
                            <const fl="c528" loc="c,528,35,528,42" name="4&apos;hc" dtype_id="21"/>
                            <const fl="c529" loc="c,529,37,529,44" name="4&apos;hf" dtype_id="21"/>
                          </cond>
                        </cond>
                        <cond fl="c514" loc="c,514,34,514,41" dtype_id="21">
                          <and fl="c510" loc="c,510,23,510,24" dtype_id="2">
                            <const fl="c510" loc="c,510,23,510,24" name="32&apos;h2" dtype_id="2"/>
                            <varref fl="c510" loc="c,510,11,510,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
                          </and>
                          <cond fl="c514" loc="c,514,34,514,41" dtype_id="21">
                            <and fl="c510" loc="c,510,23,510,24" dtype_id="17">
                              <const fl="c510" loc="c,510,23,510,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c510" loc="c,510,11,510,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c514" loc="c,514,34,514,41" name="4&apos;h8" dtype_id="21"/>
                            <const fl="c513" loc="c,513,35,513,42" name="4&apos;h4" dtype_id="21"/>
                          </cond>
                          <cond fl="c512" loc="c,512,35,512,42" dtype_id="21">
                            <and fl="c510" loc="c,510,23,510,24" dtype_id="17">
                              <const fl="c510" loc="c,510,23,510,24" name="32&apos;h1" dtype_id="2"/>
                              <varref fl="c510" loc="c,510,11,510,23" name="mips_cpu_bus.ALU_output_memory" dtype_id="17"/>
                            </and>
                            <const fl="c512" loc="c,512,35,512,42" name="4&apos;h2" dtype_id="21"/>
                            <const fl="c511" loc="c,511,35,511,42" name="4&apos;h1" dtype_id="21"/>
                          </cond>
                        </cond>
                      </cond>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <const fl="c571" loc="c,571,35,571,42" name="4&apos;hf" dtype_id="21"/>
            </cond>
          </cond>
          <varref fl="c503" loc="c,503,4,503,21" name="mips_cpu_bus.byteenable_memory" dtype_id="21"/>
        </assign>
        <contassign fl="c491" loc="c,491,20,491,21" dtype_id="21">
          <varref fl="c491" loc="c,491,22,491,39" name="mips_cpu_bus.byteenable_memory" dtype_id="21"/>
          <varref fl="c491" loc="c,491,9,491,19" name="byteenable" dtype_id="21"/>
        </contassign>
      </cfunc>
      <cfunc fl="r11" loc="r,11,2,11,13" name="_combo__TOP__8">
        <comment fl="r11" loc="r,11,2,11,13" name="ALWAYS"/>
        <if fl="r12" loc="r,12,3,12,5">
          <varref fl="r12" loc="r,12,6,12,11" name="reset" dtype_id="11"/>
          <assign fl="r13" loc="r,13,30,13,31" dtype_id="2">
            <const fl="r13" loc="r,13,32,13,33" name="32&apos;sh0" dtype_id="14"/>
            <varref fl="r13" loc="r,13,4,13,29" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
          </assign>
          <if fl="r15" loc="r,15,9,15,21">
            <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
              <const fl="r15" loc="r,15,9,15,21" name="32&apos;h20" dtype_id="2"/>
              <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="r15" loc="r,15,9,15,21">
              <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                <const fl="r15" loc="r,15,9,15,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                  <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                </ccast>
              </and>
              <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
              </assign>
              <if fl="r15" loc="r,15,9,15,21">
                <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                  <const fl="r15" loc="r,15,9,15,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                    <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                  </ccast>
                </and>
                <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                  <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                  <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                </assign>
                <if fl="r15" loc="r,15,9,15,21">
                  <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                    <const fl="r15" loc="r,15,9,15,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                      <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="r15" loc="r,15,9,15,21">
                    <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                      <const fl="r15" loc="r,15,9,15,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                        <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                      </ccast>
                    </and>
                    <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                      <cond fl="r61" loc="r,61,22,61,41" dtype_id="2">
                        <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                          <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                            <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                          </ccast>
                        </and>
                        <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                        <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                          <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                            <const fl="r52" loc="r,52,11,52,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                              <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                            <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                              <const fl="r52" loc="r,52,11,52,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                                <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                              <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                                <const fl="r52" loc="r,52,11,52,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                                  <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r53" loc="r,53,33,53,52" dtype_id="2">
                                <and fl="r52" loc="r,52,11,52,31" dtype_id="17">
                                  <const fl="r52" loc="r,52,11,52,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r52" loc="r,52,11,52,31" dtype_id="11">
                                    <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r53" loc="r,53,33,53,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <or fl="r54" loc="r,54,56,54,57" dtype_id="2">
                                  <and fl="r54" loc="r,54,49,54,50" dtype_id="28">
                                    <const fl="r54" loc="r,54,56,54,57" name="32&apos;hff000000" dtype_id="2"/>
                                    <varref fl="r54" loc="r,54,34,54,49" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
                                  </and>
                                  <and fl="r54" loc="r,54,76,54,77" dtype_id="29">
                                    <const fl="r54" loc="r,54,76,54,77" name="32&apos;hffffff" dtype_id="2"/>
                                    <shiftr fl="r54" loc="r,54,76,54,77" dtype_id="29">
                                      <varref fl="r54" loc="r,54,57,54,76" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r54" loc="r,54,80,54,81" name="5&apos;h8" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </or>
                              </cond>
                              <cond fl="r57" loc="r,57,33,57,52" dtype_id="2">
                                <and fl="r52" loc="r,52,11,52,31" dtype_id="17">
                                  <const fl="r52" loc="r,52,11,52,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r52" loc="r,52,11,52,31" dtype_id="11">
                                    <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <or fl="r55" loc="r,55,56,55,57" dtype_id="2">
                                  <and fl="r55" loc="r,55,49,55,50" dtype_id="25">
                                    <const fl="r55" loc="r,55,56,55,57" name="32&apos;hffff0000" dtype_id="2"/>
                                    <varref fl="r55" loc="r,55,34,55,49" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
                                  </and>
                                  <and fl="r55" loc="r,55,76,55,77" dtype_id="25">
                                    <const fl="r55" loc="r,55,76,55,77" name="32&apos;hffff" dtype_id="2"/>
                                    <shiftr fl="r55" loc="r,55,76,55,77" dtype_id="25">
                                      <varref fl="r55" loc="r,55,57,55,76" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r55" loc="r,55,80,55,82" name="5&apos;h10" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </or>
                              </cond>
                            </cond>
                            <cond fl="r57" loc="r,57,33,57,52" dtype_id="2">
                              <and fl="r52" loc="r,52,11,52,31" dtype_id="2">
                                <const fl="r52" loc="r,52,11,52,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r52" loc="r,52,11,52,31" dtype_id="21">
                                  <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r57" loc="r,57,33,57,52" dtype_id="2">
                                <and fl="r52" loc="r,52,11,52,31" dtype_id="17">
                                  <const fl="r52" loc="r,52,11,52,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r52" loc="r,52,11,52,31" dtype_id="11">
                                    <varref fl="r52" loc="r,52,11,52,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <or fl="r56" loc="r,56,55,56,56" dtype_id="2">
                                  <and fl="r56" loc="r,56,49,56,50" dtype_id="29">
                                    <const fl="r56" loc="r,56,55,56,56" name="32&apos;hffffff00" dtype_id="2"/>
                                    <varref fl="r56" loc="r,56,34,56,49" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
                                  </and>
                                  <and fl="r56" loc="r,56,75,56,76" dtype_id="28">
                                    <const fl="r56" loc="r,56,75,56,76" name="32&apos;hff" dtype_id="2"/>
                                    <shiftr fl="r56" loc="r,56,75,56,76" dtype_id="28">
                                      <varref fl="r56" loc="r,56,56,56,75" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r56" loc="r,56,79,56,81" name="5&apos;h18" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </or>
                              </cond>
                            </cond>
                          </cond>
                          <varref fl="r57" loc="r,57,33,57,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                        </cond>
                      </cond>
                      <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                    </assign>
                    <if fl="r15" loc="r,15,9,15,21">
                      <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                        <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                          <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                        </ccast>
                      </and>
                      <assign fl="r40" loc="r,40,20,40,21" dtype_id="2">
                        <and fl="r40" loc="r,40,53,40,54" dtype_id="2">
                          <const fl="r40" loc="r,40,53,40,54" name="32&apos;hffff" dtype_id="2"/>
                          <varref fl="r40" loc="r,40,34,40,53" name="mips_cpu_bus.read_data_writeback" dtype_id="25"/>
                        </and>
                        <varref fl="r40" loc="r,40,6,40,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r32" loc="r,32,31,32,32" dtype_id="2">
                        <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                          <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                            <const fl="r27" loc="r,27,11,27,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                              <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                            <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                              <const fl="r27" loc="r,27,11,27,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                              <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                                <const fl="r27" loc="r,27,11,27,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                  <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                                <and fl="r27" loc="r,27,11,27,31" dtype_id="17">
                                  <const fl="r27" loc="r,27,11,27,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r27" loc="r,27,11,27,31" dtype_id="11">
                                    <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r31" loc="r,31,53,31,55" dtype_id="2">
                                  <varref fl="r31" loc="r,31,33,31,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r31" loc="r,31,56,31,58" name="32&apos;sh18" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                          </cond>
                          <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                            <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                              <const fl="r27" loc="r,27,11,27,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                              <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                                <const fl="r27" loc="r,27,11,27,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                  <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                                <and fl="r27" loc="r,27,11,27,31" dtype_id="17">
                                  <const fl="r27" loc="r,27,11,27,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r27" loc="r,27,11,27,31" dtype_id="11">
                                    <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r30" loc="r,30,53,30,55" dtype_id="2">
                                  <varref fl="r30" loc="r,30,33,30,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r30" loc="r,30,56,30,58" name="32&apos;sh10" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                            <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                              <and fl="r27" loc="r,27,11,27,31" dtype_id="2">
                                <const fl="r27" loc="r,27,11,27,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r27" loc="r,27,11,27,31" dtype_id="21">
                                  <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r32" loc="r,32,33,32,52" dtype_id="2">
                                <and fl="r27" loc="r,27,11,27,31" dtype_id="17">
                                  <const fl="r27" loc="r,27,11,27,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r27" loc="r,27,11,27,31" dtype_id="11">
                                    <varref fl="r27" loc="r,27,11,27,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r32" loc="r,32,33,32,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r29" loc="r,29,53,29,55" dtype_id="2">
                                  <varref fl="r29" loc="r,29,33,29,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r29" loc="r,29,56,29,57" name="32&apos;sh8" dtype_id="14"/>
                                </shiftr>
                              </cond>
                              <varref fl="r28" loc="r,28,33,28,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            </cond>
                          </cond>
                        </cond>
                        <varref fl="r32" loc="r,32,17,32,30" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r34" loc="r,34,20,34,21" dtype_id="2">
                        <and fl="r34" loc="r,34,47,34,48" dtype_id="2">
                          <const fl="r34" loc="r,34,47,34,48" name="32&apos;hff" dtype_id="2"/>
                          <varref fl="r34" loc="r,34,34,34,47" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="28"/>
                        </and>
                        <varref fl="r34" loc="r,34,6,34,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                    </if>
                  </if>
                  <if fl="r15" loc="r,15,9,15,21">
                    <and fl="r15" loc="r,15,9,15,21" dtype_id="2">
                      <const fl="r15" loc="r,15,9,15,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="r15" loc="r,15,9,15,21" dtype_id="19">
                        <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
                      </ccast>
                    </and>
                    <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
                      <cond fl="r61" loc="r,61,22,61,41" dtype_id="2">
                        <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                          <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                          <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                            <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                          </ccast>
                        </and>
                        <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                        <cond fl="r47" loc="r,47,33,47,52" dtype_id="2">
                          <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                            <const fl="r43" loc="r,43,11,43,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                              <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <varref fl="r47" loc="r,47,33,47,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                          <cond fl="r46" loc="r,46,59,46,60" dtype_id="2">
                            <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                              <const fl="r43" loc="r,43,11,43,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                                <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r46" loc="r,46,59,46,60" dtype_id="2">
                              <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                                <const fl="r43" loc="r,43,11,43,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                                  <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r46" loc="r,46,59,46,60" dtype_id="2">
                                <and fl="r43" loc="r,43,11,43,31" dtype_id="17">
                                  <const fl="r43" loc="r,43,11,43,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r43" loc="r,43,11,43,31" dtype_id="11">
                                    <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <or fl="r46" loc="r,46,59,46,60" dtype_id="2">
                                  <and fl="r46" loc="r,46,53,46,54" dtype_id="29">
                                    <const fl="r46" loc="r,46,59,46,60" name="32&apos;hffffff00" dtype_id="2"/>
                                    <shiftl fl="r46" loc="r,46,59,46,60" dtype_id="2">
                                      <varref fl="r46" loc="r,46,34,46,53" name="mips_cpu_bus.read_data_writeback" dtype_id="29"/>
                                      <const fl="r46" loc="r,46,59,46,60" name="32&apos;h8" dtype_id="2"/>
                                    </shiftl>
                                  </and>
                                  <and fl="r46" loc="r,46,76,46,77" dtype_id="28">
                                    <const fl="r46" loc="r,46,76,46,77" name="32&apos;hff" dtype_id="2"/>
                                    <varref fl="r46" loc="r,46,61,46,76" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="28"/>
                                  </and>
                                </or>
                                <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              </cond>
                              <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            </cond>
                            <cond fl="r45" loc="r,45,59,45,60" dtype_id="2">
                              <and fl="r43" loc="r,43,11,43,31" dtype_id="2">
                                <const fl="r43" loc="r,43,11,43,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r43" loc="r,43,11,43,31" dtype_id="21">
                                  <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r45" loc="r,45,59,45,60" dtype_id="2">
                                <and fl="r43" loc="r,43,11,43,31" dtype_id="17">
                                  <const fl="r43" loc="r,43,11,43,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r43" loc="r,43,11,43,31" dtype_id="11">
                                    <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <or fl="r45" loc="r,45,59,45,60" dtype_id="2">
                                  <and fl="r45" loc="r,45,53,45,54" dtype_id="25">
                                    <const fl="r45" loc="r,45,59,45,60" name="32&apos;hffff0000" dtype_id="2"/>
                                    <shiftl fl="r45" loc="r,45,59,45,60" dtype_id="2">
                                      <varref fl="r45" loc="r,45,34,45,53" name="mips_cpu_bus.read_data_writeback" dtype_id="25"/>
                                      <const fl="r45" loc="r,45,59,45,60" name="32&apos;h10" dtype_id="2"/>
                                    </shiftl>
                                  </and>
                                  <and fl="r45" loc="r,45,76,45,77" dtype_id="25">
                                    <const fl="r45" loc="r,45,76,45,77" name="32&apos;hffff" dtype_id="2"/>
                                    <varref fl="r45" loc="r,45,61,45,76" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="25"/>
                                  </and>
                                </or>
                                <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              </cond>
                              <cond fl="r44" loc="r,44,58,44,59" dtype_id="2">
                                <and fl="r43" loc="r,43,11,43,31" dtype_id="17">
                                  <const fl="r43" loc="r,43,11,43,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r43" loc="r,43,11,43,31" dtype_id="11">
                                    <varref fl="r43" loc="r,43,11,43,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <or fl="r44" loc="r,44,58,44,59" dtype_id="2">
                                  <and fl="r44" loc="r,44,53,44,54" dtype_id="28">
                                    <const fl="r44" loc="r,44,58,44,59" name="32&apos;hff000000" dtype_id="2"/>
                                    <shiftl fl="r44" loc="r,44,58,44,59" dtype_id="2">
                                      <varref fl="r44" loc="r,44,34,44,53" name="mips_cpu_bus.read_data_writeback" dtype_id="28"/>
                                      <const fl="r44" loc="r,44,58,44,59" name="32&apos;h18" dtype_id="2"/>
                                    </shiftl>
                                  </and>
                                  <and fl="r44" loc="r,44,75,44,76" dtype_id="29">
                                    <const fl="r44" loc="r,44,75,44,76" name="32&apos;hffffff" dtype_id="2"/>
                                    <varref fl="r44" loc="r,44,60,44,75" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="29"/>
                                  </and>
                                </or>
                                <varref fl="r48" loc="r,48,33,48,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              </cond>
                            </cond>
                          </cond>
                        </cond>
                      </cond>
                      <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                    </assign>
                    <if fl="r15" loc="r,15,9,15,21">
                      <and fl="r15" loc="r,15,9,15,21" dtype_id="17">
                        <const fl="r15" loc="r,15,9,15,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="r15" loc="r,15,9,15,21" dtype_id="11">
                          <varref fl="r15" loc="r,15,9,15,21" name="mips_cpu_bus.op_writeback" dtype_id="17"/>
                        </ccast>
                      </and>
                      <assign fl="r37" loc="r,37,20,37,21" dtype_id="2">
                        <or fl="r37" loc="r,37,52,37,53" dtype_id="2">
                          <and fl="r37" loc="r,37,26,37,27" dtype_id="25">
                            <const fl="r37" loc="r,37,52,37,53" name="32&apos;hffff0000" dtype_id="2"/>
                            <shiftl fl="r37" loc="r,37,52,37,53" dtype_id="2">
                              <negate fl="r37" loc="r,37,26,37,27" dtype_id="25">
                                <ccast fl="r37" loc="r,37,46,37,47" dtype_id="11">
                                  <and fl="r37" loc="r,37,46,37,47" dtype_id="11">
                                    <const fl="r37" loc="r,37,46,37,47" name="32&apos;h1" dtype_id="2"/>
                                    <shiftr fl="r37" loc="r,37,46,37,47" dtype_id="11">
                                      <varref fl="r37" loc="r,37,27,37,46" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                      <const fl="r37" loc="r,37,47,37,49" name="5&apos;hf" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </ccast>
                              </negate>
                              <const fl="r37" loc="r,37,52,37,53" name="32&apos;h10" dtype_id="2"/>
                            </shiftl>
                          </and>
                          <and fl="r37" loc="r,37,72,37,73" dtype_id="25">
                            <const fl="r37" loc="r,37,72,37,73" name="32&apos;hffff" dtype_id="2"/>
                            <varref fl="r37" loc="r,37,53,37,72" name="mips_cpu_bus.read_data_writeback" dtype_id="25"/>
                          </and>
                        </or>
                        <varref fl="r37" loc="r,37,6,37,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r22" loc="r,22,31,22,32" dtype_id="2">
                        <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                          <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                            <const fl="r17" loc="r,17,11,17,31" name="32&apos;h8" dtype_id="2"/>
                            <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                              <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                            </ccast>
                          </and>
                          <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                            <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                              <const fl="r17" loc="r,17,11,17,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                              <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                                <const fl="r17" loc="r,17,11,17,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                  <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                                <and fl="r17" loc="r,17,11,17,31" dtype_id="17">
                                  <const fl="r17" loc="r,17,11,17,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r17" loc="r,17,11,17,31" dtype_id="11">
                                    <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r21" loc="r,21,53,21,55" dtype_id="2">
                                  <varref fl="r21" loc="r,21,33,21,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r21" loc="r,21,56,21,58" name="32&apos;sh18" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                          </cond>
                          <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                            <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                              <const fl="r17" loc="r,17,11,17,31" name="32&apos;h4" dtype_id="2"/>
                              <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                              </ccast>
                            </and>
                            <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                              <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                                <const fl="r17" loc="r,17,11,17,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                  <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                              <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                                <and fl="r17" loc="r,17,11,17,31" dtype_id="17">
                                  <const fl="r17" loc="r,17,11,17,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r17" loc="r,17,11,17,31" dtype_id="11">
                                    <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r20" loc="r,20,53,20,55" dtype_id="2">
                                  <varref fl="r20" loc="r,20,33,20,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r20" loc="r,20,56,20,58" name="32&apos;sh10" dtype_id="14"/>
                                </shiftr>
                              </cond>
                            </cond>
                            <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                              <and fl="r17" loc="r,17,11,17,31" dtype_id="2">
                                <const fl="r17" loc="r,17,11,17,31" name="32&apos;h2" dtype_id="2"/>
                                <ccast fl="r17" loc="r,17,11,17,31" dtype_id="21">
                                  <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
                                </ccast>
                              </and>
                              <cond fl="r22" loc="r,22,33,22,52" dtype_id="2">
                                <and fl="r17" loc="r,17,11,17,31" dtype_id="17">
                                  <const fl="r17" loc="r,17,11,17,31" name="32&apos;h1" dtype_id="2"/>
                                  <ccast fl="r17" loc="r,17,11,17,31" dtype_id="11">
                                    <varref fl="r17" loc="r,17,11,17,31" name="mips_cpu_bus.byteenable_writeback" dtype_id="17"/>
                                  </ccast>
                                </and>
                                <varref fl="r22" loc="r,22,33,22,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                <shiftr fl="r19" loc="r,19,53,19,55" dtype_id="2">
                                  <varref fl="r19" loc="r,19,33,19,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                                  <const fl="r19" loc="r,19,56,19,57" name="32&apos;sh8" dtype_id="14"/>
                                </shiftr>
                              </cond>
                              <varref fl="r18" loc="r,18,33,18,52" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
                            </cond>
                          </cond>
                        </cond>
                        <varref fl="r22" loc="r,22,17,22,30" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                      <assign fl="r24" loc="r,24,20,24,21" dtype_id="2">
                        <or fl="r24" loc="r,24,45,24,46" dtype_id="2">
                          <and fl="r24" loc="r,24,26,24,27" dtype_id="29">
                            <const fl="r24" loc="r,24,45,24,46" name="32&apos;hffffff00" dtype_id="2"/>
                            <shiftl fl="r24" loc="r,24,45,24,46" dtype_id="2">
                              <negate fl="r24" loc="r,24,26,24,27" dtype_id="29">
                                <ccast fl="r24" loc="r,24,40,24,41" dtype_id="11">
                                  <and fl="r24" loc="r,24,40,24,41" dtype_id="11">
                                    <const fl="r24" loc="r,24,40,24,41" name="32&apos;h1" dtype_id="2"/>
                                    <shiftr fl="r24" loc="r,24,40,24,41" dtype_id="11">
                                      <varref fl="r24" loc="r,24,27,24,40" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                                      <const fl="r24" loc="r,24,41,24,42" name="5&apos;h7" dtype_id="22"/>
                                    </shiftr>
                                  </and>
                                </ccast>
                              </negate>
                              <const fl="r24" loc="r,24,45,24,46" name="32&apos;h8" dtype_id="2"/>
                            </shiftl>
                          </and>
                          <and fl="r24" loc="r,24,59,24,60" dtype_id="28">
                            <const fl="r24" loc="r,24,59,24,60" name="32&apos;hff" dtype_id="2"/>
                            <varref fl="r24" loc="r,24,46,24,59" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="28"/>
                          </and>
                        </or>
                        <varref fl="r24" loc="r,24,6,24,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
                      </assign>
                    </if>
                  </if>
                </if>
              </if>
            </if>
            <assign fl="r61" loc="r,61,20,61,21" dtype_id="2">
              <varref fl="r61" loc="r,61,22,61,41" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
              <varref fl="r61" loc="r,61,6,61,19" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
            </assign>
          </if>
          <assign fl="r64" loc="r,64,30,64,31" dtype_id="2">
            <varref fl="r64" loc="r,64,32,64,45" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
            <varref fl="r64" loc="r,64,4,64,29" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
          </assign>
        </if>
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.memory_to_register_writeback" dtype_id="11"/>
            </ccast>
            <varref fl="i13" loc="i,13,32,13,39" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
            <varref fl="i13" loc="i,13,42,13,49" name="mips_cpu_bus.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
        </contassign>
        <comment fl="c493" loc="c,493,2,493,13" name="ALWAYS"/>
        <assign fl="c496" loc="c,496,16,496,17" dtype_id="2">
          <cond fl="c496" loc="c,496,18,496,35" dtype_id="2">
            <eq fl="c495" loc="c,495,28,495,30" dtype_id="11">
              <const fl="c495" loc="c,495,31,495,35" name="5&apos;h2" dtype_id="18"/>
              <ccast fl="c495" loc="c,495,6,495,27" dtype_id="18">
                <varref fl="c495" loc="c,495,6,495,27" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
              </ccast>
            </eq>
            <varref fl="c496" loc="c,496,18,496,35" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            <cond fl="c498" loc="c,498,18,498,34" dtype_id="2">
              <eq fl="c497" loc="c,497,40,497,42" dtype_id="11">
                <const fl="c497" loc="c,497,43,497,47" name="5&apos;h2" dtype_id="18"/>
                <ccast fl="c497" loc="c,497,15,497,39" dtype_id="18">
                  <varref fl="c497" loc="c,497,15,497,39" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
                </ccast>
              </eq>
              <varref fl="c498" loc="c,498,18,498,34" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
              <arraysel fl="l23" loc="l,23,36,23,37" dtype_id="2">
                <varref fl="l23" loc="l,23,27,23,36" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
                <const fl="l23" loc="l,23,37,23,38" name="5&apos;h2" dtype_id="22"/>
              </arraysel>
            </cond>
          </cond>
          <varref fl="c496" loc="c,496,4,496,15" name="register_v0" dtype_id="2"/>
        </assign>
        <comment fl="q23" loc="q,23,2,23,13" name="ALWAYS"/>
        <assign fl="q30" loc="q,30,30,30,31" dtype_id="2">
          <cond fl="q30" loc="q,30,32,30,33" dtype_id="14">
            <and fl="q24" loc="q,24,8,24,27" dtype_id="2">
              <const fl="q24" loc="q,24,8,24,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q24" loc="q,24,8,24,27" dtype_id="27">
                <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
              </ccast>
            </and>
            <cond fl="q30" loc="q,30,32,30,33" dtype_id="14">
              <and fl="q24" loc="q,24,8,24,27" dtype_id="2">
                <const fl="q24" loc="q,24,8,24,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q24" loc="q,24,8,24,27" dtype_id="27">
                  <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
                </ccast>
              </and>
              <const fl="q30" loc="q,30,32,30,33" name="32&apos;sh0" dtype_id="14"/>
              <cond fl="q30" loc="q,30,32,30,33" dtype_id="14">
                <and fl="q24" loc="q,24,8,24,27" dtype_id="17">
                  <const fl="q24" loc="q,24,8,24,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q24" loc="q,24,8,24,27" dtype_id="11">
                    <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q30" loc="q,30,32,30,33" name="32&apos;sh0" dtype_id="14"/>
                <varref fl="q29" loc="q,29,32,29,52" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q28" loc="q,28,32,28,51" dtype_id="2">
              <and fl="q24" loc="q,24,8,24,27" dtype_id="2">
                <const fl="q24" loc="q,24,8,24,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q24" loc="q,24,8,24,27" dtype_id="27">
                  <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
                </ccast>
              </and>
              <cond fl="q28" loc="q,28,32,28,51" dtype_id="2">
                <and fl="q24" loc="q,24,8,24,27" dtype_id="17">
                  <const fl="q24" loc="q,24,8,24,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q24" loc="q,24,8,24,27" dtype_id="11">
                    <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q28" loc="q,28,32,28,51" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2"/>
                <varref fl="q27" loc="q,27,32,27,49" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q26" loc="q,26,32,26,48" dtype_id="2">
                <and fl="q24" loc="q,24,8,24,27" dtype_id="17">
                  <const fl="q24" loc="q,24,8,24,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q24" loc="q,24,8,24,27" dtype_id="11">
                    <varref fl="q24" loc="q,24,8,24,27" name="mips_cpu_bus.forward_A_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q26" loc="q,26,32,26,48" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
                <varref fl="q25" loc="q,25,32,25,47" name="mips_cpu_bus.src_A_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q30" loc="q,30,12,30,29" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="q23" loc="q,23,2,23,13" name="ALWAYS"/>
        <assign fl="q38" loc="q,38,28,38,29" dtype_id="2">
          <cond fl="q38" loc="q,38,30,38,31" dtype_id="14">
            <and fl="q32" loc="q,32,8,32,27" dtype_id="2">
              <const fl="q32" loc="q,32,8,32,27" name="32&apos;h4" dtype_id="2"/>
              <ccast fl="q32" loc="q,32,8,32,27" dtype_id="27">
                <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
              </ccast>
            </and>
            <cond fl="q38" loc="q,38,30,38,31" dtype_id="14">
              <and fl="q32" loc="q,32,8,32,27" dtype_id="2">
                <const fl="q32" loc="q,32,8,32,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q32" loc="q,32,8,32,27" dtype_id="27">
                  <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
                </ccast>
              </and>
              <const fl="q38" loc="q,38,30,38,31" name="32&apos;sh0" dtype_id="14"/>
              <cond fl="q38" loc="q,38,30,38,31" dtype_id="14">
                <and fl="q32" loc="q,32,8,32,27" dtype_id="17">
                  <const fl="q32" loc="q,32,8,32,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q32" loc="q,32,8,32,27" dtype_id="11">
                    <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <const fl="q38" loc="q,38,30,38,31" name="32&apos;sh0" dtype_id="14"/>
                <varref fl="q37" loc="q,37,30,37,50" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2"/>
              </cond>
            </cond>
            <cond fl="q36" loc="q,36,30,36,49" dtype_id="2">
              <and fl="q32" loc="q,32,8,32,27" dtype_id="2">
                <const fl="q32" loc="q,32,8,32,27" name="32&apos;h2" dtype_id="2"/>
                <ccast fl="q32" loc="q,32,8,32,27" dtype_id="27">
                  <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
                </ccast>
              </and>
              <cond fl="q36" loc="q,36,30,36,49" dtype_id="2">
                <and fl="q32" loc="q,32,8,32,27" dtype_id="17">
                  <const fl="q32" loc="q,32,8,32,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q32" loc="q,32,8,32,27" dtype_id="11">
                    <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q36" loc="q,36,30,36,49" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2"/>
                <varref fl="q35" loc="q,35,30,35,47" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
              </cond>
              <cond fl="q34" loc="q,34,30,34,46" dtype_id="2">
                <and fl="q32" loc="q,32,8,32,27" dtype_id="17">
                  <const fl="q32" loc="q,32,8,32,27" name="32&apos;h1" dtype_id="2"/>
                  <ccast fl="q32" loc="q,32,8,32,27" dtype_id="11">
                    <varref fl="q32" loc="q,32,8,32,27" name="mips_cpu_bus.forward_B_execute" dtype_id="17"/>
                  </ccast>
                </and>
                <varref fl="q34" loc="q,34,30,34,46" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
                <varref fl="q33" loc="q,33,30,33,45" name="mips_cpu_bus.src_B_execute" dtype_id="2"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q38" loc="q,38,12,38,27" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </assign>
        <assign fl="q41" loc="q,41,29,41,30" dtype_id="2">
          <cond fl="q41" loc="q,41,31,41,46" dtype_id="2">
            <eq fl="q41" loc="q,41,9,41,10" dtype_id="17">
              <const fl="q41" loc="q,41,4,41,9" name="2&apos;h0" dtype_id="20"/>
              <ccast fl="q40" loc="q,40,8,40,25" dtype_id="20">
                <varref fl="q40" loc="q,40,8,40,25" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
              </ccast>
            </eq>
            <varref fl="q41" loc="q,41,31,41,46" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
            <cond fl="q42" loc="q,42,31,42,47" dtype_id="2">
              <eq fl="q42" loc="q,42,9,42,10" dtype_id="17">
                <const fl="q42" loc="q,42,4,42,9" name="2&apos;h1" dtype_id="20"/>
                <ccast fl="q40" loc="q,40,8,40,25" dtype_id="20">
                  <varref fl="q40" loc="q,40,8,40,25" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
                </ccast>
              </eq>
              <varref fl="q42" loc="q,42,31,42,47" name="mips_cpu_bus.sign_imm_execute" dtype_id="2"/>
              <cond fl="q43" loc="q,43,31,43,65" dtype_id="2">
                <eq fl="q43" loc="q,43,9,43,10" dtype_id="17">
                  <const fl="q43" loc="q,43,4,43,9" name="2&apos;h2" dtype_id="20"/>
                  <ccast fl="q40" loc="q,40,8,40,25" dtype_id="20">
                    <varref fl="q40" loc="q,40,8,40,25" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
                  </ccast>
                </eq>
                <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                  <ccast fl="c325" loc="c,325,6,325,11" dtype_id="2">
                    <const fl="c325" loc="c,325,6,325,11" name="32&apos;h4" dtype_id="2"/>
                  </ccast>
                  <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
                </add>
                <const fl="q44" loc="q,44,33,44,34" name="32&apos;sh0" dtype_id="14"/>
              </cond>
            </cond>
          </cond>
          <varref fl="q41" loc="q,41,11,41,28" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
        </assign>
        <assign fl="q46" loc="q,46,22,46,23" dtype_id="2">
          <varref fl="q46" loc="q,46,24,46,39" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
          <varref fl="q46" loc="q,46,3,46,21" name="mips_cpu_bus.write_data_execute" dtype_id="2"/>
        </assign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
            </ccast>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <assign fl="e68" loc="e,68,26,68,27" dtype_id="2">
                    <cond fl="e68" loc="e,68,28,68,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e68" loc="e,68,28,68,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      <varref fl="e67" loc="e,67,29,67,36" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                    </cond>
                    <varref fl="e68" loc="e,68,15,68,25" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
                  </assign>
                </if>
                <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
              <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="11">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="11">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="14">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="14">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
                <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e69" loc="e,69,24,69,25" dtype_id="2">
              <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="18">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="18"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="18">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="18"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e69" loc="e,69,29,69,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="18">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="18"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e69" loc="e,69,29,69,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e69" loc="e,69,13,69,23" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="9">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="9"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
            </ccast>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                    <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                        </ccast>
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      </shiftr>
                    </not>
                  </and>
                  <assign fl="e66" loc="e,66,32,66,33" dtype_id="9">
                    <cond fl="e66" loc="e,66,42,66,43" dtype_id="9">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftl fl="e66" loc="e,66,42,66,43" dtype_id="9">
                        <ccast fl="e66" loc="e,66,42,66,43" dtype_id="9">
                          <ccast fl="e66" loc="e,66,35,66,42" dtype_id="2">
                            <varref fl="e66" loc="e,66,35,66,42" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <const fl="e66" loc="e,66,42,66,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <ccast fl="e65" loc="e,65,45,65,46" dtype_id="9">
                        <ccast fl="e65" loc="e,65,47,65,54" dtype_id="2">
                          <varref fl="e65" loc="e,65,47,65,54" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                        </ccast>
                      </ccast>
                    </cond>
                    <varref fl="e66" loc="e,66,15,66,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="19">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="9">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="9">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="9">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="9">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="9">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="9">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="9">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="9">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="9">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="14">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="9">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="9">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="9">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="14">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="14"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="14"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="9">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="9">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="11">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu_bus.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="9">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="9">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="9">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="30">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="9">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="9">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="11">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="11">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="11">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="22"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="9">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="9">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="11">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="11">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="11">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="22"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e71" loc="e,71,17,71,18" dtype_id="2">
          <ccast fl="e71" loc="e,71,35,71,36" dtype_id="2">
            <shiftr fl="e71" loc="e,71,35,71,36" dtype_id="9">
              <varref fl="e71" loc="e,71,19,71,35" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
              <const fl="e71" loc="e,71,39,71,41" name="6&apos;h20" dtype_id="31"/>
            </shiftr>
          </ccast>
          <varref fl="e71" loc="e,71,3,71,16" name="mips_cpu_bus.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e72" loc="e,72,17,72,18" dtype_id="2">
          <ccast fl="e72" loc="e,72,35,72,36" dtype_id="2">
            <varref fl="e72" loc="e,72,19,72,35" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
          </ccast>
          <varref fl="e72" loc="e,72,3,72,16" name="mips_cpu_bus.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
      </cfunc>
      <cfunc fl="l19" loc="l,19,21,19,22" name="_multiclk__TOP__9">
        <contassign fl="l19" loc="l,19,21,19,22" dtype_id="2">
          <arraysel fl="l19" loc="l,19,32,19,33" dtype_id="2">
            <varref fl="l19" loc="l,19,23,19,32" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
            <and fl="c58" loc="c,58,45,58,46" dtype_id="18">
              <const fl="c58" loc="c,58,45,58,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c58" loc="c,58,45,58,46" dtype_id="18">
                <varref fl="c58" loc="c,58,27,58,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                <const fl="c58" loc="c,58,49,58,51" name="5&apos;h15" dtype_id="22"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l19" loc="l,19,9,19,20" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <arraysel fl="l20" loc="l,20,32,20,33" dtype_id="2">
            <varref fl="l20" loc="l,20,23,20,32" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
            <and fl="c61" loc="c,61,45,61,46" dtype_id="18">
              <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="18">
                <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                <const fl="c61" loc="c,61,49,61,51" name="5&apos;h10" dtype_id="22"/>
              </shiftr>
            </and>
          </arraysel>
          <varref fl="l20" loc="l,20,9,20,20" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="f23" loc="f,23,2,23,13" name="_sequent__TOP__10">
        <comment fl="f23" loc="f,23,2,23,13" name="ALWAYS"/>
        <assign fl="f24" loc="f,24,6,24,7" dtype_id="19">
          <and fl="f24" loc="f,24,19,24,20" dtype_id="19">
            <const fl="f24" loc="f,24,19,24,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="f24" loc="f,24,19,24,20" dtype_id="19">
              <varref fl="f24" loc="f,24,8,24,19" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="f24" loc="f,24,23,24,25" name="5&apos;h1a" dtype_id="22"/>
            </shiftr>
          </and>
          <varref fl="f24" loc="f,24,3,24,5" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
        </assign>
        <assign fl="f25" loc="f,25,6,25,7" dtype_id="18">
          <and fl="f25" loc="f,25,19,25,20" dtype_id="18">
            <const fl="f25" loc="f,25,19,25,20" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="f25" loc="f,25,19,25,20" dtype_id="18">
              <varref fl="f25" loc="f,25,8,25,19" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="f25" loc="f,25,23,25,25" name="5&apos;h10" dtype_id="22"/>
            </shiftr>
          </and>
          <varref fl="f25" loc="f,25,3,25,5" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
        </assign>
        <assign fl="f26" loc="f,26,9,26,10" dtype_id="19">
          <and fl="f26" loc="f,26,22,26,23" dtype_id="19">
            <const fl="f26" loc="f,26,22,26,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="f26" loc="f,26,11,26,22" name="mips_cpu_bus.instruction_decode" dtype_id="19"/>
          </and>
          <varref fl="f26" loc="f,26,3,26,8" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
        </assign>
        <if fl="f27" loc="f,27,8,27,10">
          <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
            <const fl="f27" loc="f,27,8,27,10" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
              <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
            </ccast>
          </and>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
              </ccast>
            </and>
            <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
              <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
              <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
            </assign>
            <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
              <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
              <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
            </assign>
            <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
              <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
            </assign>
            <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
              <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
            </assign>
            <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
              <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
              <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
            </assign>
            <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
              <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
            </assign>
            <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
              <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
            </assign>
            <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
              <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                  <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                  <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                </assign>
                <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                  <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                  <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                </assign>
                <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                  <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                </assign>
                <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                  <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </assign>
                <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                  <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                  <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                </assign>
                <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                  <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                </assign>
                <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                  <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                </assign>
                <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                  <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                </assign>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f349" loc="f,349,22,349,23" dtype_id="11">
                      <const fl="f349" loc="f,349,24,349,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f349" loc="f,349,5,349,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f350" loc="f,350,25,350,26" dtype_id="11">
                      <const fl="f350" loc="f,350,27,350,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f350" loc="f,350,5,350,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f351" loc="f,351,20,351,21" dtype_id="11">
                      <const fl="f351" loc="f,351,22,351,23" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f351" loc="f,351,5,351,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f352" loc="f,352,18,352,19" dtype_id="20">
                      <const fl="f352" loc="f,352,20,352,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f352" loc="f,352,5,352,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f353" loc="f,353,27,353,28" dtype_id="20">
                      <const fl="f353" loc="f,353,29,353,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f353" loc="f,353,5,353,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f354" loc="f,354,16,354,17" dtype_id="11">
                      <const fl="f354" loc="f,354,18,354,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f354" loc="f,354,5,354,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f355" loc="f,355,24,355,25" dtype_id="11">
                      <const fl="f355" loc="f,355,26,355,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f355" loc="f,355,5,355,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f356" loc="f,356,24,356,25" dtype_id="11">
                      <const fl="f355" loc="f,355,26,355,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f356" loc="f,356,5,356,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f357" loc="f,357,20,357,21" dtype_id="19">
                      <const fl="f357" loc="f,357,22,357,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f357" loc="f,357,5,357,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f358" loc="f,358,38,358,39" dtype_id="11">
                      <const fl="f358" loc="f,358,40,358,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f358" loc="f,358,5,358,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f359" loc="f,359,22,359,23" dtype_id="11">
                      <const fl="f359" loc="f,359,24,359,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f359" loc="f,359,5,359,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f360" loc="f,360,20,360,21" dtype_id="11">
                      <const fl="f360" loc="f,360,22,360,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f360" loc="f,360,5,360,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                      <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                      <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                      <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                      <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                      <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                      <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                      <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                      <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                      <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                      <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                      <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                    <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                    <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                    <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                    <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                    <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                    <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                    <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                    <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                  </assign>
                  <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                    <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                    <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                    <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                  </assign>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                    <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                    <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                    <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                    <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                    <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                    <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                  </assign>
                  <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                    <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                    <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                    <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                    <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                  </assign>
                  <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                    <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                    <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                  </assign>
                  <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                    <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                    <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                  </assign>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f332" loc="f,332,22,332,23" dtype_id="11">
                      <const fl="f332" loc="f,332,24,332,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f332" loc="f,332,5,332,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f333" loc="f,333,25,333,26" dtype_id="11">
                      <const fl="f333" loc="f,333,27,333,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f333" loc="f,333,5,333,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f334" loc="f,334,20,334,21" dtype_id="11">
                      <const fl="f334" loc="f,334,22,334,23" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f334" loc="f,334,5,334,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f335" loc="f,335,18,335,19" dtype_id="20">
                      <const fl="f335" loc="f,335,20,335,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f335" loc="f,335,5,335,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f336" loc="f,336,27,336,28" dtype_id="20">
                      <const fl="f336" loc="f,336,29,336,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f336" loc="f,336,5,336,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f337" loc="f,337,16,337,17" dtype_id="11">
                      <const fl="f337" loc="f,337,18,337,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f337" loc="f,337,5,337,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f338" loc="f,338,24,338,25" dtype_id="11">
                      <const fl="f338" loc="f,338,26,338,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f338" loc="f,338,5,338,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f339" loc="f,339,24,339,25" dtype_id="11">
                      <const fl="f338" loc="f,338,26,338,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f339" loc="f,339,5,339,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f340" loc="f,340,20,340,21" dtype_id="19">
                      <const fl="f340" loc="f,340,22,340,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f340" loc="f,340,5,340,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f341" loc="f,341,38,341,39" dtype_id="11">
                      <const fl="f341" loc="f,341,40,341,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f341" loc="f,341,5,341,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f342" loc="f,342,22,342,23" dtype_id="11">
                      <const fl="f342" loc="f,342,24,342,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f342" loc="f,342,5,342,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f343" loc="f,343,20,343,21" dtype_id="11">
                      <const fl="f343" loc="f,343,22,343,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f343" loc="f,343,5,343,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                      <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                      <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                      <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                      <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                      <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                      <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                      <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                      <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                      <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                      <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                      <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
                <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                  <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                  <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                </assign>
                <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                  <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                  <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                </assign>
                <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                  <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                  <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                </assign>
                <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                  <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </assign>
                <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                  <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                </assign>
                <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                  <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                  <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                </assign>
                <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                  <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                </assign>
                <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                  <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                </assign>
                <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                  <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                  <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                </assign>
              </if>
            </if>
          </if>
          <if fl="f27" loc="f,27,8,27,10">
            <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
              <const fl="f27" loc="f,27,8,27,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
              </ccast>
            </and>
            <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
              <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
              <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
            </assign>
            <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
              <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
              <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
            </assign>
            <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
              <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
              <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
            </assign>
            <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
              <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
            </assign>
            <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
              <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
            </assign>
            <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
              <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
              <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
            </assign>
            <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
              <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
            </assign>
            <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
              <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
            </assign>
            <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
              <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
              <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </assign>
            <if fl="f27" loc="f,27,8,27,10">
              <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                <const fl="f27" loc="f,27,8,27,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                  <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                </ccast>
              </and>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f265" loc="f,265,22,265,23" dtype_id="11">
                      <const fl="f265" loc="f,265,24,265,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f265" loc="f,265,5,265,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f266" loc="f,266,25,266,26" dtype_id="11">
                      <const fl="f266" loc="f,266,27,266,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f266" loc="f,266,5,266,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f267" loc="f,267,20,267,21" dtype_id="11">
                      <const fl="f267" loc="f,267,22,267,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f267" loc="f,267,5,267,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f268" loc="f,268,18,268,19" dtype_id="20">
                      <const fl="f268" loc="f,268,20,268,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f268" loc="f,268,5,268,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f269" loc="f,269,27,269,28" dtype_id="20">
                      <const fl="f269" loc="f,269,29,269,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f269" loc="f,269,5,269,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f270" loc="f,270,16,270,17" dtype_id="11">
                      <const fl="f270" loc="f,270,18,270,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f270" loc="f,270,5,270,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f271" loc="f,271,24,271,25" dtype_id="11">
                      <const fl="f271" loc="f,271,26,271,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f271" loc="f,271,5,271,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f272" loc="f,272,24,272,25" dtype_id="11">
                      <const fl="f271" loc="f,271,26,271,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f272" loc="f,272,5,272,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f273" loc="f,273,20,273,21" dtype_id="19">
                      <const fl="f273" loc="f,273,22,273,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f273" loc="f,273,5,273,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f274" loc="f,274,38,274,39" dtype_id="11">
                      <const fl="f274" loc="f,274,40,274,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f274" loc="f,274,5,274,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f275" loc="f,275,22,275,23" dtype_id="11">
                      <const fl="f275" loc="f,275,24,275,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f275" loc="f,275,5,275,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f276" loc="f,276,20,276,21" dtype_id="11">
                      <const fl="f276" loc="f,276,22,276,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f276" loc="f,276,5,276,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f251" loc="f,251,22,251,23" dtype_id="11">
                      <const fl="f251" loc="f,251,24,251,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f251" loc="f,251,5,251,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f252" loc="f,252,25,252,26" dtype_id="11">
                      <const fl="f252" loc="f,252,27,252,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f252" loc="f,252,5,252,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f253" loc="f,253,20,253,21" dtype_id="11">
                      <const fl="f253" loc="f,253,22,253,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f253" loc="f,253,5,253,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f254" loc="f,254,18,254,19" dtype_id="20">
                      <const fl="f254" loc="f,254,20,254,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f254" loc="f,254,5,254,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f255" loc="f,255,27,255,28" dtype_id="20">
                      <const fl="f255" loc="f,255,29,255,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f255" loc="f,255,5,255,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f256" loc="f,256,16,256,17" dtype_id="11">
                      <const fl="f256" loc="f,256,18,256,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f256" loc="f,256,5,256,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f257" loc="f,257,24,257,25" dtype_id="11">
                      <const fl="f257" loc="f,257,26,257,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f257" loc="f,257,5,257,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f258" loc="f,258,24,258,25" dtype_id="11">
                      <const fl="f257" loc="f,257,26,257,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f258" loc="f,258,5,258,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f259" loc="f,259,20,259,21" dtype_id="19">
                      <const fl="f259" loc="f,259,22,259,31" name="6&apos;h26" dtype_id="19"/>
                      <varref fl="f259" loc="f,259,5,259,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f260" loc="f,260,38,260,39" dtype_id="11">
                      <const fl="f260" loc="f,260,40,260,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f260" loc="f,260,5,260,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f261" loc="f,261,22,261,23" dtype_id="11">
                      <const fl="f261" loc="f,261,24,261,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f261" loc="f,261,5,261,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f262" loc="f,262,20,262,21" dtype_id="11">
                      <const fl="f262" loc="f,262,22,262,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f262" loc="f,262,5,262,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f237" loc="f,237,22,237,23" dtype_id="11">
                      <const fl="f237" loc="f,237,24,237,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f237" loc="f,237,5,237,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f238" loc="f,238,25,238,26" dtype_id="11">
                      <const fl="f238" loc="f,238,27,238,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f238" loc="f,238,5,238,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f239" loc="f,239,20,239,21" dtype_id="11">
                      <const fl="f239" loc="f,239,22,239,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f239" loc="f,239,5,239,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f240" loc="f,240,18,240,19" dtype_id="20">
                      <const fl="f240" loc="f,240,20,240,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f240" loc="f,240,5,240,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f241" loc="f,241,27,241,28" dtype_id="20">
                      <const fl="f241" loc="f,241,29,241,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f241" loc="f,241,5,241,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f242" loc="f,242,16,242,17" dtype_id="11">
                      <const fl="f242" loc="f,242,18,242,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f242" loc="f,242,5,242,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f243" loc="f,243,24,243,25" dtype_id="11">
                      <const fl="f243" loc="f,243,26,243,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f243" loc="f,243,5,243,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f244" loc="f,244,24,244,25" dtype_id="11">
                      <const fl="f243" loc="f,243,26,243,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f244" loc="f,244,5,244,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f245" loc="f,245,20,245,21" dtype_id="19">
                      <const fl="f245" loc="f,245,22,245,31" name="6&apos;h25" dtype_id="19"/>
                      <varref fl="f245" loc="f,245,5,245,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f246" loc="f,246,38,246,39" dtype_id="11">
                      <const fl="f246" loc="f,246,40,246,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f246" loc="f,246,5,246,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f247" loc="f,247,22,247,23" dtype_id="11">
                      <const fl="f247" loc="f,247,24,247,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f247" loc="f,247,5,247,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f248" loc="f,248,20,248,21" dtype_id="11">
                      <const fl="f248" loc="f,248,22,248,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f248" loc="f,248,5,248,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f223" loc="f,223,22,223,23" dtype_id="11">
                      <const fl="f223" loc="f,223,24,223,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f223" loc="f,223,5,223,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f224" loc="f,224,25,224,26" dtype_id="11">
                      <const fl="f224" loc="f,224,27,224,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f224" loc="f,224,5,224,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f225" loc="f,225,20,225,21" dtype_id="11">
                      <const fl="f225" loc="f,225,22,225,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f225" loc="f,225,5,225,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f226" loc="f,226,18,226,19" dtype_id="20">
                      <const fl="f226" loc="f,226,20,226,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f226" loc="f,226,5,226,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f227" loc="f,227,27,227,28" dtype_id="20">
                      <const fl="f227" loc="f,227,29,227,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f227" loc="f,227,5,227,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f228" loc="f,228,16,228,17" dtype_id="11">
                      <const fl="f228" loc="f,228,18,228,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f228" loc="f,228,5,228,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f229" loc="f,229,24,229,25" dtype_id="11">
                      <const fl="f229" loc="f,229,26,229,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f229" loc="f,229,5,229,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f230" loc="f,230,24,230,25" dtype_id="11">
                      <const fl="f229" loc="f,229,26,229,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f230" loc="f,230,5,230,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f231" loc="f,231,20,231,21" dtype_id="19">
                      <const fl="f231" loc="f,231,22,231,31" name="6&apos;h24" dtype_id="19"/>
                      <varref fl="f231" loc="f,231,5,231,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f232" loc="f,232,38,232,39" dtype_id="11">
                      <const fl="f232" loc="f,232,40,232,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f232" loc="f,232,5,232,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f233" loc="f,233,22,233,23" dtype_id="11">
                      <const fl="f233" loc="f,233,24,233,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f233" loc="f,233,5,233,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f234" loc="f,234,20,234,21" dtype_id="11">
                      <const fl="f234" loc="f,234,22,234,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f234" loc="f,234,5,234,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f366" loc="f,366,22,366,23" dtype_id="11">
                      <const fl="f366" loc="f,366,24,366,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f366" loc="f,366,5,366,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f367" loc="f,367,25,367,26" dtype_id="11">
                      <const fl="f367" loc="f,367,27,367,31" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f367" loc="f,367,5,367,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f368" loc="f,368,20,368,21" dtype_id="11">
                      <const fl="f368" loc="f,368,22,368,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f368" loc="f,368,5,368,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f369" loc="f,369,18,369,19" dtype_id="20">
                      <const fl="f369" loc="f,369,20,369,25" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f369" loc="f,369,5,369,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f370" loc="f,370,27,370,28" dtype_id="20">
                      <const fl="f370" loc="f,370,29,370,34" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f370" loc="f,370,5,370,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f371" loc="f,371,16,371,17" dtype_id="11">
                      <const fl="f371" loc="f,371,18,371,22" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f371" loc="f,371,5,371,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f372" loc="f,372,24,372,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f372" loc="f,372,5,372,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f373" loc="f,373,24,373,25" dtype_id="11">
                      <const fl="f372" loc="f,372,26,372,30" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f373" loc="f,373,5,373,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f374" loc="f,374,20,374,21" dtype_id="19">
                      <const fl="f374" loc="f,374,22,374,31" name="6&apos;h0" dtype_id="19"/>
                      <varref fl="f374" loc="f,374,5,374,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f375" loc="f,375,39,375,40" dtype_id="11">
                      <const fl="f375" loc="f,375,41,375,45" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f375" loc="f,375,5,375,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f376" loc="f,376,22,376,23" dtype_id="11">
                      <const fl="f376" loc="f,376,24,376,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f376" loc="f,376,5,376,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f377" loc="f,377,20,377,21" dtype_id="11">
                      <const fl="f377" loc="f,377,22,377,26" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f377" loc="f,377,5,377,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f194" loc="f,194,22,194,23" dtype_id="11">
                      <const fl="f194" loc="f,194,24,194,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f194" loc="f,194,5,194,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f195" loc="f,195,25,195,26" dtype_id="11">
                      <const fl="f195" loc="f,195,27,195,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f195" loc="f,195,5,195,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f196" loc="f,196,20,196,21" dtype_id="11">
                      <const fl="f196" loc="f,196,22,196,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f196" loc="f,196,5,196,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f197" loc="f,197,18,197,19" dtype_id="20">
                      <const fl="f197" loc="f,197,20,197,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f197" loc="f,197,5,197,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f198" loc="f,198,27,198,28" dtype_id="20">
                      <const fl="f198" loc="f,198,29,198,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f198" loc="f,198,5,198,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f199" loc="f,199,16,199,17" dtype_id="11">
                      <const fl="f199" loc="f,199,18,199,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f199" loc="f,199,5,199,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f200" loc="f,200,24,200,25" dtype_id="11">
                      <const fl="f200" loc="f,200,26,200,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f200" loc="f,200,5,200,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f201" loc="f,201,24,201,25" dtype_id="11">
                      <const fl="f200" loc="f,200,26,200,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f201" loc="f,201,5,201,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f202" loc="f,202,20,202,21" dtype_id="19">
                      <const fl="f202" loc="f,202,22,202,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f202" loc="f,202,5,202,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f203" loc="f,203,38,203,39" dtype_id="11">
                      <const fl="f203" loc="f,203,40,203,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f203" loc="f,203,5,203,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f204" loc="f,204,22,204,23" dtype_id="11">
                      <const fl="f204" loc="f,204,24,204,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f204" loc="f,204,5,204,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f205" loc="f,205,20,205,21" dtype_id="11">
                      <const fl="f205" loc="f,205,22,205,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f205" loc="f,205,5,205,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f179" loc="f,179,22,179,23" dtype_id="11">
                      <const fl="f179" loc="f,179,24,179,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f179" loc="f,179,5,179,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f180" loc="f,180,25,180,26" dtype_id="11">
                      <const fl="f180" loc="f,180,27,180,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f180" loc="f,180,5,180,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f181" loc="f,181,20,181,21" dtype_id="11">
                      <const fl="f181" loc="f,181,22,181,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f181" loc="f,181,5,181,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f182" loc="f,182,18,182,19" dtype_id="20">
                      <const fl="f182" loc="f,182,20,182,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f182" loc="f,182,5,182,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f183" loc="f,183,27,183,28" dtype_id="20">
                      <const fl="f183" loc="f,183,29,183,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f183" loc="f,183,5,183,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f184" loc="f,184,16,184,17" dtype_id="11">
                      <const fl="f184" loc="f,184,18,184,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f184" loc="f,184,5,184,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f185" loc="f,185,24,185,25" dtype_id="11">
                      <const fl="f185" loc="f,185,26,185,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f185" loc="f,185,5,185,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f186" loc="f,186,24,186,25" dtype_id="11">
                      <const fl="f185" loc="f,185,26,185,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f186" loc="f,186,5,186,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f187" loc="f,187,20,187,21" dtype_id="19">
                      <const fl="f187" loc="f,187,22,187,31" name="6&apos;h21" dtype_id="19"/>
                      <varref fl="f187" loc="f,187,5,187,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f188" loc="f,188,38,188,39" dtype_id="11">
                      <const fl="f188" loc="f,188,40,188,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f188" loc="f,188,5,188,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f189" loc="f,189,22,189,23" dtype_id="11">
                      <const fl="f189" loc="f,189,24,189,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f189" loc="f,189,5,189,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f190" loc="f,190,20,190,21" dtype_id="11">
                      <const fl="f190" loc="f,190,22,190,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f190" loc="f,190,5,190,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f164" loc="f,164,22,164,23" dtype_id="11">
                      <const fl="f164" loc="f,164,24,164,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f164" loc="f,164,5,164,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f165" loc="f,165,25,165,26" dtype_id="11">
                      <const fl="f165" loc="f,165,27,165,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f165" loc="f,165,5,165,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f166" loc="f,166,20,166,21" dtype_id="11">
                      <const fl="f166" loc="f,166,22,166,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f166" loc="f,166,5,166,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f167" loc="f,167,18,167,19" dtype_id="20">
                      <const fl="f167" loc="f,167,20,167,21" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f167" loc="f,167,5,167,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f168" loc="f,168,27,168,28" dtype_id="20">
                      <const fl="f168" loc="f,168,29,168,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f168" loc="f,168,5,168,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f169" loc="f,169,16,169,17" dtype_id="11">
                      <const fl="f169" loc="f,169,18,169,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f169" loc="f,169,5,169,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f170" loc="f,170,24,170,25" dtype_id="11">
                      <const fl="f170" loc="f,170,26,170,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f170" loc="f,170,5,170,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f171" loc="f,171,24,171,25" dtype_id="11">
                      <const fl="f170" loc="f,170,26,170,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f171" loc="f,171,5,171,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f172" loc="f,172,20,172,21" dtype_id="19">
                      <const fl="f172" loc="f,172,22,172,31" name="6&apos;h20" dtype_id="19"/>
                      <varref fl="f172" loc="f,172,5,172,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f173" loc="f,173,38,173,39" dtype_id="11">
                      <const fl="f173" loc="f,173,40,173,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f173" loc="f,173,5,173,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f174" loc="f,174,22,174,23" dtype_id="11">
                      <const fl="f174" loc="f,174,24,174,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f174" loc="f,174,5,174,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f175" loc="f,175,20,175,21" dtype_id="11">
                      <const fl="f175" loc="f,175,22,175,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f175" loc="f,175,5,175,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
              </if>
              <if fl="f27" loc="f,27,8,27,10">
                <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                  <const fl="f27" loc="f,27,8,27,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                    <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                  </ccast>
                </and>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f149" loc="f,149,22,149,23" dtype_id="11">
                      <const fl="f149" loc="f,149,24,149,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f149" loc="f,149,5,149,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f150" loc="f,150,25,150,26" dtype_id="11">
                      <const fl="f150" loc="f,150,27,150,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f150" loc="f,150,5,150,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f151" loc="f,151,20,151,21" dtype_id="11">
                      <const fl="f151" loc="f,151,22,151,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f151" loc="f,151,5,151,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f152" loc="f,152,18,152,19" dtype_id="20">
                      <const fl="f152" loc="f,152,20,152,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f152" loc="f,152,5,152,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f153" loc="f,153,27,153,28" dtype_id="20">
                      <const fl="f153" loc="f,153,29,153,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f153" loc="f,153,5,153,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f154" loc="f,154,16,154,17" dtype_id="11">
                      <const fl="f154" loc="f,154,18,154,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f154" loc="f,154,5,154,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f155" loc="f,155,24,155,25" dtype_id="11">
                      <const fl="f155" loc="f,155,26,155,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f155" loc="f,155,5,155,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f156" loc="f,156,24,156,25" dtype_id="11">
                      <const fl="f155" loc="f,155,26,155,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f156" loc="f,156,5,156,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f157" loc="f,157,20,157,21" dtype_id="19">
                      <const fl="f157" loc="f,157,22,157,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f157" loc="f,157,5,157,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f158" loc="f,158,38,158,39" dtype_id="11">
                      <const fl="f158" loc="f,158,40,158,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f158" loc="f,158,5,158,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f159" loc="f,159,22,159,23" dtype_id="11">
                      <const fl="f159" loc="f,159,24,159,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f159" loc="f,159,5,159,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f160" loc="f,160,20,160,21" dtype_id="11">
                      <const fl="f160" loc="f,160,22,160,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f160" loc="f,160,5,160,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f135" loc="f,135,22,135,23" dtype_id="11">
                      <const fl="f135" loc="f,135,24,135,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f135" loc="f,135,5,135,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f136" loc="f,136,25,136,26" dtype_id="11">
                      <const fl="f136" loc="f,136,27,136,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f136" loc="f,136,5,136,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f137" loc="f,137,20,137,21" dtype_id="11">
                      <const fl="f137" loc="f,137,22,137,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f137" loc="f,137,5,137,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f138" loc="f,138,18,138,19" dtype_id="20">
                      <const fl="f138" loc="f,138,20,138,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f138" loc="f,138,5,138,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f139" loc="f,139,27,139,28" dtype_id="20">
                      <const fl="f139" loc="f,139,29,139,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f139" loc="f,139,5,139,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f140" loc="f,140,16,140,17" dtype_id="11">
                      <const fl="f140" loc="f,140,18,140,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f140" loc="f,140,5,140,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f141" loc="f,141,24,141,25" dtype_id="11">
                      <const fl="f141" loc="f,141,26,141,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f141" loc="f,141,5,141,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f142" loc="f,142,24,142,25" dtype_id="11">
                      <const fl="f141" loc="f,141,26,141,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f142" loc="f,142,5,142,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f143" loc="f,143,20,143,21" dtype_id="19">
                      <const fl="f143" loc="f,143,22,143,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f143" loc="f,143,5,143,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f144" loc="f,144,38,144,39" dtype_id="11">
                      <const fl="f144" loc="f,144,40,144,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f144" loc="f,144,5,144,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f145" loc="f,145,22,145,23" dtype_id="11">
                      <const fl="f145" loc="f,145,24,145,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f145" loc="f,145,5,145,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f146" loc="f,146,20,146,21" dtype_id="11">
                      <const fl="f146" loc="f,146,22,146,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f146" loc="f,146,5,146,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f119" loc="f,119,22,119,23" dtype_id="11">
                      <const fl="f119" loc="f,119,24,119,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f119" loc="f,119,5,119,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f120" loc="f,120,25,120,26" dtype_id="11">
                      <const fl="f120" loc="f,120,27,120,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f120" loc="f,120,5,120,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f121" loc="f,121,20,121,21" dtype_id="11">
                      <const fl="f121" loc="f,121,22,121,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f121" loc="f,121,5,121,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f122" loc="f,122,18,122,19" dtype_id="20">
                      <const fl="f122" loc="f,122,20,122,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f122" loc="f,122,5,122,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f123" loc="f,123,27,123,28" dtype_id="20">
                      <const fl="f123" loc="f,123,29,123,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f123" loc="f,123,5,123,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f124" loc="f,124,16,124,17" dtype_id="11">
                      <const fl="f124" loc="f,124,18,124,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f124" loc="f,124,5,124,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f125" loc="f,125,24,125,25" dtype_id="11">
                      <const fl="f125" loc="f,125,26,125,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f125" loc="f,125,5,125,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f126" loc="f,126,24,126,25" dtype_id="11">
                      <const fl="f125" loc="f,125,26,125,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f126" loc="f,126,5,126,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f127" loc="f,127,20,127,21" dtype_id="19">
                      <const fl="f127" loc="f,127,22,127,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f127" loc="f,127,5,127,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f128" loc="f,128,38,128,39" dtype_id="11">
                      <const fl="f128" loc="f,128,40,128,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f128" loc="f,128,5,128,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f129" loc="f,129,22,129,23" dtype_id="11">
                      <const fl="f129" loc="f,129,24,129,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f129" loc="f,129,5,129,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f130" loc="f,130,20,130,21" dtype_id="11">
                      <const fl="f130" loc="f,130,22,130,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f130" loc="f,130,5,130,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f104" loc="f,104,22,104,23" dtype_id="11">
                      <const fl="f104" loc="f,104,24,104,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f104" loc="f,104,5,104,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f105" loc="f,105,25,105,26" dtype_id="11">
                      <const fl="f105" loc="f,105,27,105,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f105" loc="f,105,5,105,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f106" loc="f,106,20,106,21" dtype_id="11">
                      <const fl="f106" loc="f,106,22,106,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f106" loc="f,106,5,106,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f107" loc="f,107,18,107,19" dtype_id="20">
                      <const fl="f107" loc="f,107,20,107,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f107" loc="f,107,5,107,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f108" loc="f,108,27,108,28" dtype_id="20">
                      <const fl="f108" loc="f,108,29,108,30" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f108" loc="f,108,5,108,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f109" loc="f,109,16,109,17" dtype_id="11">
                      <const fl="f109" loc="f,109,18,109,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f109" loc="f,109,5,109,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f110" loc="f,110,24,110,25" dtype_id="11">
                      <const fl="f110" loc="f,110,26,110,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f110" loc="f,110,5,110,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f111" loc="f,111,24,111,25" dtype_id="11">
                      <const fl="f110" loc="f,110,26,110,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f111" loc="f,111,5,111,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f112" loc="f,112,20,112,21" dtype_id="19">
                      <const fl="f112" loc="f,112,22,112,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f112" loc="f,112,5,112,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f113" loc="f,113,38,113,39" dtype_id="11">
                      <const fl="f113" loc="f,113,40,113,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f113" loc="f,113,5,113,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f114" loc="f,114,22,114,23" dtype_id="11">
                      <const fl="f114" loc="f,114,24,114,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f114" loc="f,114,5,114,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f115" loc="f,115,20,115,21" dtype_id="11">
                      <const fl="f115" loc="f,115,22,115,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f115" loc="f,115,5,115,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
                <if fl="f27" loc="f,27,8,27,10">
                  <and fl="f27" loc="f,27,8,27,10" dtype_id="2">
                    <const fl="f27" loc="f,27,8,27,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="f27" loc="f,27,8,27,10" dtype_id="19">
                      <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
                    </ccast>
                  </and>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f90" loc="f,90,22,90,23" dtype_id="11">
                      <const fl="f90" loc="f,90,24,90,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f90" loc="f,90,5,90,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f91" loc="f,91,25,91,26" dtype_id="11">
                      <const fl="f91" loc="f,91,27,91,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f91" loc="f,91,5,91,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f92" loc="f,92,20,92,21" dtype_id="11">
                      <const fl="f92" loc="f,92,22,92,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f92" loc="f,92,5,92,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f93" loc="f,93,18,93,19" dtype_id="20">
                      <const fl="f93" loc="f,93,20,93,25" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f93" loc="f,93,5,93,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f94" loc="f,94,27,94,28" dtype_id="20">
                      <const fl="f94" loc="f,94,29,94,34" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f94" loc="f,94,5,94,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f95" loc="f,95,16,95,17" dtype_id="11">
                      <const fl="f95" loc="f,95,18,95,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f95" loc="f,95,5,95,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f96" loc="f,96,24,96,25" dtype_id="11">
                      <const fl="f96" loc="f,96,26,96,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f96" loc="f,96,5,96,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f97" loc="f,97,24,97,25" dtype_id="11">
                      <const fl="f96" loc="f,96,26,96,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f97" loc="f,97,5,97,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f98" loc="f,98,20,98,21" dtype_id="19">
                      <const fl="f98" loc="f,98,22,98,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f98" loc="f,98,5,98,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f99" loc="f,99,38,99,39" dtype_id="11">
                      <const fl="f99" loc="f,99,40,99,41" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f99" loc="f,99,5,99,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f100" loc="f,100,22,100,23" dtype_id="11">
                      <const fl="f100" loc="f,100,24,100,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f100" loc="f,100,5,100,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f101" loc="f,101,20,101,21" dtype_id="11">
                      <const fl="f101" loc="f,101,22,101,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f101" loc="f,101,5,101,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f76" loc="f,76,22,76,23" dtype_id="11">
                      <const fl="f76" loc="f,76,24,76,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f76" loc="f,76,5,76,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f77" loc="f,77,25,77,26" dtype_id="11">
                      <const fl="f77" loc="f,77,27,77,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f77" loc="f,77,5,77,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f78" loc="f,78,20,78,21" dtype_id="11">
                      <const fl="f78" loc="f,78,22,78,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f78" loc="f,78,5,78,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f79" loc="f,79,18,79,19" dtype_id="20">
                      <const fl="f79" loc="f,79,20,79,25" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f79" loc="f,79,5,79,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f80" loc="f,80,27,80,28" dtype_id="20">
                      <const fl="f80" loc="f,80,29,80,34" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f80" loc="f,80,5,80,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f81" loc="f,81,16,81,17" dtype_id="11">
                      <const fl="f81" loc="f,81,18,81,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f81" loc="f,81,5,81,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f82" loc="f,82,24,82,25" dtype_id="11">
                      <const fl="f82" loc="f,82,26,82,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f82" loc="f,82,5,82,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f83" loc="f,83,24,83,25" dtype_id="11">
                      <const fl="f82" loc="f,82,26,82,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f83" loc="f,83,5,83,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f84" loc="f,84,20,84,21" dtype_id="19">
                      <const fl="f84" loc="f,84,22,84,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f84" loc="f,84,5,84,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f85" loc="f,85,38,85,39" dtype_id="11">
                      <const fl="f85" loc="f,85,40,85,41" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f85" loc="f,85,5,85,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f86" loc="f,86,22,86,23" dtype_id="11">
                      <const fl="f86" loc="f,86,24,86,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f86" loc="f,86,5,86,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f87" loc="f,87,20,87,21" dtype_id="11">
                      <const fl="f87" loc="f,87,22,87,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f87" loc="f,87,5,87,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                  <if fl="f27" loc="f,27,8,27,10">
                    <and fl="f27" loc="f,27,8,27,10" dtype_id="17">
                      <const fl="f27" loc="f,27,8,27,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="f27" loc="f,27,8,27,10" dtype_id="11">
                        <varref fl="f27" loc="f,27,8,27,10" name="mips_cpu_bus.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="f60" loc="f,60,22,60,23" dtype_id="11">
                      <or fl="f60" loc="f,60,40,60,42" dtype_id="11">
                        <eq fl="f60" loc="f,60,28,60,30" dtype_id="11">
                          <const fl="f60" loc="f,60,31,60,39" name="5&apos;h11" dtype_id="18"/>
                          <ccast fl="f60" loc="f,60,25,60,27" dtype_id="18">
                            <varref fl="f60" loc="f,60,25,60,27" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
                          </ccast>
                        </eq>
                        <eq fl="f60" loc="f,60,46,60,48" dtype_id="11">
                          <const fl="f60" loc="f,60,49,60,57" name="5&apos;h10" dtype_id="18"/>
                          <ccast fl="f60" loc="f,60,43,60,45" dtype_id="18">
                            <varref fl="f60" loc="f,60,43,60,45" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f60" loc="f,60,5,60,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f61" loc="f,61,25,61,26" dtype_id="11">
                      <const fl="f61" loc="f,61,27,61,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f61" loc="f,61,5,61,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f62" loc="f,62,20,62,21" dtype_id="11">
                      <const fl="f62" loc="f,62,22,62,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f62" loc="f,62,5,62,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f63" loc="f,63,18,63,19" dtype_id="20">
                      <const fl="f63" loc="f,63,20,63,25" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f63" loc="f,63,5,63,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f64" loc="f,64,27,64,28" dtype_id="20">
                      <const fl="f64" loc="f,64,29,64,34" name="2&apos;h2" dtype_id="20"/>
                      <varref fl="f64" loc="f,64,5,64,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f65" loc="f,65,16,65,17" dtype_id="11">
                      <const fl="f65" loc="f,65,18,65,19" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f65" loc="f,65,5,65,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f66" loc="f,66,24,66,25" dtype_id="11">
                      <const fl="f66" loc="f,66,26,66,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f66" loc="f,66,5,66,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f67" loc="f,67,24,67,25" dtype_id="11">
                      <const fl="f66" loc="f,66,26,66,27" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f67" loc="f,67,5,67,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f68" loc="f,68,20,68,21" dtype_id="19">
                      <const fl="f68" loc="f,68,22,68,31" name="6&apos;h3f" dtype_id="19"/>
                      <varref fl="f68" loc="f,68,5,68,17" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f69" loc="f,69,38,69,39" dtype_id="11">
                      <const fl="f69" loc="f,69,40,69,41" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f69" loc="f,69,5,69,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f70" loc="f,70,22,70,23" dtype_id="11">
                      <const fl="f70" loc="f,70,24,70,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f70" loc="f,70,5,70,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f71" loc="f,71,20,71,21" dtype_id="11">
                      <const fl="f71" loc="f,71,22,71,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f71" loc="f,71,5,71,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f29" loc="f,29,22,29,23" dtype_id="11">
                      <const fl="f29" loc="f,29,24,29,25" name="1&apos;h1" dtype_id="11"/>
                      <varref fl="f29" loc="f,29,5,29,19" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f30" loc="f,30,25,30,26" dtype_id="11">
                      <const fl="f30" loc="f,30,27,30,28" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f30" loc="f,30,5,30,23" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f31" loc="f,31,20,31,21" dtype_id="11">
                      <const fl="f31" loc="f,31,22,31,23" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f31" loc="f,31,5,31,17" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f32" loc="f,32,18,32,19" dtype_id="20">
                      <const fl="f32" loc="f,32,20,32,21" name="2&apos;h0" dtype_id="20"/>
                      <varref fl="f32" loc="f,32,5,32,14" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f33" loc="f,33,27,33,28" dtype_id="20">
                      <const fl="f33" loc="f,33,29,33,30" name="2&apos;h1" dtype_id="20"/>
                      <varref fl="f33" loc="f,33,5,33,25" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
                    </assign>
                    <assign fl="f34" loc="f,34,16,34,17" dtype_id="11">
                      <const fl="f34" loc="f,34,18,34,19" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f34" loc="f,34,5,34,11" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f35" loc="f,35,25,35,26" dtype_id="11">
                      <or fl="f35" loc="f,35,114,35,116" dtype_id="11">
                        <or fl="f35" loc="f,35,92,35,94" dtype_id="11">
                          <or fl="f35" loc="f,35,70,35,72" dtype_id="11">
                            <or fl="f35" loc="f,35,48,35,50" dtype_id="11">
                              <eq fl="f35" loc="f,35,35,35,37" dtype_id="11">
                                <const fl="f35" loc="f,35,38,35,47" name="6&apos;h18" dtype_id="19"/>
                                <ccast fl="f35" loc="f,35,29,35,34" dtype_id="19">
                                  <varref fl="f35" loc="f,35,29,35,34" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                              <eq fl="f35" loc="f,35,57,35,59" dtype_id="11">
                                <const fl="f35" loc="f,35,60,35,69" name="6&apos;h19" dtype_id="19"/>
                                <ccast fl="f35" loc="f,35,51,35,56" dtype_id="19">
                                  <varref fl="f35" loc="f,35,51,35,56" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                            </or>
                            <eq fl="f35" loc="f,35,79,35,81" dtype_id="11">
                              <const fl="f35" loc="f,35,82,35,91" name="6&apos;h1a" dtype_id="19"/>
                              <ccast fl="f35" loc="f,35,73,35,78" dtype_id="19">
                                <varref fl="f35" loc="f,35,73,35,78" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="f35" loc="f,35,101,35,103" dtype_id="11">
                            <const fl="f35" loc="f,35,104,35,113" name="6&apos;h1b" dtype_id="19"/>
                            <ccast fl="f35" loc="f,35,95,35,100" dtype_id="19">
                              <varref fl="f35" loc="f,35,95,35,100" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="f35" loc="f,35,123,35,125" dtype_id="11">
                          <const fl="f35" loc="f,35,126,35,135" name="6&apos;h11" dtype_id="19"/>
                          <ccast fl="f35" loc="f,35,117,35,122" dtype_id="19">
                            <varref fl="f35" loc="f,35,117,35,122" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f35" loc="f,35,5,35,22" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f55" loc="f,55,22,55,23" dtype_id="11">
                      <const fl="f55" loc="f,55,24,55,25" name="1&apos;h0" dtype_id="11"/>
                      <varref fl="f55" loc="f,55,5,55,18" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f36" loc="f,36,24,36,25" dtype_id="11">
                      <or fl="f36" loc="f,36,113,36,115" dtype_id="11">
                        <or fl="f36" loc="f,36,91,36,93" dtype_id="11">
                          <or fl="f36" loc="f,36,69,36,71" dtype_id="11">
                            <or fl="f36" loc="f,36,47,36,49" dtype_id="11">
                              <eq fl="f36" loc="f,36,34,36,36" dtype_id="11">
                                <const fl="f36" loc="f,36,37,36,46" name="6&apos;h18" dtype_id="19"/>
                                <ccast fl="f36" loc="f,36,28,36,33" dtype_id="19">
                                  <varref fl="f36" loc="f,36,28,36,33" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                              <eq fl="f36" loc="f,36,56,36,58" dtype_id="11">
                                <const fl="f36" loc="f,36,59,36,68" name="6&apos;h19" dtype_id="19"/>
                                <ccast fl="f36" loc="f,36,50,36,55" dtype_id="19">
                                  <varref fl="f36" loc="f,36,50,36,55" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </eq>
                            </or>
                            <eq fl="f36" loc="f,36,78,36,80" dtype_id="11">
                              <const fl="f36" loc="f,36,81,36,90" name="6&apos;h1a" dtype_id="19"/>
                              <ccast fl="f36" loc="f,36,72,36,77" dtype_id="19">
                                <varref fl="f36" loc="f,36,72,36,77" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="f36" loc="f,36,100,36,102" dtype_id="11">
                            <const fl="f36" loc="f,36,103,36,112" name="6&apos;h1b" dtype_id="19"/>
                            <ccast fl="f36" loc="f,36,94,36,99" dtype_id="19">
                              <varref fl="f36" loc="f,36,94,36,99" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="f36" loc="f,36,122,36,124" dtype_id="11">
                          <const fl="f36" loc="f,36,125,36,134" name="6&apos;h13" dtype_id="19"/>
                          <ccast fl="f36" loc="f,36,116,36,121" dtype_id="19">
                            <varref fl="f36" loc="f,36,116,36,121" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f36" loc="f,36,5,36,22" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f51" loc="f,51,20,51,21" dtype_id="19">
                      <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                        <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                          <const fl="f37" loc="f,37,10,37,15" name="32&apos;h20" dtype_id="2"/>
                          <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                            <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </and>
                        <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                          <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                        </ccast>
                        <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                          <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                            <const fl="f37" loc="f,37,10,37,15" name="32&apos;h10" dtype_id="2"/>
                            <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                              <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                          </and>
                          <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                            <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                              <const fl="f37" loc="f,37,10,37,15" name="32&apos;h8" dtype_id="2"/>
                              <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                                <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                            </and>
                            <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                              <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                            </ccast>
                            <cond fl="f51" loc="f,51,22,51,27" dtype_id="19">
                              <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                                <const fl="f37" loc="f,37,10,37,15" name="32&apos;h4" dtype_id="2"/>
                                <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                                  <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                </ccast>
                              </and>
                              <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                                <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                              </ccast>
                              <cond fl="f42" loc="f,42,22,42,31" dtype_id="19">
                                <and fl="f37" loc="f,37,10,37,15" dtype_id="2">
                                  <const fl="f37" loc="f,37,10,37,15" name="32&apos;h2" dtype_id="2"/>
                                  <ccast fl="f37" loc="f,37,10,37,15" dtype_id="19">
                                    <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                                  </ccast>
                                </and>
                                <cond fl="f42" loc="f,42,22,42,31" dtype_id="19">
                                  <and fl="f37" loc="f,37,10,37,15" dtype_id="17">
                                    <const fl="f37" loc="f,37,10,37,15" name="32&apos;h1" dtype_id="2"/>
                                    <ccast fl="f37" loc="f,37,10,37,15" dtype_id="11">
                                      <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="17"/>
                                    </ccast>
                                  </and>
                                  <const fl="f42" loc="f,42,22,42,31" name="6&apos;h3e" dtype_id="19"/>
                                  <const fl="f48" loc="f,48,22,48,31" name="6&apos;h3f" dtype_id="19"/>
                                </cond>
                                <cond fl="f39" loc="f,39,22,39,31" dtype_id="19">
                                  <and fl="f37" loc="f,37,10,37,15" dtype_id="17">
                                    <const fl="f37" loc="f,37,10,37,15" name="32&apos;h1" dtype_id="2"/>
                                    <ccast fl="f37" loc="f,37,10,37,15" dtype_id="11">
                                      <varref fl="f37" loc="f,37,10,37,15" name="mips_cpu_bus.control_unit.funct" dtype_id="17"/>
                                    </ccast>
                                  </and>
                                  <const fl="f39" loc="f,39,22,39,31" name="6&apos;h3f" dtype_id="19"/>
                                  <const fl="f45" loc="f,45,22,45,31" name="6&apos;h3e" dtype_id="19"/>
                                </cond>
                              </cond>
                            </cond>
                          </cond>
                          <ccast fl="f51" loc="f,51,22,51,27" dtype_id="19">
                            <varref fl="f51" loc="f,51,22,51,27" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </cond>
                      </cond>
                      <varref fl="f51" loc="f,51,7,51,19" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
                    </assign>
                    <assign fl="f54" loc="f,54,38,54,39" dtype_id="11">
                      <or fl="f54" loc="f,54,62,54,64" dtype_id="11">
                        <eq fl="f54" loc="f,54,48,54,50" dtype_id="11">
                          <const fl="f54" loc="f,54,52,54,61" name="6&apos;h8" dtype_id="19"/>
                          <ccast fl="f54" loc="f,54,42,54,47" dtype_id="19">
                            <varref fl="f54" loc="f,54,42,54,47" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                        <eq fl="f54" loc="f,54,71,54,73" dtype_id="11">
                          <const fl="f54" loc="f,54,74,54,83" name="6&apos;h9" dtype_id="19"/>
                          <ccast fl="f54" loc="f,54,65,54,70" dtype_id="19">
                            <varref fl="f54" loc="f,54,65,54,70" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f54" loc="f,54,5,54,37" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
                    </assign>
                    <assign fl="f56" loc="f,56,20,56,21" dtype_id="11">
                      <or fl="f56" loc="f,56,42,56,44" dtype_id="11">
                        <eq fl="f56" loc="f,56,29,56,31" dtype_id="11">
                          <const fl="f56" loc="f,56,32,56,41" name="6&apos;h10" dtype_id="19"/>
                          <ccast fl="f56" loc="f,56,23,56,28" dtype_id="19">
                            <varref fl="f56" loc="f,56,23,56,28" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                        <eq fl="f56" loc="f,56,51,56,53" dtype_id="11">
                          <const fl="f56" loc="f,56,54,56,63" name="6&apos;h12" dtype_id="19"/>
                          <ccast fl="f56" loc="f,56,45,56,50" dtype_id="19">
                            <varref fl="f56" loc="f,56,45,56,50" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="f56" loc="f,56,5,56,16" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
      </cfunc>
      <cfunc fl="c251" loc="c,251,22,251,23" name="_multiclk__TOP__11">
        <contassign fl="c251" loc="c,251,22,251,23" dtype_id="2">
          <cond fl="c251" loc="c,251,43,251,44" dtype_id="2">
            <and fl="h67" loc="h,67,100,67,102" dtype_id="11">
              <and fl="h67" loc="h,67,60,67,62" dtype_id="11">
                <neq fl="h67" loc="h,67,54,67,56" dtype_id="11">
                  <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="18"/>
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h67" loc="h,67,74,67,76" dtype_id="11">
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                  <ccast fl="h67" loc="h,67,77,67,98" dtype_id="18">
                    <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h67" loc="h,67,103,67,124" dtype_id="11">
                <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <varref fl="c251" loc="c,251,45,251,62" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            <varref fl="c251" loc="c,251,65,251,94" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
          </cond>
          <varref fl="c251" loc="c,251,9,251,21" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
        </contassign>
        <contassign fl="c252" loc="c,252,22,252,23" dtype_id="2">
          <cond fl="c252" loc="c,252,43,252,44" dtype_id="2">
            <and fl="h68" loc="h,68,100,68,102" dtype_id="11">
              <and fl="h68" loc="h,68,60,68,62" dtype_id="11">
                <neq fl="h68" loc="h,68,54,68,56" dtype_id="11">
                  <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="18"/>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="h68" loc="h,68,74,68,76" dtype_id="11">
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                  <ccast fl="h68" loc="h,68,77,68,98" dtype_id="18">
                    <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="h68" loc="h,68,103,68,124" dtype_id="11">
                <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
              </ccast>
            </and>
            <varref fl="c252" loc="c,252,45,252,62" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            <varref fl="c252" loc="c,252,65,252,94" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
          </cond>
          <varref fl="c252" loc="c,252,9,252,21" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
        </contassign>
        <contassign fl="c265" loc="c,265,36,265,37" dtype_id="11">
          <and fl="c265" loc="c,265,52,265,53" dtype_id="11">
            <ccast fl="c265" loc="c,265,38,265,51" dtype_id="11">
              <varref fl="c265" loc="c,265,38,265,51" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
            </ccast>
            <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
              <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                  <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1f" dtype_id="2"/>
                </shiftr>
              </not>
              <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                  <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                    <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1e" dtype_id="2"/>
                  </shiftr>
                </not>
                <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                  <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                    <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                      <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1d" dtype_id="2"/>
                    </shiftr>
                  </not>
                  <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h10000000" dtype_id="2"/>
                      <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    </and>
                    <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      </and>
                      <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                        <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        </and>
                        <lts fl="g30" loc="g,30,21,30,22" dtype_id="17">
                          <const fl="g30" loc="g,30,31,30,32" name="32&apos;sh0" dtype_id="14"/>
                          <varref fl="g30" loc="g,30,18,30,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                        </lts>
                        <gtes fl="g27" loc="g,27,20,27,22" dtype_id="17">
                          <const fl="g27" loc="g,27,31,27,32" name="32&apos;sh0" dtype_id="14"/>
                          <varref fl="g27" loc="g,27,17,27,18" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                        </gtes>
                      </cond>
                      <cond fl="g24" loc="g,24,12,24,14" dtype_id="11">
                        <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        </and>
                        <neq fl="g24" loc="g,24,12,24,14" dtype_id="11">
                          <varref fl="g24" loc="g,24,10,24,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                          <varref fl="g24" loc="g,24,15,24,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                        </neq>
                        <eq fl="g21" loc="g,21,12,21,14" dtype_id="11">
                          <varref fl="g21" loc="g,21,10,21,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                          <varref fl="g21" loc="g,21,15,21,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                        </eq>
                      </cond>
                    </cond>
                    <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                      <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                        <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1b" dtype_id="2"/>
                        </shiftr>
                      </not>
                      <and fl="g13" loc="g,13,21,13,23" dtype_id="17">
                        <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                          <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                          <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1a" dtype_id="2"/>
                        </shiftr>
                        <cond fl="g13" loc="g,13,21,13,23" dtype_id="17">
                          <or fl="g12" loc="g,12,23,12,25" dtype_id="11">
                            <eq fl="g12" loc="g,12,11,12,13" dtype_id="11">
                              <const fl="g12" loc="g,12,14,12,22" name="5&apos;h1" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                            <eq fl="g12" loc="g,12,29,12,31" dtype_id="11">
                              <const fl="g12" loc="g,12,32,12,40" name="5&apos;h11" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                          </or>
                          <ltes fl="g13" loc="g,13,21,13,23" dtype_id="17">
                            <const fl="g13" loc="g,13,32,13,33" name="32&apos;sh0" dtype_id="14"/>
                            <varref fl="g13" loc="g,13,18,13,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                          </ltes>
                          <and fl="g16" loc="g,16,21,16,22" dtype_id="11">
                            <or fl="g15" loc="g,15,28,15,30" dtype_id="11">
                              <eq fl="g15" loc="g,15,16,15,18" dtype_id="11">
                                <const fl="g15" loc="g,15,19,15,27" name="5&apos;h0" dtype_id="18"/>
                                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                  </shiftr>
                                </and>
                              </eq>
                              <eq fl="g15" loc="g,15,34,15,36" dtype_id="11">
                                <const fl="g15" loc="g,15,37,15,45" name="5&apos;h10" dtype_id="18"/>
                                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                  </shiftr>
                                </and>
                              </eq>
                            </or>
                            <gts fl="g16" loc="g,16,21,16,22" dtype_id="17">
                              <const fl="g16" loc="g,16,31,16,32" name="32&apos;sh0" dtype_id="14"/>
                              <varref fl="g16" loc="g,16,18,16,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                            </gts>
                          </and>
                        </cond>
                      </and>
                    </and>
                  </cond>
                </and>
              </and>
            </and>
          </and>
          <varref fl="c265" loc="c,265,9,265,35" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
        </contassign>
        <contassign fl="i13" loc="i,13,18,13,19" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
                <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
                <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
                <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="i13" loc="i,13,9,13,17" name="mips_cpu_bus.program_counter_mux_1_out" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="h34" loc="h,34,2,34,13" name="_multiclk__TOP__12">
        <comment fl="h34" loc="h,34,2,34,13" name="ALWAYS"/>
        <assign fl="h62" loc="h,62,11,62,12" dtype_id="11">
          <and fl="h62" loc="h,62,70,62,72" dtype_id="11">
            <or fl="h62" loc="h,62,40,62,42" dtype_id="11">
              <eq fl="h62" loc="h,62,25,62,27" dtype_id="11">
                <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                  <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,28,62,38" dtype_id="18">
                  <varref fl="h62" loc="h,62,28,62,38" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                </ccast>
              </eq>
              <eq fl="h62" loc="h,62,54,62,56" dtype_id="11">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h62" loc="h,62,57,62,67" dtype_id="18">
                  <varref fl="h62" loc="h,62,57,62,67" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="h62" loc="h,62,73,62,99" dtype_id="11">
              <varref fl="h62" loc="h,62,73,62,99" name="mips_cpu_bus.memory_to_register_execute" dtype_id="11"/>
            </ccast>
          </and>
          <varref fl="h62" loc="h,62,3,62,10" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
        </assign>
        <assign fl="h70" loc="h,70,15,70,16" dtype_id="11">
          <or fl="h70" loc="h,70,137,70,139" dtype_id="11">
            <and fl="h70" loc="h,70,57,70,59" dtype_id="11">
              <and fl="h70" loc="h,70,31,70,33" dtype_id="11">
                <ccast fl="h70" loc="h,70,17,70,30" dtype_id="11">
                  <varref fl="h70" loc="h,70,17,70,30" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </ccast>
                <ccast fl="h70" loc="h,70,34,70,56" dtype_id="11">
                  <varref fl="h70" loc="h,70,34,70,56" name="mips_cpu_bus.register_write_execute" dtype_id="11"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,97,70,99" dtype_id="11">
                <eq fl="h70" loc="h,70,84,70,86" dtype_id="11">
                  <ccast fl="h70" loc="h,70,61,70,83" dtype_id="18">
                    <varref fl="h70" loc="h,70,61,70,83" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
                  </ccast>
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,123,70,125" dtype_id="11">
                  <ccast fl="h70" loc="h,70,100,70,122" dtype_id="18">
                    <varref fl="h70" loc="h,70,100,70,122" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="h70" loc="h,70,183,70,185" dtype_id="11">
              <and fl="h70" loc="h,70,154,70,156" dtype_id="11">
                <ccast fl="h70" loc="h,70,140,70,153" dtype_id="11">
                  <varref fl="h70" loc="h,70,140,70,153" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
                </ccast>
                <ccast fl="h70" loc="h,70,157,70,182" dtype_id="11">
                  <varref fl="h70" loc="h,70,157,70,182" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
                </ccast>
              </and>
              <or fl="h70" loc="h,70,222,70,224" dtype_id="11">
                <eq fl="h70" loc="h,70,209,70,211" dtype_id="11">
                  <ccast fl="h70" loc="h,70,187,70,208" dtype_id="18">
                    <varref fl="h70" loc="h,70,187,70,208" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                  <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                      <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="h70" loc="h,70,247,70,249" dtype_id="11">
                  <ccast fl="h70" loc="h,70,225,70,246" dtype_id="18">
                    <varref fl="h70" loc="h,70,225,70,246" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="h70" loc="h,70,3,70,14" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
        </assign>
        <assign fl="h73" loc="h,73,15,73,16" dtype_id="11">
          <or fl="h73" loc="h,73,40,73,42" dtype_id="11">
            <or fl="h73" loc="h,73,29,73,31" dtype_id="11">
              <ccast fl="h73" loc="h,73,17,73,28" dtype_id="11">
                <varref fl="h73" loc="h,73,17,73,28" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
              </ccast>
              <ccast fl="h73" loc="h,73,32,73,39" dtype_id="11">
                <varref fl="h73" loc="h,73,32,73,39" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
              </ccast>
            </or>
            <ccast fl="h73" loc="h,73,43,73,83" dtype_id="11">
              <varref fl="h73" loc="h,73,43,73,83" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
            </ccast>
          </or>
          <varref fl="h73" loc="h,73,3,73,14" name="mips_cpu_bus.stall_fetch" dtype_id="11"/>
        </assign>
        <assign fl="h74" loc="h,74,16,74,17" dtype_id="11">
          <or fl="h74" loc="h,74,41,74,43" dtype_id="11">
            <or fl="h74" loc="h,74,30,74,32" dtype_id="11">
              <ccast fl="h74" loc="h,74,18,74,29" dtype_id="11">
                <varref fl="h74" loc="h,74,18,74,29" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
              </ccast>
              <ccast fl="h74" loc="h,74,33,74,40" dtype_id="11">
                <varref fl="h74" loc="h,74,33,74,40" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
              </ccast>
            </or>
            <ccast fl="h74" loc="h,74,44,74,84" dtype_id="11">
              <varref fl="h74" loc="h,74,44,74,84" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
            </ccast>
          </or>
          <varref fl="h74" loc="h,74,3,74,15" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
        </assign>
        <assign fl="h75" loc="h,75,26,75,27" dtype_id="11">
          <or fl="h75" loc="h,75,40,75,42" dtype_id="11">
            <ccast fl="h75" loc="h,75,28,75,39" dtype_id="11">
              <varref fl="h75" loc="h,75,28,75,39" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
            </ccast>
            <ccast fl="h75" loc="h,75,43,75,50" dtype_id="11">
              <varref fl="h75" loc="h,75,43,75,50" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
            </ccast>
          </or>
          <varref fl="h75" loc="h,75,3,75,25" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="_eval">
        <if fl="l30" loc="l,30,12,30,13">
          <and fl="l30" loc="l,30,14,30,21" dtype_id="11">
            <not fl="l30" loc="l,30,14,30,21" dtype_id="11">
              <ccast fl="l30" loc="l,30,14,30,21" dtype_id="11">
                <varref fl="l30" loc="l,30,14,30,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="l30" loc="l,30,14,30,21" dtype_id="11">
              <varref fl="l30" loc="l,30,14,30,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
            </ccast>
          </and>
          <ccall fl="l36" loc="l,36,4,36,10"/>
          <assign fl="l36" loc="l,36,4,36,10" dtype_id="10">
            <or fl="l36" loc="l,36,4,36,10" dtype_id="10">
              <const fl="l36" loc="l,36,4,36,10" name="32&apos;h2" dtype_id="2"/>
              <varref fl="l36" loc="l,36,4,36,10" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="l36" loc="l,36,4,36,10" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="k11" loc="k,11,12,11,13">
          <or fl="k11" loc="k,11,27,11,34" dtype_id="11">
            <and fl="k11" loc="k,11,14,11,21" dtype_id="11">
              <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                <varref fl="k11" loc="k,11,14,11,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
              </ccast>
              <not fl="k11" loc="k,11,14,11,21" dtype_id="11">
                <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <varref fl="k11" loc="k,11,14,11,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                </ccast>
              </not>
            </and>
            <and fl="k11" loc="k,11,27,11,34" dtype_id="11">
              <ccast fl="k11" loc="k,11,27,11,34" dtype_id="11">
                <varref fl="k11" loc="k,11,27,11,34" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="k11" loc="k,11,27,11,34" dtype_id="11">
                <ccast fl="k11" loc="k,11,27,11,34" dtype_id="11">
                  <varref fl="k11" loc="k,11,27,11,34" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="k14" loc="k,14,4,14,8"/>
          <assign fl="k14" loc="k,14,4,14,8" dtype_id="10">
            <or fl="k14" loc="k,14,4,14,8" dtype_id="10">
              <const fl="k14" loc="k,14,4,14,8" name="32&apos;h4" dtype_id="2"/>
              <varref fl="k14" loc="k,14,4,14,8" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="k14" loc="k,14,4,14,8" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="c578" loc="c,578,12,578,13">
          <or fl="c578" loc="c,578,40,578,47" dtype_id="11">
            <xor fl="c578" loc="c,578,14,578,21" dtype_id="11">
              <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <varref fl="c578" loc="c,578,14,578,21" name="clk" dtype_id="11"/>
              </ccast>
              <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <varref fl="c578" loc="c,578,14,578,21" name="__Vclklast__TOP__clk" dtype_id="11"/>
              </ccast>
            </xor>
            <and fl="c578" loc="c,578,40,578,47" dtype_id="11">
              <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <varref fl="c578" loc="c,578,40,578,47" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                  <varref fl="c578" loc="c,578,40,578,47" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="c578" loc="c,578,2,578,11"/>
          <assign fl="c578" loc="c,578,2,578,11" dtype_id="10">
            <or fl="c578" loc="c,578,2,578,11" dtype_id="10">
              <const fl="c578" loc="c,578,2,578,11" name="32&apos;h8" dtype_id="2"/>
              <varref fl="c578" loc="c,578,2,578,11" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="c578" loc="c,578,2,578,11" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="l30" loc="l,30,12,30,13">
          <and fl="l30" loc="l,30,14,30,21" dtype_id="11">
            <not fl="l30" loc="l,30,14,30,21" dtype_id="11">
              <ccast fl="l30" loc="l,30,14,30,21" dtype_id="11">
                <varref fl="l30" loc="l,30,14,30,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
              </ccast>
            </not>
            <ccast fl="l30" loc="l,30,14,30,21" dtype_id="11">
              <varref fl="l30" loc="l,30,14,30,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
            </ccast>
          </and>
          <ccall fl="l36" loc="l,36,4,36,10"/>
          <assign fl="l36" loc="l,36,4,36,10" dtype_id="10">
            <or fl="l36" loc="l,36,4,36,10" dtype_id="10">
              <const fl="l36" loc="l,36,4,36,10" name="32&apos;h10" dtype_id="2"/>
              <varref fl="l36" loc="l,36,4,36,10" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="l36" loc="l,36,4,36,10" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="k11" loc="k,11,12,11,13">
          <or fl="k11" loc="k,11,27,11,34" dtype_id="11">
            <and fl="k11" loc="k,11,14,11,21" dtype_id="11">
              <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                <varref fl="k11" loc="k,11,14,11,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
              </ccast>
              <not fl="k11" loc="k,11,14,11,21" dtype_id="11">
                <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <varref fl="k11" loc="k,11,14,11,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                </ccast>
              </not>
            </and>
            <and fl="k11" loc="k,11,27,11,34" dtype_id="11">
              <ccast fl="k11" loc="k,11,27,11,34" dtype_id="11">
                <varref fl="k11" loc="k,11,27,11,34" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="k11" loc="k,11,27,11,34" dtype_id="11">
                <ccast fl="k11" loc="k,11,27,11,34" dtype_id="11">
                  <varref fl="k11" loc="k,11,27,11,34" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="n50" loc="n,50,4,50,23"/>
          <assign fl="n50" loc="n,50,4,50,23" dtype_id="10">
            <or fl="n50" loc="n,50,4,50,23" dtype_id="10">
              <const fl="n50" loc="n,50,4,50,23" name="32&apos;h20" dtype_id="2"/>
              <varref fl="n50" loc="n,50,4,50,23" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="n50" loc="n,50,4,50,23" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="c578" loc="c,578,12,578,13">
          <or fl="c578" loc="c,578,40,578,47" dtype_id="11">
            <or fl="k11" loc="k,11,14,11,21" dtype_id="11">
              <xor fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="clk" dtype_id="11"/>
                </ccast>
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="__Vclklast__TOP__clk" dtype_id="11"/>
                </ccast>
              </xor>
              <and fl="k11" loc="k,11,14,11,21" dtype_id="11">
                <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <varref fl="k11" loc="k,11,14,11,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                </ccast>
                <not fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                    <varref fl="k11" loc="k,11,14,11,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                  </ccast>
                </not>
              </and>
            </or>
            <and fl="c578" loc="c,578,40,578,47" dtype_id="11">
              <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <varref fl="c578" loc="c,578,40,578,47" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                  <varref fl="c578" loc="c,578,40,578,47" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="c493" loc="c,493,2,493,13"/>
          <assign fl="c493" loc="c,493,2,493,13" dtype_id="10">
            <or fl="c493" loc="c,493,2,493,13" dtype_id="10">
              <const fl="c493" loc="c,493,2,493,13" name="32&apos;h40" dtype_id="2"/>
              <varref fl="c493" loc="c,493,2,493,13" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="c493" loc="c,493,2,493,13" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <ccall fl="r11" loc="r,11,2,11,13"/>
        <assign fl="r11" loc="r,11,2,11,13" dtype_id="10">
          <or fl="r11" loc="r,11,2,11,13" dtype_id="10">
            <const fl="r11" loc="r,11,2,11,13" name="32&apos;h80" dtype_id="2"/>
            <varref fl="r11" loc="r,11,2,11,13" name="__Vm_traceActivity" dtype_id="10"/>
          </or>
          <varref fl="r11" loc="r,11,2,11,13" name="__Vm_traceActivity" dtype_id="10"/>
        </assign>
        <if fl="l30" loc="l,30,12,30,13">
          <or fl="c578" loc="c,578,40,578,47" dtype_id="11">
            <or fl="l30" loc="l,30,14,30,21" dtype_id="11">
              <xor fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="clk" dtype_id="11"/>
                </ccast>
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="__Vclklast__TOP__clk" dtype_id="11"/>
                </ccast>
              </xor>
              <and fl="l30" loc="l,30,14,30,21" dtype_id="11">
                <not fl="l30" loc="l,30,14,30,21" dtype_id="11">
                  <ccast fl="l30" loc="l,30,14,30,21" dtype_id="11">
                    <varref fl="l30" loc="l,30,14,30,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                  </ccast>
                </not>
                <ccast fl="l30" loc="l,30,14,30,21" dtype_id="11">
                  <varref fl="l30" loc="l,30,14,30,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                </ccast>
              </and>
            </or>
            <and fl="c578" loc="c,578,40,578,47" dtype_id="11">
              <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <varref fl="c578" loc="c,578,40,578,47" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                  <varref fl="c578" loc="c,578,40,578,47" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="l19" loc="l,19,21,19,22"/>
          <assign fl="l19" loc="l,19,21,19,22" dtype_id="10">
            <or fl="l19" loc="l,19,21,19,22" dtype_id="10">
              <const fl="l19" loc="l,19,21,19,22" name="32&apos;h100" dtype_id="2"/>
              <varref fl="l19" loc="l,19,21,19,22" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="l19" loc="l,19,21,19,22" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="c578" loc="c,578,12,578,13">
          <or fl="c578" loc="c,578,40,578,47" dtype_id="11">
            <xor fl="c578" loc="c,578,14,578,21" dtype_id="11">
              <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <varref fl="c578" loc="c,578,14,578,21" name="clk" dtype_id="11"/>
              </ccast>
              <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <varref fl="c578" loc="c,578,14,578,21" name="__Vclklast__TOP__clk" dtype_id="11"/>
              </ccast>
            </xor>
            <and fl="c578" loc="c,578,40,578,47" dtype_id="11">
              <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <varref fl="c578" loc="c,578,40,578,47" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                  <varref fl="c578" loc="c,578,40,578,47" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="f23" loc="f,23,2,23,13"/>
          <assign fl="f23" loc="f,23,2,23,13" dtype_id="10">
            <or fl="f23" loc="f,23,2,23,13" dtype_id="10">
              <const fl="f23" loc="f,23,2,23,13" name="32&apos;h200" dtype_id="2"/>
              <varref fl="f23" loc="f,23,2,23,13" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="f23" loc="f,23,2,23,13" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="c578" loc="c,578,12,578,13">
          <or fl="c578" loc="c,578,40,578,47" dtype_id="11">
            <or fl="k11" loc="k,11,14,11,21" dtype_id="11">
              <xor fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="clk" dtype_id="11"/>
                </ccast>
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="__Vclklast__TOP__clk" dtype_id="11"/>
                </ccast>
              </xor>
              <xor fl="k11" loc="k,11,14,11,21" dtype_id="11">
                <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <varref fl="k11" loc="k,11,14,11,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                </ccast>
                <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <varref fl="k11" loc="k,11,14,11,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                </ccast>
              </xor>
            </or>
            <and fl="c578" loc="c,578,40,578,47" dtype_id="11">
              <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <varref fl="c578" loc="c,578,40,578,47" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                  <varref fl="c578" loc="c,578,40,578,47" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="c251" loc="c,251,22,251,23"/>
          <assign fl="c251" loc="c,251,22,251,23" dtype_id="10">
            <or fl="c251" loc="c,251,22,251,23" dtype_id="10">
              <const fl="c251" loc="c,251,22,251,23" name="32&apos;h400" dtype_id="2"/>
              <varref fl="c251" loc="c,251,22,251,23" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="c251" loc="c,251,22,251,23" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <if fl="c578" loc="c,578,12,578,13">
          <or fl="c578" loc="c,578,40,578,47" dtype_id="11">
            <or fl="k11" loc="k,11,14,11,21" dtype_id="11">
              <xor fl="c578" loc="c,578,14,578,21" dtype_id="11">
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="clk" dtype_id="11"/>
                </ccast>
                <ccast fl="c578" loc="c,578,14,578,21" dtype_id="11">
                  <varref fl="c578" loc="c,578,14,578,21" name="__Vclklast__TOP__clk" dtype_id="11"/>
                </ccast>
              </xor>
              <and fl="k11" loc="k,11,14,11,21" dtype_id="11">
                <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <varref fl="k11" loc="k,11,14,11,21" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                </ccast>
                <not fl="k11" loc="k,11,14,11,21" dtype_id="11">
                  <ccast fl="k11" loc="k,11,14,11,21" dtype_id="11">
                    <varref fl="k11" loc="k,11,14,11,21" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
                  </ccast>
                </not>
              </and>
            </or>
            <and fl="c578" loc="c,578,40,578,47" dtype_id="11">
              <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <varref fl="c578" loc="c,578,40,578,47" name="reset" dtype_id="11"/>
              </ccast>
              <not fl="c578" loc="c,578,40,578,47" dtype_id="11">
                <ccast fl="c578" loc="c,578,40,578,47" dtype_id="11">
                  <varref fl="c578" loc="c,578,40,578,47" name="__Vclklast__TOP__reset" dtype_id="11"/>
                </ccast>
              </not>
            </and>
          </or>
          <ccall fl="h34" loc="h,34,2,34,13"/>
          <assign fl="h34" loc="h,34,2,34,13" dtype_id="10">
            <or fl="h34" loc="h,34,2,34,13" dtype_id="10">
              <const fl="h34" loc="h,34,2,34,13" name="32&apos;h800" dtype_id="2"/>
              <varref fl="h34" loc="h,34,2,34,13" name="__Vm_traceActivity" dtype_id="10"/>
            </or>
            <varref fl="h34" loc="h,34,2,34,13" name="__Vm_traceActivity" dtype_id="10"/>
          </assign>
        </if>
        <assign fl="c22" loc="c,22,8,22,20" dtype_id="11">
          <varref fl="c22" loc="c,22,8,22,20" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
          <varref fl="c22" loc="c,22,8,22,20" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
        </assign>
        <assign fl="c8" loc="c,8,17,8,22" dtype_id="11">
          <varref fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="11"/>
          <varref fl="c8" loc="c,8,17,8,22" name="__Vclklast__TOP__reset" dtype_id="11"/>
        </assign>
        <assign fl="c7" loc="c,7,17,7,20" dtype_id="11">
          <varref fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="11"/>
          <varref fl="c7" loc="c,7,17,7,20" name="__Vclklast__TOP__clk" dtype_id="11"/>
        </assign>
        <assign fl="c22" loc="c,22,8,22,20" dtype_id="11">
          <varref fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
          <varref fl="c22" loc="c,22,8,22,20" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="_eval_initial">
        <assign fl="c22" loc="c,22,8,22,20" dtype_id="11">
          <varref fl="c22" loc="c,22,8,22,20" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
          <varref fl="c22" loc="c,22,8,22,20" name="__Vclklast__TOP____VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
        </assign>
        <assign fl="c8" loc="c,8,17,8,22" dtype_id="11">
          <varref fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="11"/>
          <varref fl="c8" loc="c,8,17,8,22" name="__Vclklast__TOP__reset" dtype_id="11"/>
        </assign>
        <assign fl="c7" loc="c,7,17,7,20" dtype_id="11">
          <varref fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="11"/>
          <varref fl="c7" loc="c,7,17,7,20" name="__Vclklast__TOP__clk" dtype_id="11"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="final">
        <cstmt fl="c5" loc="c,5,8,5,20">
          <text fl="c5" loc="c,5,8,5,20"/>
        </cstmt>
        <cstmt fl="c5" loc="c,5,8,5,20">
          <text fl="c5" loc="c,5,8,5,20"/>
        </cstmt>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="_eval_settle">
        <ccall fl="c172" loc="c,172,19,172,20"/>
        <assign fl="c172" loc="c,172,19,172,20" dtype_id="10">
          <or fl="c172" loc="c,172,19,172,20" dtype_id="10">
            <const fl="c172" loc="c,172,19,172,20" name="32&apos;h1" dtype_id="2"/>
            <varref fl="c172" loc="c,172,19,172,20" name="__Vm_traceActivity" dtype_id="10"/>
          </or>
          <varref fl="c172" loc="c,172,19,172,20" name="__Vm_traceActivity" dtype_id="10"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="_change_request">
        <changedet fl="c5" loc="c,5,8,5,20"/>
        <changedet fl="c22" loc="c,22,8,22,20">
          <varref fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
          <varref fl="c22" loc="c,22,8,22,20" name="__Vchglast__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
        </changedet>
        <assign fl="c22" loc="c,22,8,22,20" dtype_id="11">
          <varref fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
          <varref fl="c22" loc="c,22,8,22,20" name="__Vchglast__TOP__mips_cpu_bus.internal_clk" dtype_id="11"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceFullThis__1">
        <traceinc fl="c86" loc="c,86,18,86,40" dtype_id="6">
          <varref fl="c86" loc="c,86,18,86,40" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c51" loc="c,51,18,51,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
              <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
              <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c25" loc="c,25,15,25,36" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="11"/>
            </ccast>
            <cond fl="c413" loc="c,413,59,413,60" dtype_id="2">
              <ccast fl="c413" loc="c,413,38,413,58" dtype_id="11">
                <varref fl="c413" loc="c,413,38,413,58" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
              </ccast>
              <varref fl="c413" loc="c,413,61,413,85" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
              <varref fl="c413" loc="c,413,88,413,105" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
              <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
                <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
              </ccast>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
                  <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
                  <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
                </shiftl>
                <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
              </add>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
                  <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
              </add>
            </cond>
          </cond>
        </traceinc>
        <traceinc fl="c28" loc="c,28,15,28,40" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
                <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
                <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
                <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
        <traceinc fl="c72" loc="c,72,18,72,39" dtype_id="2">
          <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
            <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
            <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c77" loc="c,77,18,77,33" dtype_id="2">
          <varref fl="c77" loc="c,77,18,77,33" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c39" loc="c,39,14,39,26" dtype_id="1">
          <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
            <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
              <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1f" dtype_id="2"/>
              </shiftr>
            </not>
            <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
              <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                  <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1e" dtype_id="2"/>
                </shiftr>
              </not>
              <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                  <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                    <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1d" dtype_id="2"/>
                  </shiftr>
                </not>
                <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                  <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h10000000" dtype_id="2"/>
                    <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  </and>
                  <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                      <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    </and>
                    <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      </and>
                      <lts fl="g30" loc="g,30,21,30,22" dtype_id="17">
                        <const fl="g30" loc="g,30,31,30,32" name="32&apos;sh0" dtype_id="14"/>
                        <varref fl="g30" loc="g,30,18,30,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                      </lts>
                      <gtes fl="g27" loc="g,27,20,27,22" dtype_id="17">
                        <const fl="g27" loc="g,27,31,27,32" name="32&apos;sh0" dtype_id="14"/>
                        <varref fl="g27" loc="g,27,17,27,18" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                      </gtes>
                    </cond>
                    <cond fl="g24" loc="g,24,12,24,14" dtype_id="11">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      </and>
                      <neq fl="g24" loc="g,24,12,24,14" dtype_id="11">
                        <varref fl="g24" loc="g,24,10,24,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                        <varref fl="g24" loc="g,24,15,24,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                      </neq>
                      <eq fl="g21" loc="g,21,12,21,14" dtype_id="11">
                        <varref fl="g21" loc="g,21,10,21,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                        <varref fl="g21" loc="g,21,15,21,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                      </eq>
                    </cond>
                  </cond>
                  <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                    <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                      <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1b" dtype_id="2"/>
                      </shiftr>
                    </not>
                    <and fl="g13" loc="g,13,21,13,23" dtype_id="17">
                      <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1a" dtype_id="2"/>
                      </shiftr>
                      <cond fl="g13" loc="g,13,21,13,23" dtype_id="17">
                        <or fl="g12" loc="g,12,23,12,25" dtype_id="11">
                          <eq fl="g12" loc="g,12,11,12,13" dtype_id="11">
                            <const fl="g12" loc="g,12,14,12,22" name="5&apos;h1" dtype_id="18"/>
                            <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                              <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                              </shiftr>
                            </and>
                          </eq>
                          <eq fl="g12" loc="g,12,29,12,31" dtype_id="11">
                            <const fl="g12" loc="g,12,32,12,40" name="5&apos;h11" dtype_id="18"/>
                            <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                              <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                              </shiftr>
                            </and>
                          </eq>
                        </or>
                        <ltes fl="g13" loc="g,13,21,13,23" dtype_id="17">
                          <const fl="g13" loc="g,13,32,13,33" name="32&apos;sh0" dtype_id="14"/>
                          <varref fl="g13" loc="g,13,18,13,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                        </ltes>
                        <and fl="g16" loc="g,16,21,16,22" dtype_id="11">
                          <or fl="g15" loc="g,15,28,15,30" dtype_id="11">
                            <eq fl="g15" loc="g,15,16,15,18" dtype_id="11">
                              <const fl="g15" loc="g,15,19,15,27" name="5&apos;h0" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                            <eq fl="g15" loc="g,15,34,15,36" dtype_id="11">
                              <const fl="g15" loc="g,15,37,15,45" name="5&apos;h10" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                          </or>
                          <gts fl="g16" loc="g,16,21,16,22" dtype_id="17">
                            <const fl="g16" loc="g,16,31,16,32" name="32&apos;sh0" dtype_id="14"/>
                            <varref fl="g16" loc="g,16,18,16,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                          </gts>
                        </and>
                      </cond>
                    </and>
                  </and>
                </cond>
              </and>
            </and>
          </and>
        </traceinc>
        <traceinc fl="c75" loc="c,75,18,75,30" dtype_id="2">
          <cond fl="c253" loc="c,253,43,253,44" dtype_id="2">
            <ccast fl="c253" loc="c,253,24,253,42" dtype_id="11">
              <varref fl="c253" loc="c,253,24,253,42" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </ccast>
            <varref fl="c253" loc="c,253,45,253,75" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2"/>
            <varref fl="c253" loc="c,253,78,253,107" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c76" loc="c,76,18,76,30" dtype_id="2">
          <cond fl="c254" loc="c,254,43,254,44" dtype_id="2">
            <ccast fl="c254" loc="c,254,24,254,42" dtype_id="11">
              <varref fl="c254" loc="c,254,24,254,42" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </ccast>
            <varref fl="c254" loc="c,254,45,254,75" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2"/>
            <varref fl="c254" loc="c,254,78,254,107" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c162" loc="c,162,14,162,31" dtype_id="7">
          <varref fl="c162" loc="c,162,14,162,31" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
        </traceinc>
        <traceinc fl="c163" loc="c,163,14,163,31" dtype_id="7">
          <varref fl="c163" loc="c,163,14,163,31" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
        </traceinc>
        <traceinc fl="c126" loc="c,126,14,126,31" dtype_id="3">
          <varref fl="c126" loc="c,126,14,126,31" name="mips_cpu_bus.byteenable_memory" dtype_id="21"/>
        </traceinc>
        <traceinc fl="c101" loc="c,101,18,101,35" dtype_id="2">
          <varref fl="c101" loc="c,101,18,101,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c102" loc="c,102,18,102,35" dtype_id="2">
          <varref fl="c102" loc="c,102,18,102,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c103" loc="c,103,18,103,36" dtype_id="2">
          <varref fl="c103" loc="c,103,18,103,36" name="mips_cpu_bus.write_data_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c104" loc="c,104,18,104,36" dtype_id="2">
          <varref fl="c104" loc="c,104,18,104,36" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c105" loc="c,105,18,105,39" dtype_id="2">
          <varref fl="c105" loc="c,105,18,105,39" name="mips_cpu_bus.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,18,106,39" dtype_id="2">
          <varref fl="c106" loc="c,106,18,106,39" name="mips_cpu_bus.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c149" loc="c,149,15,149,31" dtype_id="2">
          <varref fl="c149" loc="c,149,15,149,31" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c154" loc="c,154,15,154,43" dtype_id="2">
          <varref fl="c154" loc="c,154,15,154,43" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
        </traceinc>
        <traceinc fl="q22" loc="q,22,15,22,30" dtype_id="2">
          <varref fl="q22" loc="q,22,15,22,30" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="6">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="9">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="9">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="9">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="11">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="11">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="11">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="22"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="9">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="9">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="9">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="11">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="11">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="11">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="22"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="9">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="9">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="9">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="9">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="9">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
        </traceinc>
        <traceinc fl="r10" loc="r,10,15,10,28" dtype_id="2">
          <varref fl="r10" loc="r,10,15,10,28" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c73" loc="c,73,18,73,47" dtype_id="2">
          <varref fl="c73" loc="c,73,18,73,47" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c74" loc="c,74,18,74,47" dtype_id="2">
          <varref fl="c74" loc="c,74,18,74,47" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c33" loc="c,33,14,33,35" dtype_id="1">
          <varref fl="c33" loc="c,33,14,33,35" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c34" loc="c,34,14,34,39" dtype_id="1">
          <varref fl="c34" loc="c,34,14,34,39" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c35" loc="c,35,14,35,33" dtype_id="1">
          <varref fl="c35" loc="c,35,14,35,33" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c36" loc="c,36,14,36,30" dtype_id="4">
          <varref fl="c36" loc="c,36,14,36,30" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c37" loc="c,37,14,37,41" dtype_id="4">
          <varref fl="c37" loc="c,37,14,37,41" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c38" loc="c,38,14,38,27" dtype_id="1">
          <varref fl="c38" loc="c,38,14,38,27" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c40" loc="c,40,14,40,33" dtype_id="5">
          <varref fl="c40" loc="c,40,14,40,33" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c41" loc="c,41,10,41,49" dtype_id="1">
          <varref fl="c41" loc="c,41,10,41,49" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,9,42,27" dtype_id="1">
          <varref fl="c42" loc="c,42,9,42,27" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,9,43,29" dtype_id="1">
          <varref fl="c43" loc="c,43,9,43,29" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,9,44,33" dtype_id="1">
          <varref fl="c44" loc="c,44,9,44,33" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,9,45,33" dtype_id="1">
          <varref fl="c45" loc="c,45,9,45,33" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="f19" loc="f,19,14,19,16" dtype_id="5">
          <varref fl="f19" loc="f,19,14,19,16" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
        </traceinc>
        <traceinc fl="f20" loc="f,20,14,20,16" dtype_id="6">
          <varref fl="f20" loc="f,20,14,20,16" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
        </traceinc>
        <traceinc fl="f21" loc="f,21,14,21,19" dtype_id="5">
          <varref fl="f21" loc="f,21,14,21,19" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c32" loc="c,32,14,32,40" dtype_id="1">
          <varref fl="c32" loc="c,32,14,32,40" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c78" loc="c,78,16,78,28" dtype_id="2">
          <varref fl="c78" loc="c,78,16,78,28" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c79" loc="c,79,16,79,28" dtype_id="2">
          <varref fl="c79" loc="c,79,16,79,28" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c157" loc="c,157,14,157,25" dtype_id="1">
          <varref fl="c157" loc="c,157,14,157,25" name="mips_cpu_bus.stall_fetch" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c158" loc="c,158,14,158,26" dtype_id="1">
          <varref fl="c158" loc="c,158,14,158,26" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c161" loc="c,161,14,161,36" dtype_id="1">
          <varref fl="c161" loc="c,161,14,161,36" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
        </traceinc>
        <traceinc fl="h31" loc="h,31,8,31,15" dtype_id="1">
          <varref fl="h31" loc="h,31,8,31,15" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
        </traceinc>
        <traceinc fl="h32" loc="h,32,8,32,19" dtype_id="1">
          <varref fl="h32" loc="h,32,8,32,19" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c175" loc="c,175,15,175,35" dtype_id="2">
          <arraysel fl="l23" loc="l,23,36,23,37" dtype_id="2">
            <varref fl="l23" loc="l,23,27,23,36" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
            <const fl="l23" loc="l,23,37,23,38" name="5&apos;h2" dtype_id="22"/>
          </arraysel>
        </traceinc>
        <traceinc fl="l13" loc="l,13,15,13,24" dtype_id="8">
          <varref fl="l13" loc="l,13,15,13,24" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
        </traceinc>
        <traceinc fl="c26" loc="c,26,15,26,28" dtype_id="2">
          <varref fl="c26" loc="c,26,15,26,28" name="mips_cpu_bus.instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c27" loc="c,27,15,27,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
              <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c29" loc="c,29,11,29,21" dtype_id="1">
          <varref fl="c29" loc="c,29,11,29,21" name="mips_cpu_bus.HALT_fetch" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c46" loc="c,46,9,46,20" dtype_id="1">
          <varref fl="c46" loc="c,46,9,46,20" name="mips_cpu_bus.HALT_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c53" loc="c,53,18,53,50" dtype_id="2">
          <varref fl="c53" loc="c,53,18,53,50" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c83" loc="c,83,18,83,46" dtype_id="4">
          <varref fl="c83" loc="c,83,18,83,46" name="mips_cpu_bus.register_destination_execute" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c87" loc="c,87,18,87,35" dtype_id="4">
          <varref fl="c87" loc="c,87,18,87,35" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c88" loc="c,88,18,88,38" dtype_id="5">
          <varref fl="c88" loc="c,88,18,88,38" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,40" dtype_id="1">
          <varref fl="c91" loc="c,91,18,91,40" name="mips_cpu_bus.register_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,11,92,51" dtype_id="1">
          <varref fl="c92" loc="c,92,11,92,51" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,10,93,31" dtype_id="1">
          <varref fl="c93" loc="c,93,10,93,31" name="mips_cpu_bus.j_instruction_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,10,94,29" dtype_id="1">
          <varref fl="c94" loc="c,94,10,94,29" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,10,95,22" dtype_id="1">
          <varref fl="c95" loc="c,95,10,95,22" name="mips_cpu_bus.HALT_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c96" loc="c,96,15,96,25" dtype_id="5">
          <varref fl="c96" loc="c,96,15,96,25" name="mips_cpu_bus.op_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,15,99,28" dtype_id="2">
          <varref fl="c99" loc="c,99,15,99,28" name="mips_cpu_bus.src_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c100" loc="c,100,15,100,28" dtype_id="2">
          <varref fl="c100" loc="c,100,15,100,28" name="mips_cpu_bus.src_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,18,107,28" dtype_id="6">
          <varref fl="c107" loc="c,107,18,107,28" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,18,108,28" dtype_id="6">
          <varref fl="c108" loc="c,108,18,108,28" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c109" loc="c,109,18,109,28" dtype_id="6">
          <varref fl="c109" loc="c,109,18,109,28" name="mips_cpu_bus.Rd_execute" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c110" loc="c,110,18,110,34" dtype_id="2">
          <varref fl="c110" loc="c,110,18,110,34" name="mips_cpu_bus.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c111" loc="c,111,15,111,49" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c325" loc="c,325,6,325,11" dtype_id="2">
              <const fl="c325" loc="c,325,6,325,11" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c112" loc="c,112,15,112,48" dtype_id="2">
          <varref fl="c112" loc="c,112,15,112,48" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,15,113,40" dtype_id="2">
          <varref fl="c113" loc="c,113,15,113,40" name="mips_cpu_bus.j_program_counter_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c116" loc="c,116,14,116,35" dtype_id="1">
          <varref fl="c116" loc="c,116,14,116,35" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c117" loc="c,117,14,117,35" dtype_id="6">
          <varref fl="c117" loc="c,117,14,117,35" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,10,122,49" dtype_id="1">
          <varref fl="c122" loc="c,122,10,122,49" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c123" loc="c,123,9,123,29" dtype_id="1">
          <varref fl="c123" loc="c,123,9,123,29" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c124" loc="c,124,9,124,20" dtype_id="1">
          <varref fl="c124" loc="c,124,9,124,20" name="mips_cpu_bus.HALT_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c125" loc="c,125,14,125,23" dtype_id="5">
          <varref fl="c125" loc="c,125,14,125,23" name="mips_cpu_bus.op_memory" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c129" loc="c,129,15,129,32" dtype_id="2">
          <varref fl="c129" loc="c,129,15,129,32" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c132" loc="c,132,15,132,32" dtype_id="2">
          <varref fl="c132" loc="c,132,15,132,32" name="mips_cpu_bus.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c133" loc="c,133,15,133,41" dtype_id="2">
          <cond fl="c413" loc="c,413,59,413,60" dtype_id="2">
            <ccast fl="c413" loc="c,413,38,413,58" dtype_id="11">
              <varref fl="c413" loc="c,413,38,413,58" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
            </ccast>
            <varref fl="c413" loc="c,413,61,413,85" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
            <varref fl="c413" loc="c,413,88,413,105" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c134" loc="c,134,15,134,39" dtype_id="2">
          <varref fl="c134" loc="c,134,15,134,39" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c135" loc="c,135,15,135,31" dtype_id="2">
          <varref fl="c135" loc="c,135,15,135,31" name="mips_cpu_bus.src_A_ALU_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c138" loc="c,138,8,138,32" dtype_id="1">
          <varref fl="c138" loc="c,138,8,138,32" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c141" loc="c,141,8,141,36" dtype_id="1">
          <varref fl="c141" loc="c,141,8,141,36" name="mips_cpu_bus.memory_to_register_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c142" loc="c,142,8,142,22" dtype_id="1">
          <varref fl="c142" loc="c,142,8,142,22" name="mips_cpu_bus.HALT_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c143" loc="c,143,14,143,26" dtype_id="5">
          <varref fl="c143" loc="c,143,14,143,26" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c144" loc="c,144,14,144,34" dtype_id="3">
          <varref fl="c144" loc="c,144,14,144,34" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
        </traceinc>
        <traceinc fl="c145" loc="c,145,15,145,34" dtype_id="2">
          <varref fl="c145" loc="c,145,15,145,34" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c148" loc="c,148,14,148,38" dtype_id="6">
          <varref fl="c148" loc="c,148,14,148,38" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c152" loc="c,152,15,152,35" dtype_id="2">
          <varref fl="c152" loc="c,152,15,152,35" name="mips_cpu_bus.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c80" loc="c,80,15,80,39" dtype_id="2">
          <or fl="c370" loc="c,370,86,370,87" dtype_id="2">
            <and fl="c370" loc="c,370,69,370,70" dtype_id="21">
              <const fl="c370" loc="c,370,86,370,87" name="32&apos;hf0000000" dtype_id="2"/>
              <varref fl="c370" loc="c,370,37,370,69" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </and>
            <and fl="c68" loc="c,68,39,68,40" dtype_id="23">
              <const fl="c370" loc="c,370,76,370,77" name="32&apos;hffffffc" dtype_id="2"/>
              <shiftl fl="c370" loc="c,370,76,370,77" dtype_id="2">
                <varref fl="c68" loc="c,68,21,68,39" name="mips_cpu_bus.instruction_decode" dtype_id="24"/>
                <const fl="c370" loc="c,370,76,370,77" name="32&apos;h2" dtype_id="2"/>
              </shiftl>
            </and>
          </or>
        </traceinc>
        <traceinc fl="c159" loc="c,159,14,159,30" dtype_id="1">
          <and fl="h67" loc="h,67,100,67,102" dtype_id="11">
            <and fl="h67" loc="h,67,60,67,62" dtype_id="11">
              <neq fl="h67" loc="h,67,54,67,56" dtype_id="11">
                <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="18"/>
                <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                  <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h67" loc="h,67,74,67,76" dtype_id="11">
                <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                  <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h67" loc="h,67,77,67,98" dtype_id="18">
                  <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h67" loc="h,67,103,67,124" dtype_id="11">
              <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c160" loc="c,160,14,160,30" dtype_id="1">
          <and fl="h68" loc="h,68,100,68,102" dtype_id="11">
            <and fl="h68" loc="h,68,60,68,62" dtype_id="11">
              <neq fl="h68" loc="h,68,54,68,56" dtype_id="11">
                <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="18"/>
                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h68" loc="h,68,74,68,76" dtype_id="11">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h68" loc="h,68,77,68,98" dtype_id="18">
                  <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h68" loc="h,68,103,68,124" dtype_id="11">
              <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c22" loc="c,22,8,22,20" dtype_id="1">
          <varref fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c52" loc="c,52,18,52,36" dtype_id="2">
          <varref fl="c52" loc="c,52,18,52,36" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c55" loc="c,55,15,55,17" dtype_id="5">
          <and fl="c56" loc="c,56,33,56,34" dtype_id="19">
            <const fl="c56" loc="c,56,33,56,34" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="c56" loc="c,56,33,56,34" dtype_id="19">
              <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c56" loc="c,56,37,56,39" name="5&apos;h1a" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c57" loc="c,57,18,57,32" dtype_id="6">
          <and fl="c58" loc="c,58,45,58,46" dtype_id="18">
            <const fl="c58" loc="c,58,45,58,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c58" loc="c,58,45,58,46" dtype_id="18">
              <varref fl="c58" loc="c,58,27,58,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c58" loc="c,58,49,58,51" name="5&apos;h15" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c60" loc="c,60,18,60,32" dtype_id="6">
          <and fl="c61" loc="c,61,45,61,46" dtype_id="18">
            <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="18">
              <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c61" loc="c,61,49,61,51" name="5&apos;h10" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c63" loc="c,63,18,63,27" dtype_id="6">
          <and fl="c64" loc="c,64,40,64,41" dtype_id="18">
            <const fl="c64" loc="c,64,40,64,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c64" loc="c,64,40,64,41" dtype_id="18">
              <varref fl="c64" loc="c,64,22,64,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c64" loc="c,64,44,64,46" name="5&apos;hb" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c65" loc="c,65,18,65,27" dtype_id="12">
          <and fl="c66" loc="c,66,40,66,41" dtype_id="25">
            <const fl="c66" loc="c,66,40,66,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_bus.instruction_decode" dtype_id="25"/>
          </and>
        </traceinc>
        <traceinc fl="c67" loc="c,67,15,67,23" dtype_id="13">
          <and fl="c68" loc="c,68,39,68,40" dtype_id="24">
            <const fl="c68" loc="c,68,39,68,40" name="32&apos;h3ffffff" dtype_id="2"/>
            <varref fl="c68" loc="c,68,21,68,39" name="mips_cpu_bus.instruction_decode" dtype_id="24"/>
          </and>
        </traceinc>
        <traceinc fl="c153" loc="c,153,15,153,34" dtype_id="2">
          <varref fl="c153" loc="c,153,15,153,34" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c576" loc="c,576,14,576,25" dtype_id="4">
          <varref fl="c576" loc="c,576,14,576,25" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
        </traceinc>
        <traceinc fl="l28" loc="l,28,8,28,26" dtype_id="1">
          <and fl="l29" loc="l,29,34,29,35" dtype_id="11">
            <const fl="l29" loc="l,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="l29" loc="l,29,34,29,35" dtype_id="11">
              <ccast fl="l29" loc="l,29,30,29,33" dtype_id="11">
                <varref fl="l29" loc="l,29,30,29,33" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
              </ccast>
            </not>
          </and>
        </traceinc>
        <traceinc fl="c70" loc="c,70,15,70,45" dtype_id="2">
          <varref fl="c70" loc="c,70,15,70,45" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c71" loc="c,71,15,71,45" dtype_id="2">
          <varref fl="c71" loc="c,71,15,71,45" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c84" loc="c,84,18,84,44" dtype_id="1">
          <varref fl="c84" loc="c,84,18,84,44" name="mips_cpu_bus.memory_to_register_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,18,85,38" dtype_id="1">
          <varref fl="c85" loc="c,85,18,85,38" name="mips_cpu_bus.memory_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c89" loc="c,89,18,89,43" dtype_id="1">
          <varref fl="c89" loc="c,89,18,89,43" name="mips_cpu_bus.HI_register_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,43" dtype_id="1">
          <varref fl="c90" loc="c,90,18,90,43" name="mips_cpu_bus.LO_register_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c118" loc="c,118,14,118,39" dtype_id="1">
          <varref fl="c118" loc="c,118,14,118,39" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,14,119,33" dtype_id="1">
          <varref fl="c119" loc="c,119,14,119,33" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c120" loc="c,120,14,120,38" dtype_id="1">
          <varref fl="c120" loc="c,120,14,120,38" name="mips_cpu_bus.HI_register_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c121" loc="c,121,9,121,33" dtype_id="1">
          <varref fl="c121" loc="c,121,9,121,33" name="mips_cpu_bus.LO_register_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,15,130,35" dtype_id="2">
          <varref fl="c130" loc="c,130,15,130,35" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c131" loc="c,131,15,131,35" dtype_id="2">
          <varref fl="c131" loc="c,131,15,131,35" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c139" loc="c,139,8,139,35" dtype_id="1">
          <varref fl="c139" loc="c,139,8,139,35" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c140" loc="c,140,8,140,35" dtype_id="1">
          <varref fl="c140" loc="c,140,8,140,35" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c150" loc="c,150,15,150,38" dtype_id="2">
          <varref fl="c150" loc="c,150,15,150,38" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c151" loc="c,151,15,151,38" dtype_id="2">
          <varref fl="c151" loc="c,151,15,151,38" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c7" loc="c,7,17,7,20" dtype_id="1">
          <varref fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,17,8,22" dtype_id="1">
          <varref fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,18,9,24" dtype_id="1">
          <varref fl="c9" loc="c,9,18,9,24" name="active" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,24,10,35" dtype_id="2">
          <varref fl="c10" loc="c,10,24,10,35" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,24,13,31" dtype_id="2">
          <varref fl="c13" loc="c,13,24,13,31" name="address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c14" loc="c,14,18,14,23" dtype_id="1">
          <varref fl="c14" loc="c,14,18,14,23" name="write" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c15" loc="c,15,18,15,22" dtype_id="1">
          <varref fl="c15" loc="c,15,18,15,22" name="read" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,17,16,28" dtype_id="1">
          <varref fl="c16" loc="c,16,17,16,28" name="waitrequest" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,24,17,33" dtype_id="2">
          <varref fl="c17" loc="c,17,24,17,33" name="writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c18" loc="c,18,23,18,33" dtype_id="3">
          <varref fl="c18" loc="c,18,23,18,33" name="byteenable" dtype_id="21"/>
        </traceinc>
        <traceinc fl="c19" loc="c,19,23,19,31" dtype_id="2">
          <varref fl="c19" loc="c,19,23,19,31" name="readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="l4" loc="l,4,18,4,27" dtype_id="1">
          <const fl="c177" loc="c,177,33,177,34" name="1&apos;h1" dtype_id="11"/>
        </traceinc>
        <traceinc fl="d3" loc="d,3,24,3,25" dtype_id="2">
          <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
        </traceinc>
        <traceinc fl="i3" loc="i,3,12,3,21" dtype_id="14">
          <const fl="i3" loc="i,3,12,3,21" name="32&apos;sh20" dtype_id="14"/>
        </traceinc>
        <traceinc fl="j3" loc="j,3,12,3,21" dtype_id="14">
          <const fl="j3" loc="j,3,12,3,21" name="32&apos;sh5" dtype_id="14"/>
        </traceinc>
        <traceinc fl="j9" loc="j,9,31,9,38" dtype_id="6">
          <const fl="c334" loc="c,334,12,334,20" name="5&apos;h1f" dtype_id="18"/>
        </traceinc>
        <traceinc fl="j10" loc="j,10,31,10,38" dtype_id="6">
          <const fl="c335" loc="c,335,12,335,20" name="5&apos;h0" dtype_id="18"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__2">
        <traceinc fl="c86" loc="c,86,18,86,40" dtype_id="6">
          <varref fl="c86" loc="c,86,18,86,40" name="mips_cpu_bus.write_register_execute" dtype_id="18"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__3">
        <traceinc fl="c51" loc="c,51,18,51,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
              <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
              <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__4">
        <traceinc fl="c25" loc="c,25,15,25,36" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="11"/>
            </ccast>
            <cond fl="c413" loc="c,413,59,413,60" dtype_id="2">
              <ccast fl="c413" loc="c,413,38,413,58" dtype_id="11">
                <varref fl="c413" loc="c,413,38,413,58" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
              </ccast>
              <varref fl="c413" loc="c,413,61,413,85" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
              <varref fl="c413" loc="c,413,88,413,105" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
              <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
                <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
              </ccast>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
                  <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
                  <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
                </shiftl>
                <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
              </add>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
                  <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
              </add>
            </cond>
          </cond>
        </traceinc>
        <traceinc fl="c28" loc="c,28,15,28,40" dtype_id="2">
          <cond fl="i13" loc="i,13,30,13,31" dtype_id="2">
            <ccast fl="i13" loc="i,13,21,13,28" dtype_id="11">
              <varref fl="i13" loc="i,13,21,13,28" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
                <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
                <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
                <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__5">
        <traceinc fl="c72" loc="c,72,18,72,39" dtype_id="2">
          <shiftl fl="c267" loc="c,267,49,267,51" dtype_id="2">
            <varref fl="c267" loc="c,267,33,267,48" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
            <const fl="c267" loc="c,267,52,267,53" name="32&apos;sh2" dtype_id="14"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c77" loc="c,77,18,77,33" dtype_id="2">
          <varref fl="c77" loc="c,77,18,77,33" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__6">
        <traceinc fl="c39" loc="c,39,14,39,26" dtype_id="1">
          <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
            <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
              <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1f" dtype_id="2"/>
              </shiftr>
            </not>
            <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
              <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                  <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1e" dtype_id="2"/>
                </shiftr>
              </not>
              <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                  <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                    <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1d" dtype_id="2"/>
                  </shiftr>
                </not>
                <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                  <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                    <const fl="g10" loc="g,10,8,10,10" name="32&apos;h10000000" dtype_id="2"/>
                    <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                  </and>
                  <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                    <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                      <const fl="g10" loc="g,10,8,10,10" name="32&apos;h8000000" dtype_id="2"/>
                      <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    </and>
                    <cond fl="g30" loc="g,30,21,30,22" dtype_id="17">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      </and>
                      <lts fl="g30" loc="g,30,21,30,22" dtype_id="17">
                        <const fl="g30" loc="g,30,31,30,32" name="32&apos;sh0" dtype_id="14"/>
                        <varref fl="g30" loc="g,30,18,30,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                      </lts>
                      <gtes fl="g27" loc="g,27,20,27,22" dtype_id="17">
                        <const fl="g27" loc="g,27,31,27,32" name="32&apos;sh0" dtype_id="14"/>
                        <varref fl="g27" loc="g,27,17,27,18" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                      </gtes>
                    </cond>
                    <cond fl="g24" loc="g,24,12,24,14" dtype_id="11">
                      <and fl="g10" loc="g,10,8,10,10" dtype_id="2">
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h4000000" dtype_id="2"/>
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                      </and>
                      <neq fl="g24" loc="g,24,12,24,14" dtype_id="11">
                        <varref fl="g24" loc="g,24,10,24,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                        <varref fl="g24" loc="g,24,15,24,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                      </neq>
                      <eq fl="g21" loc="g,21,12,21,14" dtype_id="11">
                        <varref fl="g21" loc="g,21,10,21,11" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
                        <varref fl="g21" loc="g,21,15,21,16" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
                      </eq>
                    </cond>
                  </cond>
                  <and fl="g33" loc="g,33,8,33,9" dtype_id="17">
                    <not fl="g33" loc="g,33,8,33,9" dtype_id="17">
                      <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1b" dtype_id="2"/>
                      </shiftr>
                    </not>
                    <and fl="g13" loc="g,13,21,13,23" dtype_id="17">
                      <shiftr fl="g10" loc="g,10,8,10,10" dtype_id="11">
                        <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                        <const fl="g10" loc="g,10,8,10,10" name="32&apos;h1a" dtype_id="2"/>
                      </shiftr>
                      <cond fl="g13" loc="g,13,21,13,23" dtype_id="17">
                        <or fl="g12" loc="g,12,23,12,25" dtype_id="11">
                          <eq fl="g12" loc="g,12,11,12,13" dtype_id="11">
                            <const fl="g12" loc="g,12,14,12,22" name="5&apos;h1" dtype_id="18"/>
                            <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                              <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                              </shiftr>
                            </and>
                          </eq>
                          <eq fl="g12" loc="g,12,29,12,31" dtype_id="11">
                            <const fl="g12" loc="g,12,32,12,40" name="5&apos;h11" dtype_id="18"/>
                            <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                              <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                              <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                              </shiftr>
                            </and>
                          </eq>
                        </or>
                        <ltes fl="g13" loc="g,13,21,13,23" dtype_id="17">
                          <const fl="g13" loc="g,13,32,13,33" name="32&apos;sh0" dtype_id="14"/>
                          <varref fl="g13" loc="g,13,18,13,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                        </ltes>
                        <and fl="g16" loc="g,16,21,16,22" dtype_id="11">
                          <or fl="g15" loc="g,15,28,15,30" dtype_id="11">
                            <eq fl="g15" loc="g,15,16,15,18" dtype_id="11">
                              <const fl="g15" loc="g,15,19,15,27" name="5&apos;h0" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                            <eq fl="g15" loc="g,15,34,15,36" dtype_id="11">
                              <const fl="g15" loc="g,15,37,15,45" name="5&apos;h10" dtype_id="18"/>
                              <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                                <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                                  <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                                  <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                                </shiftr>
                              </and>
                            </eq>
                          </or>
                          <gts fl="g16" loc="g,16,21,16,22" dtype_id="17">
                            <const fl="g16" loc="g,16,31,16,32" name="32&apos;sh0" dtype_id="14"/>
                            <varref fl="g16" loc="g,16,18,16,19" name="mips_cpu_bus.comparator_1" dtype_id="14"/>
                          </gts>
                        </and>
                      </cond>
                    </and>
                  </and>
                </cond>
              </and>
            </and>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__7">
        <traceinc fl="c75" loc="c,75,18,75,30" dtype_id="2">
          <cond fl="c253" loc="c,253,43,253,44" dtype_id="2">
            <ccast fl="c253" loc="c,253,24,253,42" dtype_id="11">
              <varref fl="c253" loc="c,253,24,253,42" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </ccast>
            <varref fl="c253" loc="c,253,45,253,75" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2"/>
            <varref fl="c253" loc="c,253,78,253,107" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c76" loc="c,76,18,76,30" dtype_id="2">
          <cond fl="c254" loc="c,254,43,254,44" dtype_id="2">
            <ccast fl="c254" loc="c,254,24,254,42" dtype_id="11">
              <varref fl="c254" loc="c,254,24,254,42" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
            </ccast>
            <varref fl="c254" loc="c,254,45,254,75" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2"/>
            <varref fl="c254" loc="c,254,78,254,107" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__8">
        <traceinc fl="c162" loc="c,162,14,162,31" dtype_id="7">
          <varref fl="c162" loc="c,162,14,162,31" name="mips_cpu_bus.forward_A_execute" dtype_id="27"/>
        </traceinc>
        <traceinc fl="c163" loc="c,163,14,163,31" dtype_id="7">
          <varref fl="c163" loc="c,163,14,163,31" name="mips_cpu_bus.forward_B_execute" dtype_id="27"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__9">
        <traceinc fl="c126" loc="c,126,14,126,31" dtype_id="3">
          <varref fl="c126" loc="c,126,14,126,31" name="mips_cpu_bus.byteenable_memory" dtype_id="21"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__10">
        <traceinc fl="c101" loc="c,101,18,101,35" dtype_id="2">
          <varref fl="c101" loc="c,101,18,101,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c102" loc="c,102,18,102,35" dtype_id="2">
          <varref fl="c102" loc="c,102,18,102,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c103" loc="c,103,18,103,36" dtype_id="2">
          <varref fl="c103" loc="c,103,18,103,36" name="mips_cpu_bus.write_data_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c104" loc="c,104,18,104,36" dtype_id="2">
          <varref fl="c104" loc="c,104,18,104,36" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c105" loc="c,105,18,105,39" dtype_id="2">
          <varref fl="c105" loc="c,105,18,105,39" name="mips_cpu_bus.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,18,106,39" dtype_id="2">
          <varref fl="c106" loc="c,106,18,106,39" name="mips_cpu_bus.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c149" loc="c,149,15,149,31" dtype_id="2">
          <varref fl="c149" loc="c,149,15,149,31" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c154" loc="c,154,15,154,43" dtype_id="2">
          <varref fl="c154" loc="c,154,15,154,43" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
        </traceinc>
        <traceinc fl="q22" loc="q,22,15,22,30" dtype_id="2">
          <varref fl="q22" loc="q,22,15,22,30" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="6">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="18">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="18">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="9">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="9">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="9">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="11">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="11">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="11">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="22"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="9">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="9">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="9">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="9">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="11">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="11">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="11">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="22"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="9">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="9">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="9">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="9">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="9">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="9">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
        </traceinc>
        <traceinc fl="r10" loc="r,10,15,10,28" dtype_id="2">
          <varref fl="r10" loc="r,10,15,10,28" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__11">
        <traceinc fl="c73" loc="c,73,18,73,47" dtype_id="2">
          <varref fl="c73" loc="c,73,18,73,47" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c74" loc="c,74,18,74,47" dtype_id="2">
          <varref fl="c74" loc="c,74,18,74,47" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__12">
        <traceinc fl="c33" loc="c,33,14,33,35" dtype_id="1">
          <varref fl="c33" loc="c,33,14,33,35" name="mips_cpu_bus.register_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c34" loc="c,34,14,34,39" dtype_id="1">
          <varref fl="c34" loc="c,34,14,34,39" name="mips_cpu_bus.memory_to_register_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c35" loc="c,35,14,35,33" dtype_id="1">
          <varref fl="c35" loc="c,35,14,35,33" name="mips_cpu_bus.memory_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c36" loc="c,36,14,36,30" dtype_id="4">
          <varref fl="c36" loc="c,36,14,36,30" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c37" loc="c,37,14,37,41" dtype_id="4">
          <varref fl="c37" loc="c,37,14,37,41" name="mips_cpu_bus.register_destination_decode" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c38" loc="c,38,14,38,27" dtype_id="1">
          <varref fl="c38" loc="c,38,14,38,27" name="mips_cpu_bus.branch_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c40" loc="c,40,14,40,33" dtype_id="5">
          <varref fl="c40" loc="c,40,14,40,33" name="mips_cpu_bus.ALU_function_decode" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c41" loc="c,41,10,41,49" dtype_id="1">
          <varref fl="c41" loc="c,41,10,41,49" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,9,42,27" dtype_id="1">
          <varref fl="c42" loc="c,42,9,42,27" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,9,43,29" dtype_id="1">
          <varref fl="c43" loc="c,43,9,43,29" name="mips_cpu_bus.j_instruction_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,9,44,33" dtype_id="1">
          <varref fl="c44" loc="c,44,9,44,33" name="mips_cpu_bus.HI_register_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,9,45,33" dtype_id="1">
          <varref fl="c45" loc="c,45,9,45,33" name="mips_cpu_bus.LO_register_write_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="f19" loc="f,19,14,19,16" dtype_id="5">
          <varref fl="f19" loc="f,19,14,19,16" name="mips_cpu_bus.control_unit.op" dtype_id="19"/>
        </traceinc>
        <traceinc fl="f20" loc="f,20,14,20,16" dtype_id="6">
          <varref fl="f20" loc="f,20,14,20,16" name="mips_cpu_bus.control_unit.rt" dtype_id="18"/>
        </traceinc>
        <traceinc fl="f21" loc="f,21,14,21,19" dtype_id="5">
          <varref fl="f21" loc="f,21,14,21,19" name="mips_cpu_bus.control_unit.funct" dtype_id="19"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__13">
        <traceinc fl="c32" loc="c,32,14,32,40" dtype_id="1">
          <varref fl="c32" loc="c,32,14,32,40" name="mips_cpu_bus.program_counter_src_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c78" loc="c,78,16,78,28" dtype_id="2">
          <varref fl="c78" loc="c,78,16,78,28" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c79" loc="c,79,16,79,28" dtype_id="2">
          <varref fl="c79" loc="c,79,16,79,28" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__14">
        <traceinc fl="c157" loc="c,157,14,157,25" dtype_id="1">
          <varref fl="c157" loc="c,157,14,157,25" name="mips_cpu_bus.stall_fetch" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c158" loc="c,158,14,158,26" dtype_id="1">
          <varref fl="c158" loc="c,158,14,158,26" name="mips_cpu_bus.stall_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c161" loc="c,161,14,161,36" dtype_id="1">
          <varref fl="c161" loc="c,161,14,161,36" name="mips_cpu_bus.flush_execute_register" dtype_id="11"/>
        </traceinc>
        <traceinc fl="h31" loc="h,31,8,31,15" dtype_id="1">
          <varref fl="h31" loc="h,31,8,31,15" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="11"/>
        </traceinc>
        <traceinc fl="h32" loc="h,32,8,32,19" dtype_id="1">
          <varref fl="h32" loc="h,32,8,32,19" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="11"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__15">
        <traceinc fl="c175" loc="c,175,15,175,35" dtype_id="2">
          <arraysel fl="l23" loc="l,23,36,23,37" dtype_id="2">
            <varref fl="l23" loc="l,23,27,23,36" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
            <const fl="l23" loc="l,23,37,23,38" name="5&apos;h2" dtype_id="22"/>
          </arraysel>
        </traceinc>
        <traceinc fl="l13" loc="l,13,15,13,24" dtype_id="8">
          <varref fl="l13" loc="l,13,15,13,24" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__16">
        <traceinc fl="c26" loc="c,26,15,26,28" dtype_id="2">
          <varref fl="c26" loc="c,26,15,26,28" name="mips_cpu_bus.instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c27" loc="c,27,15,27,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c205" loc="c,205,6,205,7" dtype_id="2">
              <const fl="c205" loc="c,205,6,205,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu_bus.instr_address" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c29" loc="c,29,11,29,21" dtype_id="1">
          <varref fl="c29" loc="c,29,11,29,21" name="mips_cpu_bus.HALT_fetch" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c46" loc="c,46,9,46,20" dtype_id="1">
          <varref fl="c46" loc="c,46,9,46,20" name="mips_cpu_bus.HALT_decode" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c53" loc="c,53,18,53,50" dtype_id="2">
          <varref fl="c53" loc="c,53,18,53,50" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c83" loc="c,83,18,83,46" dtype_id="4">
          <varref fl="c83" loc="c,83,18,83,46" name="mips_cpu_bus.register_destination_execute" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c87" loc="c,87,18,87,35" dtype_id="4">
          <varref fl="c87" loc="c,87,18,87,35" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="20"/>
        </traceinc>
        <traceinc fl="c88" loc="c,88,18,88,38" dtype_id="5">
          <varref fl="c88" loc="c,88,18,88,38" name="mips_cpu_bus.ALU_function_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,40" dtype_id="1">
          <varref fl="c91" loc="c,91,18,91,40" name="mips_cpu_bus.register_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,11,92,51" dtype_id="1">
          <varref fl="c92" loc="c,92,11,92,51" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,10,93,31" dtype_id="1">
          <varref fl="c93" loc="c,93,10,93,31" name="mips_cpu_bus.j_instruction_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,10,94,29" dtype_id="1">
          <varref fl="c94" loc="c,94,10,94,29" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,10,95,22" dtype_id="1">
          <varref fl="c95" loc="c,95,10,95,22" name="mips_cpu_bus.HALT_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c96" loc="c,96,15,96,25" dtype_id="5">
          <varref fl="c96" loc="c,96,15,96,25" name="mips_cpu_bus.op_execute" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,15,99,28" dtype_id="2">
          <varref fl="c99" loc="c,99,15,99,28" name="mips_cpu_bus.src_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c100" loc="c,100,15,100,28" dtype_id="2">
          <varref fl="c100" loc="c,100,15,100,28" name="mips_cpu_bus.src_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,18,107,28" dtype_id="6">
          <varref fl="c107" loc="c,107,18,107,28" name="mips_cpu_bus.Rs_execute" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,18,108,28" dtype_id="6">
          <varref fl="c108" loc="c,108,18,108,28" name="mips_cpu_bus.Rt_execute" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c109" loc="c,109,18,109,28" dtype_id="6">
          <varref fl="c109" loc="c,109,18,109,28" name="mips_cpu_bus.Rd_execute" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c110" loc="c,110,18,110,34" dtype_id="2">
          <varref fl="c110" loc="c,110,18,110,34" name="mips_cpu_bus.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c111" loc="c,111,15,111,49" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c325" loc="c,325,6,325,11" dtype_id="2">
              <const fl="c325" loc="c,325,6,325,11" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c112" loc="c,112,15,112,48" dtype_id="2">
          <varref fl="c112" loc="c,112,15,112,48" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,15,113,40" dtype_id="2">
          <varref fl="c113" loc="c,113,15,113,40" name="mips_cpu_bus.j_program_counter_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c116" loc="c,116,14,116,35" dtype_id="1">
          <varref fl="c116" loc="c,116,14,116,35" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c117" loc="c,117,14,117,35" dtype_id="6">
          <varref fl="c117" loc="c,117,14,117,35" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,10,122,49" dtype_id="1">
          <varref fl="c122" loc="c,122,10,122,49" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c123" loc="c,123,9,123,29" dtype_id="1">
          <varref fl="c123" loc="c,123,9,123,29" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c124" loc="c,124,9,124,20" dtype_id="1">
          <varref fl="c124" loc="c,124,9,124,20" name="mips_cpu_bus.HALT_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c125" loc="c,125,14,125,23" dtype_id="5">
          <varref fl="c125" loc="c,125,14,125,23" name="mips_cpu_bus.op_memory" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c129" loc="c,129,15,129,32" dtype_id="2">
          <varref fl="c129" loc="c,129,15,129,32" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c132" loc="c,132,15,132,32" dtype_id="2">
          <varref fl="c132" loc="c,132,15,132,32" name="mips_cpu_bus.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c133" loc="c,133,15,133,41" dtype_id="2">
          <cond fl="c413" loc="c,413,59,413,60" dtype_id="2">
            <ccast fl="c413" loc="c,413,38,413,58" dtype_id="11">
              <varref fl="c413" loc="c,413,38,413,58" name="mips_cpu_bus.j_instruction_memory" dtype_id="11"/>
            </ccast>
            <varref fl="c413" loc="c,413,61,413,85" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
            <varref fl="c413" loc="c,413,88,413,105" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c134" loc="c,134,15,134,39" dtype_id="2">
          <varref fl="c134" loc="c,134,15,134,39" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c135" loc="c,135,15,135,31" dtype_id="2">
          <varref fl="c135" loc="c,135,15,135,31" name="mips_cpu_bus.src_A_ALU_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c138" loc="c,138,8,138,32" dtype_id="1">
          <varref fl="c138" loc="c,138,8,138,32" name="mips_cpu_bus.register_write_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c141" loc="c,141,8,141,36" dtype_id="1">
          <varref fl="c141" loc="c,141,8,141,36" name="mips_cpu_bus.memory_to_register_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c142" loc="c,142,8,142,22" dtype_id="1">
          <varref fl="c142" loc="c,142,8,142,22" name="mips_cpu_bus.HALT_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c143" loc="c,143,14,143,26" dtype_id="5">
          <varref fl="c143" loc="c,143,14,143,26" name="mips_cpu_bus.op_writeback" dtype_id="19"/>
        </traceinc>
        <traceinc fl="c144" loc="c,144,14,144,34" dtype_id="3">
          <varref fl="c144" loc="c,144,14,144,34" name="mips_cpu_bus.byteenable_writeback" dtype_id="21"/>
        </traceinc>
        <traceinc fl="c145" loc="c,145,15,145,34" dtype_id="2">
          <varref fl="c145" loc="c,145,15,145,34" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c148" loc="c,148,14,148,38" dtype_id="6">
          <varref fl="c148" loc="c,148,14,148,38" name="mips_cpu_bus.write_register_writeback" dtype_id="18"/>
        </traceinc>
        <traceinc fl="c152" loc="c,152,15,152,35" dtype_id="2">
          <varref fl="c152" loc="c,152,15,152,35" name="mips_cpu_bus.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__17">
        <traceinc fl="c80" loc="c,80,15,80,39" dtype_id="2">
          <or fl="c370" loc="c,370,86,370,87" dtype_id="2">
            <and fl="c370" loc="c,370,69,370,70" dtype_id="21">
              <const fl="c370" loc="c,370,86,370,87" name="32&apos;hf0000000" dtype_id="2"/>
              <varref fl="c370" loc="c,370,37,370,69" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
            </and>
            <and fl="c68" loc="c,68,39,68,40" dtype_id="23">
              <const fl="c370" loc="c,370,76,370,77" name="32&apos;hffffffc" dtype_id="2"/>
              <shiftl fl="c370" loc="c,370,76,370,77" dtype_id="2">
                <varref fl="c68" loc="c,68,21,68,39" name="mips_cpu_bus.instruction_decode" dtype_id="24"/>
                <const fl="c370" loc="c,370,76,370,77" name="32&apos;h2" dtype_id="2"/>
              </shiftl>
            </and>
          </or>
        </traceinc>
        <traceinc fl="c159" loc="c,159,14,159,30" dtype_id="1">
          <and fl="h67" loc="h,67,100,67,102" dtype_id="11">
            <and fl="h67" loc="h,67,60,67,62" dtype_id="11">
              <neq fl="h67" loc="h,67,54,67,56" dtype_id="11">
                <const fl="h67" loc="h,67,57,67,58" name="5&apos;h0" dtype_id="18"/>
                <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                  <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h67" loc="h,67,74,67,76" dtype_id="11">
                <and fl="c59" loc="c,59,40,59,41" dtype_id="18">
                  <const fl="c59" loc="c,59,40,59,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c59" loc="c,59,40,59,41" dtype_id="18">
                    <varref fl="c59" loc="c,59,22,59,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c59" loc="c,59,44,59,46" name="5&apos;h15" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h67" loc="h,67,77,67,98" dtype_id="18">
                  <varref fl="h67" loc="h,67,77,67,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h67" loc="h,67,103,67,124" dtype_id="11">
              <varref fl="h67" loc="h,67,103,67,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c160" loc="c,160,14,160,30" dtype_id="1">
          <and fl="h68" loc="h,68,100,68,102" dtype_id="11">
            <and fl="h68" loc="h,68,60,68,62" dtype_id="11">
              <neq fl="h68" loc="h,68,54,68,56" dtype_id="11">
                <const fl="h68" loc="h,68,57,68,58" name="5&apos;h0" dtype_id="18"/>
                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="h68" loc="h,68,74,68,76" dtype_id="11">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="18">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="18">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h10" dtype_id="22"/>
                  </shiftr>
                </and>
                <ccast fl="h68" loc="h,68,77,68,98" dtype_id="18">
                  <varref fl="h68" loc="h,68,77,68,98" name="mips_cpu_bus.write_register_memory" dtype_id="18"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="h68" loc="h,68,103,68,124" dtype_id="11">
              <varref fl="h68" loc="h,68,103,68,124" name="mips_cpu_bus.register_write_memory" dtype_id="11"/>
            </ccast>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__18">
        <traceinc fl="c22" loc="c,22,8,22,20" dtype_id="1">
          <varref fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c52" loc="c,52,18,52,36" dtype_id="2">
          <varref fl="c52" loc="c,52,18,52,36" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c55" loc="c,55,15,55,17" dtype_id="5">
          <and fl="c56" loc="c,56,33,56,34" dtype_id="19">
            <const fl="c56" loc="c,56,33,56,34" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="c56" loc="c,56,33,56,34" dtype_id="19">
              <varref fl="c56" loc="c,56,15,56,33" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c56" loc="c,56,37,56,39" name="5&apos;h1a" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c57" loc="c,57,18,57,32" dtype_id="6">
          <and fl="c58" loc="c,58,45,58,46" dtype_id="18">
            <const fl="c58" loc="c,58,45,58,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c58" loc="c,58,45,58,46" dtype_id="18">
              <varref fl="c58" loc="c,58,27,58,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c58" loc="c,58,49,58,51" name="5&apos;h15" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c60" loc="c,60,18,60,32" dtype_id="6">
          <and fl="c61" loc="c,61,45,61,46" dtype_id="18">
            <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="18">
              <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c61" loc="c,61,49,61,51" name="5&apos;h10" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c63" loc="c,63,18,63,27" dtype_id="6">
          <and fl="c64" loc="c,64,40,64,41" dtype_id="18">
            <const fl="c64" loc="c,64,40,64,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c64" loc="c,64,40,64,41" dtype_id="18">
              <varref fl="c64" loc="c,64,22,64,40" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
              <const fl="c64" loc="c,64,44,64,46" name="5&apos;hb" dtype_id="22"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c65" loc="c,65,18,65,27" dtype_id="12">
          <and fl="c66" loc="c,66,40,66,41" dtype_id="25">
            <const fl="c66" loc="c,66,40,66,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c66" loc="c,66,22,66,40" name="mips_cpu_bus.instruction_decode" dtype_id="25"/>
          </and>
        </traceinc>
        <traceinc fl="c67" loc="c,67,15,67,23" dtype_id="13">
          <and fl="c68" loc="c,68,39,68,40" dtype_id="24">
            <const fl="c68" loc="c,68,39,68,40" name="32&apos;h3ffffff" dtype_id="2"/>
            <varref fl="c68" loc="c,68,21,68,39" name="mips_cpu_bus.instruction_decode" dtype_id="24"/>
          </and>
        </traceinc>
        <traceinc fl="c153" loc="c,153,15,153,34" dtype_id="2">
          <varref fl="c153" loc="c,153,15,153,34" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c576" loc="c,576,14,576,25" dtype_id="4">
          <varref fl="c576" loc="c,576,14,576,25" name="mips_cpu_bus.fetch_state" dtype_id="20"/>
        </traceinc>
        <traceinc fl="l28" loc="l,28,8,28,26" dtype_id="1">
          <and fl="l29" loc="l,29,34,29,35" dtype_id="11">
            <const fl="l29" loc="l,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="l29" loc="l,29,34,29,35" dtype_id="11">
              <ccast fl="l29" loc="l,29,30,29,33" dtype_id="11">
                <varref fl="l29" loc="l,29,30,29,33" name="mips_cpu_bus.internal_clk" dtype_id="11"/>
              </ccast>
            </not>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__19">
        <traceinc fl="c70" loc="c,70,15,70,45" dtype_id="2">
          <varref fl="c70" loc="c,70,15,70,45" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c71" loc="c,71,15,71,45" dtype_id="2">
          <varref fl="c71" loc="c,71,15,71,45" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__20">
        <traceinc fl="c84" loc="c,84,18,84,44" dtype_id="1">
          <varref fl="c84" loc="c,84,18,84,44" name="mips_cpu_bus.memory_to_register_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,18,85,38" dtype_id="1">
          <varref fl="c85" loc="c,85,18,85,38" name="mips_cpu_bus.memory_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c89" loc="c,89,18,89,43" dtype_id="1">
          <varref fl="c89" loc="c,89,18,89,43" name="mips_cpu_bus.HI_register_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,43" dtype_id="1">
          <varref fl="c90" loc="c,90,18,90,43" name="mips_cpu_bus.LO_register_write_execute" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c118" loc="c,118,14,118,39" dtype_id="1">
          <varref fl="c118" loc="c,118,14,118,39" name="mips_cpu_bus.memory_to_register_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,14,119,33" dtype_id="1">
          <varref fl="c119" loc="c,119,14,119,33" name="mips_cpu_bus.memory_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c120" loc="c,120,14,120,38" dtype_id="1">
          <varref fl="c120" loc="c,120,14,120,38" name="mips_cpu_bus.HI_register_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c121" loc="c,121,9,121,33" dtype_id="1">
          <varref fl="c121" loc="c,121,9,121,33" name="mips_cpu_bus.LO_register_write_memory" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,15,130,35" dtype_id="2">
          <varref fl="c130" loc="c,130,15,130,35" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c131" loc="c,131,15,131,35" dtype_id="2">
          <varref fl="c131" loc="c,131,15,131,35" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c139" loc="c,139,8,139,35" dtype_id="1">
          <varref fl="c139" loc="c,139,8,139,35" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c140" loc="c,140,8,140,35" dtype_id="1">
          <varref fl="c140" loc="c,140,8,140,35" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c150" loc="c,150,15,150,38" dtype_id="2">
          <varref fl="c150" loc="c,150,15,150,38" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c151" loc="c,151,15,151,38" dtype_id="2">
          <varref fl="c151" loc="c,151,15,151,38" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="traceChgThis__21">
        <traceinc fl="c7" loc="c,7,17,7,20" dtype_id="1">
          <varref fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,17,8,22" dtype_id="1">
          <varref fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,18,9,24" dtype_id="1">
          <varref fl="c9" loc="c,9,18,9,24" name="active" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,24,10,35" dtype_id="2">
          <varref fl="c10" loc="c,10,24,10,35" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,24,13,31" dtype_id="2">
          <varref fl="c13" loc="c,13,24,13,31" name="address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c14" loc="c,14,18,14,23" dtype_id="1">
          <varref fl="c14" loc="c,14,18,14,23" name="write" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c15" loc="c,15,18,15,22" dtype_id="1">
          <varref fl="c15" loc="c,15,18,15,22" name="read" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,17,16,28" dtype_id="1">
          <varref fl="c16" loc="c,16,17,16,28" name="waitrequest" dtype_id="11"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,24,17,33" dtype_id="2">
          <varref fl="c17" loc="c,17,24,17,33" name="writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c18" loc="c,18,23,18,33" dtype_id="3">
          <varref fl="c18" loc="c,18,23,18,33" name="byteenable" dtype_id="21"/>
        </traceinc>
        <traceinc fl="c19" loc="c,19,23,19,31" dtype_id="2">
          <varref fl="c19" loc="c,19,23,19,31" name="readdata" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="_eval_debug_assertions">
        <if fl="c7" loc="c,7,17,7,20">
          <and fl="c7" loc="c,7,17,7,20" dtype_id="1">
            <varref fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="1"/>
            <const fl="c7" loc="c,7,17,7,20" name="8&apos;hfe" dtype_id="32"/>
          </and>
          <cstmt fl="c7" loc="c,7,17,7,20">
            <text fl="c7" loc="c,7,17,7,20"/>
          </cstmt>
        </if>
        <if fl="c8" loc="c,8,17,8,22">
          <and fl="c8" loc="c,8,17,8,22" dtype_id="1">
            <varref fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="1"/>
            <const fl="c8" loc="c,8,17,8,22" name="8&apos;hfe" dtype_id="32"/>
          </and>
          <cstmt fl="c8" loc="c,8,17,8,22">
            <text fl="c8" loc="c,8,17,8,22"/>
          </cstmt>
        </if>
        <if fl="c16" loc="c,16,17,16,28">
          <and fl="c16" loc="c,16,17,16,28" dtype_id="1">
            <varref fl="c16" loc="c,16,17,16,28" name="waitrequest" dtype_id="1"/>
            <const fl="c16" loc="c,16,17,16,28" name="8&apos;hfe" dtype_id="32"/>
          </and>
          <cstmt fl="c16" loc="c,16,17,16,28">
            <text fl="c16" loc="c,16,17,16,28"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,20" name="_ctor_var_reset">
        <creset fl="c7" loc="c,7,17,7,20">
          <varref fl="c7" loc="c,7,17,7,20" name="clk" dtype_id="1"/>
        </creset>
        <creset fl="c8" loc="c,8,17,8,22">
          <varref fl="c8" loc="c,8,17,8,22" name="reset" dtype_id="1"/>
        </creset>
        <creset fl="c9" loc="c,9,18,9,24">
          <varref fl="c9" loc="c,9,18,9,24" name="active" dtype_id="1"/>
        </creset>
        <creset fl="c10" loc="c,10,24,10,35">
          <varref fl="c10" loc="c,10,24,10,35" name="register_v0" dtype_id="2"/>
        </creset>
        <creset fl="c13" loc="c,13,24,13,31">
          <varref fl="c13" loc="c,13,24,13,31" name="address" dtype_id="2"/>
        </creset>
        <creset fl="c14" loc="c,14,18,14,23">
          <varref fl="c14" loc="c,14,18,14,23" name="write" dtype_id="1"/>
        </creset>
        <creset fl="c15" loc="c,15,18,15,22">
          <varref fl="c15" loc="c,15,18,15,22" name="read" dtype_id="1"/>
        </creset>
        <creset fl="c16" loc="c,16,17,16,28">
          <varref fl="c16" loc="c,16,17,16,28" name="waitrequest" dtype_id="1"/>
        </creset>
        <creset fl="c17" loc="c,17,24,17,33">
          <varref fl="c17" loc="c,17,24,17,33" name="writedata" dtype_id="2"/>
        </creset>
        <creset fl="c18" loc="c,18,23,18,33">
          <varref fl="c18" loc="c,18,23,18,33" name="byteenable" dtype_id="3"/>
        </creset>
        <creset fl="c19" loc="c,19,23,19,31">
          <varref fl="c19" loc="c,19,23,19,31" name="readdata" dtype_id="2"/>
        </creset>
        <creset fl="c22" loc="c,22,8,22,20">
          <varref fl="c22" loc="c,22,8,22,20" name="mips_cpu_bus.internal_clk" dtype_id="1"/>
        </creset>
        <creset fl="c26" loc="c,26,15,26,28">
          <varref fl="c26" loc="c,26,15,26,28" name="mips_cpu_bus.instr_address" dtype_id="2"/>
        </creset>
        <creset fl="c28" loc="c,28,15,28,40">
          <varref fl="c28" loc="c,28,15,28,40" name="mips_cpu_bus.program_counter_mux_1_out" dtype_id="2"/>
        </creset>
        <creset fl="c29" loc="c,29,11,29,21">
          <varref fl="c29" loc="c,29,11,29,21" name="mips_cpu_bus.HALT_fetch" dtype_id="1"/>
        </creset>
        <creset fl="c32" loc="c,32,14,32,40">
          <varref fl="c32" loc="c,32,14,32,40" name="mips_cpu_bus.program_counter_src_decode" dtype_id="1"/>
        </creset>
        <creset fl="c33" loc="c,33,14,33,35">
          <varref fl="c33" loc="c,33,14,33,35" name="mips_cpu_bus.register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c34" loc="c,34,14,34,39">
          <varref fl="c34" loc="c,34,14,34,39" name="mips_cpu_bus.memory_to_register_decode" dtype_id="1"/>
        </creset>
        <creset fl="c35" loc="c,35,14,35,33">
          <varref fl="c35" loc="c,35,14,35,33" name="mips_cpu_bus.memory_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c36" loc="c,36,14,36,30">
          <varref fl="c36" loc="c,36,14,36,30" name="mips_cpu_bus.ALU_src_B_decode" dtype_id="4"/>
        </creset>
        <creset fl="c37" loc="c,37,14,37,41">
          <varref fl="c37" loc="c,37,14,37,41" name="mips_cpu_bus.register_destination_decode" dtype_id="4"/>
        </creset>
        <creset fl="c38" loc="c,38,14,38,27">
          <varref fl="c38" loc="c,38,14,38,27" name="mips_cpu_bus.branch_decode" dtype_id="1"/>
        </creset>
        <creset fl="c40" loc="c,40,14,40,33">
          <varref fl="c40" loc="c,40,14,40,33" name="mips_cpu_bus.ALU_function_decode" dtype_id="5"/>
        </creset>
        <creset fl="c41" loc="c,41,10,41,49">
          <varref fl="c41" loc="c,41,10,41,49" name="mips_cpu_bus.program_counter_multiplexer_jump_decode" dtype_id="1"/>
        </creset>
        <creset fl="c42" loc="c,42,9,42,27">
          <varref fl="c42" loc="c,42,9,42,27" name="mips_cpu_bus.using_HI_LO_decode" dtype_id="1"/>
        </creset>
        <creset fl="c43" loc="c,43,9,43,29">
          <varref fl="c43" loc="c,43,9,43,29" name="mips_cpu_bus.j_instruction_decode" dtype_id="1"/>
        </creset>
        <creset fl="c44" loc="c,44,9,44,33">
          <varref fl="c44" loc="c,44,9,44,33" name="mips_cpu_bus.HI_register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c45" loc="c,45,9,45,33">
          <varref fl="c45" loc="c,45,9,45,33" name="mips_cpu_bus.LO_register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c46" loc="c,46,9,46,20">
          <varref fl="c46" loc="c,46,9,46,20" name="mips_cpu_bus.HALT_decode" dtype_id="1"/>
        </creset>
        <creset fl="c52" loc="c,52,18,52,36">
          <varref fl="c52" loc="c,52,18,52,36" name="mips_cpu_bus.instruction_decode" dtype_id="2"/>
        </creset>
        <creset fl="c53" loc="c,53,18,53,50">
          <varref fl="c53" loc="c,53,18,53,50" name="mips_cpu_bus.program_counter_plus_four_decode" dtype_id="2"/>
        </creset>
        <creset fl="c73" loc="c,73,18,73,47">
          <varref fl="c73" loc="c,73,18,73,47" name="mips_cpu_bus.register_file_output_A_decode" dtype_id="2"/>
        </creset>
        <creset fl="c74" loc="c,74,18,74,47">
          <varref fl="c74" loc="c,74,18,74,47" name="mips_cpu_bus.register_file_output_B_decode" dtype_id="2"/>
        </creset>
        <creset fl="c77" loc="c,77,18,77,33">
          <varref fl="c77" loc="c,77,18,77,33" name="mips_cpu_bus.sign_imm_decode" dtype_id="2"/>
        </creset>
        <creset fl="c78" loc="c,78,16,78,28">
          <varref fl="c78" loc="c,78,16,78,28" name="mips_cpu_bus.comparator_1" dtype_id="2"/>
        </creset>
        <creset fl="c79" loc="c,79,16,79,28">
          <varref fl="c79" loc="c,79,16,79,28" name="mips_cpu_bus.comparator_2" dtype_id="2"/>
        </creset>
        <creset fl="c83" loc="c,83,18,83,46">
          <varref fl="c83" loc="c,83,18,83,46" name="mips_cpu_bus.register_destination_execute" dtype_id="4"/>
        </creset>
        <creset fl="c84" loc="c,84,18,84,44">
          <varref fl="c84" loc="c,84,18,84,44" name="mips_cpu_bus.memory_to_register_execute" dtype_id="1"/>
        </creset>
        <creset fl="c85" loc="c,85,18,85,38">
          <varref fl="c85" loc="c,85,18,85,38" name="mips_cpu_bus.memory_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c86" loc="c,86,18,86,40">
          <varref fl="c86" loc="c,86,18,86,40" name="mips_cpu_bus.write_register_execute" dtype_id="6"/>
        </creset>
        <creset fl="c87" loc="c,87,18,87,35">
          <varref fl="c87" loc="c,87,18,87,35" name="mips_cpu_bus.ALU_src_B_execute" dtype_id="4"/>
        </creset>
        <creset fl="c88" loc="c,88,18,88,38">
          <varref fl="c88" loc="c,88,18,88,38" name="mips_cpu_bus.ALU_function_execute" dtype_id="5"/>
        </creset>
        <creset fl="c89" loc="c,89,18,89,43">
          <varref fl="c89" loc="c,89,18,89,43" name="mips_cpu_bus.HI_register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c90" loc="c,90,18,90,43">
          <varref fl="c90" loc="c,90,18,90,43" name="mips_cpu_bus.LO_register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c91" loc="c,91,18,91,40">
          <varref fl="c91" loc="c,91,18,91,40" name="mips_cpu_bus.register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c92" loc="c,92,11,92,51">
          <varref fl="c92" loc="c,92,11,92,51" name="mips_cpu_bus.program_counter_multiplexer_jump_execute" dtype_id="1"/>
        </creset>
        <creset fl="c93" loc="c,93,10,93,31">
          <varref fl="c93" loc="c,93,10,93,31" name="mips_cpu_bus.j_instruction_execute" dtype_id="1"/>
        </creset>
        <creset fl="c94" loc="c,94,10,94,29">
          <varref fl="c94" loc="c,94,10,94,29" name="mips_cpu_bus.using_HI_LO_execute" dtype_id="1"/>
        </creset>
        <creset fl="c95" loc="c,95,10,95,22">
          <varref fl="c95" loc="c,95,10,95,22" name="mips_cpu_bus.HALT_execute" dtype_id="1"/>
        </creset>
        <creset fl="c96" loc="c,96,15,96,25">
          <varref fl="c96" loc="c,96,15,96,25" name="mips_cpu_bus.op_execute" dtype_id="5"/>
        </creset>
        <creset fl="c99" loc="c,99,15,99,28">
          <varref fl="c99" loc="c,99,15,99,28" name="mips_cpu_bus.src_A_execute" dtype_id="2"/>
        </creset>
        <creset fl="c100" loc="c,100,15,100,28">
          <varref fl="c100" loc="c,100,15,100,28" name="mips_cpu_bus.src_B_execute" dtype_id="2"/>
        </creset>
        <creset fl="c101" loc="c,101,18,101,35">
          <varref fl="c101" loc="c,101,18,101,35" name="mips_cpu_bus.src_A_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c102" loc="c,102,18,102,35">
          <varref fl="c102" loc="c,102,18,102,35" name="mips_cpu_bus.src_B_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c103" loc="c,103,18,103,36">
          <varref fl="c103" loc="c,103,18,103,36" name="mips_cpu_bus.write_data_execute" dtype_id="2"/>
        </creset>
        <creset fl="c104" loc="c,104,18,104,36">
          <varref fl="c104" loc="c,104,18,104,36" name="mips_cpu_bus.ALU_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c105" loc="c,105,18,105,39">
          <varref fl="c105" loc="c,105,18,105,39" name="mips_cpu_bus.ALU_HI_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c106" loc="c,106,18,106,39">
          <varref fl="c106" loc="c,106,18,106,39" name="mips_cpu_bus.ALU_LO_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c107" loc="c,107,18,107,28">
          <varref fl="c107" loc="c,107,18,107,28" name="mips_cpu_bus.Rs_execute" dtype_id="6"/>
        </creset>
        <creset fl="c108" loc="c,108,18,108,28">
          <varref fl="c108" loc="c,108,18,108,28" name="mips_cpu_bus.Rt_execute" dtype_id="6"/>
        </creset>
        <creset fl="c109" loc="c,109,18,109,28">
          <varref fl="c109" loc="c,109,18,109,28" name="mips_cpu_bus.Rd_execute" dtype_id="6"/>
        </creset>
        <creset fl="c110" loc="c,110,18,110,34">
          <varref fl="c110" loc="c,110,18,110,34" name="mips_cpu_bus.sign_imm_execute" dtype_id="2"/>
        </creset>
        <creset fl="c112" loc="c,112,15,112,48">
          <varref fl="c112" loc="c,112,15,112,48" name="mips_cpu_bus.program_counter_plus_four_execute" dtype_id="2"/>
        </creset>
        <creset fl="c113" loc="c,113,15,113,40">
          <varref fl="c113" loc="c,113,15,113,40" name="mips_cpu_bus.j_program_counter_execute" dtype_id="2"/>
        </creset>
        <creset fl="c116" loc="c,116,14,116,35">
          <varref fl="c116" loc="c,116,14,116,35" name="mips_cpu_bus.register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c117" loc="c,117,14,117,35">
          <varref fl="c117" loc="c,117,14,117,35" name="mips_cpu_bus.write_register_memory" dtype_id="6"/>
        </creset>
        <creset fl="c118" loc="c,118,14,118,39">
          <varref fl="c118" loc="c,118,14,118,39" name="mips_cpu_bus.memory_to_register_memory" dtype_id="1"/>
        </creset>
        <creset fl="c119" loc="c,119,14,119,33">
          <varref fl="c119" loc="c,119,14,119,33" name="mips_cpu_bus.memory_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c120" loc="c,120,14,120,38">
          <varref fl="c120" loc="c,120,14,120,38" name="mips_cpu_bus.HI_register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c121" loc="c,121,9,121,33">
          <varref fl="c121" loc="c,121,9,121,33" name="mips_cpu_bus.LO_register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c122" loc="c,122,10,122,49">
          <varref fl="c122" loc="c,122,10,122,49" name="mips_cpu_bus.program_counter_multiplexer_jump_memory" dtype_id="1"/>
        </creset>
        <creset fl="c123" loc="c,123,9,123,29">
          <varref fl="c123" loc="c,123,9,123,29" name="mips_cpu_bus.j_instruction_memory" dtype_id="1"/>
        </creset>
        <creset fl="c124" loc="c,124,9,124,20">
          <varref fl="c124" loc="c,124,9,124,20" name="mips_cpu_bus.HALT_memory" dtype_id="1"/>
        </creset>
        <creset fl="c125" loc="c,125,14,125,23">
          <varref fl="c125" loc="c,125,14,125,23" name="mips_cpu_bus.op_memory" dtype_id="5"/>
        </creset>
        <creset fl="c126" loc="c,126,14,126,31">
          <varref fl="c126" loc="c,126,14,126,31" name="mips_cpu_bus.byteenable_memory" dtype_id="3"/>
        </creset>
        <creset fl="c129" loc="c,129,15,129,32">
          <varref fl="c129" loc="c,129,15,129,32" name="mips_cpu_bus.ALU_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c130" loc="c,130,15,130,35">
          <varref fl="c130" loc="c,130,15,130,35" name="mips_cpu_bus.ALU_HI_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c131" loc="c,131,15,131,35">
          <varref fl="c131" loc="c,131,15,131,35" name="mips_cpu_bus.ALU_LO_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c132" loc="c,132,15,132,32">
          <varref fl="c132" loc="c,132,15,132,32" name="mips_cpu_bus.write_data_memory" dtype_id="2"/>
        </creset>
        <creset fl="c134" loc="c,134,15,134,39">
          <varref fl="c134" loc="c,134,15,134,39" name="mips_cpu_bus.j_program_counter_memory" dtype_id="2"/>
        </creset>
        <creset fl="c135" loc="c,135,15,135,31">
          <varref fl="c135" loc="c,135,15,135,31" name="mips_cpu_bus.src_A_ALU_memory" dtype_id="2"/>
        </creset>
        <creset fl="c138" loc="c,138,8,138,32">
          <varref fl="c138" loc="c,138,8,138,32" name="mips_cpu_bus.register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c139" loc="c,139,8,139,35">
          <varref fl="c139" loc="c,139,8,139,35" name="mips_cpu_bus.HI_register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c140" loc="c,140,8,140,35">
          <varref fl="c140" loc="c,140,8,140,35" name="mips_cpu_bus.LO_register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c141" loc="c,141,8,141,36">
          <varref fl="c141" loc="c,141,8,141,36" name="mips_cpu_bus.memory_to_register_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c142" loc="c,142,8,142,22">
          <varref fl="c142" loc="c,142,8,142,22" name="mips_cpu_bus.HALT_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c143" loc="c,143,14,143,26">
          <varref fl="c143" loc="c,143,14,143,26" name="mips_cpu_bus.op_writeback" dtype_id="5"/>
        </creset>
        <creset fl="c144" loc="c,144,14,144,34">
          <varref fl="c144" loc="c,144,14,144,34" name="mips_cpu_bus.byteenable_writeback" dtype_id="3"/>
        </creset>
        <creset fl="c145" loc="c,145,15,145,34">
          <varref fl="c145" loc="c,145,15,145,34" name="mips_cpu_bus.src_A_ALU_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c148" loc="c,148,14,148,38">
          <varref fl="c148" loc="c,148,14,148,38" name="mips_cpu_bus.write_register_writeback" dtype_id="6"/>
        </creset>
        <creset fl="c149" loc="c,149,15,149,31">
          <varref fl="c149" loc="c,149,15,149,31" name="mips_cpu_bus.result_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c150" loc="c,150,15,150,38">
          <varref fl="c150" loc="c,150,15,150,38" name="mips_cpu_bus.ALU_HI_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c151" loc="c,151,15,151,38">
          <varref fl="c151" loc="c,151,15,151,38" name="mips_cpu_bus.ALU_LO_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c152" loc="c,152,15,152,35">
          <varref fl="c152" loc="c,152,15,152,35" name="mips_cpu_bus.ALU_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c153" loc="c,153,15,153,34">
          <varref fl="c153" loc="c,153,15,153,34" name="mips_cpu_bus.read_data_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c154" loc="c,154,15,154,43">
          <varref fl="c154" loc="c,154,15,154,43" name="mips_cpu_bus.read_data_writeback_filtered" dtype_id="2"/>
        </creset>
        <creset fl="c157" loc="c,157,14,157,25">
          <varref fl="c157" loc="c,157,14,157,25" name="mips_cpu_bus.stall_fetch" dtype_id="1"/>
        </creset>
        <creset fl="c158" loc="c,158,14,158,26">
          <varref fl="c158" loc="c,158,14,158,26" name="mips_cpu_bus.stall_decode" dtype_id="1"/>
        </creset>
        <creset fl="c161" loc="c,161,14,161,36">
          <varref fl="c161" loc="c,161,14,161,36" name="mips_cpu_bus.flush_execute_register" dtype_id="1"/>
        </creset>
        <creset fl="c162" loc="c,162,14,162,31">
          <varref fl="c162" loc="c,162,14,162,31" name="mips_cpu_bus.forward_A_execute" dtype_id="7"/>
        </creset>
        <creset fl="c163" loc="c,163,14,163,31">
          <varref fl="c163" loc="c,163,14,163,31" name="mips_cpu_bus.forward_B_execute" dtype_id="7"/>
        </creset>
        <creset fl="c576" loc="c,576,14,576,25">
          <varref fl="c576" loc="c,576,14,576,25" name="mips_cpu_bus.fetch_state" dtype_id="4"/>
        </creset>
        <creset fl="l13" loc="l,13,15,13,24">
          <varref fl="l13" loc="l,13,15,13,24" name="mips_cpu_bus.register_file.registers" dtype_id="8"/>
        </creset>
        <creset fl="l14" loc="l,14,15,14,21">
          <varref fl="l14" loc="l,14,15,14,21" name="mips_cpu_bus.register_file.HI_reg" dtype_id="2"/>
        </creset>
        <creset fl="l14" loc="l,14,23,14,29">
          <varref fl="l14" loc="l,14,23,14,29" name="mips_cpu_bus.register_file.LO_reg" dtype_id="2"/>
        </creset>
        <creset fl="f19" loc="f,19,14,19,16">
          <varref fl="f19" loc="f,19,14,19,16" name="mips_cpu_bus.control_unit.op" dtype_id="5"/>
        </creset>
        <creset fl="f20" loc="f,20,14,20,16">
          <varref fl="f20" loc="f,20,14,20,16" name="mips_cpu_bus.control_unit.rt" dtype_id="6"/>
        </creset>
        <creset fl="f21" loc="f,21,14,21,19">
          <varref fl="f21" loc="f,21,14,21,19" name="mips_cpu_bus.control_unit.funct" dtype_id="5"/>
        </creset>
        <creset fl="q22" loc="q,22,15,22,30">
          <varref fl="q22" loc="q,22,15,22,30" name="mips_cpu_bus.alu_input_mux.src_mux_input_0" dtype_id="2"/>
        </creset>
        <creset fl="e19" loc="e,19,15,19,31">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu_bus.alu.ALU_HI_LO_output" dtype_id="9"/>
        </creset>
        <creset fl="r10" loc="r,10,15,10,28">
          <varref fl="r10" loc="r,10,15,10,28" name="mips_cpu_bus.memory_filter.temp_filtered" dtype_id="2"/>
        </creset>
        <creset fl="h31" loc="h,31,8,31,15">
          <varref fl="h31" loc="h,31,8,31,15" name="mips_cpu_bus.hazard_unit.lwstall" dtype_id="1"/>
        </creset>
        <creset fl="h32" loc="h,32,8,32,19">
          <varref fl="h32" loc="h,32,8,32,19" name="mips_cpu_bus.hazard_unit.branchstall" dtype_id="1"/>
        </creset>
        <creset fl="c22" loc="c,22,8,22,20">
          <varref fl="c22" loc="c,22,8,22,20" name="__VinpClk__TOP__mips_cpu_bus.internal_clk" dtype_id="1"/>
        </creset>
        <creset fl="c22" loc="c,22,8,22,20">
          <varref fl="c22" loc="c,22,8,22,20" name="__Vchglast__TOP__mips_cpu_bus.internal_clk" dtype_id="1"/>
        </creset>
        <creset fl="c5" loc="c,5,8,5,20">
          <varref fl="c5" loc="c,5,8,5,20" name="__Vm_traceActivity" dtype_id="10"/>
        </creset>
      </cfunc>
      <cuse fl="c5" loc="c,5,8,5,20" name="VerilatedVcd"/>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Bus_obj_dir/MIPS_Bus_TB__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Bus_obj_dir/MIPS_Bus_TB__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Bus_obj_dir/MIPS_Bus_TB__Trace__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Bus_obj_dir/MIPS_Bus_TB__Trace.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Bus_obj_dir/MIPS_Bus_TB.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Bus_obj_dir/MIPS_Bus_TB.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <unpackarraydtype fl="l13" loc="l,13,24,13,25" id="8" sub_dtype_id="2">
        <range fl="l13" loc="l,13,24,13,25">
          <const fl="l13" loc="l,13,25,13,27" name="32&apos;sh1f" dtype_id="14"/>
          <const fl="l13" loc="l,13,28,13,29" name="32&apos;sh0" dtype_id="14"/>
        </range>
      </unpackarraydtype>
      <basicdtype fl="e15" loc="e,15,2,15,7" id="9" name="logic" left="63" right="0"/>
      <basicdtype fl="e45" loc="e,45,34,45,41" id="30" name="logic" left="63" right="0"/>
      <basicdtype fl="c7" loc="c,7,11,7,16" id="1" name="logic"/>
      <basicdtype fl="c10" loc="c,10,12,10,17" id="2" name="logic" left="31" right="0"/>
      <basicdtype fl="c18" loc="c,18,12,18,17" id="3" name="logic" left="3" right="0"/>
      <basicdtype fl="c36" loc="c,36,2,36,7" id="4" name="logic" left="1" right="0"/>
      <basicdtype fl="c40" loc="c,40,2,40,7" id="5" name="logic" left="5" right="0"/>
      <basicdtype fl="c57" loc="c,57,2,57,7" id="6" name="logic" left="4" right="0"/>
      <basicdtype fl="c65" loc="c,65,2,65,7" id="12" name="logic" left="15" right="0"/>
      <basicdtype fl="c67" loc="c,67,2,67,7" id="13" name="logic" left="25" right="0"/>
      <basicdtype fl="c162" loc="c,162,2,162,7" id="7" name="logic" left="2" right="0"/>
      <basicdtype fl="c205" loc="c,205,8,205,10" id="14" name="logic" left="31" right="0"/>
      <basicdtype fl="l13" loc="l,13,15,13,24" id="15" name="bit" left="4" right="0"/>
      <basicdtype fl="l13" loc="l,13,15,13,24" id="16" name="bit"/>
      <basicdtype fl="c5" loc="c,5,8,5,20" id="10" name="bit" left="31" right="0"/>
      <basicdtype fl="c86" loc="c,86,18,86,40" id="11" name="logic" left="31" right="0"/>
      <basicdtype fl="l31" loc="l,31,44,31,46" id="17" name="logic" left="31" right="0"/>
      <basicdtype fl="l31" loc="l,31,30,31,43" id="18" name="logic" left="31" right="0"/>
      <basicdtype fl="m69" loc="m,69,30,69,31" id="19" name="logic" left="31" right="0"/>
      <basicdtype fl="m65" loc="m,65,25,65,26" id="20" name="logic" left="31" right="0"/>
      <basicdtype fl="p50" loc="p,50,28,50,29" id="21" name="logic" left="31" right="0"/>
      <basicdtype fl="c64" loc="c,64,44,64,46" id="22" name="logic" left="31" right="0"/>
      <basicdtype fl="c68" loc="c,68,39,68,40" id="24" name="logic" left="31" right="0"/>
      <basicdtype fl="c370" loc="c,370,76,370,77" id="23" name="logic" left="31" right="0"/>
      <basicdtype fl="c266" loc="c,266,31,266,32" id="25" name="logic" left="31" right="0"/>
      <basicdtype fl="c504" loc="c,504,33,504,34" id="26" name="logic" left="31" right="0"/>
      <basicdtype fl="h37" loc="h,37,45,37,51" id="27" name="logic" left="31" right="0"/>
      <basicdtype fl="r54" loc="r,54,49,54,50" id="28" name="logic" left="31" right="0"/>
      <basicdtype fl="r54" loc="r,54,76,54,77" id="29" name="logic" left="31" right="0"/>
      <basicdtype fl="e71" loc="e,71,39,71,41" id="31" name="logic" left="31" right="0"/>
      <basicdtype fl="c7" loc="c,7,17,7,20" id="32" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
