Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 20:03:25 2019
| Host         : LAPTOP-7KRP4TI6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.133        0.000                      0                 8308        0.080        0.000                      0                 8308        4.020        0.000                       0                  2954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.133        0.000                      0                 6379        0.080        0.000                      0                 6379        4.020        0.000                       0                  2954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.189        0.000                      0                 1929        0.760        0.000                      0                 1929  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[125]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.214ns (27.363%)  route 3.223ns (72.637%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 7.817 - 5.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.823     3.117    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X51Y133        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDCE (Prop_fdce_C_Q)         0.456     3.573 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[28]/Q
                         net (fo=33, routed)          1.339     4.912    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[28]
    SLICE_X55Y136        LUT6 (Prop_lut6_I1_O)        0.124     5.036 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[101]_i_6/O
                         net (fo=1, routed)           0.000     5.036    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[101]_i_6_n_0
    SLICE_X55Y136        MUXF7 (Prop_muxf7_I1_O)      0.217     5.253 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[101]_i_2/O
                         net (fo=1, routed)           0.415     5.667    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[101]_i_2_n_0
    SLICE_X57Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.966 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[101]_i_1/O
                         net (fo=16, routed)          0.591     6.558    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[101]
    SLICE_X57Y138        LUT4 (Prop_lut4_I0_O)        0.118     6.676 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[125]_i_1/O
                         net (fo=11, routed)          0.878     7.554    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[125]
    SLICE_X53Y140        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.638     7.817    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X53Y140        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[125]/C  (IS_INVERTED)
                         clock pessimism              0.281     8.098    
                         clock uncertainty           -0.154     7.944    
    SLICE_X53Y140        FDCE (Setup_fdce_C_D)       -0.257     7.687    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[125]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.215ns (26.502%)  route 3.370ns (73.498%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 7.883 - 5.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.896     3.190    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y133        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDCE (Prop_fdce_C_Q)         0.456     3.646 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[61]/Q
                         net (fo=33, routed)          1.118     4.764    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[61]
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.124     4.888 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[0]_i_8/O
                         net (fo=1, routed)           0.000     4.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[0]_i_8_n_0
    SLICE_X62Y134        MUXF7 (Prop_muxf7_I1_O)      0.214     5.102 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[0]_i_3/O
                         net (fo=1, routed)           0.576     5.678    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[0]_i_3_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I2_O)        0.297     5.975 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[0]_i_1/O
                         net (fo=16, routed)          0.772     6.746    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[0]
    SLICE_X66Y131        LUT2 (Prop_lut2_I0_O)        0.124     6.870 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[8]_i_1/O
                         net (fo=10, routed)          0.904     7.775    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[8]
    SLICE_X66Y130        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.704     7.883    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X66Y130        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.247     8.130    
                         clock uncertainty           -0.154     7.976    
    SLICE_X66Y130        FDCE (Setup_fdce_C_D)       -0.025     7.951    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[56]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.212ns (29.351%)  route 2.917ns (70.649%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 7.829 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.901     3.195    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y138        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDCE (Prop_fdce_C_Q)         0.456     3.651 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[93]/Q
                         net (fo=33, routed)          1.195     4.846    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[93]
    SLICE_X60Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.970 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[32]_i_6/O
                         net (fo=1, routed)           0.000     4.970    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[32]_i_6_n_0
    SLICE_X60Y141        MUXF7 (Prop_muxf7_I1_O)      0.217     5.187 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[32]_i_2/O
                         net (fo=1, routed)           0.301     5.488    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[32]_i_2_n_0
    SLICE_X59Y141        LUT6 (Prop_lut6_I0_O)        0.299     5.787 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[32]_i_1/O
                         net (fo=16, routed)          0.465     6.252    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[32]
    SLICE_X58Y141        LUT4 (Prop_lut4_I0_O)        0.116     6.368 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[56]_i_1/O
                         net (fo=11, routed)          0.957     7.324    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[56]
    SLICE_X49Y141        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.650     7.829    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X49Y141        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[56]/C  (IS_INVERTED)
                         clock pessimism              0.147     7.976    
                         clock uncertainty           -0.154     7.822    
    SLICE_X49Y141        FDCE (Setup_fdce_C_D)       -0.282     7.540    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[56]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[45]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.220ns (26.846%)  route 3.324ns (73.154%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 7.890 - 5.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.902     3.196    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y139        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDCE (Prop_fdce_C_Q)         0.456     3.652 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/Q
                         net (fo=33, routed)          1.283     4.935    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[92]
    SLICE_X61Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.059 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_6/O
                         net (fo=1, routed)           0.000     5.059    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_6_n_0
    SLICE_X61Y141        MUXF7 (Prop_muxf7_I1_O)      0.217     5.276 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[37]_i_2/O
                         net (fo=1, routed)           0.550     5.826    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[37]_i_2_n_0
    SLICE_X59Y141        LUT6 (Prop_lut6_I0_O)        0.299     6.125 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_1/O
                         net (fo=16, routed)          0.732     6.857    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[37]
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.981 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[45]_i_1/O
                         net (fo=10, routed)          0.760     7.740    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[45]
    SLICE_X57Y143        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.711     7.890    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X57Y143        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[45]/C  (IS_INVERTED)
                         clock pessimism              0.283     8.173    
                         clock uncertainty           -0.154     8.019    
    SLICE_X57Y143        FDCE (Setup_fdce_C_D)       -0.058     7.961    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[45]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K3_reg[94]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.214ns (28.422%)  route 3.057ns (71.578%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 7.883 - 5.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.899     3.193    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X61Y134        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDCE (Prop_fdce_C_Q)         0.456     3.649 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[122]/Q
                         net (fo=33, routed)          1.155     4.804    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[122]
    SLICE_X65Y130        LUT6 (Prop_lut6_I3_O)        0.124     4.928 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[70]_i_6/O
                         net (fo=1, routed)           0.000     4.928    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[70]_i_6_n_0
    SLICE_X65Y130        MUXF7 (Prop_muxf7_I1_O)      0.217     5.145 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[70]_i_2/O
                         net (fo=1, routed)           0.443     5.588    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[70]_i_2_n_0
    SLICE_X66Y128        LUT6 (Prop_lut6_I0_O)        0.299     5.887 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[70]_i_1/O
                         net (fo=16, routed)          0.559     6.446    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[70]
    SLICE_X65Y129        LUT4 (Prop_lut4_I0_O)        0.118     6.564 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[94]_i_1/O
                         net (fo=11, routed)          0.901     7.464    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[94]
    SLICE_X64Y129        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K3_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.704     7.883    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X64Y129        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K3_reg[94]/C  (IS_INVERTED)
                         clock pessimism              0.247     8.130    
                         clock uncertainty           -0.154     7.976    
    SLICE_X64Y129        FDCE (Setup_fdce_C_D)       -0.280     7.696    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K3_reg[94]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K8_reg[109]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.220ns (26.528%)  route 3.379ns (73.472%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 7.889 - 5.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.823     3.117    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X51Y133        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDCE (Prop_fdce_C_Q)         0.456     3.573 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[28]/Q
                         net (fo=33, routed)          1.339     4.912    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[28]
    SLICE_X55Y136        LUT6 (Prop_lut6_I1_O)        0.124     5.036 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[101]_i_6/O
                         net (fo=1, routed)           0.000     5.036    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[101]_i_6_n_0
    SLICE_X55Y136        MUXF7 (Prop_muxf7_I1_O)      0.217     5.253 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[101]_i_2/O
                         net (fo=1, routed)           0.415     5.667    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[101]_i_2_n_0
    SLICE_X57Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.966 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[101]_i_1/O
                         net (fo=16, routed)          0.716     6.682    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[101]
    SLICE_X62Y138        LUT2 (Prop_lut2_I0_O)        0.124     6.806 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[109]_i_1/O
                         net (fo=10, routed)          0.910     7.716    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[109]
    SLICE_X58Y141        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K8_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.710     7.889    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X58Y141        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K8_reg[109]/C  (IS_INVERTED)
                         clock pessimism              0.247     8.136    
                         clock uncertainty           -0.154     7.982    
    SLICE_X58Y141        FDCE (Setup_fdce_C_D)       -0.026     7.956    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K8_reg[109]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[61]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.214ns (28.558%)  route 3.037ns (71.442%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 7.893 - 5.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.902     3.196    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y139        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDCE (Prop_fdce_C_Q)         0.456     3.652 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/Q
                         net (fo=33, routed)          1.283     4.935    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[92]
    SLICE_X61Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.059 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_6/O
                         net (fo=1, routed)           0.000     5.059    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_6_n_0
    SLICE_X61Y141        MUXF7 (Prop_muxf7_I1_O)      0.217     5.276 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[37]_i_2/O
                         net (fo=1, routed)           0.550     5.826    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[37]_i_2_n_0
    SLICE_X59Y141        LUT6 (Prop_lut6_I0_O)        0.299     6.125 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_1/O
                         net (fo=16, routed)          0.461     6.586    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[37]
    SLICE_X59Y141        LUT4 (Prop_lut4_I0_O)        0.118     6.704 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[61]_i_1/O
                         net (fo=11, routed)          0.743     7.447    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[61]
    SLICE_X64Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.714     7.893    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X64Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.247     8.140    
                         clock uncertainty           -0.154     7.986    
    SLICE_X64Y142        FDCE (Setup_fdce_C_D)       -0.260     7.726    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K9_reg[61]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.215ns (28.044%)  route 3.117ns (71.956%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 7.817 - 5.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.896     3.190    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y133        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDCE (Prop_fdce_C_Q)         0.456     3.646 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[61]/Q
                         net (fo=33, routed)          1.354     5.000    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[61]
    SLICE_X54Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.124 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[4]_i_5/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[4]_i_5_n_0
    SLICE_X54Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     5.338 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[4]_i_2/O
                         net (fo=2, routed)           0.499     5.838    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[4]_i_2_n_0
    SLICE_X53Y137        LUT5 (Prop_lut5_I0_O)        0.297     6.135 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[4]_i_1/O
                         net (fo=15, routed)          0.520     6.655    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[4]
    SLICE_X53Y137        LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[20]_i_1/O
                         net (fo=10, routed)          0.744     7.522    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[20]
    SLICE_X51Y139        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.638     7.817    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X51Y139        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.247     8.064    
                         clock uncertainty           -0.154     7.910    
    SLICE_X51Y139        FDCE (Setup_fdce_C_D)       -0.089     7.821    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K5_reg[20]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K4_reg[45]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.220ns (27.537%)  route 3.210ns (72.463%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 7.889 - 5.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.902     3.196    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y139        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDCE (Prop_fdce_C_Q)         0.456     3.652 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[92]/Q
                         net (fo=33, routed)          1.283     4.935    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[92]
    SLICE_X61Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.059 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_6/O
                         net (fo=1, routed)           0.000     5.059    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_6_n_0
    SLICE_X61Y141        MUXF7 (Prop_muxf7_I1_O)      0.217     5.276 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[37]_i_2/O
                         net (fo=1, routed)           0.550     5.826    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[37]_i_2_n_0
    SLICE_X59Y141        LUT6 (Prop_lut6_I0_O)        0.299     6.125 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[37]_i_1/O
                         net (fo=16, routed)          0.732     6.857    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[37]
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.981 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[45]_i_1/O
                         net (fo=10, routed)          0.646     7.626    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[45]
    SLICE_X59Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K4_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.710     7.889    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K4_reg[45]/C  (IS_INVERTED)
                         clock pessimism              0.283     8.172    
                         clock uncertainty           -0.154     8.018    
    SLICE_X59Y142        FDCE (Setup_fdce_C_D)       -0.090     7.928    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K4_reg[45]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K10_reg[84]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.215ns (26.982%)  route 3.288ns (73.018%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 7.893 - 5.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.895     3.189    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X60Y131        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y131        FDCE (Prop_fdce_C_Q)         0.456     3.645 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_ScheduleKey_reg[125]/Q
                         net (fo=33, routed)          1.121     4.766    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/Q[125]
    SLICE_X62Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.890 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[68]_i_6/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[68]_i_6_n_0
    SLICE_X62Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     5.104 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[68]_i_2/O
                         net (fo=1, routed)           0.594     5.698    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6_reg[68]_i_2_n_0
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.297     5.995 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[68]_i_1/O
                         net (fo=16, routed)          0.502     6.497    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/D[68]
    SLICE_X62Y135        LUT3 (Prop_lut3_I0_O)        0.124     6.621 r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/KS/i_/K6[84]_i_1/O
                         net (fo=10, routed)          1.071     7.692    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/newRoundKey[84]
    SLICE_X62Y146        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K10_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.714     7.893    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X62Y146        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K10_reg[84]/C  (IS_INVERTED)
                         clock pessimism              0.282     8.175    
                         clock uncertainty           -0.154     8.021    
    SLICE_X62Y146        FDCE (Setup_fdce_C_D)       -0.023     7.998    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K10_reg[84]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  0.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.864%)  route 0.166ns (47.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.166     1.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X29Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.347 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_5
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.968%)  route 0.209ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.209     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.818%)  route 0.210ns (62.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.210     1.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.237    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.909%)  route 0.146ns (47.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.561     0.897    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.146     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.827     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.929    
    SLICE_X26Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.685%)  route 0.203ns (61.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.203     1.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.541%)  route 0.241ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.241     1.396    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.577%)  route 0.232ns (64.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.232     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.556     0.892    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.823     1.189    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.892    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.075     0.967    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.555%)  route 0.240ns (59.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.240     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.110     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.027    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X61Y138   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[33]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X60Y141   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[34]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y131   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[35]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X59Y140   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[36]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X59Y140   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[37]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X58Y139   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[38]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X62Y144   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[39]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X63Y115   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y144   design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[40]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K6_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.642ns (14.831%)  route 3.687ns (85.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 7.890 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.182     7.274    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X55Y147        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K6_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.711     7.890    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X55Y147        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K6_reg[52]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.019    
                         clock uncertainty           -0.154     7.865    
    SLICE_X55Y147        FDCE (Recov_fdce_C_CLR)     -0.402     7.463    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K6_reg[52]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[110]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.642ns (14.854%)  route 3.680ns (85.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.176     7.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X59Y140        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y140        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[110]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X59Y140        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[110]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[36]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.642ns (14.854%)  route 3.680ns (85.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.176     7.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X59Y140        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y140        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[36]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X59Y140        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[36]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[37]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.642ns (14.854%)  route 3.680ns (85.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.176     7.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X59Y140        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y140        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[37]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X59Y140        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[37]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.642ns (14.854%)  route 3.680ns (85.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.176     7.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X59Y140        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X59Y140        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[49]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X59Y140        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K1_reg[49]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[110]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.642ns (14.897%)  route 3.668ns (85.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.163     7.255    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X55Y142        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X55Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[110]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X55Y142        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[110]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.642ns (14.897%)  route 3.668ns (85.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.163     7.255    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X55Y142        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X55Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[38]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X55Y142        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[38]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.642ns (14.897%)  route 3.668ns (85.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.163     7.255    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X55Y142        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X55Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[57]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X55Y142        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[57]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.642ns (14.897%)  route 3.668ns (85.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.163     7.255    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X55Y142        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X55Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[58]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X55Y142        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[58]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.642ns (14.897%)  route 3.668ns (85.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.651     2.945    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.505     3.968    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.092 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        3.163     7.255    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X55Y142        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        1.709     7.888    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X55Y142        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.017    
                         clock uncertainty           -0.154     7.863    
    SLICE_X55Y142        FDCE (Recov_fdce_C_CLR)     -0.402     7.461    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/K2_reg[60]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  0.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[123]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.209ns (20.247%)  route 0.823ns (79.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.643     1.925    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X34Y119        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[123]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.901     1.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X34Y119        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[123]/C
                         clock pessimism             -0.035     1.232    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.165    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[125]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.209ns (20.247%)  route 0.823ns (79.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.643     1.925    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X34Y119        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.901     1.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X34Y119        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[125]/C
                         clock pessimism             -0.035     1.232    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.165    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[82]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.209ns (20.247%)  route 0.823ns (79.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.643     1.925    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X34Y119        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.901     1.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X34Y119        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[82]/C
                         clock pessimism             -0.035     1.232    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.165    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.209ns (20.247%)  route 0.823ns (79.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.643     1.925    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X35Y119        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.901     1.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X35Y119        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[0]/C
                         clock pessimism             -0.035     1.232    
    SLICE_X35Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.140    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[124]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.209ns (20.247%)  route 0.823ns (79.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.643     1.925    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X35Y119        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.901     1.267    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X35Y119        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[124]/C
                         clock pessimism             -0.035     1.232    
    SLICE_X35Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.140    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[66]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.209ns (19.233%)  route 0.878ns (80.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.697     1.979    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X34Y118        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.902     1.268    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X34Y118        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[66]/C
                         clock pessimism             -0.035     1.233    
    SLICE_X34Y118        FDCE (Remov_fdce_C_CLR)     -0.067     1.166    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.209ns (19.233%)  route 0.878ns (80.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.697     1.979    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X34Y118        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.902     1.268    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X34Y118        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[19]/C
                         clock pessimism             -0.035     1.233    
    SLICE_X34Y118        FDCE (Remov_fdce_C_CLR)     -0.067     1.166    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[66]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.209ns (19.233%)  route 0.878ns (80.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.697     1.979    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[127]_0
    SLICE_X34Y118        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.902     1.268    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/s00_axi_aclk
    SLICE_X34Y118        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[66]/C
                         clock pessimism             -0.035     1.233    
    SLICE_X34Y118        FDCE (Remov_fdce_C_CLR)     -0.067     1.166    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_in_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[115]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.513%)  route 0.862ns (80.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.681     1.964    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X40Y134        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.904     1.270    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X40Y134        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[115]/C
                         clock pessimism             -0.035     1.235    
    SLICE_X40Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.143    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[118]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.513%)  route 0.862ns (80.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.557     0.893    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.181     1.237    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.282 f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_awready_i_1/O
                         net (fo=2428, routed)        0.681     1.964    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aresetn_0
    SLICE_X40Y134        FDCE                                         f  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2954, routed)        0.904     1.270    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/s00_axi_aclk
    SLICE_X40Y134        FDCE                                         r  design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[118]/C
                         clock pessimism             -0.035     1.235    
    SLICE_X40Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.143    design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/reg_in_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.821    





