Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Dec  2 15:04:42 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.099       -0.559                      7                11912        0.028        0.000                      0                11912        3.000        0.000                       0                  4587  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.099       -0.559                      7                11912        0.028        0.000                      0                11912        7.192        0.000                       0                  4583  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation       -0.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.638ns  (logic 7.167ns (48.963%)  route 7.471ns (51.037%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.036    12.691    pg/notegen/CO[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.329    13.020 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.885    13.905    pg/notegen/y12[9]_i_1_n_0
    SLICE_X48Y53         FDSE                                         r  pg/notegen/y12_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.513    13.877    pg/notegen/clk_out1
    SLICE_X48Y53         FDSE                                         r  pg/notegen/y12_reg[2]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X48Y53         FDSE (Setup_fdse_C_S)       -0.429    13.806    pg/notegen/y12_reg[2]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.638ns  (logic 7.167ns (48.963%)  route 7.471ns (51.037%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.036    12.691    pg/notegen/CO[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.329    13.020 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.885    13.905    pg/notegen/y12[9]_i_1_n_0
    SLICE_X48Y53         FDSE                                         r  pg/notegen/y12_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.513    13.877    pg/notegen/clk_out1
    SLICE_X48Y53         FDSE                                         r  pg/notegen/y12_reg[3]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X48Y53         FDSE (Setup_fdse_C_S)       -0.429    13.806    pg/notegen/y12_reg[3]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 7.167ns (49.375%)  route 7.348ns (50.625%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.036    12.691    pg/notegen/CO[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.329    13.020 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.763    13.783    pg/notegen/y12[9]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.513    13.877    pg/notegen/clk_out1
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[0]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X46Y53         FDRE (Setup_fdre_C_R)       -0.524    13.711    pg/notegen/y12_reg[0]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 7.167ns (49.375%)  route 7.348ns (50.625%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.036    12.691    pg/notegen/CO[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.329    13.020 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.763    13.783    pg/notegen/y12[9]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.513    13.877    pg/notegen/clk_out1
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[1]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X46Y53         FDRE (Setup_fdre_C_R)       -0.524    13.711    pg/notegen/y12_reg[1]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 7.167ns (49.375%)  route 7.348ns (50.625%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.036    12.691    pg/notegen/CO[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.329    13.020 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.763    13.783    pg/notegen/y12[9]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.513    13.877    pg/notegen/clk_out1
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[5]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X46Y53         FDRE (Setup_fdre_C_R)       -0.524    13.711    pg/notegen/y12_reg[5]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 7.167ns (49.375%)  route 7.348ns (50.625%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.036    12.691    pg/notegen/CO[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.329    13.020 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.763    13.783    pg/notegen/y12[9]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.513    13.877    pg/notegen/clk_out1
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[6]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X46Y53         FDRE (Setup_fdre_C_R)       -0.524    13.711    pg/notegen/y12_reg[6]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 7.167ns (49.375%)  route 7.348ns (50.625%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.036    12.691    pg/notegen/CO[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.329    13.020 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.763    13.783    pg/notegen/y12[9]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.513    13.877    pg/notegen/clk_out1
    SLICE_X46Y53         FDRE                                         r  pg/notegen/y12_reg[7]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X46Y53         FDRE (Setup_fdre_C_R)       -0.524    13.711    pg/notegen/y12_reg[7]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.441ns  (logic 7.167ns (49.628%)  route 7.274ns (50.372%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.905    12.559    db1/CO[0]
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.329    12.888 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.820    13.709    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y54         FDRE                                         r  pg/notegen/speed_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y54         FDRE                                         r  pg/notegen/speed_counter_reg[10]/C
                         clock pessimism              0.487    14.367    
                         clock uncertainty           -0.130    14.237    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    13.713    pg/notegen/speed_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.441ns  (logic 7.167ns (49.628%)  route 7.274ns (50.372%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.905    12.559    db1/CO[0]
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.329    12.888 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.820    13.709    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y54         FDRE                                         r  pg/notegen/speed_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y54         FDRE                                         r  pg/notegen/speed_counter_reg[11]/C
                         clock pessimism              0.487    14.367    
                         clock uncertainty           -0.130    14.237    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    13.713    pg/notegen/speed_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.441ns  (logic 7.167ns (49.628%)  route 7.274ns (50.372%))
  Logic Levels:           25  (CARRY4=17 LUT2=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.807    -0.733    pg/clk_out1
    SLICE_X47Y43         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  pg/bpm_reg[10]/Q
                         net (fo=64, routed)          0.657     0.380    pg/bpm_reg_n_0_[10]
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.504 r  pg/pixel_step_i_234/O
                         net (fo=2, routed)           0.499     1.003    pg/pixel_step_i_234_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.529 r  pg/pixel_step_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000     1.529    pg/pixel_step_reg_i_200_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.643 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.643    pg/pixel_step_reg_i_196_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.757 r  pg/pixel_step_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000     1.757    pg/pixel_step_reg_i_170_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.871 r  pg/pixel_step_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000     1.871    pg/pixel_step_reg_i_155_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.985 r  pg/pixel_step_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.985    pg/pixel_step_reg_i_135_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.207 r  pg/pixel_step_reg_i_133/O[0]
                         net (fo=5, routed)           0.481     2.688    pg/pixel_step_reg_i_133_n_7
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.295     2.983 r  pg/pixel_step_i_141/O
                         net (fo=1, routed)           0.569     3.551    pg/pixel_step_i_141_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.327     3.878 r  pg/pixel_step_i_101/O
                         net (fo=1, routed)           0.000     3.878    pg/pixel_step_i_101_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.428 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.428    pg/pixel_step_reg_i_57_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.542    pg/pixel_step_reg_i_50_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  pg/pixel_step_reg_i_37/O[1]
                         net (fo=6, routed)           0.692     5.568    pg/notegen/pixel_step_reg_i_103_0[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.303     5.871 r  pg/notegen/pixel_step_i_183/O
                         net (fo=1, routed)           0.000     5.871    pg/notegen/pixel_step_i_183_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.251 r  pg/notegen/pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.251    pg/notegen/pixel_step_reg_i_142_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  pg/notegen/pixel_step_reg_i_103/O[1]
                         net (fo=3, routed)           0.681     7.256    pg/notegen_n_1114
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.306     7.562 r  pg/pixel_step_i_153/O
                         net (fo=1, routed)           0.000     7.562    pg/pixel_step_i_153_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.112 r  pg/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.112    pg/pixel_step_reg_i_108_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  pg/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.226    pg/pixel_step_reg_i_61_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.497 r  pg/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.732     9.228    pg/notegen/pixel_step_i_38_0[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.373     9.601 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.634    10.236    pg/notegen/pixel_step_i_29_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.360 r  pg/notegen/pixel_step_i_17/O
                         net (fo=1, routed)           0.605    10.965    pg/notegen/pixel_step_i_17_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.363 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.363    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.655 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.905    12.559    db1/CO[0]
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.329    12.888 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.820    13.709    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y54         FDRE                                         r  pg/notegen/speed_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y54         FDRE                                         r  pg/notegen/speed_counter_reg[8]/C
                         clock pessimism              0.487    14.367    
                         clock uncertainty           -0.130    14.237    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    13.713    pg/notegen/speed_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet73/lut_1/amp_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.352%)  route 0.198ns (54.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.562    -0.602    pg/audio1/myrec/tonet73/lut_1/clk_out1
    SLICE_X54Y88         FDRE                                         r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[4]/Q
                         net (fo=1, routed)           0.198    -0.241    pg/audio1/myrec/tonet73_n_3
    SLICE_X51Y87         FDRE                                         r  pg/audio1/myrec/d5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.831    -0.842    pg/audio1/myrec/clk_out1
    SLICE_X51Y87         FDRE                                         r  pg/audio1/myrec/d5_reg[4]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.070    -0.268    pg/audio1/myrec/d5_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet73/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.474%)  route 0.197ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.562    -0.602    pg/audio1/myrec/tonet73/lut_1/clk_out1
    SLICE_X54Y88         FDRE                                         r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.197    -0.242    pg/audio1/myrec/t73[7]
    SLICE_X51Y87         FDRE                                         r  pg/audio1/myrec/d5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.831    -0.842    pg/audio1/myrec/clk_out1
    SLICE_X51Y87         FDRE                                         r  pg/audio1/myrec/d5_reg[7]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.066    -0.272    pg/audio1/myrec/d5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pg/n_array_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.464%)  route 0.268ns (65.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.554    -0.610    pg/clk_out1
    SLICE_X52Y77         FDRE                                         r  pg/n_array_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  pg/n_array_reg[1]/Q
                         net (fo=4, routed)           0.268    -0.201    pg/n_array_reg[1]_0
    SLICE_X44Y77         FDRE                                         r  pg/notes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.825    -0.848    pg/clk_out1
    SLICE_X44Y77         FDRE                                         r  pg/notes_reg[1]/C
                         clock pessimism              0.504    -0.344    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.070    -0.274    pg/notes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1108/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.609%)  route 0.261ns (58.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.566    -0.598    pg/audio1/myrec/tonet1108/clk_out1
    SLICE_X32Y100        FDRE                                         r  pg/audio1/myrec/tonet1108/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tonet1108/phase_reg[31]/Q
                         net (fo=9, routed)           0.261    -0.196    pg/audio1/myrec/tonet1108/lut_1/phase_reg[5]
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  pg/audio1/myrec/tonet1108/lut_1/g0_b2__51/O
                         net (fo=1, routed)           0.000    -0.151    pg/audio1/myrec/tonet1108/lut_1/g0_b2__51_n_0
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.843    -0.830    pg/audio1/myrec/tonet1108/lut_1/clk_out1
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[2]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1108/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.609%)  route 0.261ns (58.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.566    -0.598    pg/audio1/myrec/tonet1108/clk_out1
    SLICE_X32Y100        FDRE                                         r  pg/audio1/myrec/tonet1108/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tonet1108/phase_reg[31]/Q
                         net (fo=9, routed)           0.261    -0.196    pg/audio1/myrec/tonet1108/lut_1/phase_reg[5]
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  pg/audio1/myrec/tonet1108/lut_1/g0_b3__51/O
                         net (fo=1, routed)           0.000    -0.151    pg/audio1/myrec/tonet1108/lut_1/g0_b3__51_n_0
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.843    -0.830    pg/audio1/myrec/tonet1108/lut_1/clk_out1
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[3]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1108/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.609%)  route 0.261ns (58.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.566    -0.598    pg/audio1/myrec/tonet1108/clk_out1
    SLICE_X32Y100        FDRE                                         r  pg/audio1/myrec/tonet1108/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tonet1108/phase_reg[31]/Q
                         net (fo=9, routed)           0.261    -0.196    pg/audio1/myrec/tonet1108/lut_1/phase_reg[5]
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  pg/audio1/myrec/tonet1108/lut_1/g0_b0__51/O
                         net (fo=1, routed)           0.000    -0.151    pg/audio1/myrec/tonet1108/lut_1/g0_b0__51_n_0
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.843    -0.830    pg/audio1/myrec/tonet1108/lut_1/clk_out1
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[0]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091    -0.230    pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1108/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.424%)  route 0.263ns (58.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.566    -0.598    pg/audio1/myrec/tonet1108/clk_out1
    SLICE_X32Y100        FDRE                                         r  pg/audio1/myrec/tonet1108/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tonet1108/phase_reg[31]/Q
                         net (fo=9, routed)           0.263    -0.194    pg/audio1/myrec/tonet1108/lut_1/phase_reg[5]
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.149 r  pg/audio1/myrec/tonet1108/lut_1/g0_b1__51/O
                         net (fo=1, routed)           0.000    -0.149    pg/audio1/myrec/tonet1108/lut_1/g0_b1__51_n_0
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.843    -0.830    pg/audio1/myrec/tonet1108/lut_1/clk_out1
    SLICE_X33Y99         FDRE                                         r  pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[1]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    pg/audio1/myrec/tonet1108/lut_1/amp_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1046/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.721%)  route 0.248ns (54.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.566    -0.598    pg/audio1/myrec/tonet1046/clk_out1
    SLICE_X30Y100        FDRE                                         r  pg/audio1/myrec/tonet1046/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pg/audio1/myrec/tonet1046/phase_reg[28]/Q
                         net (fo=9, routed)           0.248    -0.186    pg/audio1/myrec/tonet1046/lut_1/phase_reg[2]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.141 r  pg/audio1/myrec/tonet1046/lut_1/g0_b0__50/O
                         net (fo=1, routed)           0.000    -0.141    pg/audio1/myrec/tonet1046/lut_1/g0_b0__50_n_0
    SLICE_X31Y99         FDRE                                         r  pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.843    -0.830    pg/audio1/myrec/tonet1046/lut_1/clk_out1
    SLICE_X31Y99         FDRE                                         r  pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[0]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091    -0.230    pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1046/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.522%)  route 0.250ns (54.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.566    -0.598    pg/audio1/myrec/tonet1046/clk_out1
    SLICE_X30Y100        FDRE                                         r  pg/audio1/myrec/tonet1046/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pg/audio1/myrec/tonet1046/phase_reg[28]/Q
                         net (fo=9, routed)           0.250    -0.184    pg/audio1/myrec/tonet1046/lut_1/phase_reg[2]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  pg/audio1/myrec/tonet1046/lut_1/g0_b2__50/O
                         net (fo=1, routed)           0.000    -0.139    pg/audio1/myrec/tonet1046/lut_1/g0_b2__50_n_0
    SLICE_X31Y99         FDRE                                         r  pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.843    -0.830    pg/audio1/myrec/tonet1046/lut_1/clk_out1
    SLICE_X31Y99         FDRE                                         r  pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[2]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    pg/audio1/myrec/tonet1046/lut_1/amp_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet987/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet987/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.571    -0.593    pg/audio1/myrec/tonet987/clk_out1
    SLICE_X35Y99         FDRE                                         r  pg/audio1/myrec/tonet987/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  pg/audio1/myrec/tonet987/phase_reg[27]/Q
                         net (fo=9, routed)           0.120    -0.332    pg/audio1/myrec/tonet987/phase_reg[27]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.172 r  pg/audio1/myrec/tonet987/phase_reg[24]_i_1__27/CO[3]
                         net (fo=1, routed)           0.001    -0.171    pg/audio1/myrec/tonet987/phase_reg[24]_i_1__27_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.117 r  pg/audio1/myrec/tonet987/phase_reg[28]_i_1__27/O[0]
                         net (fo=1, routed)           0.000    -0.117    pg/audio1/myrec/tonet987/phase_reg[28]_i_1__27_n_7
    SLICE_X35Y100        FDRE                                         r  pg/audio1/myrec/tonet987/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4581, routed)        0.836    -0.837    pg/audio1/myrec/tonet987/clk_out1
    SLICE_X35Y100        FDRE                                         r  pg/audio1/myrec/tonet987/phase_reg[28]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105    -0.223    pg/audio1/myrec/tonet987/phase_reg[28]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y16     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y16     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y14     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y23     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y23     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y15     pg/hd/d1000/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y15     pg/hd/d1000/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     pg/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     pg/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y96     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y96     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y98     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y98     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y98     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y98     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y52     pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y52     pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y53     pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y53     pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y71     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      pg/d1/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      pg/d1/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y75     pg/hd/d1/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y75     pg/hd/d1/pixel_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y65     pg/hand1_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y65     pg/hand1_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y65     pg/hand1_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y65     pg/hand1_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y85     pg/audio1/myrec/tonet77/phase_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



